Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Apr 28 15:12:15 2024
| Host         : kharp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file msys_wrapper_timing_summary_routed.rpt -pb msys_wrapper_timing_summary_routed.pb -rpx msys_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : msys_wrapper
| Device       : 7a100t-csg324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    34          
LUTAR-1    Warning           LUT drives async reset alert   3           
TIMING-9   Warning           Unknown CDC Logic              1           
TIMING-18  Warning           Missing input or output delay  92          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (136)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (443)
5. checking no_input_delay (17)
6. checking no_output_delay (80)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (136)
--------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (443)
--------------------------------------------------
 There are 443 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (80)
--------------------------------
 There are 79 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.250       -4.729                     37                26553        0.011        0.000                      0                26553        3.000        0.000                       0                 11508  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                   ------------       ----------      --------------
msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clock                                               {0.000 5.000}      10.000          100.000         
  clk_out1_msys_clk_wiz_0_0                             {0.000 5.000}      10.000          100.000         
  clk_out2_msys_clk_wiz_0_0                             {0.000 12.500}     25.000          40.000          
  clkfbout_msys_clk_wiz_0_0                             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         14.374        0.000                      0                  222        0.107        0.000                      0                  222       15.812        0.000                       0                   234  
msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.905        0.000                      0                   47        0.262        0.000                      0                   47       16.166        0.000                       0                    41  
sys_clock                                                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_msys_clk_wiz_0_0                                  -0.250       -4.729                     37                25996        0.011        0.000                      0                25996        3.870        0.000                       0                 11137  
  clk_out2_msys_clk_wiz_0_0                                   9.527        0.000                      0                  183        0.121        0.000                      0                  183       12.000        0.000                       0                    92  
  clkfbout_msys_clk_wiz_0_0                                                                                                                                                                               8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_msys_clk_wiz_0_0  clk_out1_msys_clk_wiz_0_0        2.552        0.000                      0                   33        0.158        0.000                      0                   33  
clk_out1_msys_clk_wiz_0_0  clk_out2_msys_clk_wiz_0_0        0.635        0.000                      0                  114        0.164        0.000                      0                  114  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                              From Clock                                              To Clock                                              
----------                                              ----------                                              --------                                              
(none)                                                                                                          clk_out1_msys_clk_wiz_0_0                               
(none)                                                  clk_out1_msys_clk_wiz_0_0                               clk_out1_msys_clk_wiz_0_0                               
(none)                                                  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    clk_out1_msys_clk_wiz_0_0                               
(none)                                                  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  clk_out1_msys_clk_wiz_0_0                               
(none)                                                                                                          msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                  clk_out1_msys_clk_wiz_0_0                               msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                                                          msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                  clk_out1_msys_clk_wiz_0_0                               msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                 
----------                 ----------                 --------                 
(none)                     clk_out1_msys_clk_wiz_0_0                             
(none)                     clk_out2_msys_clk_wiz_0_0                             
(none)                     clkfbout_msys_clk_wiz_0_0                             
(none)                                                clk_out1_msys_clk_wiz_0_0  
(none)                                                clk_out2_msys_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       14.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.812ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.374ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.589ns (28.716%)  route 1.462ns (71.284%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.970ns = ( 19.636 - 16.667 ) 
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.519     3.343    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y174        FDRE (Prop_fdre_C_Q)         0.379     3.722 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           0.727     4.448    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_0_in_1
    SLICE_X18Y173        LUT6 (Prop_lut6_I3_O)        0.105     4.553 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.346     4.899    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X18Y173        LUT5 (Prop_lut5_I0_O)        0.105     5.004 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.390     5.394    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X22Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490    18.156    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    18.233 f  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.403    19.636    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X22Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.331    19.967    
                         clock uncertainty           -0.035    19.932    
    SLICE_X22Y174        FDRE (Setup_fdre_C_CE)      -0.164    19.768    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.768    
                         arrival time                          -5.394    
  -------------------------------------------------------------------
                         slack                                 14.374    

Slack (MET) :             14.867ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.759ns  (logic 0.594ns (33.762%)  route 1.165ns (66.238%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.974ns = ( 36.307 - 33.333 ) 
    Source Clock Delay      (SCD):    3.342ns = ( 20.008 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743    18.409    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.490 f  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.518    20.008    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X22Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y174        FDRE (Prop_fdre_C_Q)         0.384    20.392 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.265    20.657    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X22Y173        LUT6 (Prop_lut6_I0_O)        0.105    20.762 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.901    21.663    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X27Y170        LUT4 (Prop_lut4_I2_O)        0.105    21.768 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    21.768    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[2]
    SLICE_X27Y170        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490    34.823    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.900 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.407    36.307    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X27Y170        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.331    36.638    
                         clock uncertainty           -0.035    36.602    
    SLICE_X27Y170        FDRE (Setup_fdre_C_D)        0.032    36.634    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.634    
                         arrival time                         -21.768    
  -------------------------------------------------------------------
                         slack                                 14.867    

Slack (MET) :             14.884ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.779ns  (logic 0.614ns (34.506%)  route 1.165ns (65.494%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.974ns = ( 36.307 - 33.333 ) 
    Source Clock Delay      (SCD):    3.342ns = ( 20.008 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743    18.409    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.490 f  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.518    20.008    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X22Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y174        FDRE (Prop_fdre_C_Q)         0.384    20.392 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.265    20.657    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X22Y173        LUT6 (Prop_lut6_I0_O)        0.105    20.762 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.901    21.663    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X27Y170        LUT5 (Prop_lut5_I3_O)        0.125    21.788 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    21.788    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[3]
    SLICE_X27Y170        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490    34.823    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.900 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.407    36.307    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X27Y170        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.331    36.638    
                         clock uncertainty           -0.035    36.602    
    SLICE_X27Y170        FDRE (Setup_fdre_C_D)        0.069    36.671    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.671    
                         arrival time                         -21.788    
  -------------------------------------------------------------------
                         slack                                 14.884    

Slack (MET) :             14.897ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.740ns  (logic 0.594ns (34.144%)  route 1.146ns (65.856%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.970ns = ( 36.303 - 33.333 ) 
    Source Clock Delay      (SCD):    3.342ns = ( 20.008 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743    18.409    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.490 f  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.518    20.008    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X22Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y174        FDRE (Prop_fdre_C_Q)         0.384    20.392 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.687    21.079    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X23Y173        LUT6 (Prop_lut6_I4_O)        0.105    21.184 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.459    21.643    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X23Y174        LUT6 (Prop_lut6_I1_O)        0.105    21.748 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    21.748    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X23Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490    34.823    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.900 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.403    36.303    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X23Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.348    36.651    
                         clock uncertainty           -0.035    36.615    
    SLICE_X23Y174        FDRE (Setup_fdre_C_D)        0.030    36.645    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.645    
                         arrival time                         -21.748    
  -------------------------------------------------------------------
                         slack                                 14.897    

Slack (MET) :             14.947ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.676ns  (logic 0.594ns (35.451%)  route 1.082ns (64.549%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.972ns = ( 36.305 - 33.333 ) 
    Source Clock Delay      (SCD):    3.342ns = ( 20.008 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743    18.409    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.490 f  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.518    20.008    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X22Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y174        FDRE (Prop_fdre_C_Q)         0.384    20.392 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.265    20.657    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X22Y173        LUT6 (Prop_lut6_I0_O)        0.105    20.762 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.817    21.579    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X27Y171        LUT3 (Prop_lut3_I2_O)        0.105    21.684 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    21.684    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[1]
    SLICE_X27Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490    34.823    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.900 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.405    36.305    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X27Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.331    36.636    
                         clock uncertainty           -0.035    36.600    
    SLICE_X27Y171        FDRE (Setup_fdre_C_D)        0.030    36.630    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.630    
                         arrival time                         -21.684    
  -------------------------------------------------------------------
                         slack                                 14.947    

Slack (MET) :             14.949ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.676ns  (logic 0.594ns (35.451%)  route 1.082ns (64.549%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.972ns = ( 36.305 - 33.333 ) 
    Source Clock Delay      (SCD):    3.342ns = ( 20.008 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743    18.409    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.490 f  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.518    20.008    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X22Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y174        FDRE (Prop_fdre_C_Q)         0.384    20.392 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.265    20.657    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X22Y173        LUT6 (Prop_lut6_I0_O)        0.105    20.762 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.817    21.579    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X27Y171        LUT6 (Prop_lut6_I4_O)        0.105    21.684 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    21.684    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[5]
    SLICE_X27Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490    34.823    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.900 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.405    36.305    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X27Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.331    36.636    
                         clock uncertainty           -0.035    36.600    
    SLICE_X27Y171        FDRE (Setup_fdre_C_D)        0.032    36.632    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.632    
                         arrival time                         -21.684    
  -------------------------------------------------------------------
                         slack                                 14.949    

Slack (MET) :             15.036ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.603ns  (logic 0.594ns (37.063%)  route 1.009ns (62.937%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.970ns = ( 36.303 - 33.333 ) 
    Source Clock Delay      (SCD):    3.342ns = ( 20.008 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743    18.409    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.490 f  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.518    20.008    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X22Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y174        FDRE (Prop_fdre_C_Q)         0.384    20.392 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.687    21.079    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X23Y173        LUT6 (Prop_lut6_I4_O)        0.105    21.184 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.322    21.506    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X23Y174        LUT6 (Prop_lut6_I1_O)        0.105    21.611 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    21.611    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X23Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490    34.823    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.900 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.403    36.303    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X23Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.348    36.651    
                         clock uncertainty           -0.035    36.615    
    SLICE_X23Y174        FDRE (Setup_fdre_C_D)        0.032    36.647    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.647    
                         arrival time                         -21.611    
  -------------------------------------------------------------------
                         slack                                 15.036    

Slack (MET) :             15.039ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.587ns  (logic 0.594ns (37.420%)  route 0.993ns (62.580%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.974ns = ( 36.307 - 33.333 ) 
    Source Clock Delay      (SCD):    3.342ns = ( 20.008 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743    18.409    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.490 f  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.518    20.008    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X22Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y174        FDRE (Prop_fdre_C_Q)         0.384    20.392 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.265    20.657    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X22Y173        LUT6 (Prop_lut6_I0_O)        0.105    20.762 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.729    21.491    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X27Y170        LUT6 (Prop_lut6_I4_O)        0.105    21.596 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    21.596    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[4]
    SLICE_X27Y170        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490    34.823    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.900 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.407    36.307    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X27Y170        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.331    36.638    
                         clock uncertainty           -0.035    36.602    
    SLICE_X27Y170        FDRE (Setup_fdre_C_D)        0.032    36.634    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.634    
                         arrival time                         -21.596    
  -------------------------------------------------------------------
                         slack                                 15.039    

Slack (MET) :             15.154ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.471ns  (logic 0.594ns (40.393%)  route 0.877ns (59.607%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.972ns = ( 36.305 - 33.333 ) 
    Source Clock Delay      (SCD):    3.342ns = ( 20.008 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743    18.409    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.490 f  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.518    20.008    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X22Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y174        FDRE (Prop_fdre_C_Q)         0.384    20.392 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.265    20.657    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X22Y173        LUT6 (Prop_lut6_I0_O)        0.105    20.762 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.612    21.374    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X27Y171        LUT3 (Prop_lut3_I1_O)        0.105    21.479 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    21.479    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[6]
    SLICE_X27Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490    34.823    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.900 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.405    36.305    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X27Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.331    36.636    
                         clock uncertainty           -0.035    36.600    
    SLICE_X27Y171        FDRE (Setup_fdre_C_D)        0.032    36.632    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.632    
                         arrival time                         -21.479    
  -------------------------------------------------------------------
                         slack                                 15.154    

Slack (MET) :             15.168ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.494ns  (logic 0.617ns (41.310%)  route 0.877ns (58.690%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.972ns = ( 36.305 - 33.333 ) 
    Source Clock Delay      (SCD):    3.342ns = ( 20.008 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743    18.409    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.490 f  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.518    20.008    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X22Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y174        FDRE (Prop_fdre_C_Q)         0.384    20.392 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.265    20.657    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X22Y173        LUT6 (Prop_lut6_I0_O)        0.105    20.762 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.612    21.374    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X27Y171        LUT4 (Prop_lut4_I2_O)        0.128    21.502 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    21.502    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[7]
    SLICE_X27Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490    34.823    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.900 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.405    36.305    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X27Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.331    36.636    
                         clock uncertainty           -0.035    36.600    
    SLICE_X27Y171        FDRE (Setup_fdre_C_D)        0.069    36.669    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.669    
                         arrival time                         -21.502    
  -------------------------------------------------------------------
                         slack                                 15.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.591%)  route 0.117ns (45.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.646     1.485    msys_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X17Y167        FDPE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y167        FDPE (Prop_fdpe_C_Q)         0.141     1.626 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.117     1.743    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X14Y167        SRL16E                                       r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.920     1.893    msys_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X14Y167        SRL16E                                       r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.372     1.521    
    SLICE_X14Y167        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.636    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.646     1.485    msys_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X17Y167        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y167        FDCE (Prop_fdce_C_Q)         0.141     1.626 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.055     1.681    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X17Y167        FDPE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.920     1.893    msys_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X17Y167        FDPE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.408     1.485    
    SLICE_X17Y167        FDPE (Hold_fdpe_C_D)         0.075     1.560    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.646     1.485    msys_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X21Y167        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y167        FDCE (Prop_fdce_C_Q)         0.141     1.626 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.055     1.681    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X21Y167        FDPE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.920     1.893    msys_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X21Y167        FDPE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.408     1.485    
    SLICE_X21Y167        FDPE (Hold_fdpe_C_D)         0.075     1.560    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.141ns (65.158%)  route 0.075ns (34.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.639     1.478    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X24Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y176        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.075     1.694    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK
    SLICE_X24Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.912     1.885    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X24Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                         clock pessimism             -0.407     1.478    
    SLICE_X24Y176        FDRE (Hold_fdre_C_D)         0.075     1.553    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.539%)  route 0.067ns (26.461%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.639     1.478    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X25Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y176        FDRE (Prop_fdre_C_Q)         0.141     1.619 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]/Q
                         net (fo=2, routed)           0.067     1.686    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/instr_read_reg[1]
    SLICE_X24Y176        LUT5 (Prop_lut5_I2_O)        0.045     1.731 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_1/O
                         net (fo=1, routed)           0.000     1.731    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK0
    SLICE_X24Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.912     1.885    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X24Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                         clock pessimism             -0.394     1.491    
    SLICE_X24Y176        FDRE (Hold_fdre_C_D)         0.091     1.582    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.426%)  route 0.105ns (42.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.639     1.478    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X25Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y173        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/Q
                         net (fo=1, routed)           0.105     1.723    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Single_Synchronize.use_async_reset.sync_reg
    SLICE_X26Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.912     1.885    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X26Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[0]/C
                         clock pessimism             -0.394     1.491    
    SLICE_X26Y173        FDRE (Hold_fdre_C_D)         0.075     1.566    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.076%)  route 0.141ns (49.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.642     1.481    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y172        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y172        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/Q
                         net (fo=3, routed)           0.141     1.762    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_n_0
    SLICE_X14Y172        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.915     1.888    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X14Y172        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[12]/C
                         clock pessimism             -0.372     1.516    
    SLICE_X14Y172        FDRE (Hold_fdre_C_D)         0.076     1.592    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.591%)  route 0.122ns (46.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.632     1.471    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y173        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[8]/Q
                         net (fo=2, routed)           0.122     1.734    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[8]
    SLICE_X47Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.903     1.876    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
                         clock pessimism             -0.393     1.483    
    SLICE_X47Y174        FDRE (Hold_fdre_C_D)         0.078     1.561    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.430%)  route 0.118ns (45.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.632     1.471    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y176        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[21]/Q
                         net (fo=2, routed)           0.118     1.730    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[21]
    SLICE_X49Y177        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.906     1.879    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X49Y177        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                         clock pessimism             -0.393     1.486    
    SLICE_X49Y177        FDRE (Hold_fdre_C_D)         0.070     1.556    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/C
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/D
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.646     1.485    msys_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X17Y167        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y167        FDCE (Prop_fdce_C_Q)         0.141     1.626 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/Q
                         net (fo=1, routed)           0.114     1.740    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0_n_0
    SLICE_X17Y167        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.920     1.893    msys_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X17Y167        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
                         clock pessimism             -0.408     1.485    
    SLICE_X17Y167        FDCE (Hold_fdce_C_D)         0.071     1.556    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.333      31.741     BUFGCTRL_X0Y1  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X18Y167  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X21Y167  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X14Y167  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X18Y167  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X17Y167  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X17Y167  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X14Y167  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X18Y167  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X17Y167  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X14Y167  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X14Y167  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X14Y167  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X14Y167  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X14Y167  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X14Y167  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X14Y169  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X14Y169  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X14Y169  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X14Y169  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X14Y167  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X14Y167  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X14Y167  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X14Y167  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X14Y167  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X14Y167  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X14Y169  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X14Y169  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X14Y169  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X14Y169  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.905ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.353ns  (logic 0.888ns (20.402%)  route 3.465ns (79.598%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 36.033 - 33.333 ) 
    Source Clock Delay      (SCD):    3.034ns = ( 19.701 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.519    19.701    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X22Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y173        FDRE (Prop_fdre_C_Q)         0.384    20.085 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.843    20.928    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X23Y172        LUT3 (Prop_lut3_I2_O)        0.119    21.047 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.532    21.579    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X23Y172        LUT4 (Prop_lut4_I3_O)        0.267    21.846 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.842    22.687    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X25Y173        LUT5 (Prop_lut5_I4_O)        0.118    22.805 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.248    24.053    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X26Y175        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.402    36.033    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X26Y175        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.291    36.324    
                         clock uncertainty           -0.035    36.289    
    SLICE_X26Y175        FDCE (Setup_fdce_C_CE)      -0.331    35.958    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.958    
                         arrival time                         -24.053    
  -------------------------------------------------------------------
                         slack                                 11.905    

Slack (MET) :             12.025ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.228ns  (logic 0.888ns (21.001%)  route 3.340ns (78.999%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 36.029 - 33.333 ) 
    Source Clock Delay      (SCD):    3.034ns = ( 19.701 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.519    19.701    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X22Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y173        FDRE (Prop_fdre_C_Q)         0.384    20.085 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.843    20.928    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X23Y172        LUT3 (Prop_lut3_I2_O)        0.119    21.047 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.532    21.579    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X23Y172        LUT4 (Prop_lut4_I3_O)        0.267    21.846 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.842    22.687    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X25Y173        LUT5 (Prop_lut5_I4_O)        0.118    22.805 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.124    23.929    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X31Y174        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.398    36.029    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X31Y174        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.291    36.320    
                         clock uncertainty           -0.035    36.285    
    SLICE_X31Y174        FDCE (Setup_fdce_C_CE)      -0.331    35.954    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.954    
                         arrival time                         -23.929    
  -------------------------------------------------------------------
                         slack                                 12.025    

Slack (MET) :             12.170ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.085ns  (logic 0.888ns (21.736%)  route 3.197ns (78.264%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 36.031 - 33.333 ) 
    Source Clock Delay      (SCD):    3.034ns = ( 19.701 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.519    19.701    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X22Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y173        FDRE (Prop_fdre_C_Q)         0.384    20.085 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.843    20.928    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X23Y172        LUT3 (Prop_lut3_I2_O)        0.119    21.047 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.532    21.579    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X23Y172        LUT4 (Prop_lut4_I3_O)        0.267    21.846 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.842    22.687    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X25Y173        LUT5 (Prop_lut5_I4_O)        0.118    22.805 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.981    23.786    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X29Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.400    36.031    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X29Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.291    36.322    
                         clock uncertainty           -0.035    36.287    
    SLICE_X29Y176        FDRE (Setup_fdre_C_CE)      -0.331    35.956    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.956    
                         arrival time                         -23.786    
  -------------------------------------------------------------------
                         slack                                 12.170    

Slack (MET) :             12.170ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.085ns  (logic 0.888ns (21.736%)  route 3.197ns (78.264%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 36.031 - 33.333 ) 
    Source Clock Delay      (SCD):    3.034ns = ( 19.701 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.519    19.701    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X22Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y173        FDRE (Prop_fdre_C_Q)         0.384    20.085 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.843    20.928    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X23Y172        LUT3 (Prop_lut3_I2_O)        0.119    21.047 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.532    21.579    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X23Y172        LUT4 (Prop_lut4_I3_O)        0.267    21.846 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.842    22.687    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X25Y173        LUT5 (Prop_lut5_I4_O)        0.118    22.805 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.981    23.786    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X29Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.400    36.031    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X29Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.291    36.322    
                         clock uncertainty           -0.035    36.287    
    SLICE_X29Y176        FDRE (Setup_fdre_C_CE)      -0.331    35.956    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         35.956    
                         arrival time                         -23.786    
  -------------------------------------------------------------------
                         slack                                 12.170    

Slack (MET) :             12.445ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.815ns  (logic 0.888ns (23.276%)  route 2.927ns (76.724%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 36.036 - 33.333 ) 
    Source Clock Delay      (SCD):    3.034ns = ( 19.701 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.519    19.701    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X22Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y173        FDRE (Prop_fdre_C_Q)         0.384    20.085 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.843    20.928    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X23Y172        LUT3 (Prop_lut3_I2_O)        0.119    21.047 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.532    21.579    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X23Y172        LUT4 (Prop_lut4_I3_O)        0.267    21.846 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.842    22.687    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X25Y173        LUT5 (Prop_lut5_I4_O)        0.118    22.805 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.710    23.516    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X19Y176        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.405    36.036    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X19Y176        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.291    36.327    
                         clock uncertainty           -0.035    36.292    
    SLICE_X19Y176        FDCE (Setup_fdce_C_CE)      -0.331    35.961    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.961    
                         arrival time                         -23.516    
  -------------------------------------------------------------------
                         slack                                 12.445    

Slack (MET) :             12.636ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.626ns  (logic 0.888ns (24.488%)  route 2.738ns (75.512%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 36.038 - 33.333 ) 
    Source Clock Delay      (SCD):    3.034ns = ( 19.701 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.519    19.701    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X22Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y173        FDRE (Prop_fdre_C_Q)         0.384    20.085 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.843    20.928    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X23Y172        LUT3 (Prop_lut3_I2_O)        0.119    21.047 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.532    21.579    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X23Y172        LUT4 (Prop_lut4_I3_O)        0.267    21.846 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.842    22.687    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X25Y173        LUT5 (Prop_lut5_I4_O)        0.118    22.805 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.522    23.327    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X26Y170        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.407    36.038    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X26Y170        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.291    36.329    
                         clock uncertainty           -0.035    36.294    
    SLICE_X26Y170        FDCE (Setup_fdce_C_CE)      -0.331    35.963    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.963    
                         arrival time                         -23.327    
  -------------------------------------------------------------------
                         slack                                 12.636    

Slack (MET) :             12.882ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.394ns  (logic 0.888ns (26.166%)  route 2.506ns (73.834%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 36.035 - 33.333 ) 
    Source Clock Delay      (SCD):    3.034ns = ( 19.701 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.519    19.701    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X22Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y173        FDRE (Prop_fdre_C_Q)         0.384    20.085 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.843    20.928    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X23Y172        LUT3 (Prop_lut3_I2_O)        0.119    21.047 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.532    21.579    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X23Y172        LUT4 (Prop_lut4_I3_O)        0.267    21.846 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.842    22.687    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X25Y173        LUT5 (Prop_lut5_I4_O)        0.118    22.805 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.289    23.094    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X23Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.404    36.035    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X23Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.308    36.343    
                         clock uncertainty           -0.035    36.308    
    SLICE_X23Y173        FDRE (Setup_fdre_C_CE)      -0.331    35.977    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         35.977    
                         arrival time                         -23.094    
  -------------------------------------------------------------------
                         slack                                 12.882    

Slack (MET) :             12.882ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.394ns  (logic 0.888ns (26.166%)  route 2.506ns (73.834%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 36.035 - 33.333 ) 
    Source Clock Delay      (SCD):    3.034ns = ( 19.701 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.519    19.701    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X22Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y173        FDRE (Prop_fdre_C_Q)         0.384    20.085 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.843    20.928    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X23Y172        LUT3 (Prop_lut3_I2_O)        0.119    21.047 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.532    21.579    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X23Y172        LUT4 (Prop_lut4_I3_O)        0.267    21.846 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.842    22.687    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X25Y173        LUT5 (Prop_lut5_I4_O)        0.118    22.805 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.289    23.094    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X23Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.404    36.035    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X23Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.308    36.343    
                         clock uncertainty           -0.035    36.308    
    SLICE_X23Y173        FDRE (Setup_fdre_C_CE)      -0.331    35.977    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         35.977    
                         arrival time                         -23.094    
  -------------------------------------------------------------------
                         slack                                 12.882    

Slack (MET) :             12.882ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.394ns  (logic 0.888ns (26.166%)  route 2.506ns (73.834%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 36.035 - 33.333 ) 
    Source Clock Delay      (SCD):    3.034ns = ( 19.701 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.519    19.701    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X22Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y173        FDRE (Prop_fdre_C_Q)         0.384    20.085 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.843    20.928    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X23Y172        LUT3 (Prop_lut3_I2_O)        0.119    21.047 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.532    21.579    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X23Y172        LUT4 (Prop_lut4_I3_O)        0.267    21.846 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.842    22.687    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X25Y173        LUT5 (Prop_lut5_I4_O)        0.118    22.805 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.289    23.094    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X23Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.404    36.035    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X23Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.308    36.343    
                         clock uncertainty           -0.035    36.308    
    SLICE_X23Y173        FDRE (Setup_fdre_C_CE)      -0.331    35.977    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         35.977    
                         arrival time                         -23.094    
  -------------------------------------------------------------------
                         slack                                 12.882    

Slack (MET) :             12.971ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.467ns  (logic 0.875ns (25.235%)  route 2.592ns (74.765%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 36.034 - 33.333 ) 
    Source Clock Delay      (SCD):    3.034ns = ( 19.701 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.519    19.701    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X22Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y173        FDRE (Prop_fdre_C_Q)         0.384    20.085 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.843    20.928    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X23Y172        LUT3 (Prop_lut3_I2_O)        0.119    21.047 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.532    21.579    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X23Y172        LUT4 (Prop_lut4_I3_O)        0.267    21.846 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.842    22.687    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X25Y173        LUT5 (Prop_lut5_I4_O)        0.105    22.792 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.376    23.168    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X21Y174        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.403    36.034    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X21Y174        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.308    36.342    
                         clock uncertainty           -0.035    36.307    
    SLICE_X21Y174        FDCE (Setup_fdce_C_CE)      -0.168    36.139    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.139    
                         arrival time                         -23.168    
  -------------------------------------------------------------------
                         slack                                 12.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.642     1.314    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X17Y172        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y172        FDRE (Prop_fdre_C_Q)         0.141     1.455 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.167     1.622    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X17Y172        LUT3 (Prop_lut3_I2_O)        0.045     1.667 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.667    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X17Y172        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.915     1.704    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X17Y172        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.390     1.314    
    SLICE_X17Y172        FDRE (Hold_fdre_C_D)         0.091     1.405    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.403ns  (logic 0.191ns (47.344%)  route 0.212ns (52.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 18.368 - 16.667 ) 
    Source Clock Delay      (SCD):    1.311ns = ( 17.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.639    17.978    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X20Y174        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y174        FDCE (Prop_fdce_C_Q)         0.146    18.124 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.212    18.336    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X20Y174        LUT1 (Prop_lut1_I0_O)        0.045    18.381 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.000    18.381    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    SLICE_X20Y174        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.912    18.368    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X20Y174        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.390    17.978    
    SLICE_X20Y174        FDCE (Hold_fdce_C_D)         0.098    18.076    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -18.076    
                         arrival time                          18.381    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.699%)  route 0.230ns (55.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.640     1.312    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y173        FDRE (Prop_fdre_C_Q)         0.141     1.453 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.230     1.683    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X19Y173        LUT6 (Prop_lut6_I5_O)        0.045     1.728 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.728    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X19Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.913     1.702    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.390     1.312    
    SLICE_X19Y173        FDRE (Hold_fdre_C_D)         0.092     1.404    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.781%)  route 0.320ns (63.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.640     1.312    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y173        FDRE (Prop_fdre_C_Q)         0.141     1.453 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.320     1.773    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X19Y173        LUT6 (Prop_lut6_I5_O)        0.045     1.818 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.818    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X19Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.913     1.702    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.390     1.312    
    SLICE_X19Y173        FDRE (Hold_fdre_C_D)         0.091     1.403    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.691ns  (logic 0.191ns (27.645%)  route 0.500ns (72.355%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 18.369 - 16.667 ) 
    Source Clock Delay      (SCD):    1.311ns = ( 17.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.639    17.978    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X19Y175        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y175        FDCE (Prop_fdce_C_Q)         0.146    18.124 f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.247    18.371    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X19Y175        LUT5 (Prop_lut5_I3_O)        0.045    18.416 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.253    18.669    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X22Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.913    18.369    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X22Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.355    18.014    
    SLICE_X22Y173        FDRE (Hold_fdre_C_CE)       -0.032    17.982    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.982    
                         arrival time                          18.669    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.691ns  (logic 0.191ns (27.645%)  route 0.500ns (72.355%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 18.369 - 16.667 ) 
    Source Clock Delay      (SCD):    1.311ns = ( 17.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.639    17.978    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X19Y175        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y175        FDCE (Prop_fdce_C_Q)         0.146    18.124 f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.247    18.371    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X19Y175        LUT5 (Prop_lut5_I3_O)        0.045    18.416 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.253    18.669    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X22Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.913    18.369    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X22Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.355    18.014    
    SLICE_X22Y173        FDRE (Hold_fdre_C_CE)       -0.032    17.982    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.982    
                         arrival time                          18.669    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.691ns  (logic 0.191ns (27.645%)  route 0.500ns (72.355%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 18.369 - 16.667 ) 
    Source Clock Delay      (SCD):    1.311ns = ( 17.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.639    17.978    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X19Y175        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y175        FDCE (Prop_fdce_C_Q)         0.146    18.124 f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.247    18.371    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X19Y175        LUT5 (Prop_lut5_I3_O)        0.045    18.416 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.253    18.669    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X22Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.913    18.369    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X22Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.355    18.014    
    SLICE_X22Y173        FDRE (Hold_fdre_C_CE)       -0.032    17.982    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.982    
                         arrival time                          18.669    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.691ns  (logic 0.191ns (27.645%)  route 0.500ns (72.355%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 18.369 - 16.667 ) 
    Source Clock Delay      (SCD):    1.311ns = ( 17.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.639    17.978    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X19Y175        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y175        FDCE (Prop_fdce_C_Q)         0.146    18.124 f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.247    18.371    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X19Y175        LUT5 (Prop_lut5_I3_O)        0.045    18.416 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.253    18.669    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X22Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.913    18.369    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X22Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.355    18.014    
    SLICE_X22Y173        FDRE (Hold_fdre_C_CE)       -0.032    17.982    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.982    
                         arrival time                          18.669    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.691ns  (logic 0.191ns (27.645%)  route 0.500ns (72.355%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 18.369 - 16.667 ) 
    Source Clock Delay      (SCD):    1.311ns = ( 17.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.639    17.978    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X19Y175        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y175        FDCE (Prop_fdce_C_Q)         0.146    18.124 f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.247    18.371    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X19Y175        LUT5 (Prop_lut5_I3_O)        0.045    18.416 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.253    18.669    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X22Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.913    18.369    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X22Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.355    18.014    
    SLICE_X22Y173        FDRE (Hold_fdre_C_CE)       -0.032    17.982    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.982    
                         arrival time                          18.669    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.697ns  (logic 0.191ns (27.396%)  route 0.506ns (72.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 18.368 - 16.667 ) 
    Source Clock Delay      (SCD):    1.311ns = ( 17.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.639    17.978    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X19Y175        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y175        FDCE (Prop_fdce_C_Q)         0.146    18.124 f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.247    18.371    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X19Y175        LUT5 (Prop_lut5_I3_O)        0.045    18.416 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.259    18.675    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X24Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.912    18.368    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X24Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.355    18.013    
    SLICE_X24Y173        FDRE (Hold_fdre_C_CE)       -0.032    17.981    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.981    
                         arrival time                          18.675    
  -------------------------------------------------------------------
                         slack                                  0.694    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         33.333      31.741     BUFGCTRL_X0Y3  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X19Y174  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X19Y174  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X19Y174  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X19Y174  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X19Y175  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X19Y175  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X19Y175  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X19Y175  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X19Y173  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X19Y174  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X19Y174  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X19Y174  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X19Y174  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X19Y174  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X19Y174  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X19Y174  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X19Y174  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X19Y175  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X19Y175  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X19Y174  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X19Y174  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X19Y174  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X19Y174  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X19Y174  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X19Y174  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X19Y174  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X19Y174  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X19Y175  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X19Y175  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_msys_clk_wiz_0_0
  To Clock:  clk_out1_msys_clk_wiz_0_0

Setup :           37  Failing Endpoints,  Worst Slack       -0.250ns,  Total Violation       -4.729ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.250ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td32_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_msys_clk_wiz_0_0 rise@10.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.198ns  (logic 2.385ns (23.387%)  route 7.813ns (76.613%))
  Logic Levels:           9  (CARRY4=1 LUT1=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.022ns = ( 8.978 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.380    -0.572    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X35Y93         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td32_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.379    -0.193 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td32_reg_reg[0]/Q
                         net (fo=804, routed)         0.486     0.293    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td32_reg_reg_n_0_[0]
    SLICE_X36Y94         LUT1 (Prop_lut1_I0_O)        0.105     0.398 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[32]_i_48/O
                         net (fo=1, routed)           0.375     0.774    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[32]_i_48_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.506     1.280 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[32]_i_20/O[1]
                         net (fo=313, routed)         3.359     4.638    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[32]_i_20_n_6
    SLICE_X67Y15         MUXF7 (Prop_muxf7_S_O)       0.386     5.024 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[32]_i_434/O
                         net (fo=1, routed)           0.000     5.024    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[32]_i_434_n_0
    SLICE_X67Y15         MUXF8 (Prop_muxf8_I0_O)      0.085     5.109 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[32]_i_173/O
                         net (fo=1, routed)           0.514     5.623    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[32]_i_173_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I1_O)        0.264     5.887 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[32]_i_79/O
                         net (fo=1, routed)           0.000     5.887    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[32]_i_79_n_0
    SLICE_X64Y15         MUXF7 (Prop_muxf7_I1_O)      0.206     6.093 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[32]_i_36/O
                         net (fo=1, routed)           0.000     6.093    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[32]_i_36_n_0
    SLICE_X64Y15         MUXF8 (Prop_muxf8_I0_O)      0.085     6.178 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[32]_i_14/O
                         net (fo=1, routed)           2.556     8.734    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[32]_i_14_n_0
    SLICE_X46Y96         LUT6 (Prop_lut6_I0_O)        0.264     8.998 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[32]_i_5/O
                         net (fo=1, routed)           0.522     9.521    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[32]_i_5_n_0
    SLICE_X46Y97         LUT5 (Prop_lut5_I4_O)        0.105     9.626 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[32]_i_1/O
                         net (fo=1, routed)           0.000     9.626    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/p_0_in__0__0[32]
    SLICE_X46Y97         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.637    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.714 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.264     8.978    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X46Y97         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[32]/C
                         clock pessimism              0.400     9.378    
                         clock uncertainty           -0.074     9.304    
    SLICE_X46Y97         FDRE (Setup_fdre_C_D)        0.072     9.376    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[32]
  -------------------------------------------------------------------
                         required time                          9.376    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                 -0.250    

Slack (VIOLATED) :        -0.242ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_mismatch_flg_reg_b_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td10_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_msys_clk_wiz_0_0 rise@10.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.605ns  (logic 0.398ns (4.144%)  route 9.207ns (95.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 8.961 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.519    -0.433    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X12Y174        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_mismatch_flg_reg_b_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y174        FDRE (Prop_fdre_C_Q)         0.398    -0.035 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_mismatch_flg_reg_b_reg_inv/Q
                         net (fo=867, routed)         9.207     9.172    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_mismatch_flg_reg_b
    SLICE_X47Y112        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td10_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.637    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.714 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.247     8.961    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X47Y112        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td10_reg_reg[4]/C
                         clock pessimism              0.341     9.302    
                         clock uncertainty           -0.074     9.228    
    SLICE_X47Y112        FDRE (Setup_fdre_C_CE)      -0.298     8.930    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td10_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.930    
                         arrival time                          -9.172    
  -------------------------------------------------------------------
                         slack                                 -0.242    

Slack (VIOLATED) :        -0.242ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_mismatch_flg_reg_b_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td10_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_msys_clk_wiz_0_0 rise@10.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.605ns  (logic 0.398ns (4.144%)  route 9.207ns (95.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 8.961 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.519    -0.433    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X12Y174        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_mismatch_flg_reg_b_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y174        FDRE (Prop_fdre_C_Q)         0.398    -0.035 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_mismatch_flg_reg_b_reg_inv/Q
                         net (fo=867, routed)         9.207     9.172    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_mismatch_flg_reg_b
    SLICE_X47Y112        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td10_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.637    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.714 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.247     8.961    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X47Y112        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td10_reg_reg[5]/C
                         clock pessimism              0.341     9.302    
                         clock uncertainty           -0.074     9.228    
    SLICE_X47Y112        FDRE (Setup_fdre_C_CE)      -0.298     8.930    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td10_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.930    
                         arrival time                          -9.172    
  -------------------------------------------------------------------
                         slack                                 -0.242    

Slack (VIOLATED) :        -0.242ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_mismatch_flg_reg_b_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td10_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_msys_clk_wiz_0_0 rise@10.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.605ns  (logic 0.398ns (4.144%)  route 9.207ns (95.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 8.961 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.519    -0.433    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X12Y174        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_mismatch_flg_reg_b_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y174        FDRE (Prop_fdre_C_Q)         0.398    -0.035 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_mismatch_flg_reg_b_reg_inv/Q
                         net (fo=867, routed)         9.207     9.172    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_mismatch_flg_reg_b
    SLICE_X47Y112        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td10_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.637    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.714 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.247     8.961    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X47Y112        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td10_reg_reg[6]/C
                         clock pessimism              0.341     9.302    
                         clock uncertainty           -0.074     9.228    
    SLICE_X47Y112        FDRE (Setup_fdre_C_CE)      -0.298     8.930    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td10_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.930    
                         arrival time                          -9.172    
  -------------------------------------------------------------------
                         slack                                 -0.242    

Slack (VIOLATED) :        -0.242ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_mismatch_flg_reg_b_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td10_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_msys_clk_wiz_0_0 rise@10.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.605ns  (logic 0.398ns (4.144%)  route 9.207ns (95.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 8.961 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.519    -0.433    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X12Y174        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_mismatch_flg_reg_b_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y174        FDRE (Prop_fdre_C_Q)         0.398    -0.035 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_mismatch_flg_reg_b_reg_inv/Q
                         net (fo=867, routed)         9.207     9.172    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_mismatch_flg_reg_b
    SLICE_X47Y112        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td10_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.637    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.714 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.247     8.961    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X47Y112        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td10_reg_reg[7]/C
                         clock pessimism              0.341     9.302    
                         clock uncertainty           -0.074     9.228    
    SLICE_X47Y112        FDRE (Setup_fdre_C_CE)      -0.298     8.930    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td10_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.930    
                         arrival time                          -9.172    
  -------------------------------------------------------------------
                         slack                                 -0.242    

Slack (VIOLATED) :        -0.240ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_msys_clk_wiz_0_0 rise@10.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.088ns  (logic 2.583ns (25.604%)  route 7.505ns (74.396%))
  Logic Levels:           10  (CARRY4=1 LUT1=1 LUT5=2 LUT6=1 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.035ns = ( 8.965 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.364    -0.588    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X51Y67         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.379    -0.209 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td4_reg_reg[0]/Q
                         net (fo=819, routed)         0.395     0.186    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td4_reg_reg_n_0_[0]
    SLICE_X53Y68         LUT1 (Prop_lut1_I0_O)        0.105     0.291 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[4]_i_41/O
                         net (fo=1, routed)           0.260     0.551    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[4]_i_41_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.392     0.943 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[4]_i_18/O[0]
                         net (fo=626, routed)         3.133     4.076    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[4]_i_18_n_7
    SLICE_X23Y5          MUXF7 (Prop_muxf7_S_O)       0.390     4.466 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[4]_i_802/O
                         net (fo=1, routed)           0.000     4.466    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[4]_i_802_n_0
    SLICE_X23Y5          MUXF8 (Prop_muxf8_I0_O)      0.085     4.551 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[4]_i_357/O
                         net (fo=1, routed)           0.626     5.177    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[4]_i_357_n_0
    SLICE_X22Y4          LUT6 (Prop_lut6_I1_O)        0.264     5.441 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[4]_i_147/O
                         net (fo=1, routed)           0.000     5.441    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[4]_i_147_n_0
    SLICE_X22Y4          MUXF7 (Prop_muxf7_I1_O)      0.182     5.623 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[4]_i_67/O
                         net (fo=1, routed)           0.000     5.623    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[4]_i_67_n_0
    SLICE_X22Y4          MUXF8 (Prop_muxf8_I1_O)      0.079     5.702 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[4]_i_33/O
                         net (fo=1, routed)           2.050     7.752    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[4]_i_33_n_0
    SLICE_X54Y60         LUT5 (Prop_lut5_I2_O)        0.264     8.016 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[4]_i_14/O
                         net (fo=1, routed)           0.000     8.016    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[4]_i_14_n_0
    SLICE_X54Y60         MUXF7 (Prop_muxf7_I0_O)      0.201     8.217 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[4]_i_5/O
                         net (fo=1, routed)           1.041     9.258    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[4]_i_5_n_0
    SLICE_X53Y82         LUT5 (Prop_lut5_I4_O)        0.242     9.500 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.500    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/p_0_in__2[60]
    SLICE_X53Y82         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.637    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.714 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.251     8.965    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X53Y82         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[4]/C
                         clock pessimism              0.340     9.305    
                         clock uncertainty           -0.074     9.231    
    SLICE_X53Y82         FDRE (Setup_fdre_C_D)        0.030     9.261    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.261    
                         arrival time                          -9.500    
  -------------------------------------------------------------------
                         slack                                 -0.240    

Slack (VIOLATED) :        -0.237ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_mismatch_flg_reg_b_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td21_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_msys_clk_wiz_0_0 rise@10.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.583ns  (logic 0.398ns (4.153%)  route 9.185ns (95.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.056ns = ( 8.944 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.519    -0.433    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X12Y174        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_mismatch_flg_reg_b_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y174        FDRE (Prop_fdre_C_Q)         0.398    -0.035 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_mismatch_flg_reg_b_reg_inv/Q
                         net (fo=867, routed)         9.185     9.150    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_mismatch_flg_reg_b
    SLICE_X55Y126        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td21_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.637    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.714 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.230     8.944    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X55Y126        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td21_reg_reg[10]/C
                         clock pessimism              0.341     9.285    
                         clock uncertainty           -0.074     9.211    
    SLICE_X55Y126        FDRE (Setup_fdre_C_CE)      -0.298     8.913    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td21_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          8.913    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.237ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_mismatch_flg_reg_b_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td21_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_msys_clk_wiz_0_0 rise@10.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.583ns  (logic 0.398ns (4.153%)  route 9.185ns (95.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.056ns = ( 8.944 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.519    -0.433    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X12Y174        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_mismatch_flg_reg_b_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y174        FDRE (Prop_fdre_C_Q)         0.398    -0.035 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_mismatch_flg_reg_b_reg_inv/Q
                         net (fo=867, routed)         9.185     9.150    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_mismatch_flg_reg_b
    SLICE_X55Y126        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td21_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.637    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.714 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.230     8.944    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X55Y126        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td21_reg_reg[11]/C
                         clock pessimism              0.341     9.285    
                         clock uncertainty           -0.074     9.211    
    SLICE_X55Y126        FDRE (Setup_fdre_C_CE)      -0.298     8.913    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td21_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.913    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.237ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_mismatch_flg_reg_b_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td21_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_msys_clk_wiz_0_0 rise@10.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.583ns  (logic 0.398ns (4.153%)  route 9.185ns (95.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.056ns = ( 8.944 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.519    -0.433    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X12Y174        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_mismatch_flg_reg_b_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y174        FDRE (Prop_fdre_C_Q)         0.398    -0.035 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_mismatch_flg_reg_b_reg_inv/Q
                         net (fo=867, routed)         9.185     9.150    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_mismatch_flg_reg_b
    SLICE_X55Y126        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td21_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.637    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.714 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.230     8.944    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X55Y126        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td21_reg_reg[8]/C
                         clock pessimism              0.341     9.285    
                         clock uncertainty           -0.074     9.211    
    SLICE_X55Y126        FDRE (Setup_fdre_C_CE)      -0.298     8.913    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td21_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          8.913    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.237ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_mismatch_flg_reg_b_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td21_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_msys_clk_wiz_0_0 rise@10.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.583ns  (logic 0.398ns (4.153%)  route 9.185ns (95.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.056ns = ( 8.944 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.519    -0.433    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X12Y174        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_mismatch_flg_reg_b_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y174        FDRE (Prop_fdre_C_Q)         0.398    -0.035 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_mismatch_flg_reg_b_reg_inv/Q
                         net (fo=867, routed)         9.185     9.150    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_mismatch_flg_reg_b
    SLICE_X55Y126        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td21_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.637    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.714 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.230     8.944    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X55Y126        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td21_reg_reg[9]/C
                         clock pessimism              0.341     9.285    
                         clock uncertainty           -0.074     9.211    
    SLICE_X55Y126        FDRE (Setup_fdre_C_CE)      -0.298     8.913    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td21_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          8.913    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                 -0.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_msys_clk_wiz_0_0 rise@0.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.006%)  route 0.220ns (60.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.688ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.666    -0.493    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X73Y193        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y193        FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[18]/Q
                         net (fo=1, routed)           0.220    -0.131    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[21]
    RAMB18_X2Y78         RAMB18E1                                     r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.981    -0.688    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X2Y78         RAMB18E1                                     r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.438    
    RAMB18_X2Y78         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.296    -0.142    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg69_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/top_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_msys_clk_wiz_0_0 rise@0.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.355%)  route 0.223ns (57.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.641    -0.518    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X54Y190        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg69_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y190        FDRE (Prop_fdre_C_Q)         0.164    -0.354 r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg69_reg[2]/Q
                         net (fo=4, routed)           0.223    -0.130    msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/Q[2]
    SLICE_X51Y190        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/top_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.916    -0.753    msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/s_axi_aclk
    SLICE_X51Y190        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/top_reg_reg[2]/C
                         clock pessimism              0.501    -0.252    
    SLICE_X51Y190        FDRE (Hold_fdre_C_D)         0.047    -0.205    msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/top_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_msys_clk_wiz_0_0 rise@0.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.235%)  route 0.193ns (57.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.631    -0.528    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X48Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y175        FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/Q
                         net (fo=196, routed)         0.193    -0.194    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/A3
    SLICE_X46Y175        RAMD32                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.903    -0.766    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/WCLK
    SLICE_X46Y175        RAMD32                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
                         clock pessimism              0.251    -0.515    
    SLICE_X46Y175        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.275    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_msys_clk_wiz_0_0 rise@0.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.235%)  route 0.193ns (57.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.631    -0.528    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X48Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y175        FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/Q
                         net (fo=196, routed)         0.193    -0.194    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/A3
    SLICE_X46Y175        RAMD32                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.903    -0.766    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/WCLK
    SLICE_X46Y175        RAMD32                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
                         clock pessimism              0.251    -0.515    
    SLICE_X46Y175        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.275    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_msys_clk_wiz_0_0 rise@0.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.235%)  route 0.193ns (57.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.631    -0.528    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X48Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y175        FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/Q
                         net (fo=196, routed)         0.193    -0.194    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/A3
    SLICE_X46Y175        RAMD32                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.903    -0.766    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/WCLK
    SLICE_X46Y175        RAMD32                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
                         clock pessimism              0.251    -0.515    
    SLICE_X46Y175        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.275    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_msys_clk_wiz_0_0 rise@0.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.235%)  route 0.193ns (57.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.631    -0.528    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X48Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y175        FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]/Q
                         net (fo=196, routed)         0.193    -0.194    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/A3
    SLICE_X46Y175        RAMD32                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.903    -0.766    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/WCLK
    SLICE_X46Y175        RAMD32                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
                         clock pessimism              0.251    -0.515    
    SLICE_X46Y175        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.275    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_msys_clk_wiz_0_0 rise@0.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.650    -0.509    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X9Y162         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y162         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=11, routed)          0.176    -0.191    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[1]
    RAMB18_X0Y64         RAMB18E1                                     r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.962    -0.707    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y64         RAMB18E1                                     r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.251    -0.456    
    RAMB18_X0Y64         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.273    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_msys_clk_wiz_0_0 rise@0.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.987%)  route 0.180ns (56.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.650    -0.509    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X9Y162         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y162         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=10, routed)          0.180    -0.188    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[0]
    RAMB18_X0Y64         RAMB18E1                                     r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.962    -0.707    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y64         RAMB18E1                                     r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.251    -0.456    
    RAMB18_X0Y64         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.273    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 msys_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_20_20/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_msys_clk_wiz_0_0 rise@0.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.169%)  route 0.272ns (65.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.643    -0.516    msys_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y182        FDRE                                         r  msys_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y182        FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  msys_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=135, routed)         0.272    -0.103    msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_20_20/A0
    SLICE_X34Y181        RAMD32                                       r  msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_20_20/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.914    -0.755    msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_20_20/WCLK
    SLICE_X34Y181        RAMD32                                       r  msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_20_20/DP/CLK
                         clock pessimism              0.252    -0.503    
    SLICE_X34Y181        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.193    msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_20_20/DP
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 msys_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_20_20/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_msys_clk_wiz_0_0 rise@0.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.169%)  route 0.272ns (65.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.643    -0.516    msys_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y182        FDRE                                         r  msys_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y182        FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  msys_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=135, routed)         0.272    -0.103    msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_20_20/A0
    SLICE_X34Y181        RAMD32                                       r  msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_20_20/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.914    -0.755    msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_20_20/WCLK
    SLICE_X34Y181        RAMD32                                       r  msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_20_20/SP/CLK
                         clock pessimism              0.252    -0.503    
    SLICE_X34Y181        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.193    msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_20_20/SP
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_msys_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y64     msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y64     msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y65     msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y65     msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y68     msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y68     msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y69     msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y69     msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X2Y78     msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X2Y78     msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y180    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y180    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y180    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y180    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y180    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y180    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y180    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y180    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y179    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y179    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y180    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y180    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y180    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y180    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y180    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y180    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y180    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y180    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y179    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X46Y179    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_msys_clk_wiz_0_0
  To Clock:  clk_out2_msys_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        9.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.527ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_msys_clk_wiz_0_0 rise@25.000ns - clk_out2_msys_clk_wiz_0_0 fall@12.500ns)
  Data Path Delay:        2.622ns  (logic 0.384ns (14.643%)  route 2.238ns (85.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.877ns = ( 24.123 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.433ns = ( 12.067 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    P17                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    13.919 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    14.984    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957     9.027 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    10.467    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    10.548 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.519    12.067    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X67Y185        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y185        FDRE (Prop_fdre_C_Q)         0.384    12.451 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/Q
                         net (fo=33, routed)          2.238    14.690    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/E[0]
    SLICE_X32Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    26.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    21.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    22.637    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    22.714 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.409    24.123    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X32Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[10]/C
                         clock pessimism              0.349    24.472    
                         clock uncertainty           -0.087    24.385    
    SLICE_X32Y186        FDRE (Setup_fdre_C_CE)      -0.168    24.217    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         24.217    
                         arrival time                         -14.690    
  -------------------------------------------------------------------
                         slack                                  9.527    

Slack (MET) :             9.527ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_msys_clk_wiz_0_0 rise@25.000ns - clk_out2_msys_clk_wiz_0_0 fall@12.500ns)
  Data Path Delay:        2.622ns  (logic 0.384ns (14.643%)  route 2.238ns (85.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.877ns = ( 24.123 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.433ns = ( 12.067 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    P17                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    13.919 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    14.984    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957     9.027 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    10.467    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    10.548 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.519    12.067    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X67Y185        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y185        FDRE (Prop_fdre_C_Q)         0.384    12.451 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/Q
                         net (fo=33, routed)          2.238    14.690    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/E[0]
    SLICE_X32Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    26.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    21.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    22.637    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    22.714 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.409    24.123    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X32Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[11]/C
                         clock pessimism              0.349    24.472    
                         clock uncertainty           -0.087    24.385    
    SLICE_X32Y186        FDRE (Setup_fdre_C_CE)      -0.168    24.217    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         24.217    
                         arrival time                         -14.690    
  -------------------------------------------------------------------
                         slack                                  9.527    

Slack (MET) :             9.527ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_msys_clk_wiz_0_0 rise@25.000ns - clk_out2_msys_clk_wiz_0_0 fall@12.500ns)
  Data Path Delay:        2.622ns  (logic 0.384ns (14.643%)  route 2.238ns (85.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.877ns = ( 24.123 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.433ns = ( 12.067 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    P17                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    13.919 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    14.984    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957     9.027 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    10.467    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    10.548 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.519    12.067    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X67Y185        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y185        FDRE (Prop_fdre_C_Q)         0.384    12.451 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/Q
                         net (fo=33, routed)          2.238    14.690    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/E[0]
    SLICE_X32Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    26.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    21.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    22.637    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    22.714 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.409    24.123    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X32Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[7]/C
                         clock pessimism              0.349    24.472    
                         clock uncertainty           -0.087    24.385    
    SLICE_X32Y186        FDRE (Setup_fdre_C_CE)      -0.168    24.217    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         24.217    
                         arrival time                         -14.690    
  -------------------------------------------------------------------
                         slack                                  9.527    

Slack (MET) :             9.527ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_msys_clk_wiz_0_0 rise@25.000ns - clk_out2_msys_clk_wiz_0_0 fall@12.500ns)
  Data Path Delay:        2.622ns  (logic 0.384ns (14.643%)  route 2.238ns (85.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.877ns = ( 24.123 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.433ns = ( 12.067 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    P17                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    13.919 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    14.984    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957     9.027 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    10.467    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    10.548 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.519    12.067    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X67Y185        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y185        FDRE (Prop_fdre_C_Q)         0.384    12.451 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/Q
                         net (fo=33, routed)          2.238    14.690    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/E[0]
    SLICE_X32Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    26.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    21.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    22.637    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    22.714 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.409    24.123    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X32Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[8]/C
                         clock pessimism              0.349    24.472    
                         clock uncertainty           -0.087    24.385    
    SLICE_X32Y186        FDRE (Setup_fdre_C_CE)      -0.168    24.217    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         24.217    
                         arrival time                         -14.690    
  -------------------------------------------------------------------
                         slack                                  9.527    

Slack (MET) :             9.922ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_msys_clk_wiz_0_0 rise@25.000ns - clk_out2_msys_clk_wiz_0_0 fall@12.500ns)
  Data Path Delay:        2.229ns  (logic 0.384ns (17.230%)  route 1.845ns (82.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.876ns = ( 24.124 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.433ns = ( 12.067 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    P17                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    13.919 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    14.984    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957     9.027 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    10.467    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    10.548 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.519    12.067    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X67Y185        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y185        FDRE (Prop_fdre_C_Q)         0.384    12.451 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/Q
                         net (fo=33, routed)          1.845    14.296    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/E[0]
    SLICE_X31Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    26.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    21.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    22.637    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    22.714 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.410    24.124    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X31Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[12]/C
                         clock pessimism              0.349    24.473    
                         clock uncertainty           -0.087    24.386    
    SLICE_X31Y187        FDRE (Setup_fdre_C_CE)      -0.168    24.218    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         24.218    
                         arrival time                         -14.296    
  -------------------------------------------------------------------
                         slack                                  9.922    

Slack (MET) :             9.922ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_msys_clk_wiz_0_0 rise@25.000ns - clk_out2_msys_clk_wiz_0_0 fall@12.500ns)
  Data Path Delay:        2.229ns  (logic 0.384ns (17.230%)  route 1.845ns (82.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.876ns = ( 24.124 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.433ns = ( 12.067 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    P17                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    13.919 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    14.984    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957     9.027 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    10.467    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    10.548 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.519    12.067    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X67Y185        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y185        FDRE (Prop_fdre_C_Q)         0.384    12.451 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/Q
                         net (fo=33, routed)          1.845    14.296    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/E[0]
    SLICE_X31Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    26.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    21.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    22.637    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    22.714 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.410    24.124    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X31Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[13]/C
                         clock pessimism              0.349    24.473    
                         clock uncertainty           -0.087    24.386    
    SLICE_X31Y187        FDRE (Setup_fdre_C_CE)      -0.168    24.218    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         24.218    
                         arrival time                         -14.296    
  -------------------------------------------------------------------
                         slack                                  9.922    

Slack (MET) :             9.922ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_msys_clk_wiz_0_0 rise@25.000ns - clk_out2_msys_clk_wiz_0_0 fall@12.500ns)
  Data Path Delay:        2.229ns  (logic 0.384ns (17.230%)  route 1.845ns (82.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.876ns = ( 24.124 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.433ns = ( 12.067 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    P17                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    13.919 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    14.984    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957     9.027 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    10.467    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    10.548 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.519    12.067    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X67Y185        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y185        FDRE (Prop_fdre_C_Q)         0.384    12.451 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/Q
                         net (fo=33, routed)          1.845    14.296    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/E[0]
    SLICE_X31Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    26.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    21.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    22.637    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    22.714 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.410    24.124    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X31Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[14]/C
                         clock pessimism              0.349    24.473    
                         clock uncertainty           -0.087    24.386    
    SLICE_X31Y187        FDRE (Setup_fdre_C_CE)      -0.168    24.218    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         24.218    
                         arrival time                         -14.296    
  -------------------------------------------------------------------
                         slack                                  9.922    

Slack (MET) :             9.922ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_msys_clk_wiz_0_0 rise@25.000ns - clk_out2_msys_clk_wiz_0_0 fall@12.500ns)
  Data Path Delay:        2.229ns  (logic 0.384ns (17.230%)  route 1.845ns (82.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.876ns = ( 24.124 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.433ns = ( 12.067 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    P17                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    13.919 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    14.984    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957     9.027 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    10.467    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    10.548 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.519    12.067    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X67Y185        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y185        FDRE (Prop_fdre_C_Q)         0.384    12.451 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/Q
                         net (fo=33, routed)          1.845    14.296    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/E[0]
    SLICE_X31Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    26.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    21.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    22.637    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    22.714 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.410    24.124    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X31Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[15]/C
                         clock pessimism              0.349    24.473    
                         clock uncertainty           -0.087    24.386    
    SLICE_X31Y187        FDRE (Setup_fdre_C_CE)      -0.168    24.218    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         24.218    
                         arrival time                         -14.296    
  -------------------------------------------------------------------
                         slack                                  9.922    

Slack (MET) :             10.075ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_msys_clk_wiz_0_0 fall@12.500ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.774ns (33.031%)  route 1.569ns (66.969%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.886ns = ( 11.614 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.522    -0.430    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/clk_serial
    SLICE_X67Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y187        FDRE (Prop_fdre_C_Q)         0.379    -0.051 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg_reg[1]/Q
                         net (fo=15, routed)          1.118     1.067    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/output_0[1]
    SLICE_X68Y186        LUT4 (Prop_lut4_I0_O)        0.127     1.194 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/scl_INST_0_i_1/O
                         net (fo=2, routed)           0.451     1.646    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/scl_INST_0_i_1_n_0
    SLICE_X67Y185        LUT6 (Prop_lut6_I3_O)        0.268     1.914 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/shift_en_reg_i_1/O
                         net (fo=1, routed)           0.000     1.914    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter_n_6
    SLICE_X67Y185        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    P17                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    13.853 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.857    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093     8.763 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    10.137    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    10.214 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.400    11.614    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X67Y185        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.428    12.041    
                         clock uncertainty           -0.087    11.954    
    SLICE_X67Y185        FDRE (Setup_fdre_C_D)        0.034    11.988    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg
  -------------------------------------------------------------------
                         required time                         11.988    
                         arrival time                          -1.914    
  -------------------------------------------------------------------
                         slack                                 10.075    

Slack (MET) :             10.158ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_msys_clk_wiz_0_0 rise@25.000ns - clk_out2_msys_clk_wiz_0_0 fall@12.500ns)
  Data Path Delay:        1.991ns  (logic 0.384ns (19.291%)  route 1.607ns (80.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.878ns = ( 24.122 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.433ns = ( 12.067 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    P17                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    13.919 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    14.984    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957     9.027 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    10.467    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    10.548 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.519    12.067    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X67Y185        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y185        FDRE (Prop_fdre_C_Q)         0.384    12.451 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/Q
                         net (fo=33, routed)          1.607    14.058    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/E[0]
    SLICE_X32Y185        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    26.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    21.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    22.637    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    22.714 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.408    24.122    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X32Y185        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[9]/C
                         clock pessimism              0.349    24.471    
                         clock uncertainty           -0.087    24.384    
    SLICE_X32Y185        FDRE (Setup_fdre_C_CE)      -0.168    24.216    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         24.216    
                         arrival time                         -14.058    
  -------------------------------------------------------------------
                         slack                                 10.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_metastable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_stable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_msys_clk_wiz_0_0 rise@0.000ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.642    -0.517    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X59Y189        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_metastable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y189        FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_metastable_reg/Q
                         net (fo=1, routed)           0.055    -0.320    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_metastable
    SLICE_X59Y189        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_stable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.917    -0.752    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X59Y189        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_stable_reg/C
                         clock pessimism              0.235    -0.517    
    SLICE_X59Y189        FDRE (Hold_fdre_C_D)         0.075    -0.442    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_stable_reg
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_msys_clk_wiz_0_0 rise@0.000ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.128ns (28.383%)  route 0.323ns (71.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.638    -0.521    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/clk_serial
    SLICE_X55Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y186        FDRE (Prop_fdre_C_Q)         0.128    -0.393 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.323    -0.070    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/Q[6]
    SLICE_X47Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.915    -0.754    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/clk_serial
    SLICE_X47Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[7]/C
                         clock pessimism              0.501    -0.253    
    SLICE_X47Y187        FDRE (Hold_fdre_C_D)         0.017    -0.236    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_msys_clk_wiz_0_0 rise@0.000ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.960%)  route 0.363ns (72.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.638    -0.521    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X55Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y186        FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.363    -0.016    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/Q[0]
    SLICE_X47Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.915    -0.754    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X47Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[1]/C
                         clock pessimism              0.501    -0.253    
    SLICE_X47Y187        FDRE (Hold_fdre_C_D)         0.070    -0.183    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_msys_clk_wiz_0_0 rise@0.000ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.380%)  route 0.118ns (45.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.643    -0.516    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X39Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y187        FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.118    -0.256    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_reg_next[6]
    SLICE_X39Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.920    -0.749    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X39Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[5]/C
                         clock pessimism              0.250    -0.499    
    SLICE_X39Y188        FDRE (Hold_fdre_C_D)         0.070    -0.429    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_msys_clk_wiz_0_0 rise@0.000ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.802%)  route 0.131ns (48.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.642    -0.517    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/clk_serial
    SLICE_X44Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y186        FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[14]/Q
                         net (fo=2, routed)           0.131    -0.244    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_reg_next__0[15]
    SLICE_X46Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.915    -0.754    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X46Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[14]/C
                         clock pessimism              0.272    -0.482    
    SLICE_X46Y187        FDRE (Hold_fdre_C_D)         0.063    -0.419    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_msys_clk_wiz_0_0 rise@0.000ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.608%)  route 0.122ns (46.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.643    -0.516    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X39Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y187        FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.122    -0.253    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_reg_next[7]
    SLICE_X39Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.920    -0.749    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X39Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/C
                         clock pessimism              0.250    -0.499    
    SLICE_X39Y188        FDRE (Hold_fdre_C_D)         0.066    -0.433    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_msys_clk_wiz_0_0 rise@0.000ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.985%)  route 0.125ns (47.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.642    -0.517    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/clk_serial
    SLICE_X41Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y186        FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[10]/Q
                         net (fo=2, routed)           0.125    -0.251    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/Q[10]
    SLICE_X40Y185        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.917    -0.752    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/clk_serial
    SLICE_X40Y185        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[11]/C
                         clock pessimism              0.250    -0.502    
    SLICE_X40Y185        FDRE (Hold_fdre_C_D)         0.070    -0.432    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_msys_clk_wiz_0_0 rise@0.000ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.414%)  route 0.105ns (42.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.642    -0.517    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/clk_serial
    SLICE_X44Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y186        FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[13]/Q
                         net (fo=2, routed)           0.105    -0.271    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_reg_next__0[14]
    SLICE_X43Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.916    -0.753    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X43Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[13]/C
                         clock pessimism              0.251    -0.502    
    SLICE_X43Y186        FDRE (Hold_fdre_C_D)         0.047    -0.455    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_msys_clk_wiz_0_0 rise@0.000ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.608%)  route 0.127ns (47.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.641    -0.518    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X47Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y187        FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.127    -0.250    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/Q[2]
    SLICE_X44Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.916    -0.753    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X44Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[3]/C
                         clock pessimism              0.272    -0.481    
    SLICE_X44Y186        FDRE (Hold_fdre_C_D)         0.046    -0.435    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_msys_clk_wiz_0_0 rise@0.000ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.542%)  route 0.127ns (47.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.642    -0.517    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X44Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y186        FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.127    -0.248    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_reg_next[5]
    SLICE_X45Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.916    -0.753    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X45Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[4]/C
                         clock pessimism              0.249    -0.504    
    SLICE_X45Y186        FDRE (Hold_fdre_C_D)         0.070    -0.434    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_msys_clk_wiz_0_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y2    msys_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X66Y187    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         25.000      24.000     SLICE_X64Y187    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         25.000      24.000     SLICE_X64Y187    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cs_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X64Y187    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X59Y189    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_metastable_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X59Y189    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_stable_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         25.000      24.000     SLICE_X59Y188    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X61Y187    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X66Y187    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X66Y187    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X64Y187    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X64Y187    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X64Y187    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cs_reg_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X64Y187    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cs_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X64Y187    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X64Y187    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X59Y189    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_metastable_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X59Y189    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_metastable_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X66Y187    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X66Y187    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X64Y187    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X64Y187    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X64Y187    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cs_reg_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X64Y187    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cs_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X64Y187    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X64Y187    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X59Y189    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_metastable_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X59Y189    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_metastable_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_msys_clk_wiz_0_0
  To Clock:  clkfbout_msys_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_msys_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y5    msys_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_msys_clk_wiz_0_0
  To Clock:  clk_out1_msys_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.552ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_msys_clk_wiz_0_0 rise@30.000ns - clk_out2_msys_clk_wiz_0_0 rise@25.000ns)
  Data Path Delay:        1.886ns  (logic 0.398ns (21.100%)  route 1.488ns (78.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.880ns = ( 29.120 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.429ns = ( 24.571 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    26.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    21.527 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    22.967    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    23.048 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.523    24.571    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X46Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y187        FDRE (Prop_fdre_C_Q)         0.398    24.969 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[9]/Q
                         net (fo=2, routed)           1.488    26.458    msys_i/serial_adc_pwm_top_0/U0/datapath/sdob_data[9]
    SLICE_X45Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    31.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    32.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    26.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    27.637    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.714 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.406    29.120    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X45Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[9]/C
                         clock pessimism              0.263    29.383    
                         clock uncertainty           -0.207    29.176    
    SLICE_X45Y187        FDRE (Setup_fdre_C_D)       -0.166    29.010    msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[9]
  -------------------------------------------------------------------
                         required time                         29.010    
                         arrival time                         -26.458    
  -------------------------------------------------------------------
                         slack                                  2.552    

Slack (MET) :             2.556ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_msys_clk_wiz_0_0 rise@30.000ns - clk_out2_msys_clk_wiz_0_0 rise@25.000ns)
  Data Path Delay:        1.989ns  (logic 0.379ns (19.054%)  route 1.610ns (80.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.880ns = ( 29.120 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.429ns = ( 24.571 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    26.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    21.527 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    22.967    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    23.048 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.523    24.571    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X45Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y186        FDRE (Prop_fdre_C_Q)         0.379    24.950 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[4]/Q
                         net (fo=2, routed)           1.610    26.560    msys_i/serial_adc_pwm_top_0/U0/datapath/sdoa_data[4]
    SLICE_X45Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    31.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    32.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    26.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    27.637    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.714 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.406    29.120    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X45Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[20]/C
                         clock pessimism              0.263    29.383    
                         clock uncertainty           -0.207    29.176    
    SLICE_X45Y187        FDRE (Setup_fdre_C_D)       -0.059    29.117    msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[20]
  -------------------------------------------------------------------
                         required time                         29.117    
                         arrival time                         -26.560    
  -------------------------------------------------------------------
                         slack                                  2.556    

Slack (MET) :             2.619ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_msys_clk_wiz_0_0 rise@30.000ns - clk_out2_msys_clk_wiz_0_0 rise@25.000ns)
  Data Path Delay:        1.952ns  (logic 0.379ns (19.412%)  route 1.573ns (80.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.878ns = ( 29.122 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.426ns = ( 24.574 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    26.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    21.527 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    22.967    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    23.048 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.526    24.574    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X39Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y188        FDRE (Prop_fdre_C_Q)         0.379    24.953 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[11]/Q
                         net (fo=2, routed)           1.573    26.527    msys_i/serial_adc_pwm_top_0/U0/datapath/sdob_data[11]
    SLICE_X40Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    31.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    32.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    26.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    27.637    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.714 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.408    29.122    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X40Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[11]/C
                         clock pessimism              0.263    29.385    
                         clock uncertainty           -0.207    29.178    
    SLICE_X40Y188        FDRE (Setup_fdre_C_D)       -0.032    29.146    msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[11]
  -------------------------------------------------------------------
                         required time                         29.146    
                         arrival time                         -26.527    
  -------------------------------------------------------------------
                         slack                                  2.619    

Slack (MET) :             2.664ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_msys_clk_wiz_0_0 rise@30.000ns - clk_out2_msys_clk_wiz_0_0 rise@25.000ns)
  Data Path Delay:        1.877ns  (logic 0.433ns (23.067%)  route 1.444ns (76.933%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.877ns = ( 29.123 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.422ns = ( 24.578 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    26.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    21.527 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    22.967    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    23.048 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.530    24.578    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X30Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y188        FDRE (Prop_fdre_C_Q)         0.433    25.011 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[10]/Q
                         net (fo=2, routed)           1.444    26.455    msys_i/serial_adc_pwm_top_0/U0/datapath/sdoa_data[10]
    SLICE_X39Y189        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    31.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    32.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    26.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    27.637    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.714 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.409    29.123    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X39Y189        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[26]/C
                         clock pessimism              0.263    29.386    
                         clock uncertainty           -0.207    29.179    
    SLICE_X39Y189        FDRE (Setup_fdre_C_D)       -0.059    29.120    msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[26]
  -------------------------------------------------------------------
                         required time                         29.120    
                         arrival time                         -26.455    
  -------------------------------------------------------------------
                         slack                                  2.664    

Slack (MET) :             2.673ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_msys_clk_wiz_0_0 rise@30.000ns - clk_out2_msys_clk_wiz_0_0 rise@25.000ns)
  Data Path Delay:        1.864ns  (logic 0.433ns (23.227%)  route 1.431ns (76.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.881ns = ( 29.119 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.422ns = ( 24.578 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    26.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    21.527 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    22.967    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    23.048 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.530    24.578    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X30Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y188        FDRE (Prop_fdre_C_Q)         0.433    25.011 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[13]/Q
                         net (fo=2, routed)           1.431    26.443    msys_i/serial_adc_pwm_top_0/U0/datapath/sdoa_data[13]
    SLICE_X49Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    31.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    32.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    26.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    27.637    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.714 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.405    29.119    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X49Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[29]/C
                         clock pessimism              0.263    29.382    
                         clock uncertainty           -0.207    29.175    
    SLICE_X49Y187        FDRE (Setup_fdre_C_D)       -0.059    29.116    msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[29]
  -------------------------------------------------------------------
                         required time                         29.116    
                         arrival time                         -26.443    
  -------------------------------------------------------------------
                         slack                                  2.673    

Slack (MET) :             2.688ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_msys_clk_wiz_0_0 rise@30.000ns - clk_out2_msys_clk_wiz_0_0 rise@25.000ns)
  Data Path Delay:        1.868ns  (logic 0.379ns (20.285%)  route 1.489ns (79.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.890ns = ( 29.110 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.438ns = ( 24.562 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    26.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    21.527 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    22.967    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    23.048 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.514    24.562    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X52Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y187        FDRE (Prop_fdre_C_Q)         0.379    24.941 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[2]/Q
                         net (fo=2, routed)           1.489    26.431    msys_i/serial_adc_pwm_top_0/U0/datapath/sdob_data[2]
    SLICE_X52Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    31.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    32.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    26.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    27.637    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.714 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.396    29.110    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X52Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[2]/C
                         clock pessimism              0.263    29.373    
                         clock uncertainty           -0.207    29.166    
    SLICE_X52Y188        FDRE (Setup_fdre_C_D)       -0.047    29.119    msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[2]
  -------------------------------------------------------------------
                         required time                         29.119    
                         arrival time                         -26.431    
  -------------------------------------------------------------------
                         slack                                  2.688    

Slack (MET) :             2.689ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_msys_clk_wiz_0_0 rise@30.000ns - clk_out2_msys_clk_wiz_0_0 rise@25.000ns)
  Data Path Delay:        1.842ns  (logic 0.433ns (23.505%)  route 1.409ns (76.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.880ns = ( 29.120 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.429ns = ( 24.571 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    26.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    21.527 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    22.967    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    23.048 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.523    24.571    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X46Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y187        FDRE (Prop_fdre_C_Q)         0.433    25.004 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[14]/Q
                         net (fo=2, routed)           1.409    26.414    msys_i/serial_adc_pwm_top_0/U0/datapath/sdob_data[14]
    SLICE_X43Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    31.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    32.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    26.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    27.637    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.714 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.406    29.120    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X43Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[14]/C
                         clock pessimism              0.263    29.383    
                         clock uncertainty           -0.207    29.176    
    SLICE_X43Y188        FDRE (Setup_fdre_C_D)       -0.073    29.103    msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[14]
  -------------------------------------------------------------------
                         required time                         29.103    
                         arrival time                         -26.414    
  -------------------------------------------------------------------
                         slack                                  2.689    

Slack (MET) :             2.713ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_msys_clk_wiz_0_0 rise@30.000ns - clk_out2_msys_clk_wiz_0_0 rise@25.000ns)
  Data Path Delay:        1.831ns  (logic 0.379ns (20.695%)  route 1.452ns (79.305%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.890ns = ( 29.110 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.438ns = ( 24.562 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    26.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    21.527 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    22.967    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    23.048 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.514    24.562    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X55Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y187        FDRE (Prop_fdre_C_Q)         0.379    24.941 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[4]/Q
                         net (fo=2, routed)           1.452    26.394    msys_i/serial_adc_pwm_top_0/U0/datapath/sdob_data[4]
    SLICE_X52Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    31.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    32.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    26.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    27.637    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.714 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.396    29.110    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X52Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[4]/C
                         clock pessimism              0.263    29.373    
                         clock uncertainty           -0.207    29.166    
    SLICE_X52Y188        FDRE (Setup_fdre_C_D)       -0.059    29.107    msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[4]
  -------------------------------------------------------------------
                         required time                         29.107    
                         arrival time                         -26.394    
  -------------------------------------------------------------------
                         slack                                  2.713    

Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_msys_clk_wiz_0_0 rise@30.000ns - clk_out2_msys_clk_wiz_0_0 rise@25.000ns)
  Data Path Delay:        1.822ns  (logic 0.379ns (20.806%)  route 1.443ns (79.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.880ns = ( 29.120 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.424ns = ( 24.576 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    26.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    21.527 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    22.967    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    23.048 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.528    24.576    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X35Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y187        FDRE (Prop_fdre_C_Q)         0.379    24.955 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[12]/Q
                         net (fo=2, routed)           1.443    26.398    msys_i/serial_adc_pwm_top_0/U0/datapath/sdoa_data[12]
    SLICE_X45Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    31.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    32.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    26.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    27.637    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.714 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.406    29.120    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X45Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[28]/C
                         clock pessimism              0.263    29.383    
                         clock uncertainty           -0.207    29.176    
    SLICE_X45Y187        FDRE (Setup_fdre_C_D)       -0.042    29.134    msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[28]
  -------------------------------------------------------------------
                         required time                         29.134    
                         arrival time                         -26.398    
  -------------------------------------------------------------------
                         slack                                  2.736    

Slack (MET) :             2.743ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_msys_clk_wiz_0_0 rise@30.000ns - clk_out2_msys_clk_wiz_0_0 rise@25.000ns)
  Data Path Delay:        1.683ns  (logic 0.348ns (20.682%)  route 1.335ns (79.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.880ns = ( 29.120 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.429ns = ( 24.571 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    26.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    21.527 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    22.967    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    23.048 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.523    24.571    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X43Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y186        FDRE (Prop_fdre_C_Q)         0.348    24.919 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[8]/Q
                         net (fo=2, routed)           1.335    26.254    msys_i/serial_adc_pwm_top_0/U0/datapath/sdob_data[8]
    SLICE_X43Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    31.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    32.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    26.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    27.637    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.714 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.406    29.120    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X43Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[8]/C
                         clock pessimism              0.263    29.383    
                         clock uncertainty           -0.207    29.176    
    SLICE_X43Y188        FDRE (Setup_fdre_C_D)       -0.179    28.997    msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[8]
  -------------------------------------------------------------------
                         required time                         28.997    
                         arrival time                         -26.254    
  -------------------------------------------------------------------
                         slack                                  2.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_msys_clk_wiz_0_0 rise@0.000ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.141ns (19.225%)  route 0.592ns (80.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.639    -0.520    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X55Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y187        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/Q
                         net (fo=2, routed)           0.592     0.214    msys_i/serial_adc_pwm_top_0/U0/datapath/sdob_data[0]
    SLICE_X57Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.913    -0.756    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X57Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[0]/C
                         clock pessimism              0.558    -0.198    
                         clock uncertainty            0.207     0.009    
    SLICE_X57Y187        FDRE (Hold_fdre_C_D)         0.047     0.056    msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_msys_clk_wiz_0_0 rise@0.000ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.141ns (18.478%)  route 0.622ns (81.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.642    -0.517    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X43Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y186        FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[12]/Q
                         net (fo=2, routed)           0.622     0.246    msys_i/serial_adc_pwm_top_0/U0/datapath/sdob_data[12]
    SLICE_X29Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.921    -0.748    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X29Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[12]/C
                         clock pessimism              0.558    -0.190    
                         clock uncertainty            0.207     0.017    
    SLICE_X29Y187        FDRE (Hold_fdre_C_D)         0.061     0.078    msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_msys_clk_wiz_0_0 rise@0.000ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.141ns (17.961%)  route 0.644ns (82.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.639    -0.520    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X52Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y187        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/Q
                         net (fo=2, routed)           0.644     0.265    msys_i/serial_adc_pwm_top_0/U0/datapath/sdob_data[6]
    SLICE_X52Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.914    -0.755    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X52Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[6]/C
                         clock pessimism              0.558    -0.197    
                         clock uncertainty            0.207     0.010    
    SLICE_X52Y188        FDRE (Hold_fdre_C_D)         0.070     0.080    msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_msys_clk_wiz_0_0 rise@0.000ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.915%)  route 0.646ns (82.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.639    -0.520    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X52Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y187        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[0]/Q
                         net (fo=2, routed)           0.646     0.267    msys_i/serial_adc_pwm_top_0/U0/datapath/sdoa_data[0]
    SLICE_X49Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.915    -0.754    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X49Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[16]/C
                         clock pessimism              0.558    -0.196    
                         clock uncertainty            0.207     0.011    
    SLICE_X49Y187        FDRE (Hold_fdre_C_D)         0.070     0.081    msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_msys_clk_wiz_0_0 rise@0.000ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.141ns (17.779%)  route 0.652ns (82.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.646    -0.513    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X31Y185        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y185        FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/Q
                         net (fo=2, routed)           0.652     0.280    msys_i/serial_adc_pwm_top_0/U0/datapath/sdoa_data[8]
    SLICE_X35Y191        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.922    -0.747    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X35Y191        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[24]/C
                         clock pessimism              0.558    -0.189    
                         clock uncertainty            0.207     0.018    
    SLICE_X35Y191        FDRE (Hold_fdre_C_D)         0.076     0.094    msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_msys_clk_wiz_0_0 rise@0.000ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.164ns (20.807%)  route 0.624ns (79.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.648    -0.511    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X30Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y188        FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/Q
                         net (fo=2, routed)           0.624     0.278    msys_i/serial_adc_pwm_top_0/U0/datapath/sdoa_data[11]
    SLICE_X43Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.919    -0.750    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X43Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[27]/C
                         clock pessimism              0.558    -0.192    
                         clock uncertainty            0.207     0.015    
    SLICE_X43Y188        FDRE (Hold_fdre_C_D)         0.075     0.090    msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_msys_clk_wiz_0_0 rise@0.000ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.164ns (20.817%)  route 0.624ns (79.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.641    -0.518    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X46Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y187        FDRE (Prop_fdre_C_Q)         0.164    -0.354 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[7]/Q
                         net (fo=2, routed)           0.624     0.270    msys_i/serial_adc_pwm_top_0/U0/datapath/sdob_data[7]
    SLICE_X49Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.915    -0.754    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X49Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[7]/C
                         clock pessimism              0.558    -0.196    
                         clock uncertainty            0.207     0.011    
    SLICE_X49Y187        FDRE (Hold_fdre_C_D)         0.070     0.081    msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_msys_clk_wiz_0_0 rise@0.000ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.141ns (18.042%)  route 0.641ns (81.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.644    -0.515    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X39Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y188        FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[5]/Q
                         net (fo=2, routed)           0.641     0.267    msys_i/serial_adc_pwm_top_0/U0/datapath/sdoa_data[5]
    SLICE_X34Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.921    -0.748    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X34Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[21]/C
                         clock pessimism              0.558    -0.190    
                         clock uncertainty            0.207     0.017    
    SLICE_X34Y188        FDRE (Hold_fdre_C_D)         0.052     0.069    msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_msys_clk_wiz_0_0 rise@0.000ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.141ns (17.591%)  route 0.661ns (82.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.642    -0.517    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X43Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y186        FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[3]/Q
                         net (fo=2, routed)           0.661     0.285    msys_i/serial_adc_pwm_top_0/U0/datapath/sdoa_data[3]
    SLICE_X43Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.919    -0.750    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X43Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[19]/C
                         clock pessimism              0.558    -0.192    
                         clock uncertainty            0.207     0.015    
    SLICE_X43Y188        FDRE (Hold_fdre_C_D)         0.070     0.085    msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.285    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_metastable_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_msys_clk_wiz_0_0 rise@0.000ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.128ns (17.323%)  route 0.611ns (82.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.643    -0.516    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X64Y187        FDSE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y187        FDSE (Prop_fdse_C_Q)         0.128    -0.388 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/Q
                         net (fo=1, routed)           0.611     0.223    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg
    SLICE_X62Y187        FDSE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_metastable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.917    -0.752    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/s_axi_aclk
    SLICE_X62Y187        FDSE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_metastable_reg/C
                         clock pessimism              0.558    -0.194    
                         clock uncertainty            0.207     0.013    
    SLICE_X62Y187        FDSE (Hold_fdse_C_D)         0.006     0.019    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_metastable_reg
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.204    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_msys_clk_wiz_0_0
  To Clock:  clk_out2_msys_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_msys_clk_wiz_0_0 fall@12.500ns - clk_out1_msys_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.508ns  (logic 0.484ns (32.091%)  route 1.024ns (67.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.886ns = ( 11.614 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.440ns = ( 9.560 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957     6.527 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     7.967    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     8.048 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.512     9.560    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X61Y182        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y182        FDRE (Prop_fdre_C_Q)         0.379     9.939 r  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=162, routed)         1.024    10.964    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/s_axi_aresetn
    SLICE_X67Y185        LUT6 (Prop_lut6_I5_O)        0.105    11.069 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/shift_en_reg_i_1/O
                         net (fo=1, routed)           0.000    11.069    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter_n_6
    SLICE_X67Y185        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    P17                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    13.853 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.857    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093     8.763 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    10.137    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    10.214 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.400    11.614    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X67Y185        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.263    11.877    
                         clock uncertainty           -0.207    11.670    
    SLICE_X67Y185        FDRE (Setup_fdre_C_D)        0.034    11.704    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg
  -------------------------------------------------------------------
                         required time                         11.704    
                         arrival time                         -11.069    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_msys_clk_wiz_0_0 rise@25.000ns - clk_out1_msys_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        3.382ns  (logic 0.484ns (14.311%)  route 2.898ns (85.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.878ns = ( 24.122 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.440ns = ( 19.560 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    21.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    16.527 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    17.967    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.048 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.512    19.560    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X61Y182        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y182        FDRE (Prop_fdre_C_Q)         0.379    19.939 f  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=162, routed)         0.839    20.778    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/s_axi_aresetn
    SLICE_X67Y196        LUT1 (Prop_lut1_I0_O)        0.105    20.883 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/cs_reg_i_1/O
                         net (fo=3875, routed)        2.059    22.942    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg_0
    SLICE_X31Y185        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    26.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    21.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    22.637    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    22.714 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.408    24.122    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X31Y185        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/C
                         clock pessimism              0.263    24.385    
                         clock uncertainty           -0.207    24.178    
    SLICE_X31Y185        FDRE (Setup_fdre_C_R)       -0.352    23.826    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         23.826    
                         arrival time                         -22.942    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.927ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_msys_clk_wiz_0_0 fall@12.500ns - clk_out1_msys_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.260ns  (logic 0.484ns (38.413%)  route 0.776ns (61.587%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.884ns = ( 11.616 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.440ns = ( 9.560 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    11.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957     6.527 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     7.967    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     8.048 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.512     9.560    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X61Y182        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y182        FDRE (Prop_fdre_C_Q)         0.379     9.939 f  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=162, routed)         0.776    10.715    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/s_axi_aresetn
    SLICE_X66Y187        LUT4 (Prop_lut4_I3_O)        0.105    10.820 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/autoclear_reg_i_1/O
                         net (fo=1, routed)           0.000    10.820    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter_n_7
    SLICE_X66Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    P17                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    13.853 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.857    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093     8.763 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    10.137    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    10.214 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.402    11.616    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X66Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.263    11.879    
                         clock uncertainty           -0.207    11.672    
    SLICE_X66Y187        FDRE (Setup_fdre_C_D)        0.076    11.748    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg
  -------------------------------------------------------------------
                         required time                         11.748    
                         arrival time                         -10.820    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_msys_clk_wiz_0_0 rise@25.000ns - clk_out1_msys_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        3.225ns  (logic 0.484ns (15.008%)  route 2.741ns (84.992%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.876ns = ( 24.124 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.440ns = ( 19.560 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    21.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    16.527 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    17.967    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.048 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.512    19.560    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X61Y182        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y182        FDRE (Prop_fdre_C_Q)         0.379    19.939 f  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=162, routed)         0.839    20.778    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/s_axi_aresetn
    SLICE_X67Y196        LUT1 (Prop_lut1_I0_O)        0.105    20.883 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/cs_reg_i_1/O
                         net (fo=3875, routed)        1.902    22.785    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg_0
    SLICE_X30Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    26.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    21.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    22.637    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    22.714 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.410    24.124    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X30Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[10]/C
                         clock pessimism              0.263    24.387    
                         clock uncertainty           -0.207    24.180    
    SLICE_X30Y188        FDRE (Setup_fdre_C_R)       -0.423    23.757    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         23.757    
                         arrival time                         -22.785    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_msys_clk_wiz_0_0 rise@25.000ns - clk_out1_msys_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        3.225ns  (logic 0.484ns (15.008%)  route 2.741ns (84.992%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.876ns = ( 24.124 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.440ns = ( 19.560 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    21.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    16.527 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    17.967    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.048 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.512    19.560    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X61Y182        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y182        FDRE (Prop_fdre_C_Q)         0.379    19.939 f  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=162, routed)         0.839    20.778    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/s_axi_aresetn
    SLICE_X67Y196        LUT1 (Prop_lut1_I0_O)        0.105    20.883 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/cs_reg_i_1/O
                         net (fo=3875, routed)        1.902    22.785    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg_0
    SLICE_X30Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    26.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    21.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    22.637    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    22.714 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.410    24.124    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X30Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/C
                         clock pessimism              0.263    24.387    
                         clock uncertainty           -0.207    24.180    
    SLICE_X30Y188        FDRE (Setup_fdre_C_R)       -0.423    23.757    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         23.757    
                         arrival time                         -22.785    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_msys_clk_wiz_0_0 rise@25.000ns - clk_out1_msys_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        3.225ns  (logic 0.484ns (15.008%)  route 2.741ns (84.992%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.876ns = ( 24.124 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.440ns = ( 19.560 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    21.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    16.527 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    17.967    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.048 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.512    19.560    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X61Y182        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y182        FDRE (Prop_fdre_C_Q)         0.379    19.939 f  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=162, routed)         0.839    20.778    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/s_axi_aresetn
    SLICE_X67Y196        LUT1 (Prop_lut1_I0_O)        0.105    20.883 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/cs_reg_i_1/O
                         net (fo=3875, routed)        1.902    22.785    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg_0
    SLICE_X30Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    26.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    21.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    22.637    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    22.714 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.410    24.124    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X30Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[13]/C
                         clock pessimism              0.263    24.387    
                         clock uncertainty           -0.207    24.180    
    SLICE_X30Y188        FDRE (Setup_fdre_C_R)       -0.423    23.757    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         23.757    
                         arrival time                         -22.785    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_msys_clk_wiz_0_0 rise@25.000ns - clk_out1_msys_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        3.225ns  (logic 0.484ns (15.008%)  route 2.741ns (84.992%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.876ns = ( 24.124 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.440ns = ( 19.560 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    21.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    16.527 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    17.967    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.048 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.512    19.560    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X61Y182        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y182        FDRE (Prop_fdre_C_Q)         0.379    19.939 f  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=162, routed)         0.839    20.778    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/s_axi_aresetn
    SLICE_X67Y196        LUT1 (Prop_lut1_I0_O)        0.105    20.883 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/cs_reg_i_1/O
                         net (fo=3875, routed)        1.902    22.785    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg_0
    SLICE_X30Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    26.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    21.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    22.637    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    22.714 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.410    24.124    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X30Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/C
                         clock pessimism              0.263    24.387    
                         clock uncertainty           -0.207    24.180    
    SLICE_X30Y188        FDRE (Setup_fdre_C_R)       -0.423    23.757    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         23.757    
                         arrival time                         -22.785    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             1.012ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_msys_clk_wiz_0_0 rise@25.000ns - clk_out1_msys_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        3.669ns  (logic 0.912ns (24.859%)  route 2.757ns (75.141%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 24.113 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.438ns = ( 19.562 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    21.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    16.527 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    17.967    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.048 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.514    19.562    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X54Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y187        FDRE (Prop_fdre_C_Q)         0.398    19.960 f  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[6]/Q
                         net (fo=10, routed)          2.072    22.032    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[0]_0[3]
    SLICE_X60Y188        LUT3 (Prop_lut3_I1_O)        0.246    22.278 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[9]_i_2/O
                         net (fo=3, routed)           0.685    22.963    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[9]_i_2_n_0
    SLICE_X60Y187        LUT5 (Prop_lut5_I0_O)        0.268    23.231 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    23.231    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/output[6]
    SLICE_X60Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    26.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    21.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    22.637    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    22.714 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.399    24.113    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X60Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/C
                         clock pessimism              0.263    24.376    
                         clock uncertainty           -0.207    24.169    
    SLICE_X60Y187        FDRE (Setup_fdre_C_D)        0.074    24.243    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         24.243    
                         arrival time                         -23.231    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.082ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_msys_clk_wiz_0_0 rise@25.000ns - clk_out1_msys_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        3.512ns  (logic 0.787ns (22.407%)  route 2.725ns (77.593%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 24.113 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.430ns = ( 19.570 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    21.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    16.527 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    17.967    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.048 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.522    19.570    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X63Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y188        FDRE (Prop_fdre_C_Q)         0.379    19.949 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=24, routed)          1.216    21.166    msys_i/serial_adc_pwm_top_0/U0/fsm/Q[0]
    SLICE_X60Y188        LUT4 (Prop_lut4_I2_O)        0.122    21.288 f  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_3/O
                         net (fo=11, routed)          0.901    22.188    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_sel[0]
    SLICE_X60Y188        LUT5 (Prop_lut5_I1_O)        0.286    22.474 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[15]_i_1/O
                         net (fo=1, routed)           0.608    23.083    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/output[15]
    SLICE_X60Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    26.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    21.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    22.637    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    22.714 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.399    24.113    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X60Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]/C
                         clock pessimism              0.263    24.376    
                         clock uncertainty           -0.207    24.169    
    SLICE_X60Y188        FDRE (Setup_fdre_C_D)       -0.004    24.165    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         24.165    
                         arrival time                         -23.083    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.093ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_msys_clk_wiz_0_0 rise@25.000ns - clk_out1_msys_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        3.170ns  (logic 0.484ns (15.269%)  route 2.686ns (84.731%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.881ns = ( 24.119 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.440ns = ( 19.560 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    21.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    16.527 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    17.967    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.048 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.512    19.560    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X61Y182        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y182        FDRE (Prop_fdre_C_Q)         0.379    19.939 f  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=162, routed)         0.839    20.778    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/s_axi_aresetn
    SLICE_X67Y196        LUT1 (Prop_lut1_I0_O)        0.105    20.883 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/cs_reg_i_1/O
                         net (fo=3875, routed)        1.847    22.730    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg_0
    SLICE_X43Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    26.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    21.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    22.637    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    22.714 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.405    24.119    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X43Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[3]/C
                         clock pessimism              0.263    24.382    
                         clock uncertainty           -0.207    24.175    
    SLICE_X43Y186        FDRE (Setup_fdre_C_R)       -0.352    23.823    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         23.823    
                         arrival time                         -22.730    
  -------------------------------------------------------------------
                         slack                                  1.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_msys_clk_wiz_0_0 rise@0.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.209ns (26.668%)  route 0.575ns (73.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.643    -0.516    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X62Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y187        FDRE (Prop_fdre_C_Q)         0.164    -0.352 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q
                         net (fo=27, routed)          0.575     0.223    msys_i/serial_adc_pwm_top_0/U0/fsm/Q[2]
    SLICE_X59Y188        LUT6 (Prop_lut6_I1_O)        0.045     0.268 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sda_reg_clr_buff_i_1/O
                         net (fo=1, routed)           0.000     0.268    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg_1
    SLICE_X59Y188        FDSE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.917    -0.752    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X59Y188        FDSE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg/C
                         clock pessimism              0.558    -0.194    
                         clock uncertainty            0.207     0.013    
    SLICE_X59Y188        FDSE (Hold_fdse_C_D)         0.091     0.104    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_msys_clk_wiz_0_0 rise@0.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.246ns (30.050%)  route 0.573ns (69.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.639    -0.520    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X54Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y187        FDRE (Prop_fdre_C_Q)         0.148    -0.372 f  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[4]/Q
                         net (fo=3, routed)           0.573     0.201    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[0]_0[1]
    SLICE_X60Y187        LUT6 (Prop_lut6_I5_O)        0.098     0.299 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.299    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/output[9]
    SLICE_X60Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.915    -0.754    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X60Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]/C
                         clock pessimism              0.558    -0.196    
                         clock uncertainty            0.207     0.011    
    SLICE_X60Y187        FDRE (Hold_fdre_C_D)         0.121     0.132    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_msys_clk_wiz_0_0 rise@0.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.247ns (29.937%)  route 0.578ns (70.063%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.639    -0.520    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X54Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y187        FDRE (Prop_fdre_C_Q)         0.148    -0.372 r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/Q
                         net (fo=9, routed)           0.578     0.206    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[0]_0[2]
    SLICE_X60Y187        LUT5 (Prop_lut5_I3_O)        0.099     0.305 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.305    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/output[7]
    SLICE_X60Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.915    -0.754    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X60Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]/C
                         clock pessimism              0.558    -0.196    
                         clock uncertainty            0.207     0.011    
    SLICE_X60Y187        FDRE (Hold_fdre_C_D)         0.120     0.131    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_msys_clk_wiz_0_0 rise@0.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.183ns (22.553%)  route 0.628ns (77.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.644    -0.515    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X41Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y188        FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[8]/Q
                         net (fo=10, routed)          0.628     0.255    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[0]_0[5]
    SLICE_X61Y187        LUT5 (Prop_lut5_I0_O)        0.042     0.297 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.297    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/output[1]
    SLICE_X61Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.915    -0.754    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X61Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]/C
                         clock pessimism              0.558    -0.196    
                         clock uncertainty            0.207     0.011    
    SLICE_X61Y187        FDRE (Hold_fdre_C_D)         0.107     0.118    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/count_buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_metastable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_msys_clk_wiz_0_0 rise@0.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.246ns (30.600%)  route 0.558ns (69.400%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.642    -0.517    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/s_axi_aclk
    SLICE_X60Y189        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/count_buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y189        FDRE (Prop_fdre_C_Q)         0.148    -0.369 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/count_buff_reg[2]/Q
                         net (fo=5, routed)           0.558     0.189    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/count_buff[2]
    SLICE_X59Y189        LUT4 (Prop_lut4_I0_O)        0.098     0.287 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_metastable_i_1/O
                         net (fo=1, routed)           0.000     0.287    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_stretched
    SLICE_X59Y189        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_metastable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.917    -0.752    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X59Y189        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_metastable_reg/C
                         clock pessimism              0.558    -0.194    
                         clock uncertainty            0.207     0.013    
    SLICE_X59Y189        FDRE (Hold_fdre_C_D)         0.091     0.104    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_metastable_reg
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_msys_clk_wiz_0_0 rise@0.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.186ns (22.838%)  route 0.628ns (77.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.644    -0.515    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X41Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y188        FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[8]/Q
                         net (fo=10, routed)          0.628     0.255    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[0]_0[5]
    SLICE_X61Y187        LUT5 (Prop_lut5_I2_O)        0.045     0.300 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.300    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/output[12]
    SLICE_X61Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.915    -0.754    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X61Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/C
                         clock pessimism              0.558    -0.196    
                         clock uncertainty            0.207     0.011    
    SLICE_X61Y187        FDRE (Hold_fdre_C_D)         0.091     0.102    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_msys_clk_wiz_0_0 rise@0.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.247ns (28.183%)  route 0.629ns (71.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.639    -0.520    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X54Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y187        FDRE (Prop_fdre_C_Q)         0.148    -0.372 r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/Q
                         net (fo=9, routed)           0.629     0.258    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[0]_0[2]
    SLICE_X60Y188        LUT6 (Prop_lut6_I0_O)        0.099     0.357 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     0.357    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/output[13]
    SLICE_X60Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.917    -0.752    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X60Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/C
                         clock pessimism              0.558    -0.194    
                         clock uncertainty            0.207     0.013    
    SLICE_X60Y188        FDRE (Hold_fdre_C_D)         0.120     0.133    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.357    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_msys_clk_wiz_0_0 rise@0.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.246ns (27.763%)  route 0.640ns (72.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.639    -0.520    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X54Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y187        FDRE (Prop_fdre_C_Q)         0.148    -0.372 f  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[7]/Q
                         net (fo=10, routed)          0.640     0.268    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[0]_0[4]
    SLICE_X60Y188        LUT6 (Prop_lut6_I4_O)        0.098     0.366 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     0.366    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/output[14]
    SLICE_X60Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.917    -0.752    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X60Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/C
                         clock pessimism              0.558    -0.194    
                         clock uncertainty            0.207     0.013    
    SLICE_X60Y188        FDRE (Hold_fdre_C_D)         0.121     0.134    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.134    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_msys_clk_wiz_0_0 rise@0.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.327ns (36.261%)  route 0.575ns (63.739%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.642    -0.517    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X60Y189        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y189        FDRE (Prop_fdre_C_Q)         0.164    -0.353 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q
                         net (fo=20, routed)          0.394     0.042    msys_i/serial_adc_pwm_top_0/U0/fsm/Q[3]
    SLICE_X60Y188        LUT4 (Prop_lut4_I0_O)        0.044     0.086 f  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[15]_i_3/O
                         net (fo=11, routed)          0.181     0.266    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_sel[0]
    SLICE_X60Y187        LUT5 (Prop_lut5_I2_O)        0.119     0.385 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.385    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/output[6]
    SLICE_X60Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.915    -0.754    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X60Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/C
                         clock pessimism              0.558    -0.196    
                         clock uncertainty            0.207     0.011    
    SLICE_X60Y187        FDRE (Hold_fdre_C_D)         0.121     0.132    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_msys_clk_wiz_0_0 rise@0.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.247ns (28.002%)  route 0.635ns (71.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.639    -0.520    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X54Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y187        FDRE (Prop_fdre_C_Q)         0.148    -0.372 r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/Q
                         net (fo=9, routed)           0.635     0.263    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[0]_0[2]
    SLICE_X61Y187        LUT6 (Prop_lut6_I0_O)        0.099     0.362 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.362    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/output[0]
    SLICE_X61Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.915    -0.754    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X61Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[0]/C
                         clock pessimism              0.558    -0.196    
                         clock uncertainty            0.207     0.011    
    SLICE_X61Y187        FDRE (Hold_fdre_C_D)         0.092     0.103    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.259    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_msys_clk_wiz_0_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.179ns  (logic 1.560ns (25.250%)  route 4.619ns (74.750%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.455     1.455 r  reset_IBUF_inst/O
                         net (fo=2, routed)           3.969     5.425    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X19Y170        LUT2 (Prop_lut2_I0_O)        0.105     5.530 r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.649     6.179    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X34Y171        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.400    -0.886    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X34Y171        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uart_rxd
                            (input port)
  Destination:            msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.366ns  (logic 1.414ns (26.342%)  route 3.953ns (73.658%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rxd
    L18                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           3.953     5.366    msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X9Y185         FDRE                                         r  msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.414    -0.872    msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X9Y185         FDRE                                         r  msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 ext_rst_esp
                            (input port)
  Destination:            msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.581ns  (logic 1.525ns (33.292%)  route 3.056ns (66.708%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 f  ext_rst_esp (IN)
                         net (fo=0)                   0.000     0.000    ext_rst_esp
    D5                   IBUF (Prop_ibuf_I_O)         1.420     1.420 f  ext_rst_esp_IBUF_inst/O
                         net (fo=1, routed)           3.056     4.476    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aux_reset_in
    SLICE_X77Y181        LUT1 (Prop_lut1_I0_O)        0.105     4.581 r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=1, routed)           0.000     4.581    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X77Y181        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.442    -0.844    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X77Y181        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ext_rst_esp
                            (input port)
  Destination:            msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.812ns  (logic 0.302ns (16.663%)  route 1.510ns (83.337%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 f  ext_rst_esp (IN)
                         net (fo=0)                   0.000     0.000    ext_rst_esp
    D5                   IBUF (Prop_ibuf_I_O)         0.257     0.257 f  ext_rst_esp_IBUF_inst/O
                         net (fo=1, routed)           1.510     1.767    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aux_reset_in
    SLICE_X77Y181        LUT1 (Prop_lut1_I0_O)        0.045     1.812 r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=1, routed)           0.000     1.812    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X77Y181        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.933    -0.736    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X77Y181        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uart_rxd
                            (input port)
  Destination:            msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.231ns  (logic 0.250ns (11.221%)  route 1.981ns (88.779%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rxd
    L18                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.981     2.231    msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X9Y185         FDRE                                         r  msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.923    -0.746    msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X9Y185         FDRE                                         r  msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.724ns  (logic 0.337ns (12.354%)  route 2.388ns (87.646%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_IBUF_inst/O
                         net (fo=2, routed)           2.073     2.365    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X19Y170        LUT2 (Prop_lut2_I0_O)        0.045     2.410 r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.314     2.724    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X34Y171        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.911    -0.758    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X34Y171        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_msys_clk_wiz_0_0
  To Clock:  clk_out1_msys_clk_wiz_0_0

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/src_level_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.586ns  (logic 0.348ns (21.936%)  route 1.238ns (78.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.566    -0.386    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/src_clk
    SLICE_X75Y189        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/src_level_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y189        FDRE (Prop_fdre_C_Q)         0.348    -0.038 r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/src_level_ff_reg/Q
                         net (fo=2, routed)           1.238     1.201    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/xpm_cdc_single_inst/src_in
    SLICE_X52Y194        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.399    -0.887    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/xpm_cdc_single_inst/dest_clk
    SLICE_X52Y194        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.583ns  (logic 0.484ns (30.572%)  route 1.099ns (69.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.516    -0.436    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X37Y177        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y177        FDRE (Prop_fdre_C_Q)         0.379    -0.057 r  msys_i/rst_clk_wiz_0_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.866     0.809    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X36Y172        LUT2 (Prop_lut2_I0_O)        0.105     0.914 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.233     1.147    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X36Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.400    -0.886    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X36Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.469ns  (logic 0.379ns (25.805%)  route 1.090ns (74.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.517    -0.435    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X29Y173        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y173        FDRE (Prop_fdre_C_Q)         0.379    -0.056 r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=33, routed)          1.090     1.034    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X12Y174        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.404    -0.882    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X12Y174        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/src_level_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.348ns  (logic 0.379ns (28.111%)  route 0.969ns (71.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.521    -0.431    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/src_clk
    SLICE_X61Y193        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/src_level_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y193        FDRE (Prop_fdre_C_Q)         0.379    -0.052 r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/src_level_ff_reg/Q
                         net (fo=2, routed)           0.969     0.918    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst/src_in
    SLICE_X34Y194        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.412    -0.874    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst/dest_clk
    SLICE_X34Y194        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.042ns  (logic 0.379ns (36.372%)  route 0.663ns (63.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.599    -0.353    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X1Y184         FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y184         FDRE (Prop_fdre_C_Q)         0.379     0.026 r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.663     0.689    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X3Y184         FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.482    -0.804    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X3Y184         FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.035ns  (logic 0.379ns (36.605%)  route 0.656ns (63.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.356ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.596    -0.356    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X1Y168         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDRE (Prop_fdre_C_Q)         0.379     0.023 r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.656     0.680    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X1Y167         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.481    -0.805    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X1Y167         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.037ns  (logic 0.379ns (36.533%)  route 0.658ns (63.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.588    -0.364    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X1Y175         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y175         FDRE (Prop_fdre_C_Q)         0.379     0.015 r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.658     0.674    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X0Y176         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.474    -0.812    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X0Y176         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.879ns  (logic 0.379ns (43.093%)  route 0.500ns (56.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.519    -0.433    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X17Y175        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y175        FDRE (Prop_fdre_C_Q)         0.379    -0.054 r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.500     0.447    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X20Y173        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.404    -0.882    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X20Y173        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.849ns  (logic 0.348ns (40.975%)  route 0.501ns (59.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.526    -0.426    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X67Y197        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y197        FDRE (Prop_fdre_C_Q)         0.348    -0.078 r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=28, routed)          0.501     0.424    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X68Y199        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.408    -0.878    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X68Y199        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.768ns  (logic 0.379ns (49.341%)  route 0.389ns (50.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.589    -0.363    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X0Y176         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y176         FDRE (Prop_fdre_C_Q)         0.379     0.016 r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=33, routed)          0.389     0.405    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X1Y175         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.473    -0.813    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X1Y175         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.521ns  (logic 0.304ns (58.345%)  route 0.217ns (41.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.354ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.481    -0.805    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X1Y167         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y167         FDRE (Prop_fdre_C_Q)         0.304    -0.501 r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=43, routed)          0.217    -0.284    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X2Y166         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.598    -0.354    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X2Y166         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.566ns  (logic 0.304ns (53.685%)  route 0.262ns (46.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.806ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.480    -0.806    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X1Y181         FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y181         FDRE (Prop_fdre_C_Q)         0.304    -0.502 r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=43, routed)          0.262    -0.240    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X1Y181         FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.596    -0.356    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X1Y181         FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.639ns  (logic 0.304ns (47.555%)  route 0.335ns (52.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.425ns
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.408    -0.878    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X68Y198        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y198        FDRE (Prop_fdre_C_Q)         0.304    -0.574 r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.335    -0.239    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X68Y199        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.527    -0.425    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X68Y199        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.615%)  route 0.155ns (52.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.670    -0.489    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X0Y176         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y176         FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=33, routed)          0.155    -0.193    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X1Y175         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.943    -0.726    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X1Y175         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.706ns  (logic 0.279ns (39.502%)  route 0.427ns (60.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.425ns
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.405    -0.881    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X67Y197        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y197        FDRE (Prop_fdre_C_Q)         0.279    -0.602 r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=28, routed)          0.427    -0.175    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X68Y199        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.527    -0.425    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X68Y199        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.732ns  (logic 0.304ns (41.502%)  route 0.428ns (58.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.433ns
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.404    -0.882    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X17Y175        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y175        FDRE (Prop_fdre_C_Q)         0.304    -0.578 r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.428    -0.150    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X20Y173        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.519    -0.433    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X20Y173        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.975%)  route 0.274ns (66.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.678    -0.481    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X1Y184         FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y184         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.274    -0.066    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X3Y184         FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.953    -0.716    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X3Y184         FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.509ns  (logic 0.141ns (27.679%)  route 0.368ns (72.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.669    -0.490    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X1Y175         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y175         FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.368     0.020    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X0Y176         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.944    -0.725    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X0Y176         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.940%)  route 0.382ns (73.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.675    -0.484    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X1Y168         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.382     0.040    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X1Y167         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.951    -0.718    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X1Y167         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/src_level_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.141ns (23.106%)  route 0.469ns (76.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.644    -0.515    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/src_clk
    SLICE_X61Y193        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/src_level_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y193        FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/src_level_ff_reg/Q
                         net (fo=2, routed)           0.469     0.096    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst/src_in
    SLICE_X34Y194        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.923    -0.746    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst/dest_clk
    SLICE_X34Y194        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out1_msys_clk_wiz_0_0

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRLC16E clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.516ns  (logic 2.651ns (58.699%)  route 1.865ns (41.301%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -4.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.522     3.346    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Dbg_Clk
    SLICE_X12Y172        SRLC16E                                      r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y172        SRLC16E (Prop_srlc16e_CLK_Q)
                                                      1.332     4.678 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           1.070     5.748    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/lopt_3
    SLICE_X31Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.310 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.310    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X31Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.408 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.408    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X31Y173        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     6.653 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.421     7.073    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X24Y175        LUT6 (Prop_lut6_I2_O)        0.309     7.382 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.375     7.757    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Area_Debug_Control.force_stop_cmd_hold_reg
    SLICE_X23Y177        LUT2 (Prop_lut2_I1_O)        0.105     7.862 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_2__5/O
                         net (fo=1, routed)           0.000     7.862    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_3
    SLICE_X23Y177        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.406    -0.880    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X23Y177        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRLC16E clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.503ns  (logic 2.546ns (56.542%)  route 1.957ns (43.458%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -4.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.522     3.346    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Dbg_Clk
    SLICE_X12Y172        SRLC16E                                      r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y172        SRLC16E (Prop_srlc16e_CLK_Q)
                                                      1.332     4.678 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           1.070     5.748    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/lopt_3
    SLICE_X31Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.310 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.310    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X31Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.408 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.408    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X31Y173        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     6.653 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.421     7.073    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X24Y175        LUT6 (Prop_lut6_I2_O)        0.309     7.382 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.466     7.849    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_1
    SLICE_X22Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.403    -0.883    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X22Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRLC16E clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.431ns  (logic 2.546ns (57.457%)  route 1.885ns (42.543%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -4.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.522     3.346    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Dbg_Clk
    SLICE_X12Y172        SRLC16E                                      r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y172        SRLC16E (Prop_srlc16e_CLK_Q)
                                                      1.332     4.678 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           1.070     5.748    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/lopt_3
    SLICE_X31Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.310 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.310    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X31Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.408 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.408    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X31Y173        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     6.653 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.421     7.073    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X24Y175        LUT6 (Prop_lut6_I2_O)        0.309     7.382 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.395     7.777    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_3
    SLICE_X21Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.404    -0.882    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X21Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRLC16E clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.307ns  (logic 2.237ns (67.645%)  route 1.070ns (32.355%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.522     3.346    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Dbg_Clk
    SLICE_X12Y172        SRLC16E                                      r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y172        SRLC16E (Prop_srlc16e_CLK_Q)
                                                      1.332     4.678 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           1.070     5.748    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/lopt_3
    SLICE_X31Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.310 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.310    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X31Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.408 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.408    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X31Y173        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     6.653 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     6.653    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2
    SLICE_X31Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.399    -0.887    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X31Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.282ns  (logic 0.497ns (21.780%)  route 1.785ns (78.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    3.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.508     3.332    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y174        FDRE (Prop_fdre_C_Q)         0.379     3.711 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/Q
                         net (fo=2, routed)           1.197     4.908    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X31Y174        LUT5 (Prop_lut5_I1_O)        0.118     5.026 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.588     5.614    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Y[0]
    SLICE_X30Y174        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.398    -0.888    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Clk
    SLICE_X30Y174        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.142ns  (logic 0.484ns (22.601%)  route 1.658ns (77.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    3.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.508     3.332    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y174        FDRE (Prop_fdre_C_Q)         0.379     3.711 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/Q
                         net (fo=2, routed)           0.856     4.566    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X33Y172        LUT6 (Prop_lut6_I3_O)        0.105     4.671 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.802     5.473    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Y[0]
    SLICE_X30Y175        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.398    -0.888    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Clk
    SLICE_X30Y175        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.132ns  (logic 0.494ns (23.173%)  route 1.638ns (76.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.517     3.341    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X27Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y175        FDRE (Prop_fdre_C_Q)         0.379     3.720 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/Q
                         net (fo=2, routed)           0.921     4.640    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X31Y174        LUT5 (Prop_lut5_I1_O)        0.115     4.755 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.717     5.473    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Y[0]
    SLICE_X30Y175        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.398    -0.888    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Clk
    SLICE_X30Y175        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.097ns  (logic 0.600ns (28.610%)  route 1.497ns (71.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    3.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.508     3.332    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y174        FDRE (Prop_fdre_C_Q)         0.348     3.680 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/Q
                         net (fo=2, routed)           0.846     4.526    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X47Y174        LUT5 (Prop_lut5_I1_O)        0.252     4.778 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.651     5.429    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Y[0]
    SLICE_X30Y174        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.398    -0.888    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Clk
    SLICE_X30Y174        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.077ns  (logic 0.497ns (23.933%)  route 1.580ns (76.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    3.342ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.518     3.342    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X32Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y172        FDRE (Prop_fdre_C_Q)         0.379     3.721 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/Q
                         net (fo=2, routed)           0.921     4.642    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X32Y175        LUT5 (Prop_lut5_I1_O)        0.118     4.760 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.658     5.418    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Y[0]
    SLICE_X30Y175        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.398    -0.888    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Clk
    SLICE_X30Y175        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.054ns  (logic 0.598ns (29.119%)  route 1.456ns (70.881%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    3.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.508     3.332    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y174        FDRE (Prop_fdre_C_Q)         0.348     3.680 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/Q
                         net (fo=2, routed)           1.060     4.739    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X33Y172        LUT5 (Prop_lut5_I1_O)        0.250     4.989 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.396     5.385    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Y[0]
    SLICE_X34Y172        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.400    -0.886    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Clk
    SLICE_X34Y172        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.196%)  route 0.113ns (46.804%))
  Logic Levels:           0  
  Clock Path Skew:        -2.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.639     1.478    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X24Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y176        FDRE (Prop_fdre_C_Q)         0.128     1.606 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.113     1.718    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X24Y177        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.914    -0.755    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X24Y177        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.587%)  route 0.141ns (52.413%))
  Logic Levels:           0  
  Clock Path Skew:        -2.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.639     1.478    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X23Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y174        FDRE (Prop_fdre_C_Q)         0.128     1.606 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.141     1.747    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_rst
    SLICE_X23Y175        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.912    -0.757    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X23Y175        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.514%)  route 0.216ns (60.486%))
  Logic Levels:           0  
  Clock Path Skew:        -2.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.641     1.480    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X26Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y172        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.216     1.837    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1
    SLICE_X28Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.909    -0.760    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X28Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.702%)  route 0.350ns (65.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.632     1.471    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y176        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/Q
                         net (fo=2, routed)           0.189     1.800    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X47Y176        LUT6 (Prop_lut6_I3_O)        0.045     1.845 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.161     2.007    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Y[0]
    SLICE_X50Y175        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.901    -0.768    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Clk
    SLICE_X50Y175        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.797%)  route 0.349ns (65.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.634     1.473    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X49Y177        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y177        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/Q
                         net (fo=2, routed)           0.240     1.853    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X51Y177        LUT6 (Prop_lut6_I3_O)        0.045     1.898 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.109     2.007    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Y[0]
    SLICE_X50Y178        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.905    -0.764    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Clk
    SLICE_X50Y178        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.472%)  route 0.354ns (65.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.640     1.479    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X31Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y172        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/Q
                         net (fo=2, routed)           0.240     1.860    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X31Y174        LUT6 (Prop_lut6_I3_O)        0.045     1.905 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.113     2.018    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Y[0]
    SLICE_X30Y173        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.909    -0.760    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Clk
    SLICE_X30Y173        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.546ns  (logic 0.186ns (34.091%)  route 0.360ns (65.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.634     1.473    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X49Y177        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y177        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/Q
                         net (fo=2, routed)           0.250     1.864    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X51Y177        LUT6 (Prop_lut6_I3_O)        0.045     1.909 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.110     2.018    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Y[0]
    SLICE_X50Y178        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.905    -0.764    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Clk
    SLICE_X50Y178        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.958%)  route 0.362ns (66.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.634     1.473    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X49Y177        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y177        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/Q
                         net (fo=2, routed)           0.252     1.866    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X51Y177        LUT6 (Prop_lut6_I3_O)        0.045     1.911 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.110     2.020    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Y[0]
    SLICE_X50Y178        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.905    -0.764    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Clk
    SLICE_X50Y178        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[8].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.574ns  (logic 0.184ns (32.038%)  route 0.390ns (67.962%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.640     1.479    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X33Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y172        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/Q
                         net (fo=2, routed)           0.219     1.839    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X33Y172        LUT5 (Prop_lut5_I1_O)        0.043     1.882 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.171     2.053    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[8].SRL16E_I/Y[0]
    SLICE_X34Y172        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[8].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.910    -0.759    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[8].SRL16E_I/Clk
    SLICE_X34Y172        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[8].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.377%)  route 0.388ns (67.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.640     1.479    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X31Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y172        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/Q
                         net (fo=2, routed)           0.194     1.814    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X31Y174        LUT6 (Prop_lut6_I3_O)        0.045     1.859 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.195     2.053    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Y[0]
    SLICE_X30Y175        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.908    -0.761    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Clk
    SLICE_X30Y175        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out1_msys_clk_wiz_0_0

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.914ns  (logic 0.484ns (25.283%)  route 1.430ns (74.717%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.520     3.035    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y173        FDRE (Prop_fdre_C_Q)         0.379     3.414 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.781     4.195    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X19Y170        LUT2 (Prop_lut2_I1_O)        0.105     4.300 r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.649     4.949    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X34Y171        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.400    -0.886    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X34Y171        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.876ns  (logic 1.616ns (56.196%)  route 1.260ns (43.804%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -3.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.517     3.032    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X29Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y176        FDRE (Prop_fdre_C_Q)         0.379     3.411 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.464     3.876    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X31Y171        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     4.356 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.356    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X31Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.454 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.454    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X31Y173        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     4.699 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.421     5.119    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X24Y175        LUT6 (Prop_lut6_I2_O)        0.309     5.428 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.375     5.803    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Area_Debug_Control.force_stop_cmd_hold_reg
    SLICE_X23Y177        LUT2 (Prop_lut2_I1_O)        0.105     5.908 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_2__5/O
                         net (fo=1, routed)           0.000     5.908    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_3
    SLICE_X23Y177        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.406    -0.880    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X23Y177        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.862ns  (logic 1.511ns (52.791%)  route 1.351ns (47.209%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -3.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.517     3.032    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X29Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y176        FDRE (Prop_fdre_C_Q)         0.379     3.411 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.464     3.876    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X31Y171        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     4.356 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.356    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X31Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.454 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.454    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X31Y173        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     4.699 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.421     5.119    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X24Y175        LUT6 (Prop_lut6_I2_O)        0.309     5.428 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.466     5.894    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_1
    SLICE_X22Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.403    -0.883    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X22Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.791ns  (logic 1.511ns (54.148%)  route 1.280ns (45.852%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -3.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.517     3.032    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X29Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y176        FDRE (Prop_fdre_C_Q)         0.379     3.411 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.464     3.876    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X31Y171        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     4.356 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.356    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X31Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.454 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.454    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X31Y173        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     4.699 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.421     5.119    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X24Y175        LUT6 (Prop_lut6_I2_O)        0.309     5.428 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.395     5.823    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_3
    SLICE_X21Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.404    -0.882    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X21Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.880ns  (logic 0.484ns (25.744%)  route 1.396ns (74.256%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.517     3.032    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X29Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y176        FDRE (Prop_fdre_C_Q)         0.379     3.411 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.749     4.160    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_5
    SLICE_X28Y175        LUT5 (Prop_lut5_I2_O)        0.105     4.265 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__83/O
                         net (fo=1, routed)           0.647     4.912    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__83_n_0
    SLICE_X22Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.403    -0.883    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X22Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.744ns  (logic 0.694ns (39.800%)  route 1.050ns (60.200%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.517     3.032    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X29Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y176        FDRE (Prop_fdre_C_Q)         0.379     3.411 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           0.120     3.531    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X28Y176        LUT6 (Prop_lut6_I0_O)        0.105     3.636 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.544     4.180    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X29Y176        LUT5 (Prop_lut5_I1_O)        0.105     4.285 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           0.386     4.671    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X27Y176        LUT3 (Prop_lut3_I2_O)        0.105     4.776 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Area_Debug_Control.dbg_brki_hit_i_1/O
                         net (fo=1, routed)           0.000     4.776    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/dbg_brki_hit0
    SLICE_X27Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.403    -0.883    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X27Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.666ns  (logic 1.202ns (72.133%)  route 0.464ns (27.867%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -3.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.517     3.032    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X29Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y176        FDRE (Prop_fdre_C_Q)         0.379     3.411 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.464     3.876    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X31Y171        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     4.356 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.356    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X31Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.454 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.454    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X31Y173        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     4.699 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     4.699    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2
    SLICE_X31Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.399    -0.887    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X31Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.618ns  (logic 0.484ns (29.921%)  route 1.134ns (70.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.520     3.035    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y173        FDRE (Prop_fdre_C_Q)         0.379     3.414 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.900     4.315    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X36Y172        LUT2 (Prop_lut2_I1_O)        0.105     4.420 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.233     4.653    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X36Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.400    -0.886    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X36Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.449ns  (logic 0.487ns (33.617%)  route 0.962ns (66.383%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.517     3.032    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X29Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y176        FDRE (Prop_fdre_C_Q)         0.379     3.411 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.522     3.933    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_6
    SLICE_X24Y176        LUT4 (Prop_lut4_I2_O)        0.108     4.041 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__84/O
                         net (fo=1, routed)           0.440     4.481    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__84_n_0
    SLICE_X23Y177        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.406    -0.880    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X23Y177        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.401ns  (logic 0.484ns (34.541%)  route 0.917ns (65.459%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.519     3.034    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X23Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y173        FDRE (Prop_fdre_C_Q)         0.379     3.413 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.917     4.330    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X28Y174        LUT5 (Prop_lut5_I0_O)        0.105     4.435 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     4.435    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1_n_0
    SLICE_X28Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.399    -0.887    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X28Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.186ns (22.108%)  route 0.655ns (77.892%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.640     1.312    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X19Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y173        FDRE (Prop_fdre_C_Q)         0.141     1.453 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.341     1.794    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X19Y170        LUT2 (Prop_lut2_I1_O)        0.045     1.839 r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.314     2.153    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X34Y171        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.911    -0.758    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X34Y171        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.368%)  route 0.163ns (53.632%))
  Logic Levels:           0  
  Clock Path Skew:        -2.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.639     1.311    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X21Y174        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y174        FDCE (Prop_fdce_C_Q)         0.141     1.452 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.163     1.615    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X21Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.912    -0.757    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X21Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.662%)  route 0.175ns (55.338%))
  Logic Levels:           0  
  Clock Path Skew:        -2.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.640     1.312    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X19Y176        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y176        FDCE (Prop_fdce_C_Q)         0.141     1.453 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.175     1.628    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X22Y177        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.915    -0.754    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X22Y177        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.910%)  route 0.188ns (57.090%))
  Logic Levels:           0  
  Clock Path Skew:        -2.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.639     1.311    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X21Y174        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y174        FDCE (Prop_fdce_C_Q)         0.141     1.452 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/Q
                         net (fo=1, routed)           0.188     1.640    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X20Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.912    -0.757    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X20Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.379%)  route 0.269ns (65.621%))
  Logic Levels:           0  
  Clock Path Skew:        -2.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.638     1.310    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X26Y175        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y175        FDCE (Prop_fdce_C_Q)         0.141     1.451 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.269     1.720    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X28Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.909    -0.760    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X28Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.054%)  route 0.328ns (69.946%))
  Logic Levels:           0  
  Clock Path Skew:        -2.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.640     1.312    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X23Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y173        FDRE (Prop_fdre_C_Q)         0.141     1.453 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/Q
                         net (fo=1, routed)           0.328     1.781    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X22Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.913    -0.756    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Clk
    SLICE_X22Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.361%)  route 0.287ns (60.639%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.640     1.312    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X23Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y173        FDRE (Prop_fdre_C_Q)         0.141     1.453 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.287     1.740    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X28Y174        LUT4 (Prop_lut4_I0_O)        0.045     1.785 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.785    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[1]_i_1_n_0
    SLICE_X28Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.909    -0.760    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X28Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.217%)  route 0.359ns (71.783%))
  Logic Levels:           0  
  Clock Path Skew:        -2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.637     1.309    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X31Y174        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y174        FDCE (Prop_fdce_C_Q)         0.141     1.450 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.359     1.809    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X22Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.913    -0.756    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X22Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.968%)  route 0.363ns (72.032%))
  Logic Levels:           0  
  Clock Path Skew:        -2.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.642     1.314    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X26Y170        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y170        FDCE (Prop_fdce_C_Q)         0.141     1.455 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.363     1.818    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/D[0]
    SLICE_X39Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.906    -0.763    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X39Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.186ns (32.562%)  route 0.385ns (67.438%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    1.312ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.640     1.312    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X23Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y173        FDRE (Prop_fdre_C_Q)         0.141     1.453 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.385     1.838    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X28Y174        LUT5 (Prop_lut5_I0_O)        0.045     1.883 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.883    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1_n_0
    SLICE_X28Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.909    -0.760    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X28Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.754ns  (logic 0.491ns (7.270%)  route 6.263ns (92.730%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          4.924     4.924    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X14Y174        LUT4 (Prop_lut4_I0_O)        0.105     5.029 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3/O
                         net (fo=1, routed)           0.829     5.858    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3_n_0
    SLICE_X18Y171        LUT4 (Prop_lut4_I0_O)        0.119     5.977 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_2/O
                         net (fo=1, routed)           0.510     6.487    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_2
    SLICE_X18Y172        LUT6 (Prop_lut6_I4_O)        0.267     6.754 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000     6.754    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X18Y172        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.407     2.974    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y172        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.504ns  (logic 0.105ns (1.614%)  route 6.399ns (98.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          5.724     5.724    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X19Y171        LUT3 (Prop_lut3_I1_O)        0.105     5.829 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.675     6.504    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X18Y169        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.410     2.977    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y169        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.504ns  (logic 0.105ns (1.614%)  route 6.399ns (98.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          5.724     5.724    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X19Y171        LUT3 (Prop_lut3_I1_O)        0.105     5.829 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.675     6.504    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X18Y169        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.410     2.977    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y169        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.355ns  (logic 0.105ns (1.652%)  route 6.250ns (98.348%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          5.724     5.724    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X19Y171        LUT3 (Prop_lut3_I1_O)        0.105     5.829 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.527     6.355    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X18Y171        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.407     2.974    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y171        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.355ns  (logic 0.105ns (1.652%)  route 6.250ns (98.348%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          5.724     5.724    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X19Y171        LUT3 (Prop_lut3_I1_O)        0.105     5.829 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.527     6.355    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X18Y171        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.407     2.974    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y171        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.355ns  (logic 0.105ns (1.652%)  route 6.250ns (98.348%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          5.724     5.724    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X19Y171        LUT3 (Prop_lut3_I1_O)        0.105     5.829 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.527     6.355    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X18Y171        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.407     2.974    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y171        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.355ns  (logic 0.105ns (1.652%)  route 6.250ns (98.348%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          5.724     5.724    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X19Y171        LUT3 (Prop_lut3_I1_O)        0.105     5.829 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.527     6.355    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X18Y171        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.407     2.974    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y171        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.329ns  (logic 0.114ns (1.801%)  route 6.215ns (98.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          5.724     5.724    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X19Y171        LUT3 (Prop_lut3_I1_O)        0.114     5.838 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.491     6.329    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X19Y171        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.407     2.974    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X19Y171        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.329ns  (logic 0.114ns (1.801%)  route 6.215ns (98.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          5.724     5.724    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X19Y171        LUT3 (Prop_lut3_I1_O)        0.114     5.838 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.491     6.329    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X19Y171        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.407     2.974    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X19Y171        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.329ns  (logic 0.114ns (1.801%)  route 6.215ns (98.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          5.724     5.724    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X19Y171        LUT3 (Prop_lut3_I1_O)        0.114     5.838 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.491     6.329    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X19Y171        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.407     2.974    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X19Y171        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.068ns  (logic 0.045ns (2.176%)  route 2.023ns (97.824%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.023     2.023    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X18Y175        LUT5 (Prop_lut5_I4_O)        0.045     2.068 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000     2.068    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X18Y175        FDPE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.912     1.885    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y175        FDPE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.147ns  (logic 0.000ns (0.000%)  route 2.147ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          2.147     2.147    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X29Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.913     1.886    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X29Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[5]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.147ns  (logic 0.000ns (0.000%)  route 2.147ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          2.147     2.147    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X29Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.913     1.886    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X29Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[6]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.147ns  (logic 0.000ns (0.000%)  route 2.147ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          2.147     2.147    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X29Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.913     1.886    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X29Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[7]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.147ns  (logic 0.000ns (0.000%)  route 2.147ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          2.147     2.147    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X29Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.913     1.886    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X29Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.209ns  (logic 0.000ns (0.000%)  route 2.209ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          2.209     2.209    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X29Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.912     1.885    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X29Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[13]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.209ns  (logic 0.000ns (0.000%)  route 2.209ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          2.209     2.209    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X29Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.912     1.885    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X29Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[14]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.209ns  (logic 0.000ns (0.000%)  route 2.209ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          2.209     2.209    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X29Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.912     1.885    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X29Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[15]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.209ns  (logic 0.000ns (0.000%)  route 2.209ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          2.209     2.209    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X29Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.912     1.885    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X29Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[16]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.209ns  (logic 0.000ns (0.000%)  route 2.209ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          2.209     2.209    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X29Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.912     1.885    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X29Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[24]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_msys_clk_wiz_0_0
  To Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.303ns  (logic 1.032ns (31.244%)  route 2.271ns (68.756%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.521    -0.431    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X23Y177        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y177        FDRE (Prop_fdre_C_Q)         0.379    -0.052 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/Q
                         net (fo=39, routed)          2.271     2.219    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_0
    SLICE_X37Y178        LUT2 (Prop_lut2_I1_O)        0.105     2.324 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__64/O
                         net (fo=1, routed)           0.000     2.324    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/lopt_9
    SLICE_X37Y178        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.656 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     2.656    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_3/ifetch_carry2
    SLICE_X37Y179        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     2.872 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_3/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=1, routed)           0.000     2.872    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/IFetch
    SLICE_X37Y179        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.402     2.969    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X37Y179        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.578ns  (logic 0.379ns (14.702%)  route 2.199ns (85.298%))
  Logic Levels:           0  
  Clock Path Skew:        3.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.517    -0.435    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X37Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y171        FDRE (Prop_fdre_C_Q)         0.379    -0.056 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=433, routed)         2.199     2.143    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/reset_bool_for_rst
    SLICE_X24Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.402     2.969    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X24Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/load_Store_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.618ns  (logic 0.484ns (29.912%)  route 1.134ns (70.088%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.970ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.523    -0.429    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X26Y179        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/load_Store_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y179        FDRE (Prop_fdre_C_Q)         0.379    -0.050 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/load_Store_i_reg/Q
                         net (fo=12, routed)          1.134     1.084    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/load_Store_i
    SLICE_X25Y176        LUT5 (Prop_lut5_I0_O)        0.105     1.189 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Serial_Dbg_Intf.status_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     1.189    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/mem_Strobe
    SLICE_X25Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.403     2.970    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X25Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.129ns  (logic 0.379ns (33.577%)  route 0.750ns (66.423%))
  Logic Levels:           0  
  Clock Path Skew:        3.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.517    -0.435    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X35Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y171        FDRE (Prop_fdre_C_Q)         0.379    -0.056 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1_reg/Q
                         net (fo=1, routed)           0.750     0.694    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1
    SLICE_X24Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.402     2.969    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X24Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[20]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/delay_slot_instr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.105ns  (logic 0.379ns (34.293%)  route 0.726ns (65.707%))
  Logic Levels:           0  
  Clock Path Skew:        3.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.513    -0.439    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X36Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/delay_slot_instr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y174        FDRE (Prop_fdre_C_Q)         0.379    -0.060 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/delay_slot_instr_reg/Q
                         net (fo=1, routed)           0.726     0.666    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/delay_slot_instr
    SLICE_X24Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.402     2.969    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X24Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[19]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.055ns  (logic 0.379ns (35.921%)  route 0.676ns (64.079%))
  Logic Levels:           0  
  Clock Path Skew:        3.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.970ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.514    -0.438    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X36Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y173        FDRE (Prop_fdre_C_Q)         0.379    -0.059 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[22]/Q
                         net (fo=1, routed)           0.676     0.617    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[22]
    SLICE_X27Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.403     2.970    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X27Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[22]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.048ns  (logic 0.379ns (36.169%)  route 0.669ns (63.831%))
  Logic Levels:           0  
  Clock Path Skew:        3.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.514    -0.438    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X36Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y173        FDRE (Prop_fdre_C_Q)         0.379    -0.059 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[3]/Q
                         net (fo=1, routed)           0.669     0.610    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[3]
    SLICE_X25Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.402     2.969    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X25Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[3]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.043ns  (logic 0.379ns (36.333%)  route 0.664ns (63.667%))
  Logic Levels:           0  
  Clock Path Skew:        3.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.970ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.514    -0.438    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X36Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y173        FDRE (Prop_fdre_C_Q)         0.379    -0.059 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[2]/Q
                         net (fo=1, routed)           0.664     0.605    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[2]
    SLICE_X27Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.403     2.970    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X27Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.990ns  (logic 0.379ns (38.296%)  route 0.611ns (61.704%))
  Logic Levels:           0  
  Clock Path Skew:        3.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.972ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.516    -0.436    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X35Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y172        FDRE (Prop_fdre_C_Q)         0.379    -0.057 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[17]/Q
                         net (fo=1, routed)           0.611     0.554    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[17]
    SLICE_X27Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.405     2.972    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X27Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[17]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.990ns  (logic 0.379ns (38.298%)  route 0.611ns (61.702%))
  Logic Levels:           0  
  Clock Path Skew:        3.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.516    -0.436    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X37Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y172        FDRE (Prop_fdre_C_Q)         0.379    -0.057 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[24]/Q
                         net (fo=1, routed)           0.611     0.554    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[24]
    SLICE_X29Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.402     2.969    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X29Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.495ns  (logic 0.304ns (61.376%)  route 0.191ns (38.624%))
  Logic Levels:           0  
  Clock Path Skew:        4.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.400    -0.886    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X28Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y173        FDRE (Prop_fdre_C_Q)         0.304    -0.582 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[25]/Q
                         net (fo=1, routed)           0.191    -0.391    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[25]
    SLICE_X29Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.516     3.340    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X29Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[25]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/executing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.520ns  (logic 0.304ns (58.515%)  route 0.216ns (41.485%))
  Logic Levels:           0  
  Clock Path Skew:        4.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.342ns
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.404    -0.882    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X23Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/executing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y176        FDRE (Prop_fdre_C_Q)         0.304    -0.578 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/executing_reg/Q
                         net (fo=2, routed)           0.216    -0.363    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_rd_reg[0]
    SLICE_X25Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.518     3.342    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X25Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[0]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/exception_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.520ns  (logic 0.304ns (58.515%)  route 0.216ns (41.485%))
  Logic Levels:           0  
  Clock Path Skew:        4.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.342ns
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.404    -0.882    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X23Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/exception_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y176        FDRE (Prop_fdre_C_Q)         0.304    -0.578 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/exception_reg/Q
                         net (fo=2, routed)           0.216    -0.363    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_rd_reg[1]
    SLICE_X25Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.518     3.342    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X25Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.528ns  (logic 0.304ns (57.557%)  route 0.224ns (42.443%))
  Logic Levels:           0  
  Clock Path Skew:        4.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.343ns
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.402    -0.884    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X28Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y171        FDRE (Prop_fdre_C_Q)         0.304    -0.580 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[16]/Q
                         net (fo=1, routed)           0.224    -0.356    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[16]
    SLICE_X29Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.519     3.343    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X29Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[16]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.538ns  (logic 0.304ns (56.520%)  route 0.234ns (43.480%))
  Logic Levels:           0  
  Clock Path Skew:        4.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.342ns
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.400    -0.886    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X28Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y173        FDRE (Prop_fdre_C_Q)         0.304    -0.582 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[10]/Q
                         net (fo=1, routed)           0.234    -0.348    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[10]
    SLICE_X26Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.518     3.342    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X26Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[10]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.551ns  (logic 0.304ns (55.131%)  route 0.247ns (44.869%))
  Logic Levels:           0  
  Clock Path Skew:        4.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.398    -0.888    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X33Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y174        FDRE (Prop_fdre_C_Q)         0.304    -0.584 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[28]/Q
                         net (fo=1, routed)           0.247    -0.337    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[28]
    SLICE_X29Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.516     3.340    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X29Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.604ns  (logic 0.304ns (50.356%)  route 0.300ns (49.644%))
  Logic Levels:           0  
  Clock Path Skew:        4.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.398    -0.888    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X33Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y174        FDRE (Prop_fdre_C_Q)         0.304    -0.584 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[11]/Q
                         net (fo=1, routed)           0.300    -0.285    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[11]
    SLICE_X29Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.516     3.340    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X29Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[11]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.603ns  (logic 0.304ns (50.390%)  route 0.299ns (49.610%))
  Logic Levels:           0  
  Clock Path Skew:        4.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.342ns
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.400    -0.886    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X28Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y173        FDRE (Prop_fdre_C_Q)         0.304    -0.582 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[1]/Q
                         net (fo=1, routed)           0.299    -0.283    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[1]
    SLICE_X27Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.518     3.342    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X27Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.608ns  (logic 0.279ns (45.914%)  route 0.329ns (54.086%))
  Logic Levels:           0  
  Clock Path Skew:        4.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.402    -0.884    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X29Y178        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y178        FDRE (Prop_fdre_C_Q)         0.279    -0.605 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i_reg/Q
                         net (fo=3, routed)           0.329    -0.277    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Sleep_Decode
    SLICE_X29Y180        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.523     3.347    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Dbg_Clk
    SLICE_X29Y180        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.615ns  (logic 0.304ns (49.429%)  route 0.311ns (50.571%))
  Logic Levels:           0  
  Clock Path Skew:        4.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.343ns
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.400    -0.886    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X35Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y172        FDRE (Prop_fdre_C_Q)         0.304    -0.582 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[13]/Q
                         net (fo=1, routed)           0.311    -0.271    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[13]
    SLICE_X29Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.519     3.343    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X29Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[13]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.473ns  (logic 1.467ns (22.664%)  route 5.006ns (77.336%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.970ns
    Source Clock Delay      (SCD):    3.034ns = ( 19.701 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.519    19.701    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X22Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y173        FDRE (Prop_fdre_C_Q)         0.384    20.085 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.843    20.928    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X23Y172        LUT3 (Prop_lut3_I2_O)        0.119    21.047 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.532    21.579    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X23Y172        LUT4 (Prop_lut4_I3_O)        0.267    21.846 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.678    22.524    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_1
    SLICE_X26Y172        LUT5 (Prop_lut5_I4_O)        0.115    22.639 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           1.002    23.641    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Config_Reg_En
    SLICE_X24Y176        LUT5 (Prop_lut5_I0_O)        0.267    23.908 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.603    24.511    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X26Y173        LUT6 (Prop_lut6_I0_O)        0.105    24.616 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.664    25.280    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X24Y174        LUT2 (Prop_lut2_I0_O)        0.105    25.385 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.684    26.069    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X23Y174        LUT6 (Prop_lut6_I0_O)        0.105    26.174 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    26.174    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X23Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.403     2.970    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X23Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.473ns  (logic 1.467ns (22.664%)  route 5.006ns (77.336%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.970ns
    Source Clock Delay      (SCD):    3.034ns = ( 19.701 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.519    19.701    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X22Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y173        FDRE (Prop_fdre_C_Q)         0.384    20.085 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.843    20.928    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X23Y172        LUT3 (Prop_lut3_I2_O)        0.119    21.047 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.532    21.579    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X23Y172        LUT4 (Prop_lut4_I3_O)        0.267    21.846 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.678    22.524    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_1
    SLICE_X26Y172        LUT5 (Prop_lut5_I4_O)        0.115    22.639 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           1.002    23.641    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Config_Reg_En
    SLICE_X24Y176        LUT5 (Prop_lut5_I0_O)        0.267    23.908 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.603    24.511    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X26Y173        LUT6 (Prop_lut6_I0_O)        0.105    24.616 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.664    25.280    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X24Y174        LUT2 (Prop_lut2_I0_O)        0.105    25.385 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.684    26.069    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X23Y174        LUT6 (Prop_lut6_I0_O)        0.105    26.174 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    26.174    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X23Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.403     2.970    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X23Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.847ns  (logic 1.362ns (23.293%)  route 4.485ns (76.706%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    3.034ns = ( 19.701 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.519    19.701    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X22Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y173        FDRE (Prop_fdre_C_Q)         0.384    20.085 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.843    20.928    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[3]
    SLICE_X23Y172        LUT3 (Prop_lut3_I2_O)        0.119    21.047 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=2, routed)           0.532    21.579    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[3]
    SLICE_X23Y172        LUT4 (Prop_lut4_I3_O)        0.267    21.846 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.678    22.524    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_1
    SLICE_X26Y172        LUT5 (Prop_lut5_I4_O)        0.115    22.639 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           1.002    23.641    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Config_Reg_En
    SLICE_X24Y176        LUT5 (Prop_lut5_I0_O)        0.267    23.908 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.603    24.511    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X26Y173        LUT6 (Prop_lut6_I0_O)        0.105    24.616 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.827    25.443    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X18Y172        LUT6 (Prop_lut6_I0_O)        0.105    25.548 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000    25.548    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X18Y172        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.407     2.974    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y172        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.139ns  (logic 0.879ns (21.237%)  route 3.260ns (78.763%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.977ns
    Source Clock Delay      (SCD):    3.033ns = ( 19.700 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.518    19.700    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X20Y174        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y174        FDCE (Prop_fdce_C_Q)         0.384    20.084 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.108    21.192    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X24Y173        LUT2 (Prop_lut2_I0_O)        0.115    21.307 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0_INST_0_i_2/O
                         net (fo=7, routed)           1.020    22.327    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_0
    SLICE_X20Y172        LUT6 (Prop_lut6_I3_O)        0.275    22.602 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_3/O
                         net (fo=2, routed)           0.457    23.058    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_data_overrun1__0
    SLICE_X19Y171        LUT3 (Prop_lut3_I2_O)        0.105    23.163 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.675    23.839    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X18Y169        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.410     2.977    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y169        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.139ns  (logic 0.879ns (21.237%)  route 3.260ns (78.763%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.977ns
    Source Clock Delay      (SCD):    3.033ns = ( 19.700 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.518    19.700    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X20Y174        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y174        FDCE (Prop_fdce_C_Q)         0.384    20.084 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.108    21.192    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X24Y173        LUT2 (Prop_lut2_I0_O)        0.115    21.307 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0_INST_0_i_2/O
                         net (fo=7, routed)           1.020    22.327    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_0
    SLICE_X20Y172        LUT6 (Prop_lut6_I3_O)        0.275    22.602 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_3/O
                         net (fo=2, routed)           0.457    23.058    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_data_overrun1__0
    SLICE_X19Y171        LUT3 (Prop_lut3_I2_O)        0.105    23.163 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.675    23.839    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X18Y169        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.410     2.977    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y169        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.083ns  (logic 0.893ns (21.869%)  route 3.190ns (78.131%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    3.033ns = ( 19.700 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.518    19.700    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X24Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y173        FDRE (Prop_fdre_C_Q)         0.384    20.084 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          0.989    21.072    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X22Y173        LUT6 (Prop_lut6_I1_O)        0.105    21.177 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.784    21.962    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X21Y172        LUT4 (Prop_lut4_I3_O)        0.119    22.081 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          0.926    23.007    msys_i/mdm_1/U0/Use_E2.BSCAN_I/completion_status131_out
    SLICE_X19Y171        LUT3 (Prop_lut3_I2_O)        0.285    23.292 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.491    23.783    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X19Y171        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.407     2.974    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X19Y171        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.083ns  (logic 0.893ns (21.869%)  route 3.190ns (78.131%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    3.033ns = ( 19.700 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.518    19.700    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X24Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y173        FDRE (Prop_fdre_C_Q)         0.384    20.084 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          0.989    21.072    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X22Y173        LUT6 (Prop_lut6_I1_O)        0.105    21.177 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.784    21.962    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X21Y172        LUT4 (Prop_lut4_I3_O)        0.119    22.081 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          0.926    23.007    msys_i/mdm_1/U0/Use_E2.BSCAN_I/completion_status131_out
    SLICE_X19Y171        LUT3 (Prop_lut3_I2_O)        0.285    23.292 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.491    23.783    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X19Y171        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.407     2.974    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X19Y171        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.083ns  (logic 0.893ns (21.869%)  route 3.190ns (78.131%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    3.033ns = ( 19.700 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.518    19.700    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X24Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y173        FDRE (Prop_fdre_C_Q)         0.384    20.084 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          0.989    21.072    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X22Y173        LUT6 (Prop_lut6_I1_O)        0.105    21.177 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.784    21.962    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X21Y172        LUT4 (Prop_lut4_I3_O)        0.119    22.081 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          0.926    23.007    msys_i/mdm_1/U0/Use_E2.BSCAN_I/completion_status131_out
    SLICE_X19Y171        LUT3 (Prop_lut3_I2_O)        0.285    23.292 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.491    23.783    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X19Y171        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.407     2.974    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X19Y171        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.083ns  (logic 0.893ns (21.869%)  route 3.190ns (78.131%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    3.033ns = ( 19.700 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.518    19.700    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X24Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y173        FDRE (Prop_fdre_C_Q)         0.384    20.084 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          0.989    21.072    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X22Y173        LUT6 (Prop_lut6_I1_O)        0.105    21.177 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.784    21.962    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X21Y172        LUT4 (Prop_lut4_I3_O)        0.119    22.081 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          0.926    23.007    msys_i/mdm_1/U0/Use_E2.BSCAN_I/completion_status131_out
    SLICE_X19Y171        LUT3 (Prop_lut3_I2_O)        0.285    23.292 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.491    23.783    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X19Y171        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.407     2.974    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X19Y171        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.083ns  (logic 0.893ns (21.869%)  route 3.190ns (78.131%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    3.033ns = ( 19.700 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.518    19.700    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X24Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y173        FDRE (Prop_fdre_C_Q)         0.384    20.084 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          0.989    21.072    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X22Y173        LUT6 (Prop_lut6_I1_O)        0.105    21.177 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.784    21.962    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X21Y172        LUT4 (Prop_lut4_I3_O)        0.119    22.081 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          0.926    23.007    msys_i/mdm_1/U0/Use_E2.BSCAN_I/completion_status131_out
    SLICE_X19Y171        LUT3 (Prop_lut3_I2_O)        0.285    23.292 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.491    23.783    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X19Y171        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.407     2.974    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X19Y171        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.406%)  route 0.112ns (37.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.642     1.314    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X17Y172        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y172        FDRE (Prop_fdre_C_Q)         0.141     1.455 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.112     1.567    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X18Y172        LUT6 (Prop_lut6_I2_O)        0.045     1.612 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.000     1.612    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X18Y172        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.915     1.888    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y172        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.191ns (63.487%)  route 0.110ns (36.513%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.311ns = ( 17.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.639    17.978    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X19Y175        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y175        FDCE (Prop_fdce_C_Q)         0.146    18.124 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.110    18.234    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X18Y175        LUT5 (Prop_lut5_I0_O)        0.045    18.279 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000    18.279    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X18Y175        FDPE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.912     1.885    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y175        FDPE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.433ns  (logic 0.191ns (44.091%)  route 0.242ns (55.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.311ns = ( 17.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.639    17.978    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X19Y175        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y175        FDCE (Prop_fdce_C_Q)         0.146    18.124 f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.110    18.233    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X18Y175        LUT6 (Prop_lut6_I2_O)        0.045    18.278 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.133    18.411    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X18Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.912     1.885    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.433ns  (logic 0.191ns (44.091%)  route 0.242ns (55.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.311ns = ( 17.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.639    17.978    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X19Y175        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y175        FDCE (Prop_fdce_C_Q)         0.146    18.124 f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.110    18.233    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X18Y175        LUT6 (Prop_lut6_I2_O)        0.045    18.278 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.133    18.411    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X18Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.912     1.885    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.433ns  (logic 0.191ns (44.091%)  route 0.242ns (55.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.311ns = ( 17.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.639    17.978    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X19Y175        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y175        FDCE (Prop_fdce_C_Q)         0.146    18.124 f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.110    18.233    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X18Y175        LUT6 (Prop_lut6_I2_O)        0.045    18.278 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.133    18.411    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X18Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.912     1.885    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.433ns  (logic 0.191ns (44.091%)  route 0.242ns (55.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.311ns = ( 17.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.639    17.978    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X19Y175        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y175        FDCE (Prop_fdce_C_Q)         0.146    18.124 f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.110    18.233    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X18Y175        LUT6 (Prop_lut6_I2_O)        0.045    18.278 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.133    18.411    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X18Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.912     1.885    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.433ns  (logic 0.191ns (44.091%)  route 0.242ns (55.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.311ns = ( 17.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.639    17.978    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X19Y175        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y175        FDCE (Prop_fdce_C_Q)         0.146    18.124 f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.110    18.233    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X18Y175        LUT6 (Prop_lut6_I2_O)        0.045    18.278 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.133    18.411    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X18Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.912     1.885    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.433ns  (logic 0.191ns (44.091%)  route 0.242ns (55.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.311ns = ( 17.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.639    17.978    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X19Y175        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y175        FDCE (Prop_fdce_C_Q)         0.146    18.124 f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.110    18.233    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X18Y175        LUT6 (Prop_lut6_I2_O)        0.045    18.278 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.133    18.411    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X18Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.912     1.885    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.433ns  (logic 0.191ns (44.091%)  route 0.242ns (55.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.311ns = ( 17.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.639    17.978    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X19Y175        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y175        FDCE (Prop_fdce_C_Q)         0.146    18.124 f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.110    18.233    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X18Y175        LUT6 (Prop_lut6_I2_O)        0.045    18.278 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.133    18.411    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X18Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.912     1.885    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.433ns  (logic 0.191ns (44.091%)  route 0.242ns (55.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.311ns = ( 17.978 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.639    17.978    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X19Y175        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y175        FDCE (Prop_fdce_C_Q)         0.146    18.124 f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.110    18.233    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X18Y175        LUT6 (Prop_lut6_I2_O)        0.045    18.278 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.133    18.411    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X18Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.912     1.885    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.934ns  (logic 0.105ns (2.128%)  route 4.829ns (97.872%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           4.177     4.177    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X19Y175        LUT5 (Prop_lut5_I0_O)        0.105     4.282 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.652     4.934    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X20Y172        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    17.888    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.965 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.406    19.370    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X20Y172        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.934ns  (logic 0.105ns (2.128%)  route 4.829ns (97.872%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           4.177     4.177    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X19Y175        LUT5 (Prop_lut5_I0_O)        0.105     4.282 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.652     4.934    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X20Y172        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    17.888    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.965 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.406    19.370    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X20Y172        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.842ns  (logic 0.105ns (2.168%)  route 4.737ns (97.832%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           4.177     4.177    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X19Y175        LUT5 (Prop_lut5_I0_O)        0.105     4.282 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.560     4.842    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X24Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    17.888    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.965 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.403    19.367    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X24Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.814ns  (logic 0.105ns (2.181%)  route 4.709ns (97.819%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           4.177     4.177    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X19Y175        LUT5 (Prop_lut5_I0_O)        0.105     4.282 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.532     4.814    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X22Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    17.888    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.965 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.404    19.368    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X22Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.814ns  (logic 0.105ns (2.181%)  route 4.709ns (97.819%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           4.177     4.177    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X19Y175        LUT5 (Prop_lut5_I0_O)        0.105     4.282 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.532     4.814    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X22Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    17.888    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.965 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.404    19.368    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X22Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.814ns  (logic 0.105ns (2.181%)  route 4.709ns (97.819%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           4.177     4.177    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X19Y175        LUT5 (Prop_lut5_I0_O)        0.105     4.282 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.532     4.814    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X22Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    17.888    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.965 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.404    19.368    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X22Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.814ns  (logic 0.105ns (2.181%)  route 4.709ns (97.819%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           4.177     4.177    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X19Y175        LUT5 (Prop_lut5_I0_O)        0.105     4.282 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.532     4.814    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X22Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    17.888    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.965 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.404    19.368    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X22Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.814ns  (logic 0.105ns (2.181%)  route 4.709ns (97.819%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           4.177     4.177    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X19Y175        LUT5 (Prop_lut5_I0_O)        0.105     4.282 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.532     4.814    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X22Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    17.888    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.965 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.404    19.368    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X22Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.733ns  (logic 0.115ns (2.430%)  route 4.618ns (97.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           4.177     4.177    msys_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X19Y175        LUT5 (Prop_lut5_I0_O)        0.115     4.292 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.440     4.733    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X19Y174        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.404     2.702    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X19Y174        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.733ns  (logic 0.115ns (2.430%)  route 4.618ns (97.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           4.177     4.177    msys_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X19Y175        LUT5 (Prop_lut5_I0_O)        0.115     4.292 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.440     4.733    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X19Y174        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.404     2.702    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X19Y174        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.035ns  (logic 0.045ns (2.211%)  route 1.990ns (97.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.839     1.839    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X19Y175        LUT6 (Prop_lut6_I4_O)        0.045     1.884 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.151     2.035    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X18Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.913     1.702    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X18Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.035ns  (logic 0.045ns (2.211%)  route 1.990ns (97.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.839     1.839    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X19Y175        LUT6 (Prop_lut6_I4_O)        0.045     1.884 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.151     2.035    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X18Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.913     1.702    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X18Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.035ns  (logic 0.045ns (2.211%)  route 1.990ns (97.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.839     1.839    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X19Y175        LUT6 (Prop_lut6_I4_O)        0.045     1.884 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.151     2.035    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X18Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.913     1.702    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X18Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.035ns  (logic 0.045ns (2.211%)  route 1.990ns (97.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.839     1.839    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X19Y175        LUT6 (Prop_lut6_I4_O)        0.045     1.884 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.151     2.035    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X18Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.913     1.702    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X18Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.035ns  (logic 0.045ns (2.211%)  route 1.990ns (97.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.839     1.839    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X19Y175        LUT6 (Prop_lut6_I4_O)        0.045     1.884 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.151     2.035    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X18Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.913     1.702    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X18Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.035ns  (logic 0.045ns (2.211%)  route 1.990ns (97.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.839     1.839    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X19Y175        LUT6 (Prop_lut6_I4_O)        0.045     1.884 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.151     2.035    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X18Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.913     1.702    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X18Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.148ns  (logic 0.045ns (2.095%)  route 2.103ns (97.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.839     1.839    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X19Y175        LUT6 (Prop_lut6_I4_O)        0.045     1.884 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.263     2.148    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X21Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.913     1.702    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X21Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.148ns  (logic 0.045ns (2.095%)  route 2.103ns (97.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.839     1.839    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X19Y175        LUT6 (Prop_lut6_I4_O)        0.045     1.884 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.263     2.148    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X21Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.913     1.702    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X21Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
                            (removal check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.170ns  (logic 0.045ns (2.073%)  route 2.125ns (97.927%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.009     2.009    msys_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X19Y175        LUT1 (Prop_lut1_I0_O)        0.045     2.054 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.116     2.170    msys_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X19Y175        FDCE                                         f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.912    18.368    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X19Y175        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
                            (removal check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.170ns  (logic 0.045ns (2.073%)  route 2.125ns (97.927%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.009     2.009    msys_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X19Y175        LUT1 (Prop_lut1_I0_O)        0.045     2.054 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.116     2.170    msys_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X19Y175        FDCE                                         f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.912    18.368    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X19Y175        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_msys_clk_wiz_0_0
  To Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.256ns  (logic 0.484ns (21.457%)  route 1.772ns (78.543%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.511    -0.441    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X39Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y174        FDRE (Prop_fdre_C_Q)         0.379    -0.062 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=4, routed)           1.022     0.960    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_i
    SLICE_X24Y175        LUT2 (Prop_lut2_I1_O)        0.105     1.065 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1/O
                         net (fo=1, routed)           0.750     1.815    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X26Y170        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.407     2.705    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X26Y170        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.803ns  (logic 0.494ns (27.405%)  route 1.309ns (72.595%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.521    -0.431    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X22Y177        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y177        FDRE (Prop_fdre_C_Q)         0.379    -0.052 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=8, routed)           0.565     0.514    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i
    SLICE_X22Y177        LUT2 (Prop_lut2_I1_O)        0.115     0.629 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1/O
                         net (fo=2, routed)           0.743     1.372    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X19Y176        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.405     2.703    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X19Y176        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.196ns  (logic 0.379ns (31.697%)  route 0.817ns (68.303%))
  Logic Levels:           0  
  Clock Path Skew:        3.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.519    -0.433    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X22Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y176        FDRE (Prop_fdre_C_Q)         0.379    -0.054 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=5, routed)           0.817     0.763    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X31Y174        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.398     2.696    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X31Y174        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.805ns  (logic 0.379ns (47.065%)  route 0.426ns (52.935%))
  Logic Levels:           0  
  Clock Path Skew:        3.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.518    -0.434    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X21Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y175        FDRE (Prop_fdre_C_Q)         0.379    -0.055 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.426     0.372    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X21Y174        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.403     2.701    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X21Y174        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.805ns  (logic 0.379ns (47.065%)  route 0.426ns (52.935%))
  Logic Levels:           0  
  Clock Path Skew:        3.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.518    -0.434    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X21Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y175        FDRE (Prop_fdre_C_Q)         0.379    -0.055 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.426     0.372    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X21Y174        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.403     2.701    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X21Y174        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.789ns  (logic 0.379ns (48.065%)  route 0.410ns (51.935%))
  Logic Levels:           0  
  Clock Path Skew:        3.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.516    -0.436    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X29Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y175        FDRE (Prop_fdre_C_Q)         0.379    -0.057 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/Q
                         net (fo=7, routed)           0.410     0.353    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X26Y175        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.402     2.700    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X26Y175        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.653ns  (logic 0.304ns (46.589%)  route 0.349ns (53.411%))
  Logic Levels:           0  
  Clock Path Skew:        3.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.399    -0.887    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X29Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y175        FDRE (Prop_fdre_C_Q)         0.304    -0.583 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/Q
                         net (fo=7, routed)           0.349    -0.235    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X26Y175        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.517     3.032    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X26Y175        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.663ns  (logic 0.304ns (45.834%)  route 0.359ns (54.166%))
  Logic Levels:           0  
  Clock Path Skew:        3.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.403    -0.883    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X21Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y175        FDRE (Prop_fdre_C_Q)         0.304    -0.579 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.359    -0.220    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X21Y174        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.518     3.033    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X21Y174        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.663ns  (logic 0.304ns (45.834%)  route 0.359ns (54.166%))
  Logic Levels:           0  
  Clock Path Skew:        3.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.403    -0.883    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X21Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y175        FDRE (Prop_fdre_C_Q)         0.304    -0.579 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.359    -0.220    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X21Y174        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.518     3.033    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X21Y174        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.141ns (26.223%)  route 0.397ns (73.777%))
  Logic Levels:           0  
  Clock Path Skew:        2.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.640    -0.519    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X22Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y176        FDRE (Prop_fdre_C_Q)         0.141    -0.378 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=5, routed)           0.397     0.019    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X31Y174        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.908     1.697    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X31Y174        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.756ns  (logic 0.185ns (24.484%)  route 0.571ns (75.516%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.642    -0.517    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X22Y177        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y177        FDRE (Prop_fdre_C_Q)         0.141    -0.376 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=8, routed)           0.243    -0.132    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i
    SLICE_X22Y177        LUT2 (Prop_lut2_I1_O)        0.044    -0.088 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1/O
                         net (fo=2, routed)           0.327     0.239    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X19Y176        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.913     1.702    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X19Y176        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.832ns  (logic 0.186ns (22.367%)  route 0.646ns (77.633%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.638    -0.521    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X24Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y175        FDRE (Prop_fdre_C_Q)         0.141    -0.380 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/Q
                         net (fo=4, routed)           0.292    -0.088    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold
    SLICE_X24Y175        LUT2 (Prop_lut2_I0_O)        0.045    -0.043 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1/O
                         net (fo=1, routed)           0.354     0.311    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X26Y170        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.916     1.705    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X26Y170        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.269ns  (logic 0.888ns (20.803%)  route 3.381ns (79.197%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.522     3.346    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y172        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y172        FDRE (Prop_fdre_C_Q)         0.379     3.725 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.681     4.406    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X23Y173        LUT3 (Prop_lut3_I0_O)        0.124     4.530 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.610     5.140    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X23Y172        LUT4 (Prop_lut4_I1_O)        0.267     5.407 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.842     6.248    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X25Y173        LUT5 (Prop_lut5_I4_O)        0.118     6.366 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.248     7.614    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X26Y175        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.402     2.700    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X26Y175        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.144ns  (logic 0.888ns (21.427%)  route 3.256ns (78.573%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.522     3.346    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y172        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y172        FDRE (Prop_fdre_C_Q)         0.379     3.725 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.681     4.406    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X23Y173        LUT3 (Prop_lut3_I0_O)        0.124     4.530 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.610     5.140    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X23Y172        LUT4 (Prop_lut4_I1_O)        0.267     5.407 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.842     6.248    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X25Y173        LUT5 (Prop_lut5_I4_O)        0.118     6.366 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.124     7.490    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X31Y174        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.398     2.696    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X31Y174        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.001ns  (logic 0.888ns (22.192%)  route 3.113ns (77.808%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.522     3.346    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y172        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y172        FDRE (Prop_fdre_C_Q)         0.379     3.725 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.681     4.406    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X23Y173        LUT3 (Prop_lut3_I0_O)        0.124     4.530 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.610     5.140    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X23Y172        LUT4 (Prop_lut4_I1_O)        0.267     5.407 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.842     6.248    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X25Y173        LUT5 (Prop_lut5_I4_O)        0.118     6.366 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.981     7.347    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X29Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.400     2.698    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X29Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.001ns  (logic 0.888ns (22.192%)  route 3.113ns (77.808%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.522     3.346    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y172        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y172        FDRE (Prop_fdre_C_Q)         0.379     3.725 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.681     4.406    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X23Y173        LUT3 (Prop_lut3_I0_O)        0.124     4.530 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.610     5.140    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X23Y172        LUT4 (Prop_lut4_I1_O)        0.267     5.407 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.842     6.248    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X25Y173        LUT5 (Prop_lut5_I4_O)        0.118     6.366 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.981     7.347    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X29Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.400     2.698    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X29Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.731ns  (logic 0.888ns (23.800%)  route 2.843ns (76.200%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.522     3.346    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y172        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y172        FDRE (Prop_fdre_C_Q)         0.379     3.725 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.681     4.406    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X23Y173        LUT3 (Prop_lut3_I0_O)        0.124     4.530 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.610     5.140    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X23Y172        LUT4 (Prop_lut4_I1_O)        0.267     5.407 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.842     6.248    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X25Y173        LUT5 (Prop_lut5_I4_O)        0.118     6.366 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.710     7.077    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X19Y176        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.405     2.703    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X19Y176        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.542ns  (logic 0.888ns (25.068%)  route 2.654ns (74.932%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.522     3.346    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y172        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y172        FDRE (Prop_fdre_C_Q)         0.379     3.725 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.681     4.406    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X23Y173        LUT3 (Prop_lut3_I0_O)        0.124     4.530 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.610     5.140    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X23Y172        LUT4 (Prop_lut4_I1_O)        0.267     5.407 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.842     6.248    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X25Y173        LUT5 (Prop_lut5_I4_O)        0.118     6.366 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.522     6.888    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X26Y170        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.407     2.705    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X26Y170        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.384ns  (logic 0.875ns (25.860%)  route 2.509ns (74.140%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.522     3.346    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y172        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y172        FDRE (Prop_fdre_C_Q)         0.379     3.725 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.681     4.406    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X23Y173        LUT3 (Prop_lut3_I0_O)        0.124     4.530 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.610     5.140    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X23Y172        LUT4 (Prop_lut4_I1_O)        0.267     5.407 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.842     6.248    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X25Y173        LUT5 (Prop_lut5_I4_O)        0.105     6.353 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.376     6.729    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X21Y174        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.403     2.701    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X21Y174        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.384ns  (logic 0.875ns (25.860%)  route 2.509ns (74.140%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.522     3.346    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y172        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y172        FDRE (Prop_fdre_C_Q)         0.379     3.725 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.681     4.406    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X23Y173        LUT3 (Prop_lut3_I0_O)        0.124     4.530 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.610     5.140    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X23Y172        LUT4 (Prop_lut4_I1_O)        0.267     5.407 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.842     6.248    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X25Y173        LUT5 (Prop_lut5_I4_O)        0.105     6.353 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.376     6.729    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X21Y174        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.403     2.701    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X21Y174        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.310ns  (logic 0.888ns (26.829%)  route 2.422ns (73.171%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.522     3.346    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y172        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y172        FDRE (Prop_fdre_C_Q)         0.379     3.725 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.681     4.406    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X23Y173        LUT3 (Prop_lut3_I0_O)        0.124     4.530 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.610     5.140    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X23Y172        LUT4 (Prop_lut4_I1_O)        0.267     5.407 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.842     6.248    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X25Y173        LUT5 (Prop_lut5_I4_O)        0.118     6.366 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.289     6.656    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X23Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.404     2.702    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X23Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.310ns  (logic 0.888ns (26.829%)  route 2.422ns (73.171%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.522     3.346    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y172        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y172        FDRE (Prop_fdre_C_Q)         0.379     3.725 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.681     4.406    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X23Y173        LUT3 (Prop_lut3_I0_O)        0.124     4.530 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.610     5.140    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X23Y172        LUT4 (Prop_lut4_I1_O)        0.267     5.407 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.842     6.248    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X25Y173        LUT5 (Prop_lut5_I4_O)        0.118     6.366 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.289     6.656    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X23Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.404     2.702    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X23Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.497%)  route 0.121ns (48.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.639     1.478    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y174        FDRE (Prop_fdre_C_Q)         0.128     1.606 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/Q
                         net (fo=2, routed)           0.121     1.726    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[7]
    SLICE_X18Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.913     1.702    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X18Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.296%)  route 0.137ns (51.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.639     1.478    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y174        FDRE (Prop_fdre_C_Q)         0.128     1.606 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/Q
                         net (fo=3, routed)           0.137     1.743    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[6]
    SLICE_X18Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.913     1.702    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X18Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.221%)  route 0.137ns (51.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.639     1.478    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y174        FDRE (Prop_fdre_C_Q)         0.128     1.606 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/Q
                         net (fo=3, routed)           0.137     1.743    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[5]
    SLICE_X18Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.913     1.702    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X18Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.914%)  route 0.131ns (48.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.639     1.478    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y174        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           0.131     1.749    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[2]
    SLICE_X18Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.913     1.702    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X18Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.931%)  route 0.136ns (49.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.639     1.478    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y174        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           0.136     1.755    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[1]
    SLICE_X21Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.913     1.702    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X21Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.338%)  route 0.139ns (49.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.639     1.478    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y174        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           0.139     1.758    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in_1
    SLICE_X21Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.913     1.702    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X21Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.482%)  route 0.173ns (57.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.701ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.639     1.478    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X23Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y174        FDRE (Prop_fdre_C_Q)         0.128     1.606 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[31]/Q
                         net (fo=3, routed)           0.173     1.779    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[31]
    SLICE_X21Y174        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.912     1.701    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X21Y174        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.463%)  route 0.162ns (53.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.701ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.639     1.478    msys_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X17Y174        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y174        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/Q
                         net (fo=2, routed)           0.162     1.781    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[2]
    SLICE_X19Y174        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.912     1.701    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X19Y174        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.492%)  route 0.188ns (59.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.639     1.478    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y174        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y174        FDRE (Prop_fdre_C_Q)         0.128     1.606 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/Q
                         net (fo=3, routed)           0.188     1.794    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[4]
    SLICE_X18Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.913     1.702    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X18Y173        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/D
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.099%)  route 0.191ns (59.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.638     1.477    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X27Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y174        FDRE (Prop_fdre_C_Q)         0.128     1.605 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[24]/Q
                         net (fo=3, routed)           0.191     1.796    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[24]
    SLICE_X31Y174        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.908     1.697    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X31Y174        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_msys_clk_wiz_0_0
  To Clock:  

Max Delay           520 Endpoints
Min Delay           520 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/o_reg_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out[51]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.553ns  (logic 3.911ns (37.058%)  route 6.642ns (62.942%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.564    -0.388    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/s_axi_aclk
    SLICE_X74Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/o_reg_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y186        FDRE (Prop_fdre_C_Q)         0.398     0.010 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/o_reg_reg[51]/Q
                         net (fo=1, routed)           0.467     0.477    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/output[51]
    SLICE_X77Y185        LUT2 (Prop_lut2_I0_O)        0.234     0.711 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_out[51]_INST_0/O
                         net (fo=1, routed)           6.175     6.887    pwm_out_OBUF[51]
    P2                   OBUF (Prop_obuf_I_O)         3.279    10.165 r  pwm_out_OBUF[51]_inst/O
                         net (fo=0)                   0.000    10.165    pwm_out[51]
    P2                                                                r  pwm_out[51] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/o_reg_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out[57]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.532ns  (logic 3.812ns (36.194%)  route 6.720ns (63.806%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.510    -0.442    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/s_axi_aclk
    SLICE_X56Y182        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/o_reg_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y182        FDRE (Prop_fdre_C_Q)         0.433    -0.009 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/o_reg_reg[57]/Q
                         net (fo=1, routed)           0.672     0.664    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/output[57]
    SLICE_X58Y182        LUT2 (Prop_lut2_I0_O)        0.105     0.769 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_out[57]_INST_0/O
                         net (fo=1, routed)           6.048     6.816    pwm_out_OBUF[57]
    P4                   OBUF (Prop_obuf_I_O)         3.274    10.090 r  pwm_out_OBUF[57]_inst/O
                         net (fo=0)                   0.000    10.090    pwm_out[57]
    P4                                                                r  pwm_out[57] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/o_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.332ns  (logic 3.781ns (36.599%)  route 6.551ns (63.401%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.570    -0.382    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/s_axi_aclk
    SLICE_X81Y196        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/o_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y196        FDRE (Prop_fdre_C_Q)         0.379    -0.003 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/o_reg_reg[26]/Q
                         net (fo=1, routed)           0.542     0.540    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/output[26]
    SLICE_X81Y196        LUT2 (Prop_lut2_I0_O)        0.105     0.645 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_out[26]_INST_0/O
                         net (fo=1, routed)           6.008     6.653    pwm_out_OBUF[26]
    T8                   OBUF (Prop_obuf_I_O)         3.297     9.950 r  pwm_out_OBUF[26]_inst/O
                         net (fo=0)                   0.000     9.950    pwm_out[26]
    T8                                                                r  pwm_out[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.154ns  (logic 0.506ns (4.983%)  route 9.648ns (95.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.520    -0.432    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X61Y190        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y190        FDRE (Prop_fdre_C_Q)         0.379    -0.053 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=26, routed)          4.618     4.565    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/pwropt_1
    SLICE_X7Y132         LUT3 (Prop_lut3_I1_O)        0.127     4.692 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_134_LOPT_REMAP/O
                         net (fo=1, routed)           5.030     9.722    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_69
    RAMB36_X0Y4          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/mutes_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.979ns  (logic 3.944ns (39.521%)  route 6.035ns (60.479%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.566    -0.386    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X80Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/mutes_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y187        FDRE (Prop_fdre_C_Q)         0.398     0.012 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/mutes_reg_reg[4]/Q
                         net (fo=1, routed)           0.663     0.676    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/mutes_reg[4]
    SLICE_X80Y186        LUT2 (Prop_lut2_I1_O)        0.232     0.908 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_out[4]_INST_0/O
                         net (fo=1, routed)           5.372     6.280    pwm_out_OBUF[4]
    U9                   OBUF (Prop_obuf_I_O)         3.314     9.593 r  pwm_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.593    pwm_out[4]
    U9                                                                r  pwm_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.995ns  (logic 0.484ns (4.843%)  route 9.511ns (95.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.520    -0.432    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X61Y190        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y190        FDRE (Prop_fdre_C_Q)         0.379    -0.053 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=26, routed)          2.877     2.824    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X19Y169        LUT3 (Prop_lut3_I1_O)        0.105     2.929 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_2/O
                         net (fo=31, routed)          6.634     9.563    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[15]
    RAMB36_X0Y4          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/o_reg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out[49]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.822ns  (logic 3.865ns (39.347%)  route 5.957ns (60.653%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.565    -0.387    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/s_axi_aclk
    SLICE_X79Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/o_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y188        FDRE (Prop_fdre_C_Q)         0.348    -0.039 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/o_reg_reg[49]/Q
                         net (fo=1, routed)           0.793     0.754    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/output[49]
    SLICE_X80Y188        LUT2 (Prop_lut2_I0_O)        0.239     0.993 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_out[49]_INST_0/O
                         net (fo=1, routed)           5.165     6.158    pwm_out_OBUF[49]
    T1                   OBUF (Prop_obuf_I_O)         3.278     9.435 r  pwm_out_OBUF[49]_inst/O
                         net (fo=0)                   0.000     9.435    pwm_out[49]
    T1                                                                r  pwm_out[49] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/mutes_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.797ns  (logic 3.933ns (40.142%)  route 5.864ns (59.858%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.568    -0.384    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X78Y193        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/mutes_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y193        FDRE (Prop_fdre_C_Q)         0.398     0.014 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/mutes_reg_reg[9]/Q
                         net (fo=1, routed)           0.510     0.524    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/mutes_reg[9]
    SLICE_X79Y193        LUT2 (Prop_lut2_I1_O)        0.234     0.758 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_out[9]_INST_0/O
                         net (fo=1, routed)           5.354     6.112    pwm_out_OBUF[9]
    T6                   OBUF (Prop_obuf_I_O)         3.301     9.413 r  pwm_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.413    pwm_out[9]
    T6                                                                r  pwm_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/mutes_reg_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out[58]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.807ns  (logic 3.781ns (38.557%)  route 6.026ns (61.443%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.512    -0.440    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X59Y182        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/mutes_reg_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y182        FDRE (Prop_fdre_C_Q)         0.379    -0.061 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/mutes_reg_reg[58]/Q
                         net (fo=1, routed)           0.917     0.857    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/mutes_reg[58]
    SLICE_X58Y182        LUT2 (Prop_lut2_I1_O)        0.105     0.962 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_out[58]_INST_0/O
                         net (fo=1, routed)           5.109     6.070    pwm_out_OBUF[58]
    T3                   OBUF (Prop_obuf_I_O)         3.297     9.367 r  pwm_out_OBUF[58]_inst/O
                         net (fo=0)                   0.000     9.367    pwm_out[58]
    T3                                                                r  pwm_out[58] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/o_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.701ns  (logic 3.842ns (39.608%)  route 5.859ns (60.392%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.569    -0.383    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/s_axi_aclk
    SLICE_X78Y196        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/o_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y196        FDRE (Prop_fdre_C_Q)         0.433     0.050 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/o_reg_reg[20]/Q
                         net (fo=1, routed)           0.547     0.598    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/output[20]
    SLICE_X79Y196        LUT2 (Prop_lut2_I0_O)        0.105     0.703 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_out[20]_INST_0/O
                         net (fo=1, routed)           5.311     6.014    pwm_out_OBUF[20]
    R7                   OBUF (Prop_obuf_I_O)         3.304     9.318 r  pwm_out_OBUF[20]_inst/O
                         net (fo=0)                   0.000     9.318    pwm_out[20]
    R7                                                                r  pwm_out[20] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.238ns  (logic 0.186ns (15.021%)  route 1.052ns (84.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.643    -0.516    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X61Y190        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y190        FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=26, routed)          0.450     0.076    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X52Y187        LUT3 (Prop_lut3_I1_O)        0.045     0.121 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_17/O
                         net (fo=30, routed)          0.602     0.723    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y37         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.277ns  (logic 0.185ns (14.488%)  route 1.092ns (85.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.643    -0.516    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X61Y190        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y190        FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=26, routed)          0.450     0.076    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X52Y187        LUT3 (Prop_lut3_I1_O)        0.044     0.120 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_11/O
                         net (fo=30, routed)          0.642     0.761    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y37         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.300ns  (logic 0.183ns (14.073%)  route 1.117ns (85.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.643    -0.516    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X61Y190        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y190        FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=26, routed)          0.518     0.144    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X48Y188        LUT3 (Prop_lut3_I1_O)        0.042     0.186 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_15/O
                         net (fo=30, routed)          0.599     0.785    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y38         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.344ns  (logic 0.186ns (13.837%)  route 1.158ns (86.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.643    -0.516    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X61Y190        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y190        FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=26, routed)          0.450     0.076    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X52Y187        LUT3 (Prop_lut3_I1_O)        0.045     0.121 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_17/O
                         net (fo=30, routed)          0.708     0.829    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y36         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.376ns  (logic 0.186ns (13.515%)  route 1.190ns (86.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.643    -0.516    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X61Y190        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y190        FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=26, routed)          0.621     0.246    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X45Y187        LUT3 (Prop_lut3_I1_O)        0.045     0.291 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_16/O
                         net (fo=30, routed)          0.570     0.861    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y38         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.383ns  (logic 0.185ns (13.378%)  route 1.198ns (86.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.643    -0.516    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X61Y190        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y190        FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=26, routed)          0.450     0.076    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X52Y187        LUT3 (Prop_lut3_I1_O)        0.044     0.120 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_11/O
                         net (fo=30, routed)          0.748     0.867    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y36         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.389ns  (logic 0.186ns (13.392%)  route 1.203ns (86.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.643    -0.516    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X61Y190        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y190        FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=26, routed)          0.450     0.076    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X52Y187        LUT3 (Prop_lut3_I1_O)        0.045     0.121 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_17/O
                         net (fo=30, routed)          0.753     0.873    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y38         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.392ns  (logic 0.183ns (13.147%)  route 1.209ns (86.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.643    -0.516    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X61Y190        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y190        FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=26, routed)          0.518     0.144    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X48Y188        LUT3 (Prop_lut3_I1_O)        0.042     0.186 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_15/O
                         net (fo=30, routed)          0.691     0.876    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y37         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.397ns  (logic 0.186ns (13.310%)  route 1.211ns (86.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.643    -0.516    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X61Y190        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y190        FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=26, routed)          0.518     0.144    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X48Y188        LUT3 (Prop_lut3_I1_O)        0.045     0.189 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_3/O
                         net (fo=31, routed)          0.693     0.882    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[14]
    RAMB36_X0Y38         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.399ns  (logic 0.185ns (13.223%)  route 1.214ns (86.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.643    -0.516    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X61Y190        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y190        FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=26, routed)          0.450     0.076    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X52Y187        LUT3 (Prop_lut3_I1_O)        0.044     0.120 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_11/O
                         net (fo=30, routed)          0.764     0.883    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y38         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_msys_clk_wiz_0_0
  To Clock:  

Max Delay           446 Endpoints
Min Delay           446 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_msys_clk_wiz_0_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.869ns  (logic 3.488ns (29.388%)  route 8.381ns (70.612%))
  Logic Levels:           3  (BUFG=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    P17                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    13.919 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    14.984    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957     9.027 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    10.467    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    10.548 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          2.207    12.755    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/clk_serial
    SLICE_X68Y185        LUT5 (Prop_lut5_I0_O)        0.105    12.860 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/scl_INST_0/O
                         net (fo=1, routed)           4.733    17.593    scl_OBUF
    T5                   OBUF (Prop_obuf_I_O)         3.302    20.895 f  scl_OBUF_inst/O
                         net (fo=0)                   0.000    20.895    scl
    T5                                                                f  scl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.908ns  (logic 0.611ns (6.167%)  route 9.297ns (93.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.514    -0.438    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X55Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y187        FDRE (Prop_fdre_C_Q)         0.348    -0.090 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[5]/Q
                         net (fo=2, routed)           2.037     1.947    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/D[5]
    SLICE_X41Y188        LUT3 (Prop_lut3_I0_O)        0.263     2.210 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_12/O
                         net (fo=30, routed)          7.260     9.470    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y4          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.615ns  (logic 0.611ns (6.355%)  route 9.004ns (93.645%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.514    -0.438    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X55Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y187        FDRE (Prop_fdre_C_Q)         0.348    -0.090 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[5]/Q
                         net (fo=2, routed)           2.037     1.947    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/D[5]
    SLICE_X41Y188        LUT3 (Prop_lut3_I0_O)        0.263     2.210 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_12/O
                         net (fo=30, routed)          6.967     9.177    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y5          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.369ns  (logic 0.498ns (5.316%)  route 8.871ns (94.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.526    -0.426    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X39Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y188        FDRE (Prop_fdre_C_Q)         0.379    -0.047 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/Q
                         net (fo=2, routed)           2.189     2.142    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/D[21]
    SLICE_X52Y187        LUT3 (Prop_lut3_I2_O)        0.119     2.261 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_11/O
                         net (fo=30, routed)          6.682     8.943    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y4          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.329ns  (logic 0.538ns (5.767%)  route 8.791ns (94.233%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.530    -0.422    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X30Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y188        FDRE (Prop_fdre_C_Q)         0.433     0.011 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/Q
                         net (fo=2, routed)           1.080     1.092    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/D[29]
    SLICE_X48Y188        LUT3 (Prop_lut3_I2_O)        0.105     1.197 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_3/O
                         net (fo=31, routed)          7.711     8.908    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[14]
    RAMB36_X0Y4          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.322ns  (logic 0.611ns (6.554%)  route 8.711ns (93.446%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.514    -0.438    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X55Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y187        FDRE (Prop_fdre_C_Q)         0.348    -0.090 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[5]/Q
                         net (fo=2, routed)           2.037     1.947    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/D[5]
    SLICE_X41Y188        LUT3 (Prop_lut3_I0_O)        0.263     2.210 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_12/O
                         net (fo=30, routed)          6.674     8.884    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y6          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.299ns  (logic 0.484ns (5.205%)  route 8.815ns (94.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.523    -0.429    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X43Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y186        FDRE (Prop_fdre_C_Q)         0.379    -0.050 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[15]/Q
                         net (fo=9, routed)           2.181     2.132    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/D[15]
    SLICE_X19Y169        LUT3 (Prop_lut3_I2_O)        0.105     2.237 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_2/O
                         net (fo=31, routed)          6.634     8.871    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[15]
    RAMB36_X0Y4          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.187ns  (logic 0.507ns (5.518%)  route 8.680ns (94.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.523    -0.429    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X43Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y186        FDRE (Prop_fdre_C_Q)         0.379    -0.050 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[15]/Q
                         net (fo=9, routed)           3.651     3.601    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/pwropt_2
    SLICE_X7Y132         LUT3 (Prop_lut3_I2_O)        0.128     3.729 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_134_LOPT_REMAP/O
                         net (fo=1, routed)           5.030     8.759    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_69
    RAMB36_X0Y4          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.109ns  (logic 0.484ns (5.313%)  route 8.625ns (94.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.526    -0.426    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X39Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y188        FDRE (Prop_fdre_C_Q)         0.379    -0.047 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[11]/Q
                         net (fo=2, routed)           1.860     1.814    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/D[11]
    SLICE_X41Y188        LUT3 (Prop_lut3_I0_O)        0.105     1.919 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_6/O
                         net (fo=30, routed)          6.765     8.684    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y4          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.076ns  (logic 0.498ns (5.487%)  route 8.578ns (94.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.526    -0.426    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X39Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y188        FDRE (Prop_fdre_C_Q)         0.379    -0.047 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/Q
                         net (fo=2, routed)           2.189     2.142    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/D[21]
    SLICE_X52Y187        LUT3 (Prop_lut3_I2_O)        0.119     2.261 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_11/O
                         net (fo=30, routed)          6.389     8.650    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y5          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.933ns  (logic 0.186ns (19.946%)  route 0.747ns (80.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.639    -0.520    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X55Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y187        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/Q
                         net (fo=2, routed)           0.144    -0.234    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/D[0]
    SLICE_X52Y187        LUT3 (Prop_lut3_I0_O)        0.045    -0.189 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_17/O
                         net (fo=30, routed)          0.602     0.413    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y37         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.013ns  (logic 0.183ns (18.070%)  route 0.830ns (81.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.644    -0.515    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X39Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y188        FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[5]/Q
                         net (fo=2, routed)           0.262    -0.112    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/D[20]
    SLICE_X41Y188        LUT3 (Prop_lut3_I2_O)        0.042    -0.070 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_12/O
                         net (fo=30, routed)          0.568     0.498    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y38         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.028ns  (logic 0.209ns (20.338%)  route 0.819ns (79.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.648    -0.511    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X30Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y188        FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/Q
                         net (fo=2, routed)           0.207    -0.140    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/D[26]
    SLICE_X41Y188        LUT3 (Prop_lut3_I2_O)        0.045    -0.095 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_6/O
                         net (fo=30, routed)          0.612     0.517    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y38         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.039ns  (logic 0.186ns (17.910%)  route 0.853ns (82.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.639    -0.520    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X55Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y187        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/Q
                         net (fo=2, routed)           0.144    -0.234    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/D[0]
    SLICE_X52Y187        LUT3 (Prop_lut3_I0_O)        0.045    -0.189 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_17/O
                         net (fo=30, routed)          0.708     0.519    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y36         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.049ns  (logic 0.187ns (17.825%)  route 0.862ns (82.175%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.639    -0.520    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X52Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y187        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/Q
                         net (fo=2, routed)           0.220    -0.158    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/D[6]
    SLICE_X52Y187        LUT3 (Prop_lut3_I0_O)        0.046    -0.112 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_11/O
                         net (fo=30, routed)          0.642     0.529    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y37         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.209ns (19.851%)  route 0.844ns (80.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.641    -0.518    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X46Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y187        FDRE (Prop_fdre_C_Q)         0.164    -0.354 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[14]/Q
                         net (fo=2, routed)           0.151    -0.203    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/D[14]
    SLICE_X48Y188        LUT3 (Prop_lut3_I0_O)        0.045    -0.158 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_3/O
                         net (fo=31, routed)          0.693     0.535    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[14]
    RAMB36_X0Y38         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.186ns (17.527%)  route 0.875ns (82.473%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.645    -0.514    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X36Y184        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y184        FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[10]/Q
                         net (fo=2, routed)           0.274    -0.099    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/D[10]
    SLICE_X38Y187        LUT3 (Prop_lut3_I0_O)        0.045    -0.054 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_7/O
                         net (fo=30, routed)          0.601     0.548    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y38         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.068ns  (logic 0.183ns (17.132%)  route 0.885ns (82.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.642    -0.517    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X43Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y186        FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[3]/Q
                         net (fo=2, routed)           0.228    -0.148    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/D[18]
    SLICE_X43Y187        LUT3 (Prop_lut3_I2_O)        0.042    -0.106 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_14/O
                         net (fo=30, routed)          0.658     0.552    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y38         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.083ns  (logic 0.186ns (17.171%)  route 0.897ns (82.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.639    -0.520    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X55Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y187        FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/Q
                         net (fo=2, routed)           0.144    -0.234    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/D[0]
    SLICE_X52Y187        LUT3 (Prop_lut3_I0_O)        0.045    -0.189 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_17/O
                         net (fo=30, routed)          0.753     0.564    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y38         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.082ns  (logic 0.208ns (19.231%)  route 0.874ns (80.769%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.641    -0.518    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X46Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y187        FDRE (Prop_fdre_C_Q)         0.164    -0.354 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[2]/Q
                         net (fo=2, routed)           0.275    -0.079    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/D[17]
    SLICE_X48Y188        LUT3 (Prop_lut3_I2_O)        0.044    -0.035 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_15/O
                         net (fo=30, routed)          0.599     0.564    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y38         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_msys_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_msys_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.926ns  (logic 0.081ns (2.768%)  route 2.845ns (97.232%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_msys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     6.419 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.957     1.527 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.441     2.967    msys_i/clk_wiz_0/inst/clkfbout_msys_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     3.048 f  msys_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.405     4.453    msys_i/clk_wiz_0/inst/clkfbout_buf_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_msys_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.750ns  (logic 0.077ns (2.800%)  route 2.673ns (97.200%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clkfbout_msys_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.300    -0.986    msys_i/clk_wiz_0/inst/clkfbout_buf_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_msys_clk_wiz_0_0

Max Delay           129 Endpoints
Min Delay           129 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.808ns  (logic 3.547ns (32.819%)  route 7.261ns (67.181%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=1 RAMB36E1=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1                     0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.504     2.504 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.569    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/cascadelata_tmp
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.376     2.945 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=3, routed)           5.491     8.436    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/douta[10]
    SLICE_X17Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.541 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg[15]_i_13/O
                         net (fo=1, routed)           0.000     8.541    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg[15]_i_13_n_0
    SLICE_X17Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.998 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           1.066    10.063    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/CO[0]
    SLICE_X21Y165        LUT6 (Prop_lut6_I3_O)        0.105    10.168 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/comp_reg[15]_i_1/O
                         net (fo=16, routed)          0.639    10.808    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg0
    SLICE_X18Y163        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.415    -0.871    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/s_axi_aclk
    SLICE_X18Y163        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[0]/C

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.589ns  (logic 3.547ns (33.497%)  route 7.042ns (66.503%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=1 RAMB36E1=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1                     0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.504     2.504 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.569    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/cascadelata_tmp
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.376     2.945 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=3, routed)           5.491     8.436    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/douta[10]
    SLICE_X17Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.541 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg[15]_i_13/O
                         net (fo=1, routed)           0.000     8.541    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg[15]_i_13_n_0
    SLICE_X17Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.998 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           1.066    10.063    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/CO[0]
    SLICE_X21Y165        LUT6 (Prop_lut6_I3_O)        0.105    10.168 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/comp_reg[15]_i_1/O
                         net (fo=16, routed)          0.420    10.589    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg0
    SLICE_X17Y164        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.414    -0.872    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/s_axi_aclk
    SLICE_X17Y164        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[10]/C

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.589ns  (logic 3.547ns (33.497%)  route 7.042ns (66.503%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=1 RAMB36E1=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1                     0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.504     2.504 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.569    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/cascadelata_tmp
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.376     2.945 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=3, routed)           5.491     8.436    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/douta[10]
    SLICE_X17Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.541 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg[15]_i_13/O
                         net (fo=1, routed)           0.000     8.541    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg[15]_i_13_n_0
    SLICE_X17Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.998 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           1.066    10.063    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/CO[0]
    SLICE_X21Y165        LUT6 (Prop_lut6_I3_O)        0.105    10.168 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/comp_reg[15]_i_1/O
                         net (fo=16, routed)          0.420    10.589    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg0
    SLICE_X17Y164        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.414    -0.872    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/s_axi_aclk
    SLICE_X17Y164        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[11]/C

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.589ns  (logic 3.547ns (33.497%)  route 7.042ns (66.503%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=1 RAMB36E1=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1                     0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.504     2.504 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.569    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/cascadelata_tmp
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.376     2.945 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=3, routed)           5.491     8.436    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/douta[10]
    SLICE_X17Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.541 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg[15]_i_13/O
                         net (fo=1, routed)           0.000     8.541    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg[15]_i_13_n_0
    SLICE_X17Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.998 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           1.066    10.063    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/CO[0]
    SLICE_X21Y165        LUT6 (Prop_lut6_I3_O)        0.105    10.168 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/comp_reg[15]_i_1/O
                         net (fo=16, routed)          0.420    10.589    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg0
    SLICE_X17Y164        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.414    -0.872    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/s_axi_aclk
    SLICE_X17Y164        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[12]/C

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.589ns  (logic 3.547ns (33.497%)  route 7.042ns (66.503%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=1 RAMB36E1=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1                     0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.504     2.504 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.569    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/cascadelata_tmp
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.376     2.945 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=3, routed)           5.491     8.436    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/douta[10]
    SLICE_X17Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.541 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg[15]_i_13/O
                         net (fo=1, routed)           0.000     8.541    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg[15]_i_13_n_0
    SLICE_X17Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.998 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           1.066    10.063    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/CO[0]
    SLICE_X21Y165        LUT6 (Prop_lut6_I3_O)        0.105    10.168 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/comp_reg[15]_i_1/O
                         net (fo=16, routed)          0.420    10.589    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg0
    SLICE_X17Y164        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.414    -0.872    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/s_axi_aclk
    SLICE_X17Y164        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[13]/C

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.588ns  (logic 3.547ns (33.502%)  route 7.041ns (66.498%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=1 RAMB36E1=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1                     0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.504     2.504 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.569    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/cascadelata_tmp
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.376     2.945 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=3, routed)           5.491     8.436    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/douta[10]
    SLICE_X17Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.541 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg[15]_i_13/O
                         net (fo=1, routed)           0.000     8.541    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg[15]_i_13_n_0
    SLICE_X17Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.998 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           1.066    10.063    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/CO[0]
    SLICE_X21Y165        LUT6 (Prop_lut6_I3_O)        0.105    10.168 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/comp_reg[15]_i_1/O
                         net (fo=16, routed)          0.419    10.588    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg0
    SLICE_X19Y163        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.415    -0.871    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/s_axi_aclk
    SLICE_X19Y163        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[1]/C

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.588ns  (logic 3.547ns (33.502%)  route 7.041ns (66.498%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=1 RAMB36E1=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1                     0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.504     2.504 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.569    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/cascadelata_tmp
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.376     2.945 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=3, routed)           5.491     8.436    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/douta[10]
    SLICE_X17Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.541 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg[15]_i_13/O
                         net (fo=1, routed)           0.000     8.541    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg[15]_i_13_n_0
    SLICE_X17Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.998 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           1.066    10.063    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/CO[0]
    SLICE_X21Y165        LUT6 (Prop_lut6_I3_O)        0.105    10.168 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/comp_reg[15]_i_1/O
                         net (fo=16, routed)          0.419    10.588    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg0
    SLICE_X19Y163        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.415    -0.871    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/s_axi_aclk
    SLICE_X19Y163        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[2]/C

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.588ns  (logic 3.547ns (33.502%)  route 7.041ns (66.498%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=1 RAMB36E1=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1                     0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.504     2.504 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.569    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/cascadelata_tmp
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.376     2.945 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=3, routed)           5.491     8.436    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/douta[10]
    SLICE_X17Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.541 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg[15]_i_13/O
                         net (fo=1, routed)           0.000     8.541    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg[15]_i_13_n_0
    SLICE_X17Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.998 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           1.066    10.063    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/CO[0]
    SLICE_X21Y165        LUT6 (Prop_lut6_I3_O)        0.105    10.168 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/comp_reg[15]_i_1/O
                         net (fo=16, routed)          0.419    10.588    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg0
    SLICE_X19Y163        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.415    -0.871    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/s_axi_aclk
    SLICE_X19Y163        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[5]/C

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.588ns  (logic 3.547ns (33.502%)  route 7.041ns (66.498%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=1 RAMB36E1=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1                     0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.504     2.504 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.569    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/cascadelata_tmp
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.376     2.945 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=3, routed)           5.491     8.436    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/douta[10]
    SLICE_X17Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.541 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg[15]_i_13/O
                         net (fo=1, routed)           0.000     8.541    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg[15]_i_13_n_0
    SLICE_X17Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.998 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           1.066    10.063    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/CO[0]
    SLICE_X21Y165        LUT6 (Prop_lut6_I3_O)        0.105    10.168 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/comp_reg[15]_i_1/O
                         net (fo=16, routed)          0.419    10.588    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg0
    SLICE_X19Y163        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.415    -0.871    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/s_axi_aclk
    SLICE_X19Y163        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[7]/C

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.480ns  (logic 3.547ns (33.846%)  route 6.933ns (66.154%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=1 RAMB36E1=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1                     0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.504     2.504 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.569    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/cascadelata_tmp
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.376     2.945 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=3, routed)           5.491     8.436    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/douta[10]
    SLICE_X17Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.541 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg[15]_i_13/O
                         net (fo=1, routed)           0.000     8.541    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg[15]_i_13_n_0
    SLICE_X17Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.998 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           1.066    10.063    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/CO[0]
    SLICE_X21Y165        LUT6 (Prop_lut6_I3_O)        0.105    10.168 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/comp_reg[15]_i_1/O
                         net (fo=16, routed)          0.311    10.480    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg0
    SLICE_X19Y164        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.414    -0.872    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/s_axi_aclk
    SLICE_X19Y164        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_flash_io0_io
                            (input port)
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.247ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  spi_flash_io0_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    spi_flash_io0_iobuf/IO
    K17                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  spi_flash_io0_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     0.247    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    ILOGIC_X0Y98         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.869    -0.800    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y98         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C

Slack:                    inf
  Source:                 spi_flash_io3_io
                            (input port)
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.249ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  spi_flash_io3_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    spi_flash_io3_iobuf/IO
    M14                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  spi_flash_io3_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     0.249    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io3_i
    ILOGIC_X0Y95         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.868    -0.801    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y95         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/C

Slack:                    inf
  Source:                 spi_flash_io2_io
                            (input port)
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.251ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  spi_flash_io2_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    spi_flash_io2_iobuf/IO
    L14                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  spi_flash_io2_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     0.251    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io2_i
    ILOGIC_X0Y96         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.868    -0.801    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y96         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/C

Slack:                    inf
  Source:                 spi_flash_io1_io
                            (input port)
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.257ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  spi_flash_io1_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    spi_flash_io1_iobuf/IO
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  spi_flash_io1_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     0.257    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y97         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.869    -0.800    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y97         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C

Slack:                    inf
  Source:                 esp32_mosi
                            (input port)
  Destination:            msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.263ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A1                                                0.000     0.000 r  esp32_mosi (IN)
                         net (fo=0)                   0.000     0.000    esp32_mosi
    A1                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  esp32_mosi_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.263    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    ILOGIC_X1Y131        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.865    -0.804    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X1Y131        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C

Slack:                    inf
  Source:                 i2s_sda
                            (input port)
  Destination:            msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.251ns  (logic 0.261ns (20.837%)  route 0.990ns (79.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  i2s_sda (IN)
                         net (fo=0)                   0.000     0.000    i2s_sda
    B2                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  i2s_sda_IBUF_inst/O
                         net (fo=1, routed)           0.990     1.251    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/sdata_0_in
    SLICE_X81Y191        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.942    -0.727    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X81Y191        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[0]/C

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.293ns  (logic 0.585ns (45.250%)  route 0.708ns (54.750%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1                     0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.585 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=3, routed)           0.708     1.293    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/douta[15]
    SLICE_X18Y165        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.922    -0.747    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/s_axi_aclk
    SLICE_X18Y165        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]/C

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.347ns  (logic 0.585ns (43.433%)  route 0.762ns (56.567%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         RAMB36E1                     0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
    RAMB36_X0Y29         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.585 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=5, routed)           0.762     1.347    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/douta[9]
    SLICE_X18Y164        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.923    -0.746    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/s_axi_aclk
    SLICE_X18Y164        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[9]/C

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.351ns  (logic 0.221ns (16.359%)  route 1.130ns (83.641%))
  Logic Levels:           2  (FDRE=1 MUXF8=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y147        FDRE                         0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
    SLICE_X65Y147        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=9, routed)           0.155     0.296    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X69Y147        MUXF8 (Prop_muxf8_S_O)       0.080     0.376 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=5, routed)           0.975     1.351    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/douta[0]
    SLICE_X18Y163        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.923    -0.746    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/s_axi_aclk
    SLICE_X18Y163        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[0]/C

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.394ns  (logic 0.221ns (15.854%)  route 1.173ns (84.146%))
  Logic Levels:           2  (FDRE=1 MUXF8=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y147        FDRE                         0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
    SLICE_X65Y147        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=9, routed)           0.209     0.350    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X69Y148        MUXF8 (Prop_muxf8_S_O)       0.080     0.430 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=5, routed)           0.964     1.394    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/douta[7]
    SLICE_X19Y163        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.923    -0.746    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/s_axi_aclk
    SLICE_X19Y163        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_msys_clk_wiz_0_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdoa
                            (input port)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.532ns  (logic 1.444ns (26.109%)  route 4.088ns (73.891%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sdoa (IN)
                         net (fo=0)                   0.000     0.000    sdoa
    V2                   IBUF (Prop_ibuf_I_O)         1.444     1.444 r  sdoa_IBUF_inst/O
                         net (fo=1, routed)           4.088     5.532    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/sdoa
    SLICE_X55Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.395    -0.891    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X55Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 sdob
                            (input port)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.154ns  (logic 1.445ns (28.033%)  route 3.709ns (71.967%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V1                                                0.000     0.000 r  sdob (IN)
                         net (fo=0)                   0.000     0.000    sdob
    V1                   IBUF (Prop_ibuf_I_O)         1.445     1.445 r  sdob_IBUF_inst/O
                         net (fo=1, routed)           3.709     5.154    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/sdob
    SLICE_X55Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.395    -0.891    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/clk_serial
    SLICE_X55Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdob
                            (input port)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.211ns  (logic 0.281ns (12.718%)  route 1.930ns (87.282%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V1                                                0.000     0.000 r  sdob (IN)
                         net (fo=0)                   0.000     0.000    sdob
    V1                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  sdob_IBUF_inst/O
                         net (fo=1, routed)           1.930     2.211    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/sdob
    SLICE_X55Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.911    -0.758    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/clk_serial
    SLICE_X55Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 sdoa
                            (input port)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.458ns  (logic 0.281ns (11.432%)  route 2.177ns (88.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sdoa (IN)
                         net (fo=0)                   0.000     0.000    sdoa
    V2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  sdoa_IBUF_inst/O
                         net (fo=1, routed)           2.177     2.458    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/sdoa
    SLICE_X55Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.911    -0.758    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X55Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[0]/C





