 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct 23 22:48:29 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: register_BLOCK/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_BLOCK/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_BLOCK/Reg_File_reg[1][7]/CK (DFFRHQX4M)        0.00       0.00 r
  register_BLOCK/Reg_File_reg[1][7]/Q (DFFRHQX4M)         0.25       0.25 f
  register_BLOCK/U3/Y (INVX6M)                            0.07       0.32 r
  register_BLOCK/U4/Y (CLKINVX16M)                        0.07       0.39 f
  register_BLOCK/REG1[7] (register)                       0.00       0.39 f
  ALU_BLOCK/B[7] (ALU)                                    0.00       0.39 f
  ALU_BLOCK/div_43/b[7] (ALU_DW_div_uns_1)                0.00       0.39 f
  ALU_BLOCK/div_43/U39/Y (INVX8M)                         0.07       0.47 r
  ALU_BLOCK/div_43/U25/Y (NAND2BX8M)                      0.06       0.53 f
  ALU_BLOCK/div_43/U13/Y (CLKINVX8M)                      0.05       0.58 r
  ALU_BLOCK/div_43/U27/Y (NAND2X6M)                       0.08       0.66 f
  ALU_BLOCK/div_43/U11/Y (NOR2X12M)                       0.11       0.76 r
  ALU_BLOCK/div_43/U10/Y (NAND2X4M)                       0.06       0.83 f
  ALU_BLOCK/div_43/U28/Y (CLKINVX4M)                      0.06       0.89 r
  ALU_BLOCK/div_43/U37/Y (MXI2X4M)                        0.12       1.01 r
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.19       1.19 r
  ALU_BLOCK/div_43/U26/Y (NAND2X4M)                       0.06       1.25 f
  ALU_BLOCK/div_43/U9/Y (INVX6M)                          0.07       1.33 r
  ALU_BLOCK/div_43/U49/Y (INVX4M)                         0.04       1.36 f
  ALU_BLOCK/div_43/U61/Y (NAND2X4M)                       0.07       1.43 r
  ALU_BLOCK/div_43/U3/Y (NAND2X6M)                        0.06       1.50 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX4M)
                                                          0.34       1.84 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.21       2.05 f
  ALU_BLOCK/div_43/U59/Y (INVX3M)                         0.08       2.12 r
  ALU_BLOCK/div_43/U1/Y (NOR2X4M)                         0.04       2.17 f
  ALU_BLOCK/div_43/U31/Y (MXI2X2M)                        0.14       2.31 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX1M)
                                                          0.42       2.73 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX2M)
                                                          0.24       2.96 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX2M)
                                                          0.22       3.19 f
  ALU_BLOCK/div_43/U83/Y (INVX2M)                         0.07       3.26 r
  ALU_BLOCK/div_43/U79/Y (NOR2XLM)                        0.07       3.32 f
  ALU_BLOCK/div_43/U15/Y (BUFX4M)                         0.14       3.47 f
  ALU_BLOCK/div_43/U5/Y (MX2X4M)                          0.22       3.69 r
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)
                                                          0.37       4.06 r
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.16       4.23 r
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.16       4.38 r
  ALU_BLOCK/div_43/U17/Y (INVX3M)                         0.05       4.43 f
  ALU_BLOCK/div_43/U30/Y (OR2X6M)                         0.17       4.60 f
  ALU_BLOCK/div_43/U29/Y (MXI2X6M)                        0.13       4.73 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX4M)
                                                          0.36       5.09 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX4M)
                                                          0.22       5.31 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX4M)
                                                          0.22       5.53 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX4M)
                                                          0.22       5.75 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX4M)
                                                          0.21       5.96 f
  ALU_BLOCK/div_43/U38/Y (CLKINVX4M)                      0.05       6.01 r
  ALU_BLOCK/div_43/U55/Y (NAND2BX2M)                      0.11       6.13 r
  ALU_BLOCK/div_43/U19/Y (INVX3M)                         0.07       6.20 f
  ALU_BLOCK/div_43/U34/Y (MX2X1M)                         0.29       6.48 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX4M)
                                                          0.37       6.86 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)
                                                          0.22       7.08 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)
                                                          0.22       7.30 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX4M)
                                                          0.22       7.52 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX4M)
                                                          0.22       7.74 f
  ALU_BLOCK/div_43/U58/Y (NOR2BX8M)                       0.13       7.87 f
  ALU_BLOCK/div_43/U57/Y (MXI2X6M)                        0.12       7.99 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_0_1/CO (ADDFHX4M)
                                                          0.34       8.34 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_0_2/CO (ADDFHX2M)
                                                          0.24       8.58 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_0_3/CO (ADDFHX4M)
                                                          0.23       8.81 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_0_4/CO (ADDFHX4M)
                                                          0.22       9.03 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_0_5/CO (ADDFHX4M)
                                                          0.22       9.25 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_0_6/CO (ADDFHX4M)
                                                          0.21       9.46 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_0_7/CO (ADDFHX2M)
                                                          0.24       9.70 f
  ALU_BLOCK/div_43/quotient[0] (ALU_DW_div_uns_1)         0.00       9.70 f
  ALU_BLOCK/U12/Y (NOR2X4M)                               0.09       9.78 r
  ALU_BLOCK/U168/Y (AOI211X2M)                            0.07       9.86 f
  ALU_BLOCK/ALU_OUT_reg[0]/D (DFFRQX1M)                   0.00       9.86 f
  data arrival time                                                  9.86

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  ALU_BLOCK/ALU_OUT_reg[0]/CK (DFFRQX1M)                  0.00      10.00 r
  library setup time                                     -0.14       9.86
  data required time                                                 9.86
  --------------------------------------------------------------------------
  data required time                                                 9.86
  data arrival time                                                 -9.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: register_BLOCK/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_BLOCK/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_BLOCK/Reg_File_reg[1][7]/CK (DFFRHQX4M)        0.00       0.00 r
  register_BLOCK/Reg_File_reg[1][7]/Q (DFFRHQX4M)         0.25       0.25 f
  register_BLOCK/U3/Y (INVX6M)                            0.07       0.32 r
  register_BLOCK/U4/Y (CLKINVX16M)                        0.07       0.39 f
  register_BLOCK/REG1[7] (register)                       0.00       0.39 f
  ALU_BLOCK/B[7] (ALU)                                    0.00       0.39 f
  ALU_BLOCK/div_43/b[7] (ALU_DW_div_uns_1)                0.00       0.39 f
  ALU_BLOCK/div_43/U39/Y (INVX8M)                         0.07       0.47 r
  ALU_BLOCK/div_43/U25/Y (NAND2BX8M)                      0.06       0.53 f
  ALU_BLOCK/div_43/U13/Y (CLKINVX8M)                      0.05       0.58 r
  ALU_BLOCK/div_43/U27/Y (NAND2X6M)                       0.08       0.66 f
  ALU_BLOCK/div_43/U11/Y (NOR2X12M)                       0.11       0.76 r
  ALU_BLOCK/div_43/U10/Y (NAND2X4M)                       0.06       0.83 f
  ALU_BLOCK/div_43/U28/Y (CLKINVX4M)                      0.06       0.89 r
  ALU_BLOCK/div_43/U37/Y (MXI2X4M)                        0.12       1.01 r
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.19       1.19 r
  ALU_BLOCK/div_43/U26/Y (NAND2X4M)                       0.06       1.25 f
  ALU_BLOCK/div_43/U9/Y (INVX6M)                          0.07       1.33 r
  ALU_BLOCK/div_43/U49/Y (INVX4M)                         0.04       1.36 f
  ALU_BLOCK/div_43/U61/Y (NAND2X4M)                       0.07       1.43 r
  ALU_BLOCK/div_43/U3/Y (NAND2X6M)                        0.06       1.50 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX4M)
                                                          0.34       1.84 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.21       2.05 f
  ALU_BLOCK/div_43/U59/Y (INVX3M)                         0.08       2.12 r
  ALU_BLOCK/div_43/U1/Y (NOR2X4M)                         0.04       2.17 f
  ALU_BLOCK/div_43/U31/Y (MXI2X2M)                        0.14       2.31 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX1M)
                                                          0.42       2.73 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX2M)
                                                          0.24       2.96 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX2M)
                                                          0.22       3.19 f
  ALU_BLOCK/div_43/U83/Y (INVX2M)                         0.07       3.26 r
  ALU_BLOCK/div_43/U79/Y (NOR2XLM)                        0.07       3.32 f
  ALU_BLOCK/div_43/U15/Y (BUFX4M)                         0.14       3.47 f
  ALU_BLOCK/div_43/U5/Y (MX2X4M)                          0.22       3.69 r
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)
                                                          0.37       4.06 r
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.16       4.23 r
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.16       4.38 r
  ALU_BLOCK/div_43/U17/Y (INVX3M)                         0.05       4.43 f
  ALU_BLOCK/div_43/U30/Y (OR2X6M)                         0.17       4.60 f
  ALU_BLOCK/div_43/U29/Y (MXI2X6M)                        0.13       4.73 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX4M)
                                                          0.36       5.09 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX4M)
                                                          0.22       5.31 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX4M)
                                                          0.22       5.53 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX4M)
                                                          0.22       5.75 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX4M)
                                                          0.21       5.96 f
  ALU_BLOCK/div_43/U38/Y (CLKINVX4M)                      0.05       6.01 r
  ALU_BLOCK/div_43/U55/Y (NAND2BX2M)                      0.11       6.13 r
  ALU_BLOCK/div_43/U19/Y (INVX3M)                         0.07       6.20 f
  ALU_BLOCK/div_43/U34/Y (MX2X1M)                         0.31       6.51 r
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX4M)
                                                          0.40       6.90 r
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)
                                                          0.16       7.07 r
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)
                                                          0.16       7.23 r
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX4M)
                                                          0.16       7.40 r
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX4M)
                                                          0.17       7.56 r
  ALU_BLOCK/div_43/U21/Y (NAND2BX1M)                      0.08       7.65 f
  ALU_BLOCK/div_43/U56/Y (INVX2M)                         0.16       7.81 r
  ALU_BLOCK/div_43/quotient[1] (ALU_DW_div_uns_1)         0.00       7.81 r
  ALU_BLOCK/U121/Y (OAI2BB1XLM)                           0.18       7.99 r
  ALU_BLOCK/U17/Y (AOI21X1M)                              0.06       8.05 f
  ALU_BLOCK/U76/Y (AOI31X2M)                              0.17       8.23 r
  ALU_BLOCK/ALU_OUT_reg[1]/D (DFFRQX1M)                   0.00       8.23 r
  data arrival time                                                  8.23

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  ALU_BLOCK/ALU_OUT_reg[1]/CK (DFFRQX1M)                  0.00      10.00 r
  library setup time                                     -0.33       9.67
  data required time                                                 9.67
  --------------------------------------------------------------------------
  data required time                                                 9.67
  data arrival time                                                 -8.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: register_BLOCK/Reg_File_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_BLOCK/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_BLOCK/Reg_File_reg[1][3]/CK (DFFRQX2M)         0.00       0.00 r
  register_BLOCK/Reg_File_reg[1][3]/Q (DFFRQX2M)          0.54       0.54 r
  register_BLOCK/REG1[3] (register)                       0.00       0.54 r
  ALU_BLOCK/B[3] (ALU)                                    0.00       0.54 r
  ALU_BLOCK/mult_40/B[3] (ALU_DW02_mult_0)                0.00       0.54 r
  ALU_BLOCK/mult_40/U13/Y (INVXLM)                        0.27       0.81 f
  ALU_BLOCK/mult_40/U114/Y (NOR2X1M)                      0.21       1.02 r
  ALU_BLOCK/mult_40/U2/Y (AND2X2M)                        0.16       1.18 r
  ALU_BLOCK/mult_40/S2_2_2/CO (ADDFX2M)                   0.54       1.72 r
  ALU_BLOCK/mult_40/S2_3_2/CO (ADDFX2M)                   0.55       2.28 r
  ALU_BLOCK/mult_40/S2_4_2/CO (ADDFX2M)                   0.55       2.83 r
  ALU_BLOCK/mult_40/S2_5_2/CO (ADDFX2M)                   0.55       3.38 r
  ALU_BLOCK/mult_40/S2_6_2/CO (ADDFX2M)                   0.55       3.93 r
  ALU_BLOCK/mult_40/S4_2/S (ADDFX2M)                      0.58       4.51 f
  ALU_BLOCK/mult_40/U18/Y (CLKXOR2X2M)                    0.31       4.82 r
  ALU_BLOCK/mult_40/FS_1/A[7] (ALU_DW01_add_1)            0.00       4.82 r
  ALU_BLOCK/mult_40/FS_1/U4/Y (NAND2X2M)                  0.07       4.89 f
  ALU_BLOCK/mult_40/FS_1/U31/Y (OA21X1M)                  0.37       5.26 f
  ALU_BLOCK/mult_40/FS_1/U28/Y (AOI2BB1X1M)               0.26       5.52 f
  ALU_BLOCK/mult_40/FS_1/U26/Y (OA21X1M)                  0.40       5.92 f
  ALU_BLOCK/mult_40/FS_1/U21/Y (OAI21BX1M)                0.25       6.16 r
  ALU_BLOCK/mult_40/FS_1/U19/Y (OAI21X1M)                 0.13       6.29 f
  ALU_BLOCK/mult_40/FS_1/U2/Y (AOI21BX2M)                 0.17       6.47 f
  ALU_BLOCK/mult_40/FS_1/U3/Y (XNOR2X2M)                  0.12       6.58 r
  ALU_BLOCK/mult_40/FS_1/SUM[13] (ALU_DW01_add_1)         0.00       6.58 r
  ALU_BLOCK/mult_40/PRODUCT[15] (ALU_DW02_mult_0)         0.00       6.58 r
  ALU_BLOCK/U29/Y (OAI2BB1X2M)                            0.15       6.73 r
  ALU_BLOCK/ALU_OUT_reg[15]/D (DFFRQX2M)                  0.00       6.73 r
  data arrival time                                                  6.73

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  ALU_BLOCK/ALU_OUT_reg[15]/CK (DFFRQX2M)                 0.00      10.00 r
  library setup time                                     -0.30       9.70
  data required time                                                 9.70
  --------------------------------------------------------------------------
  data required time                                                 9.70
  data arrival time                                                 -6.73
  --------------------------------------------------------------------------
  slack (MET)                                                        2.97


  Startpoint: register_BLOCK/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_BLOCK/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_BLOCK/Reg_File_reg[1][7]/CK (DFFRHQX4M)        0.00       0.00 r
  register_BLOCK/Reg_File_reg[1][7]/Q (DFFRHQX4M)         0.25       0.25 f
  register_BLOCK/U3/Y (INVX6M)                            0.07       0.32 r
  register_BLOCK/U4/Y (CLKINVX16M)                        0.07       0.39 f
  register_BLOCK/REG1[7] (register)                       0.00       0.39 f
  ALU_BLOCK/B[7] (ALU)                                    0.00       0.39 f
  ALU_BLOCK/div_43/b[7] (ALU_DW_div_uns_1)                0.00       0.39 f
  ALU_BLOCK/div_43/U39/Y (INVX8M)                         0.07       0.47 r
  ALU_BLOCK/div_43/U25/Y (NAND2BX8M)                      0.06       0.53 f
  ALU_BLOCK/div_43/U13/Y (CLKINVX8M)                      0.05       0.58 r
  ALU_BLOCK/div_43/U27/Y (NAND2X6M)                       0.08       0.66 f
  ALU_BLOCK/div_43/U11/Y (NOR2X12M)                       0.11       0.76 r
  ALU_BLOCK/div_43/U10/Y (NAND2X4M)                       0.06       0.83 f
  ALU_BLOCK/div_43/U28/Y (CLKINVX4M)                      0.06       0.89 r
  ALU_BLOCK/div_43/U37/Y (MXI2X4M)                        0.12       1.01 r
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.19       1.19 r
  ALU_BLOCK/div_43/U26/Y (NAND2X4M)                       0.06       1.25 f
  ALU_BLOCK/div_43/U9/Y (INVX6M)                          0.07       1.33 r
  ALU_BLOCK/div_43/U49/Y (INVX4M)                         0.04       1.36 f
  ALU_BLOCK/div_43/U61/Y (NAND2X4M)                       0.07       1.43 r
  ALU_BLOCK/div_43/U3/Y (NAND2X6M)                        0.06       1.50 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX4M)
                                                          0.34       1.84 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.21       2.05 f
  ALU_BLOCK/div_43/U59/Y (INVX3M)                         0.08       2.12 r
  ALU_BLOCK/div_43/U105/Y (NAND2BX4M)                     0.11       2.23 r
  ALU_BLOCK/div_43/U14/Y (INVX3M)                         0.05       2.28 f
  ALU_BLOCK/div_43/U18/Y (CLKMX2X2M)                      0.23       2.50 r
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX2M)
                                                          0.40       2.91 r
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX2M)
                                                          0.16       3.07 r
  ALU_BLOCK/div_43/U83/Y (INVX2M)                         0.05       3.12 f
  ALU_BLOCK/div_43/U54/Y (OR2X4M)                         0.21       3.33 f
  ALU_BLOCK/div_43/U47/Y (MXI2X6M)                        0.13       3.46 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX4M)
                                                          0.35       3.82 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)
                                                          0.22       4.04 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.22       4.26 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.21       4.47 f
  ALU_BLOCK/div_43/U17/Y (INVX3M)                         0.08       4.55 r
  ALU_BLOCK/div_43/U30/Y (OR2X6M)                         0.13       4.67 r
  ALU_BLOCK/div_43/U29/Y (MXI2X6M)                        0.11       4.79 r
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX4M)
                                                          0.40       5.18 r
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX4M)
                                                          0.16       5.35 r
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX4M)
                                                          0.16       5.51 r
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX4M)
                                                          0.16       5.67 r
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX4M)
                                                          0.15       5.83 r
  ALU_BLOCK/div_43/U38/Y (CLKINVX4M)                      0.05       5.88 f
  ALU_BLOCK/div_43/U55/Y (NAND2BX2M)                      0.16       6.04 f
  ALU_BLOCK/div_43/U19/Y (INVX3M)                         0.11       6.15 r
  ALU_BLOCK/div_43/quotient[2] (ALU_DW_div_uns_1)         0.00       6.15 r
  ALU_BLOCK/U82/Y (AOI22XLM)                              0.16       6.32 f
  ALU_BLOCK/U79/Y (AOI31X2M)                              0.15       6.46 r
  ALU_BLOCK/ALU_OUT_reg[2]/D (DFFRQX2M)                   0.00       6.46 r
  data arrival time                                                  6.46

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  ALU_BLOCK/ALU_OUT_reg[2]/CK (DFFRQX2M)                  0.00      10.00 r
  library setup time                                     -0.31       9.69
  data required time                                                 9.69
  --------------------------------------------------------------------------
  data required time                                                 9.69
  data arrival time                                                 -6.46
  --------------------------------------------------------------------------
  slack (MET)                                                        3.22


  Startpoint: register_BLOCK/Reg_File_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_BLOCK/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_BLOCK/Reg_File_reg[1][3]/CK (DFFRQX2M)         0.00       0.00 r
  register_BLOCK/Reg_File_reg[1][3]/Q (DFFRQX2M)          0.54       0.54 r
  register_BLOCK/REG1[3] (register)                       0.00       0.54 r
  ALU_BLOCK/B[3] (ALU)                                    0.00       0.54 r
  ALU_BLOCK/mult_40/B[3] (ALU_DW02_mult_0)                0.00       0.54 r
  ALU_BLOCK/mult_40/U13/Y (INVXLM)                        0.27       0.81 f
  ALU_BLOCK/mult_40/U114/Y (NOR2X1M)                      0.21       1.02 r
  ALU_BLOCK/mult_40/U2/Y (AND2X2M)                        0.16       1.18 r
  ALU_BLOCK/mult_40/S2_2_2/CO (ADDFX2M)                   0.54       1.72 r
  ALU_BLOCK/mult_40/S2_3_2/CO (ADDFX2M)                   0.55       2.28 r
  ALU_BLOCK/mult_40/S2_4_2/CO (ADDFX2M)                   0.55       2.83 r
  ALU_BLOCK/mult_40/S2_5_2/CO (ADDFX2M)                   0.55       3.38 r
  ALU_BLOCK/mult_40/S2_6_2/CO (ADDFX2M)                   0.55       3.93 r
  ALU_BLOCK/mult_40/S4_2/S (ADDFX2M)                      0.58       4.51 f
  ALU_BLOCK/mult_40/U18/Y (CLKXOR2X2M)                    0.31       4.82 r
  ALU_BLOCK/mult_40/FS_1/A[7] (ALU_DW01_add_1)            0.00       4.82 r
  ALU_BLOCK/mult_40/FS_1/U4/Y (NAND2X2M)                  0.07       4.89 f
  ALU_BLOCK/mult_40/FS_1/U31/Y (OA21X1M)                  0.37       5.26 f
  ALU_BLOCK/mult_40/FS_1/U28/Y (AOI2BB1X1M)               0.26       5.52 f
  ALU_BLOCK/mult_40/FS_1/U26/Y (OA21X1M)                  0.40       5.92 f
  ALU_BLOCK/mult_40/FS_1/U21/Y (OAI21BX1M)                0.25       6.16 r
  ALU_BLOCK/mult_40/FS_1/U20/Y (XOR3XLM)                  0.16       6.32 r
  ALU_BLOCK/mult_40/FS_1/SUM[12] (ALU_DW01_add_1)         0.00       6.32 r
  ALU_BLOCK/mult_40/PRODUCT[14] (ALU_DW02_mult_0)         0.00       6.32 r
  ALU_BLOCK/U32/Y (OAI2BB1X2M)                            0.13       6.45 r
  ALU_BLOCK/ALU_OUT_reg[14]/D (DFFRQX2M)                  0.00       6.45 r
  data arrival time                                                  6.45

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  ALU_BLOCK/ALU_OUT_reg[14]/CK (DFFRQX2M)                 0.00      10.00 r
  library setup time                                     -0.30       9.70
  data required time                                                 9.70
  --------------------------------------------------------------------------
  data required time                                                 9.70
  data arrival time                                                 -6.45
  --------------------------------------------------------------------------
  slack (MET)                                                        3.24


  Startpoint: register_BLOCK/Reg_File_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_BLOCK/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_BLOCK/Reg_File_reg[1][3]/CK (DFFRQX2M)         0.00       0.00 r
  register_BLOCK/Reg_File_reg[1][3]/Q (DFFRQX2M)          0.54       0.54 r
  register_BLOCK/REG1[3] (register)                       0.00       0.54 r
  ALU_BLOCK/B[3] (ALU)                                    0.00       0.54 r
  ALU_BLOCK/mult_40/B[3] (ALU_DW02_mult_0)                0.00       0.54 r
  ALU_BLOCK/mult_40/U13/Y (INVXLM)                        0.27       0.81 f
  ALU_BLOCK/mult_40/U114/Y (NOR2X1M)                      0.21       1.02 r
  ALU_BLOCK/mult_40/U2/Y (AND2X2M)                        0.16       1.18 r
  ALU_BLOCK/mult_40/S2_2_2/CO (ADDFX2M)                   0.54       1.72 r
  ALU_BLOCK/mult_40/S2_3_2/CO (ADDFX2M)                   0.55       2.28 r
  ALU_BLOCK/mult_40/S2_4_2/CO (ADDFX2M)                   0.55       2.83 r
  ALU_BLOCK/mult_40/S2_5_2/CO (ADDFX2M)                   0.55       3.38 r
  ALU_BLOCK/mult_40/S2_6_2/CO (ADDFX2M)                   0.55       3.93 r
  ALU_BLOCK/mult_40/S4_2/S (ADDFX2M)                      0.58       4.51 f
  ALU_BLOCK/mult_40/U18/Y (CLKXOR2X2M)                    0.31       4.82 r
  ALU_BLOCK/mult_40/FS_1/A[7] (ALU_DW01_add_1)            0.00       4.82 r
  ALU_BLOCK/mult_40/FS_1/U4/Y (NAND2X2M)                  0.07       4.89 f
  ALU_BLOCK/mult_40/FS_1/U31/Y (OA21X1M)                  0.37       5.26 f
  ALU_BLOCK/mult_40/FS_1/U28/Y (AOI2BB1X1M)               0.26       5.52 f
  ALU_BLOCK/mult_40/FS_1/U26/Y (OA21X1M)                  0.40       5.92 f
  ALU_BLOCK/mult_40/FS_1/U22/Y (XNOR2X1M)                 0.10       6.02 r
  ALU_BLOCK/mult_40/FS_1/SUM[11] (ALU_DW01_add_1)         0.00       6.02 r
  ALU_BLOCK/mult_40/PRODUCT[13] (ALU_DW02_mult_0)         0.00       6.02 r
  ALU_BLOCK/U31/Y (OAI2BB1X2M)                            0.15       6.17 r
  ALU_BLOCK/ALU_OUT_reg[13]/D (DFFRQX2M)                  0.00       6.17 r
  data arrival time                                                  6.17

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  ALU_BLOCK/ALU_OUT_reg[13]/CK (DFFRQX2M)                 0.00      10.00 r
  library setup time                                     -0.30       9.70
  data required time                                                 9.70
  --------------------------------------------------------------------------
  data required time                                                 9.70
  data arrival time                                                 -6.17
  --------------------------------------------------------------------------
  slack (MET)                                                        3.53


  Startpoint: register_BLOCK/Reg_File_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_BLOCK/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_BLOCK/Reg_File_reg[1][3]/CK (DFFRQX2M)         0.00       0.00 r
  register_BLOCK/Reg_File_reg[1][3]/Q (DFFRQX2M)          0.54       0.54 r
  register_BLOCK/REG1[3] (register)                       0.00       0.54 r
  ALU_BLOCK/B[3] (ALU)                                    0.00       0.54 r
  ALU_BLOCK/mult_40/B[3] (ALU_DW02_mult_0)                0.00       0.54 r
  ALU_BLOCK/mult_40/U13/Y (INVXLM)                        0.27       0.81 f
  ALU_BLOCK/mult_40/U114/Y (NOR2X1M)                      0.21       1.02 r
  ALU_BLOCK/mult_40/U2/Y (AND2X2M)                        0.16       1.18 r
  ALU_BLOCK/mult_40/S2_2_2/CO (ADDFX2M)                   0.54       1.72 r
  ALU_BLOCK/mult_40/S2_3_2/CO (ADDFX2M)                   0.55       2.28 r
  ALU_BLOCK/mult_40/S2_4_2/CO (ADDFX2M)                   0.55       2.83 r
  ALU_BLOCK/mult_40/S2_5_2/CO (ADDFX2M)                   0.55       3.38 r
  ALU_BLOCK/mult_40/S2_6_2/CO (ADDFX2M)                   0.55       3.93 r
  ALU_BLOCK/mult_40/S4_2/S (ADDFX2M)                      0.58       4.51 f
  ALU_BLOCK/mult_40/U18/Y (CLKXOR2X2M)                    0.31       4.82 r
  ALU_BLOCK/mult_40/FS_1/A[7] (ALU_DW01_add_1)            0.00       4.82 r
  ALU_BLOCK/mult_40/FS_1/U4/Y (NAND2X2M)                  0.07       4.89 f
  ALU_BLOCK/mult_40/FS_1/U31/Y (OA21X1M)                  0.37       5.26 f
  ALU_BLOCK/mult_40/FS_1/U28/Y (AOI2BB1X1M)               0.26       5.52 f
  ALU_BLOCK/mult_40/FS_1/U27/Y (CLKXOR2X2M)               0.26       5.78 r
  ALU_BLOCK/mult_40/FS_1/SUM[10] (ALU_DW01_add_1)         0.00       5.78 r
  ALU_BLOCK/mult_40/PRODUCT[12] (ALU_DW02_mult_0)         0.00       5.78 r
  ALU_BLOCK/U30/Y (OAI2BB1X2M)                            0.12       5.90 r
  ALU_BLOCK/ALU_OUT_reg[12]/D (DFFRQX2M)                  0.00       5.90 r
  data arrival time                                                  5.90

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  ALU_BLOCK/ALU_OUT_reg[12]/CK (DFFRQX2M)                 0.00      10.00 r
  library setup time                                     -0.30       9.70
  data required time                                                 9.70
  --------------------------------------------------------------------------
  data required time                                                 9.70
  data arrival time                                                 -5.90
  --------------------------------------------------------------------------
  slack (MET)                                                        3.80


  Startpoint: register_BLOCK/Reg_File_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_BLOCK/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_BLOCK/Reg_File_reg[1][3]/CK (DFFRQX2M)         0.00       0.00 r
  register_BLOCK/Reg_File_reg[1][3]/Q (DFFRQX2M)          0.54       0.54 r
  register_BLOCK/REG1[3] (register)                       0.00       0.54 r
  ALU_BLOCK/B[3] (ALU)                                    0.00       0.54 r
  ALU_BLOCK/mult_40/B[3] (ALU_DW02_mult_0)                0.00       0.54 r
  ALU_BLOCK/mult_40/U13/Y (INVXLM)                        0.27       0.81 f
  ALU_BLOCK/mult_40/U114/Y (NOR2X1M)                      0.21       1.02 r
  ALU_BLOCK/mult_40/U2/Y (AND2X2M)                        0.16       1.18 r
  ALU_BLOCK/mult_40/S2_2_2/CO (ADDFX2M)                   0.54       1.72 r
  ALU_BLOCK/mult_40/S2_3_2/CO (ADDFX2M)                   0.55       2.28 r
  ALU_BLOCK/mult_40/S2_4_2/CO (ADDFX2M)                   0.55       2.83 r
  ALU_BLOCK/mult_40/S2_5_2/CO (ADDFX2M)                   0.55       3.38 r
  ALU_BLOCK/mult_40/S2_6_2/CO (ADDFX2M)                   0.55       3.93 r
  ALU_BLOCK/mult_40/S4_2/S (ADDFX2M)                      0.58       4.51 f
  ALU_BLOCK/mult_40/U18/Y (CLKXOR2X2M)                    0.31       4.82 r
  ALU_BLOCK/mult_40/FS_1/A[7] (ALU_DW01_add_1)            0.00       4.82 r
  ALU_BLOCK/mult_40/FS_1/U4/Y (NAND2X2M)                  0.07       4.89 f
  ALU_BLOCK/mult_40/FS_1/U31/Y (OA21X1M)                  0.37       5.26 f
  ALU_BLOCK/mult_40/FS_1/U15/Y (XNOR2X1M)                 0.10       5.36 r
  ALU_BLOCK/mult_40/FS_1/SUM[9] (ALU_DW01_add_1)          0.00       5.36 r
  ALU_BLOCK/mult_40/PRODUCT[11] (ALU_DW02_mult_0)         0.00       5.36 r
  ALU_BLOCK/U37/Y (OAI2BB1X2M)                            0.15       5.51 r
  ALU_BLOCK/ALU_OUT_reg[11]/D (DFFRQX2M)                  0.00       5.51 r
  data arrival time                                                  5.51

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  ALU_BLOCK/ALU_OUT_reg[11]/CK (DFFRQX2M)                 0.00      10.00 r
  library setup time                                     -0.30       9.70
  data required time                                                 9.70
  --------------------------------------------------------------------------
  data required time                                                 9.70
  data arrival time                                                 -5.51
  --------------------------------------------------------------------------
  slack (MET)                                                        4.19


  Startpoint: register_BLOCK/Reg_File_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_BLOCK/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_BLOCK/Reg_File_reg[1][3]/CK (DFFRQX2M)         0.00       0.00 r
  register_BLOCK/Reg_File_reg[1][3]/Q (DFFRQX2M)          0.54       0.54 r
  register_BLOCK/REG1[3] (register)                       0.00       0.54 r
  ALU_BLOCK/B[3] (ALU)                                    0.00       0.54 r
  ALU_BLOCK/mult_40/B[3] (ALU_DW02_mult_0)                0.00       0.54 r
  ALU_BLOCK/mult_40/U13/Y (INVXLM)                        0.27       0.81 f
  ALU_BLOCK/mult_40/U106/Y (NOR2X1M)                      0.21       1.02 r
  ALU_BLOCK/mult_40/U5/Y (AND2X2M)                        0.16       1.18 r
  ALU_BLOCK/mult_40/S2_2_3/CO (ADDFX2M)                   0.54       1.72 r
  ALU_BLOCK/mult_40/S2_3_3/CO (ADDFX2M)                   0.55       2.27 r
  ALU_BLOCK/mult_40/S2_4_3/CO (ADDFX2M)                   0.55       2.82 r
  ALU_BLOCK/mult_40/S2_5_3/CO (ADDFX2M)                   0.55       3.37 r
  ALU_BLOCK/mult_40/S2_6_3/CO (ADDFX2M)                   0.55       3.92 r
  ALU_BLOCK/mult_40/S4_3/S (ADDFX2M)                      0.58       4.50 f
  ALU_BLOCK/mult_40/U19/Y (CLKXOR2X2M)                    0.30       4.80 r
  ALU_BLOCK/mult_40/FS_1/A[8] (ALU_DW01_add_1)            0.00       4.80 r
  ALU_BLOCK/mult_40/FS_1/U33/Y (NOR2X1M)                  0.06       4.86 f
  ALU_BLOCK/mult_40/FS_1/U18/Y (NAND2BX1M)                0.20       5.07 f
  ALU_BLOCK/mult_40/FS_1/U17/Y (CLKXOR2X2M)               0.19       5.26 r
  ALU_BLOCK/mult_40/FS_1/SUM[8] (ALU_DW01_add_1)          0.00       5.26 r
  ALU_BLOCK/mult_40/PRODUCT[10] (ALU_DW02_mult_0)         0.00       5.26 r
  ALU_BLOCK/U36/Y (OAI2BB1X2M)                            0.12       5.38 r
  ALU_BLOCK/ALU_OUT_reg[10]/D (DFFRQX2M)                  0.00       5.38 r
  data arrival time                                                  5.38

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  ALU_BLOCK/ALU_OUT_reg[10]/CK (DFFRQX2M)                 0.00      10.00 r
  library setup time                                     -0.30       9.70
  data required time                                                 9.70
  --------------------------------------------------------------------------
  data required time                                                 9.70
  data arrival time                                                 -5.38
  --------------------------------------------------------------------------
  slack (MET)                                                        4.32


  Startpoint: register_BLOCK/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_BLOCK/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_BLOCK/Reg_File_reg[1][7]/CK (DFFRHQX4M)        0.00       0.00 r
  register_BLOCK/Reg_File_reg[1][7]/Q (DFFRHQX4M)         0.25       0.25 f
  register_BLOCK/U3/Y (INVX6M)                            0.07       0.32 r
  register_BLOCK/U4/Y (CLKINVX16M)                        0.07       0.39 f
  register_BLOCK/REG1[7] (register)                       0.00       0.39 f
  ALU_BLOCK/B[7] (ALU)                                    0.00       0.39 f
  ALU_BLOCK/div_43/b[7] (ALU_DW_div_uns_1)                0.00       0.39 f
  ALU_BLOCK/div_43/U39/Y (INVX8M)                         0.07       0.47 r
  ALU_BLOCK/div_43/U25/Y (NAND2BX8M)                      0.06       0.53 f
  ALU_BLOCK/div_43/U13/Y (CLKINVX8M)                      0.05       0.58 r
  ALU_BLOCK/div_43/U27/Y (NAND2X6M)                       0.08       0.66 f
  ALU_BLOCK/div_43/U11/Y (NOR2X12M)                       0.11       0.76 r
  ALU_BLOCK/div_43/U10/Y (NAND2X4M)                       0.06       0.83 f
  ALU_BLOCK/div_43/U28/Y (CLKINVX4M)                      0.06       0.89 r
  ALU_BLOCK/div_43/U37/Y (MXI2X4M)                        0.12       1.01 r
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.19       1.19 r
  ALU_BLOCK/div_43/U26/Y (NAND2X4M)                       0.06       1.25 f
  ALU_BLOCK/div_43/U9/Y (INVX6M)                          0.07       1.33 r
  ALU_BLOCK/div_43/U49/Y (INVX4M)                         0.04       1.36 f
  ALU_BLOCK/div_43/U61/Y (NAND2X4M)                       0.07       1.43 r
  ALU_BLOCK/div_43/U3/Y (NAND2X6M)                        0.06       1.50 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX4M)
                                                          0.34       1.84 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.21       2.05 f
  ALU_BLOCK/div_43/U59/Y (INVX3M)                         0.08       2.12 r
  ALU_BLOCK/div_43/U1/Y (NOR2X4M)                         0.04       2.17 f
  ALU_BLOCK/div_43/U31/Y (MXI2X2M)                        0.14       2.31 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX1M)
                                                          0.42       2.73 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX2M)
                                                          0.24       2.96 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX2M)
                                                          0.22       3.19 f
  ALU_BLOCK/div_43/U83/Y (INVX2M)                         0.07       3.26 r
  ALU_BLOCK/div_43/U79/Y (NOR2XLM)                        0.07       3.32 f
  ALU_BLOCK/div_43/U15/Y (BUFX4M)                         0.14       3.47 f
  ALU_BLOCK/div_43/U5/Y (MX2X4M)                          0.22       3.69 r
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX4M)
                                                          0.37       4.06 r
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.16       4.23 r
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.16       4.38 r
  ALU_BLOCK/div_43/U17/Y (INVX3M)                         0.05       4.43 f
  ALU_BLOCK/div_43/U41/Y (NOR2X2M)                        0.26       4.69 r
  ALU_BLOCK/div_43/quotient[3] (ALU_DW_div_uns_1)         0.00       4.69 r
  ALU_BLOCK/U150/Y (AOI22XLM)                             0.22       4.91 f
  ALU_BLOCK/U83/Y (AOI31X2M)                              0.15       5.06 r
  ALU_BLOCK/ALU_OUT_reg[3]/D (DFFRQX2M)                   0.00       5.06 r
  data arrival time                                                  5.06

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  ALU_BLOCK/ALU_OUT_reg[3]/CK (DFFRQX2M)                  0.00      10.00 r
  library setup time                                     -0.31       9.69
  data required time                                                 9.69
  --------------------------------------------------------------------------
  data required time                                                 9.69
  data arrival time                                                 -5.06
  --------------------------------------------------------------------------
  slack (MET)                                                        4.63


  Startpoint: register_BLOCK/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_BLOCK/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_BLOCK/Reg_File_reg[0][1]/CK (DFFRQX2M)         0.00       0.00 r
  register_BLOCK/Reg_File_reg[0][1]/Q (DFFRQX2M)          0.37       0.37 r
  register_BLOCK/REG0[1] (register)                       0.00       0.37 r
  ALU_BLOCK/A[1] (ALU)                                    0.00       0.37 r
  ALU_BLOCK/U126/Y (BUFX2M)                               0.25       0.63 r
  ALU_BLOCK/mult_40/A[1] (ALU_DW02_mult_0)                0.00       0.63 r
  ALU_BLOCK/mult_40/U44/Y (INVX2M)                        0.14       0.77 f
  ALU_BLOCK/mult_40/U108/Y (NOR2X1M)                      0.17       0.94 r
  ALU_BLOCK/mult_40/U7/Y (AND2X2M)                        0.16       1.10 r
  ALU_BLOCK/mult_40/S2_2_1/CO (ADDFX2M)                   0.54       1.64 r
  ALU_BLOCK/mult_40/S2_3_1/CO (ADDFX2M)                   0.55       2.20 r
  ALU_BLOCK/mult_40/S2_4_1/CO (ADDFX2M)                   0.55       2.75 r
  ALU_BLOCK/mult_40/S2_5_1/CO (ADDFX2M)                   0.55       3.30 r
  ALU_BLOCK/mult_40/S2_6_1/CO (ADDFX2M)                   0.55       3.85 r
  ALU_BLOCK/mult_40/S4_1/S (ADDFX2M)                      0.59       4.43 f
  ALU_BLOCK/mult_40/U33/Y (INVX2M)                        0.08       4.51 r
  ALU_BLOCK/mult_40/U32/Y (XNOR2X2M)                      0.17       4.68 r
  ALU_BLOCK/mult_40/FS_1/A[6] (ALU_DW01_add_1)            0.00       4.68 r
  ALU_BLOCK/mult_40/FS_1/U7/Y (INVX2M)                    0.06       4.75 f
  ALU_BLOCK/mult_40/FS_1/U8/Y (INVX2M)                    0.05       4.80 r
  ALU_BLOCK/mult_40/FS_1/SUM[6] (ALU_DW01_add_1)          0.00       4.80 r
  ALU_BLOCK/mult_40/PRODUCT[8] (ALU_DW02_mult_0)          0.00       4.80 r
  ALU_BLOCK/U90/Y (AOI2BB2XLM)                            0.11       4.91 f
  ALU_BLOCK/U88/Y (AOI21X2M)                              0.15       5.06 r
  ALU_BLOCK/ALU_OUT_reg[8]/D (DFFRQX2M)                   0.00       5.06 r
  data arrival time                                                  5.06

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  ALU_BLOCK/ALU_OUT_reg[8]/CK (DFFRQX2M)                  0.00      10.00 r
  library setup time                                     -0.31       9.69
  data required time                                                 9.69
  --------------------------------------------------------------------------
  data required time                                                 9.69
  data arrival time                                                 -5.06
  --------------------------------------------------------------------------
  slack (MET)                                                        4.63


  Startpoint: register_BLOCK/Reg_File_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_BLOCK/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_BLOCK/Reg_File_reg[1][3]/CK (DFFRQX2M)         0.00       0.00 r
  register_BLOCK/Reg_File_reg[1][3]/Q (DFFRQX2M)          0.54       0.54 r
  register_BLOCK/REG1[3] (register)                       0.00       0.54 r
  ALU_BLOCK/B[3] (ALU)                                    0.00       0.54 r
  ALU_BLOCK/mult_40/B[3] (ALU_DW02_mult_0)                0.00       0.54 r
  ALU_BLOCK/mult_40/U13/Y (INVXLM)                        0.27       0.81 f
  ALU_BLOCK/mult_40/U114/Y (NOR2X1M)                      0.21       1.02 r
  ALU_BLOCK/mult_40/U2/Y (AND2X2M)                        0.16       1.18 r
  ALU_BLOCK/mult_40/S2_2_2/CO (ADDFX2M)                   0.54       1.72 r
  ALU_BLOCK/mult_40/S2_3_2/CO (ADDFX2M)                   0.55       2.28 r
  ALU_BLOCK/mult_40/S2_4_2/CO (ADDFX2M)                   0.55       2.83 r
  ALU_BLOCK/mult_40/S2_5_2/CO (ADDFX2M)                   0.55       3.38 r
  ALU_BLOCK/mult_40/S2_6_2/CO (ADDFX2M)                   0.55       3.93 r
  ALU_BLOCK/mult_40/S4_2/S (ADDFX2M)                      0.58       4.51 f
  ALU_BLOCK/mult_40/U18/Y (CLKXOR2X2M)                    0.31       4.82 r
  ALU_BLOCK/mult_40/FS_1/A[7] (ALU_DW01_add_1)            0.00       4.82 r
  ALU_BLOCK/mult_40/FS_1/U5/Y (XNOR2X2M)                  0.10       4.92 r
  ALU_BLOCK/mult_40/FS_1/SUM[7] (ALU_DW01_add_1)          0.00       4.92 r
  ALU_BLOCK/mult_40/PRODUCT[9] (ALU_DW02_mult_0)          0.00       4.92 r
  ALU_BLOCK/U35/Y (OAI2BB1X2M)                            0.15       5.06 r
  ALU_BLOCK/ALU_OUT_reg[9]/D (DFFRQX2M)                   0.00       5.06 r
  data arrival time                                                  5.06

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  ALU_BLOCK/ALU_OUT_reg[9]/CK (DFFRQX2M)                  0.00      10.00 r
  library setup time                                     -0.30       9.70
  data required time                                                 9.70
  --------------------------------------------------------------------------
  data required time                                                 9.70
  data arrival time                                                 -5.06
  --------------------------------------------------------------------------
  slack (MET)                                                        4.63


  Startpoint: register_BLOCK/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_BLOCK/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_BLOCK/Reg_File_reg[0][1]/CK (DFFRQX2M)         0.00       0.00 r
  register_BLOCK/Reg_File_reg[0][1]/Q (DFFRQX2M)          0.37       0.37 r
  register_BLOCK/REG0[1] (register)                       0.00       0.37 r
  ALU_BLOCK/A[1] (ALU)                                    0.00       0.37 r
  ALU_BLOCK/U126/Y (BUFX2M)                               0.25       0.63 r
  ALU_BLOCK/mult_40/A[1] (ALU_DW02_mult_0)                0.00       0.63 r
  ALU_BLOCK/mult_40/U44/Y (INVX2M)                        0.14       0.77 f
  ALU_BLOCK/mult_40/U109/Y (NOR2X1M)                      0.19       0.96 r
  ALU_BLOCK/mult_40/U8/Y (AND2X2M)                        0.16       1.12 r
  ALU_BLOCK/mult_40/S1_2_0/CO (ADDFX2M)                   0.54       1.66 r
  ALU_BLOCK/mult_40/S1_3_0/CO (ADDFX2M)                   0.55       2.21 r
  ALU_BLOCK/mult_40/S1_4_0/CO (ADDFX2M)                   0.55       2.76 r
  ALU_BLOCK/mult_40/S1_5_0/CO (ADDFX2M)                   0.55       3.32 r
  ALU_BLOCK/mult_40/S1_6_0/CO (ADDFX2M)                   0.55       3.87 r
  ALU_BLOCK/mult_40/S4_0/S (ADDFX2M)                      0.56       4.42 f
  ALU_BLOCK/mult_40/FS_1/A[5] (ALU_DW01_add_1)            0.00       4.42 f
  ALU_BLOCK/mult_40/FS_1/U14/Y (BUFX2M)                   0.15       4.57 f
  ALU_BLOCK/mult_40/FS_1/SUM[5] (ALU_DW01_add_1)          0.00       4.57 f
  ALU_BLOCK/mult_40/PRODUCT[7] (ALU_DW02_mult_0)          0.00       4.57 f
  ALU_BLOCK/U154/Y (AOI221XLM)                            0.42       4.98 r
  ALU_BLOCK/U87/Y (AOI31X2M)                              0.14       5.13 f
  ALU_BLOCK/ALU_OUT_reg[7]/D (DFFRQX2M)                   0.00       5.13 f
  data arrival time                                                  5.13

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  ALU_BLOCK/ALU_OUT_reg[7]/CK (DFFRQX2M)                  0.00      10.00 r
  library setup time                                     -0.17       9.83
  data required time                                                 9.83
  --------------------------------------------------------------------------
  data required time                                                 9.83
  data arrival time                                                 -5.13
  --------------------------------------------------------------------------
  slack (MET)                                                        4.70


  Startpoint: register_BLOCK/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_BLOCK/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_BLOCK/Reg_File_reg[0][1]/CK (DFFRQX2M)         0.00       0.00 r
  register_BLOCK/Reg_File_reg[0][1]/Q (DFFRQX2M)          0.37       0.37 r
  register_BLOCK/REG0[1] (register)                       0.00       0.37 r
  ALU_BLOCK/A[1] (ALU)                                    0.00       0.37 r
  ALU_BLOCK/U126/Y (BUFX2M)                               0.25       0.63 r
  ALU_BLOCK/mult_40/A[1] (ALU_DW02_mult_0)                0.00       0.63 r
  ALU_BLOCK/mult_40/U44/Y (INVX2M)                        0.14       0.77 f
  ALU_BLOCK/mult_40/U109/Y (NOR2X1M)                      0.19       0.96 r
  ALU_BLOCK/mult_40/U8/Y (AND2X2M)                        0.16       1.12 r
  ALU_BLOCK/mult_40/S1_2_0/CO (ADDFX2M)                   0.54       1.66 r
  ALU_BLOCK/mult_40/S1_3_0/CO (ADDFX2M)                   0.55       2.21 r
  ALU_BLOCK/mult_40/S1_4_0/CO (ADDFX2M)                   0.55       2.76 r
  ALU_BLOCK/mult_40/S1_5_0/CO (ADDFX2M)                   0.55       3.32 r
  ALU_BLOCK/mult_40/S1_6_0/S (ADDFX2M)                    0.56       3.87 f
  ALU_BLOCK/mult_40/FS_1/A[4] (ALU_DW01_add_1)            0.00       3.87 f
  ALU_BLOCK/mult_40/FS_1/U13/Y (BUFX2M)                   0.15       4.03 f
  ALU_BLOCK/mult_40/FS_1/SUM[4] (ALU_DW01_add_1)          0.00       4.03 f
  ALU_BLOCK/mult_40/PRODUCT[6] (ALU_DW02_mult_0)          0.00       4.03 f
  ALU_BLOCK/U102/Y (AOI211X2M)                            0.23       4.25 r
  ALU_BLOCK/U152/Y (AOI31X2M)                             0.12       4.37 f
  ALU_BLOCK/ALU_OUT_reg[6]/D (DFFRQX2M)                   0.00       4.37 f
  data arrival time                                                  4.37

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  ALU_BLOCK/ALU_OUT_reg[6]/CK (DFFRQX2M)                  0.00      10.00 r
  library setup time                                     -0.17       9.83
  data required time                                                 9.83
  --------------------------------------------------------------------------
  data required time                                                 9.83
  data arrival time                                                 -4.37
  --------------------------------------------------------------------------
  slack (MET)                                                        5.46


  Startpoint: register_BLOCK/Reg_File_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_BLOCK/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_BLOCK/Reg_File_reg[1][7]/CK (DFFRHQX4M)        0.00       0.00 r
  register_BLOCK/Reg_File_reg[1][7]/Q (DFFRHQX4M)         0.25       0.25 f
  register_BLOCK/U3/Y (INVX6M)                            0.07       0.32 r
  register_BLOCK/U4/Y (CLKINVX16M)                        0.07       0.39 f
  register_BLOCK/REG1[7] (register)                       0.00       0.39 f
  ALU_BLOCK/B[7] (ALU)                                    0.00       0.39 f
  ALU_BLOCK/div_43/b[7] (ALU_DW_div_uns_1)                0.00       0.39 f
  ALU_BLOCK/div_43/U39/Y (INVX8M)                         0.07       0.47 r
  ALU_BLOCK/div_43/U25/Y (NAND2BX8M)                      0.06       0.53 f
  ALU_BLOCK/div_43/U13/Y (CLKINVX8M)                      0.05       0.58 r
  ALU_BLOCK/div_43/U27/Y (NAND2X6M)                       0.08       0.66 f
  ALU_BLOCK/div_43/U11/Y (NOR2X12M)                       0.11       0.76 r
  ALU_BLOCK/div_43/U10/Y (NAND2X4M)                       0.06       0.83 f
  ALU_BLOCK/div_43/U28/Y (CLKINVX4M)                      0.06       0.89 r
  ALU_BLOCK/div_43/U37/Y (MXI2X4M)                        0.12       1.01 r
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.19       1.19 r
  ALU_BLOCK/div_43/U26/Y (NAND2X4M)                       0.06       1.25 f
  ALU_BLOCK/div_43/U9/Y (INVX6M)                          0.07       1.33 r
  ALU_BLOCK/div_43/U49/Y (INVX4M)                         0.04       1.36 f
  ALU_BLOCK/div_43/U61/Y (NAND2X4M)                       0.07       1.43 r
  ALU_BLOCK/div_43/U3/Y (NAND2X6M)                        0.06       1.50 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX4M)
                                                          0.34       1.84 f
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX4M)
                                                          0.21       2.05 f
  ALU_BLOCK/div_43/U59/Y (INVX3M)                         0.08       2.12 r
  ALU_BLOCK/div_43/U105/Y (NAND2BX4M)                     0.11       2.23 r
  ALU_BLOCK/div_43/U14/Y (INVX3M)                         0.05       2.28 f
  ALU_BLOCK/div_43/U18/Y (CLKMX2X2M)                      0.23       2.50 r
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX2M)
                                                          0.40       2.91 r
  ALU_BLOCK/div_43/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX2M)
                                                          0.16       3.07 r
  ALU_BLOCK/div_43/U83/Y (INVX2M)                         0.05       3.12 f
  ALU_BLOCK/div_43/U79/Y (NOR2XLM)                        0.15       3.27 r
  ALU_BLOCK/div_43/U15/Y (BUFX4M)                         0.16       3.43 r
  ALU_BLOCK/div_43/quotient[4] (ALU_DW_div_uns_1)         0.00       3.43 r
  ALU_BLOCK/U165/Y (AOI22XLM)                             0.16       3.59 f
  ALU_BLOCK/U151/Y (AOI31X2M)                             0.15       3.73 r
  ALU_BLOCK/ALU_OUT_reg[4]/D (DFFRQX2M)                   0.00       3.73 r
  data arrival time                                                  3.73

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  ALU_BLOCK/ALU_OUT_reg[4]/CK (DFFRQX2M)                  0.00      10.00 r
  library setup time                                     -0.31       9.69
  data required time                                                 9.69
  --------------------------------------------------------------------------
  data required time                                                 9.69
  data arrival time                                                 -3.73
  --------------------------------------------------------------------------
  slack (MET)                                                        5.95


  Startpoint: register_BLOCK/Reg_File_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_BLOCK/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  register_BLOCK/Reg_File_reg[0][1]/CK (DFFRQX2M)         0.00       0.00 r
  register_BLOCK/Reg_File_reg[0][1]/Q (DFFRQX2M)          0.37       0.37 r
  register_BLOCK/REG0[1] (register)                       0.00       0.37 r
  ALU_BLOCK/A[1] (ALU)                                    0.00       0.37 r
  ALU_BLOCK/U126/Y (BUFX2M)                               0.25       0.63 r
  ALU_BLOCK/mult_40/A[1] (ALU_DW02_mult_0)                0.00       0.63 r
  ALU_BLOCK/mult_40/U44/Y (INVX2M)                        0.14       0.77 f
  ALU_BLOCK/mult_40/U109/Y (NOR2X1M)                      0.19       0.96 r
  ALU_BLOCK/mult_40/U8/Y (AND2X2M)                        0.16       1.12 r
  ALU_BLOCK/mult_40/S1_2_0/CO (ADDFX2M)                   0.54       1.66 r
  ALU_BLOCK/mult_40/S1_3_0/CO (ADDFX2M)                   0.55       2.21 r
  ALU_BLOCK/mult_40/S1_4_0/CO (ADDFX2M)                   0.55       2.76 r
  ALU_BLOCK/mult_40/S1_5_0/S (ADDFX2M)                    0.56       3.32 f
  ALU_BLOCK/mult_40/FS_1/A[3] (ALU_DW01_add_1)            0.00       3.32 f
  ALU_BLOCK/mult_40/FS_1/U12/Y (BUFX2M)                   0.15       3.47 f
  ALU_BLOCK/mult_40/FS_1/SUM[3] (ALU_DW01_add_1)          0.00       3.47 f
  ALU_BLOCK/mult_40/PRODUCT[5] (ALU_DW02_mult_0)          0.00       3.47 f
  ALU_BLOCK/U106/Y (AOI211X2M)                            0.23       3.70 r
  ALU_BLOCK/U103/Y (AOI31X2M)                             0.12       3.82 f
  ALU_BLOCK/ALU_OUT_reg[5]/D (DFFRQX2M)                   0.00       3.82 f
  data arrival time                                                  3.82

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  ALU_BLOCK/ALU_OUT_reg[5]/CK (DFFRQX2M)                  0.00      10.00 r
  library setup time                                     -0.17       9.83
  data required time                                                 9.83
  --------------------------------------------------------------------------
  data required time                                                 9.83
  data arrival time                                                 -3.82
  --------------------------------------------------------------------------
  slack (MET)                                                        6.01


  Startpoint: SYS_CTRL_BLOCK/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_BLOCK/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  SYS_CTRL_BLOCK/current_state_reg[1]/Q (DFFRQX2M)        0.53       0.53 f
  SYS_CTRL_BLOCK/U37/Y (INVX2M)                           0.17       0.70 r
  SYS_CTRL_BLOCK/U12/Y (NAND3X2M)                         0.15       0.85 f
  SYS_CTRL_BLOCK/U10/Y (NOR2X2M)                          0.25       1.10 r
  SYS_CTRL_BLOCK/EN (SYS_CTRL)                            0.00       1.10 r
  ALU_BLOCK/EN (ALU)                                      0.00       1.10 r
  ALU_BLOCK/OUT_VALID_reg/D (DFFRQX2M)                    0.00       1.10 r
  data arrival time                                                  1.10

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  ALU_BLOCK/OUT_VALID_reg/CK (DFFRQX2M)                   0.00      10.00 r
  library setup time                                     -0.34       9.66
  data required time                                                 9.66
  --------------------------------------------------------------------------
  data required time                                                 9.66
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        8.56


  Startpoint: SYS_CTRL_BLOCK/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_BLOCK/Reg_File_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/current_state_reg[3]/CK (DFFRQX2M)       0.00       0.00 r
  SYS_CTRL_BLOCK/current_state_reg[3]/Q (DFFRQX2M)        0.49       0.49 f
  SYS_CTRL_BLOCK/U36/Y (INVX2M)                           0.10       0.59 r
  SYS_CTRL_BLOCK/U54/Y (AND2X2M)                          0.21       0.80 r
  SYS_CTRL_BLOCK/U51/Y (NAND3X2M)                         0.14       0.94 f
  SYS_CTRL_BLOCK/U27/Y (AND2X2M)                          0.21       1.15 f
  SYS_CTRL_BLOCK/U18/Y (NOR2BX2M)                         0.15       1.30 f
  SYS_CTRL_BLOCK/U17/Y (NOR2X2M)                          0.18       1.48 r
  SYS_CTRL_BLOCK/WrEn (SYS_CTRL)                          0.00       1.48 r
  register_BLOCK/WrEn (register)                          0.00       1.48 r
  register_BLOCK/U31/Y (NOR2BX2M)                         0.20       1.68 r
  register_BLOCK/U178/Y (NOR2BX2M)                        0.17       1.85 r
  register_BLOCK/U46/Y (NOR2BX2M)                         0.28       2.13 r
  register_BLOCK/U32/Y (INVX2M)                           0.07       2.20 f
  register_BLOCK/U5/Y (NOR2X2M)                           0.33       2.53 r
  register_BLOCK/U12/Y (MX2XLM)                           0.32       2.85 f
  register_BLOCK/Reg_File_reg[1][2]/D (DFFRHQX2M)         0.00       2.85 f
  data arrival time                                                  2.85

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_BLOCK/Reg_File_reg[1][2]/CK (DFFRHQX2M)        0.00       9.80 r
  library setup time                                     -0.22       9.58
  data required time                                                 9.58
  --------------------------------------------------------------------------
  data required time                                                 9.58
  data arrival time                                                 -2.85
  --------------------------------------------------------------------------
  slack (MET)                                                        6.73


  Startpoint: SYS_CTRL_BLOCK/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_BLOCK/Reg_File_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/current_state_reg[3]/CK (DFFRQX2M)       0.00       0.00 r
  SYS_CTRL_BLOCK/current_state_reg[3]/Q (DFFRQX2M)        0.49       0.49 f
  SYS_CTRL_BLOCK/U36/Y (INVX2M)                           0.10       0.59 r
  SYS_CTRL_BLOCK/U54/Y (AND2X2M)                          0.21       0.80 r
  SYS_CTRL_BLOCK/U51/Y (NAND3X2M)                         0.14       0.94 f
  SYS_CTRL_BLOCK/U27/Y (AND2X2M)                          0.21       1.15 f
  SYS_CTRL_BLOCK/U18/Y (NOR2BX2M)                         0.15       1.30 f
  SYS_CTRL_BLOCK/U17/Y (NOR2X2M)                          0.18       1.48 r
  SYS_CTRL_BLOCK/WrEn (SYS_CTRL)                          0.00       1.48 r
  register_BLOCK/WrEn (register)                          0.00       1.48 r
  register_BLOCK/U31/Y (NOR2BX2M)                         0.20       1.68 r
  register_BLOCK/U178/Y (NOR2BX2M)                        0.17       1.85 r
  register_BLOCK/U46/Y (NOR2BX2M)                         0.28       2.13 r
  register_BLOCK/U32/Y (INVX2M)                           0.07       2.20 f
  register_BLOCK/U5/Y (NOR2X2M)                           0.33       2.53 r
  register_BLOCK/U240/Y (MX2XLM)                          0.34       2.87 f
  register_BLOCK/Reg_File_reg[1][6]/D (DFFRHQX4M)         0.00       2.87 f
  data arrival time                                                  2.87

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_BLOCK/Reg_File_reg[1][6]/CK (DFFRHQX4M)        0.00       9.80 r
  library setup time                                     -0.19       9.61
  data required time                                                 9.61
  --------------------------------------------------------------------------
  data required time                                                 9.61
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                        6.73


  Startpoint: SYS_CTRL_BLOCK/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_BLOCK/Reg_File_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/current_state_reg[3]/CK (DFFRQX2M)       0.00       0.00 r
  SYS_CTRL_BLOCK/current_state_reg[3]/Q (DFFRQX2M)        0.49       0.49 f
  SYS_CTRL_BLOCK/U36/Y (INVX2M)                           0.10       0.59 r
  SYS_CTRL_BLOCK/U54/Y (AND2X2M)                          0.21       0.80 r
  SYS_CTRL_BLOCK/U51/Y (NAND3X2M)                         0.14       0.94 f
  SYS_CTRL_BLOCK/U27/Y (AND2X2M)                          0.21       1.15 f
  SYS_CTRL_BLOCK/U18/Y (NOR2BX2M)                         0.15       1.30 f
  SYS_CTRL_BLOCK/U17/Y (NOR2X2M)                          0.18       1.48 r
  SYS_CTRL_BLOCK/WrEn (SYS_CTRL)                          0.00       1.48 r
  register_BLOCK/WrEn (register)                          0.00       1.48 r
  register_BLOCK/U31/Y (NOR2BX2M)                         0.20       1.68 r
  register_BLOCK/U178/Y (NOR2BX2M)                        0.17       1.85 r
  register_BLOCK/U46/Y (NOR2BX2M)                         0.28       2.13 r
  register_BLOCK/U32/Y (INVX2M)                           0.07       2.20 f
  register_BLOCK/U5/Y (NOR2X2M)                           0.33       2.53 r
  register_BLOCK/U236/Y (MX2XLM)                          0.34       2.87 f
  register_BLOCK/Reg_File_reg[1][7]/D (DFFRHQX4M)         0.00       2.87 f
  data arrival time                                                  2.87

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_BLOCK/Reg_File_reg[1][7]/CK (DFFRHQX4M)        0.00       9.80 r
  library setup time                                     -0.19       9.61
  data required time                                                 9.61
  --------------------------------------------------------------------------
  data required time                                                 9.61
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                        6.73


  Startpoint: SYS_CTRL_BLOCK/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_BLOCK/Reg_File_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/current_state_reg[3]/CK (DFFRQX2M)       0.00       0.00 r
  SYS_CTRL_BLOCK/current_state_reg[3]/Q (DFFRQX2M)        0.49       0.49 f
  SYS_CTRL_BLOCK/U36/Y (INVX2M)                           0.10       0.59 r
  SYS_CTRL_BLOCK/U54/Y (AND2X2M)                          0.21       0.80 r
  SYS_CTRL_BLOCK/U51/Y (NAND3X2M)                         0.14       0.94 f
  SYS_CTRL_BLOCK/U27/Y (AND2X2M)                          0.21       1.15 f
  SYS_CTRL_BLOCK/U18/Y (NOR2BX2M)                         0.15       1.30 f
  SYS_CTRL_BLOCK/U17/Y (NOR2X2M)                          0.18       1.48 r
  SYS_CTRL_BLOCK/WrEn (SYS_CTRL)                          0.00       1.48 r
  register_BLOCK/WrEn (register)                          0.00       1.48 r
  register_BLOCK/U31/Y (NOR2BX2M)                         0.20       1.68 r
  register_BLOCK/U178/Y (NOR2BX2M)                        0.17       1.85 r
  register_BLOCK/U46/Y (NOR2BX2M)                         0.28       2.13 r
  register_BLOCK/U32/Y (INVX2M)                           0.07       2.20 f
  register_BLOCK/U5/Y (NOR2X2M)                           0.33       2.53 r
  register_BLOCK/U241/Y (MX2XLM)                          0.34       2.87 f
  register_BLOCK/Reg_File_reg[1][0]/D (DFFRHQX8M)         0.00       2.87 f
  data arrival time                                                  2.87

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_BLOCK/Reg_File_reg[1][0]/CK (DFFRHQX8M)        0.00       9.80 r
  library setup time                                     -0.19       9.61
  data required time                                                 9.61
  --------------------------------------------------------------------------
  data required time                                                 9.61
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                        6.74


  Startpoint: SYS_CTRL_BLOCK/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_BLOCK/Reg_File_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/current_state_reg[3]/CK (DFFRQX2M)       0.00       0.00 r
  SYS_CTRL_BLOCK/current_state_reg[3]/Q (DFFRQX2M)        0.49       0.49 f
  SYS_CTRL_BLOCK/U36/Y (INVX2M)                           0.10       0.59 r
  SYS_CTRL_BLOCK/U54/Y (AND2X2M)                          0.21       0.80 r
  SYS_CTRL_BLOCK/U51/Y (NAND3X2M)                         0.14       0.94 f
  SYS_CTRL_BLOCK/U27/Y (AND2X2M)                          0.21       1.15 f
  SYS_CTRL_BLOCK/U18/Y (NOR2BX2M)                         0.15       1.30 f
  SYS_CTRL_BLOCK/U17/Y (NOR2X2M)                          0.18       1.48 r
  SYS_CTRL_BLOCK/WrEn (SYS_CTRL)                          0.00       1.48 r
  register_BLOCK/WrEn (register)                          0.00       1.48 r
  register_BLOCK/U31/Y (NOR2BX2M)                         0.20       1.68 r
  register_BLOCK/U178/Y (NOR2BX2M)                        0.17       1.85 r
  register_BLOCK/U46/Y (NOR2BX2M)                         0.28       2.13 r
  register_BLOCK/U32/Y (INVX2M)                           0.07       2.20 f
  register_BLOCK/U5/Y (NOR2X2M)                           0.33       2.53 r
  register_BLOCK/U13/Y (MX2XLM)                           0.22       2.75 r
  register_BLOCK/Reg_File_reg[1][3]/D (DFFRQX2M)          0.00       2.75 r
  data arrival time                                                  2.75

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_BLOCK/Reg_File_reg[1][3]/CK (DFFRQX2M)         0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -2.75
  --------------------------------------------------------------------------
  slack (MET)                                                        6.75


  Startpoint: SYS_CTRL_BLOCK/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_BLOCK/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/Address_reg[0]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL_BLOCK/Address_reg[0]/Q (DFFRQX2M)              0.36       0.36 r
  SYS_CTRL_BLOCK/Address[0] (SYS_CTRL)                    0.00       0.36 r
  U3/Y (BUFX2M)                                           0.29       0.65 r
  register_BLOCK/Address[0] (register)                    0.00       0.65 r
  register_BLOCK/U232/Y (INVX2M)                          0.11       0.76 f
  register_BLOCK/U20/Y (BUFX2M)                           0.16       0.93 f
  register_BLOCK/U18/Y (INVX2M)                           0.77       1.69 r
  register_BLOCK/U218/Y (MX4XLM)                          0.54       2.23 f
  register_BLOCK/U217/Y (MX4X1M)                          0.32       2.55 f
  register_BLOCK/U216/Y (AO22X1M)                         0.32       2.87 f
  register_BLOCK/RdData_reg[4]/D (DFFRQX2M)               0.00       2.87 f
  data arrival time                                                  2.87

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_BLOCK/RdData_reg[4]/CK (DFFRQX2M)              0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                        6.77


  Startpoint: SYS_CTRL_BLOCK/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_BLOCK/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/Address_reg[0]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL_BLOCK/Address_reg[0]/Q (DFFRQX2M)              0.36       0.36 r
  SYS_CTRL_BLOCK/Address[0] (SYS_CTRL)                    0.00       0.36 r
  U3/Y (BUFX2M)                                           0.29       0.65 r
  register_BLOCK/Address[0] (register)                    0.00       0.65 r
  register_BLOCK/U232/Y (INVX2M)                          0.11       0.76 f
  register_BLOCK/U20/Y (BUFX2M)                           0.16       0.93 f
  register_BLOCK/U18/Y (INVX2M)                           0.77       1.69 r
  register_BLOCK/U222/Y (MX4XLM)                          0.54       2.23 f
  register_BLOCK/U221/Y (MX4X1M)                          0.32       2.55 f
  register_BLOCK/U220/Y (AO22X1M)                         0.32       2.87 f
  register_BLOCK/RdData_reg[5]/D (DFFRQX2M)               0.00       2.87 f
  data arrival time                                                  2.87

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_BLOCK/RdData_reg[5]/CK (DFFRQX2M)              0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                        6.77


  Startpoint: SYS_CTRL_BLOCK/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_BLOCK/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/Address_reg[0]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL_BLOCK/Address_reg[0]/Q (DFFRQX2M)              0.36       0.36 r
  SYS_CTRL_BLOCK/Address[0] (SYS_CTRL)                    0.00       0.36 r
  U3/Y (BUFX2M)                                           0.29       0.65 r
  register_BLOCK/Address[0] (register)                    0.00       0.65 r
  register_BLOCK/U232/Y (INVX2M)                          0.11       0.76 f
  register_BLOCK/U20/Y (BUFX2M)                           0.16       0.93 f
  register_BLOCK/U18/Y (INVX2M)                           0.77       1.69 r
  register_BLOCK/U238/Y (MX4XLM)                          0.54       2.23 f
  register_BLOCK/U203/Y (MX4X1M)                          0.32       2.55 f
  register_BLOCK/U202/Y (AO22X1M)                         0.32       2.87 f
  register_BLOCK/RdData_reg[0]/D (DFFRQX2M)               0.00       2.87 f
  data arrival time                                                  2.87

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_BLOCK/RdData_reg[0]/CK (DFFRQX2M)              0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                        6.77


  Startpoint: SYS_CTRL_BLOCK/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_BLOCK/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/Address_reg[0]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL_BLOCK/Address_reg[0]/Q (DFFRQX2M)              0.36       0.36 r
  SYS_CTRL_BLOCK/Address[0] (SYS_CTRL)                    0.00       0.36 r
  U3/Y (BUFX2M)                                           0.29       0.65 r
  register_BLOCK/Address[0] (register)                    0.00       0.65 r
  register_BLOCK/U232/Y (INVX2M)                          0.11       0.76 f
  register_BLOCK/U20/Y (BUFX2M)                           0.16       0.93 f
  register_BLOCK/U18/Y (INVX2M)                           0.77       1.69 r
  register_BLOCK/U237/Y (MX4XLM)                          0.54       2.23 f
  register_BLOCK/U229/Y (MX4X1M)                          0.32       2.55 f
  register_BLOCK/U228/Y (AO22X1M)                         0.32       2.87 f
  register_BLOCK/RdData_reg[7]/D (DFFRQX2M)               0.00       2.87 f
  data arrival time                                                  2.87

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_BLOCK/RdData_reg[7]/CK (DFFRQX2M)              0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                        6.77


  Startpoint: SYS_CTRL_BLOCK/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_BLOCK/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/Address_reg[0]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL_BLOCK/Address_reg[0]/Q (DFFRQX2M)              0.36       0.36 r
  SYS_CTRL_BLOCK/Address[0] (SYS_CTRL)                    0.00       0.36 r
  U3/Y (BUFX2M)                                           0.29       0.65 r
  register_BLOCK/Address[0] (register)                    0.00       0.65 r
  register_BLOCK/U232/Y (INVX2M)                          0.11       0.76 f
  register_BLOCK/U20/Y (BUFX2M)                           0.16       0.93 f
  register_BLOCK/U18/Y (INVX2M)                           0.77       1.69 r
  register_BLOCK/U239/Y (MX4XLM)                          0.54       2.23 f
  register_BLOCK/U225/Y (MX4X1M)                          0.32       2.55 f
  register_BLOCK/U224/Y (AO22X1M)                         0.32       2.87 f
  register_BLOCK/RdData_reg[6]/D (DFFRQX2M)               0.00       2.87 f
  data arrival time                                                  2.87

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_BLOCK/RdData_reg[6]/CK (DFFRQX2M)              0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                        6.77


  Startpoint: SYS_CTRL_BLOCK/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_BLOCK/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/Address_reg[0]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL_BLOCK/Address_reg[0]/Q (DFFRQX2M)              0.36       0.36 r
  SYS_CTRL_BLOCK/Address[0] (SYS_CTRL)                    0.00       0.36 r
  U3/Y (BUFX2M)                                           0.29       0.65 r
  register_BLOCK/Address[0] (register)                    0.00       0.65 r
  register_BLOCK/U232/Y (INVX2M)                          0.11       0.76 f
  register_BLOCK/U20/Y (BUFX2M)                           0.16       0.93 f
  register_BLOCK/U17/Y (INVX2M)                           0.75       1.68 r
  register_BLOCK/U8/Y (MX4XLM)                            0.53       2.21 f
  register_BLOCK/U207/Y (MX4X1M)                          0.32       2.53 f
  register_BLOCK/U206/Y (AO22X1M)                         0.32       2.85 f
  register_BLOCK/RdData_reg[1]/D (DFFRQX2M)               0.00       2.85 f
  data arrival time                                                  2.85

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_BLOCK/RdData_reg[1]/CK (DFFRQX2M)              0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -2.85
  --------------------------------------------------------------------------
  slack (MET)                                                        6.78


  Startpoint: SYS_CTRL_BLOCK/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_BLOCK/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/Address_reg[0]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL_BLOCK/Address_reg[0]/Q (DFFRQX2M)              0.36       0.36 r
  SYS_CTRL_BLOCK/Address[0] (SYS_CTRL)                    0.00       0.36 r
  U3/Y (BUFX2M)                                           0.29       0.65 r
  register_BLOCK/Address[0] (register)                    0.00       0.65 r
  register_BLOCK/U232/Y (INVX2M)                          0.11       0.76 f
  register_BLOCK/U20/Y (BUFX2M)                           0.16       0.93 f
  register_BLOCK/U17/Y (INVX2M)                           0.75       1.68 r
  register_BLOCK/U10/Y (MX4XLM)                           0.53       2.21 f
  register_BLOCK/U214/Y (MX4X1M)                          0.32       2.53 f
  register_BLOCK/U213/Y (AO22X1M)                         0.32       2.85 f
  register_BLOCK/RdData_reg[3]/D (DFFRQX2M)               0.00       2.85 f
  data arrival time                                                  2.85

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_BLOCK/RdData_reg[3]/CK (DFFRQX2M)              0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -2.85
  --------------------------------------------------------------------------
  slack (MET)                                                        6.78


  Startpoint: SYS_CTRL_BLOCK/Address_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_BLOCK/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/Address_reg[0]/CK (DFFRQX2M)             0.00       0.00 r
  SYS_CTRL_BLOCK/Address_reg[0]/Q (DFFRQX2M)              0.36       0.36 r
  SYS_CTRL_BLOCK/Address[0] (SYS_CTRL)                    0.00       0.36 r
  U3/Y (BUFX2M)                                           0.29       0.65 r
  register_BLOCK/Address[0] (register)                    0.00       0.65 r
  register_BLOCK/U232/Y (INVX2M)                          0.11       0.76 f
  register_BLOCK/U20/Y (BUFX2M)                           0.16       0.93 f
  register_BLOCK/U17/Y (INVX2M)                           0.75       1.68 r
  register_BLOCK/U9/Y (MX4XLM)                            0.53       2.21 f
  register_BLOCK/U211/Y (MX4X1M)                          0.32       2.53 f
  register_BLOCK/U210/Y (AO22X1M)                         0.32       2.85 f
  register_BLOCK/RdData_reg[2]/D (DFFRQX2M)               0.00       2.85 f
  data arrival time                                                  2.85

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_BLOCK/RdData_reg[2]/CK (DFFRQX2M)              0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -2.85
  --------------------------------------------------------------------------
  slack (MET)                                                        6.78


  Startpoint: SYS_CTRL_BLOCK/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_BLOCK/Reg_File_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/current_state_reg[3]/CK (DFFRQX2M)       0.00       0.00 r
  SYS_CTRL_BLOCK/current_state_reg[3]/Q (DFFRQX2M)        0.49       0.49 f
  SYS_CTRL_BLOCK/U36/Y (INVX2M)                           0.10       0.59 r
  SYS_CTRL_BLOCK/U54/Y (AND2X2M)                          0.21       0.80 r
  SYS_CTRL_BLOCK/U51/Y (NAND3X2M)                         0.14       0.94 f
  SYS_CTRL_BLOCK/U27/Y (AND2X2M)                          0.21       1.15 f
  SYS_CTRL_BLOCK/U18/Y (NOR2BX2M)                         0.15       1.30 f
  SYS_CTRL_BLOCK/U17/Y (NOR2X2M)                          0.18       1.48 r
  SYS_CTRL_BLOCK/WrEn (SYS_CTRL)                          0.00       1.48 r
  register_BLOCK/WrEn (register)                          0.00       1.48 r
  register_BLOCK/U31/Y (NOR2BX2M)                         0.20       1.68 r
  register_BLOCK/U178/Y (NOR2BX2M)                        0.17       1.85 r
  register_BLOCK/U46/Y (NOR2BX2M)                         0.28       2.13 r
  register_BLOCK/U32/Y (INVX2M)                           0.07       2.20 f
  register_BLOCK/U5/Y (NOR2X2M)                           0.33       2.53 r
  register_BLOCK/U200/Y (MX2XLM)                          0.32       2.85 f
  register_BLOCK/Reg_File_reg[1][5]/D (DFFRHQX1M)         0.00       2.85 f
  data arrival time                                                  2.85

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_BLOCK/Reg_File_reg[1][5]/CK (DFFRHQX1M)        0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -2.85
  --------------------------------------------------------------------------
  slack (MET)                                                        6.79


  Startpoint: SYS_CTRL_BLOCK/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_BLOCK/Reg_File_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/current_state_reg[3]/CK (DFFRQX2M)       0.00       0.00 r
  SYS_CTRL_BLOCK/current_state_reg[3]/Q (DFFRQX2M)        0.49       0.49 f
  SYS_CTRL_BLOCK/U36/Y (INVX2M)                           0.10       0.59 r
  SYS_CTRL_BLOCK/U54/Y (AND2X2M)                          0.21       0.80 r
  SYS_CTRL_BLOCK/U51/Y (NAND3X2M)                         0.14       0.94 f
  SYS_CTRL_BLOCK/U27/Y (AND2X2M)                          0.21       1.15 f
  SYS_CTRL_BLOCK/U18/Y (NOR2BX2M)                         0.15       1.30 f
  SYS_CTRL_BLOCK/U17/Y (NOR2X2M)                          0.18       1.48 r
  SYS_CTRL_BLOCK/WrEn (SYS_CTRL)                          0.00       1.48 r
  register_BLOCK/WrEn (register)                          0.00       1.48 r
  register_BLOCK/U31/Y (NOR2BX2M)                         0.20       1.68 r
  register_BLOCK/U178/Y (NOR2BX2M)                        0.17       1.85 r
  register_BLOCK/U46/Y (NOR2BX2M)                         0.28       2.13 r
  register_BLOCK/U32/Y (INVX2M)                           0.07       2.20 f
  register_BLOCK/U5/Y (NOR2X2M)                           0.33       2.53 r
  register_BLOCK/U199/Y (MX2XLM)                          0.32       2.85 f
  register_BLOCK/Reg_File_reg[1][4]/D (DFFRHQX1M)         0.00       2.85 f
  data arrival time                                                  2.85

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_BLOCK/Reg_File_reg[1][4]/CK (DFFRHQX1M)        0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -2.85
  --------------------------------------------------------------------------
  slack (MET)                                                        6.79


  Startpoint: SYS_CTRL_BLOCK/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_BLOCK/Reg_File_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/current_state_reg[3]/CK (DFFRQX2M)       0.00       0.00 r
  SYS_CTRL_BLOCK/current_state_reg[3]/Q (DFFRQX2M)        0.49       0.49 f
  SYS_CTRL_BLOCK/U36/Y (INVX2M)                           0.10       0.59 r
  SYS_CTRL_BLOCK/U54/Y (AND2X2M)                          0.21       0.80 r
  SYS_CTRL_BLOCK/U51/Y (NAND3X2M)                         0.14       0.94 f
  SYS_CTRL_BLOCK/U27/Y (AND2X2M)                          0.21       1.15 f
  SYS_CTRL_BLOCK/U18/Y (NOR2BX2M)                         0.15       1.30 f
  SYS_CTRL_BLOCK/U17/Y (NOR2X2M)                          0.18       1.48 r
  SYS_CTRL_BLOCK/WrEn (SYS_CTRL)                          0.00       1.48 r
  register_BLOCK/WrEn (register)                          0.00       1.48 r
  register_BLOCK/U31/Y (NOR2BX2M)                         0.20       1.68 r
  register_BLOCK/U178/Y (NOR2BX2M)                        0.17       1.85 r
  register_BLOCK/U46/Y (NOR2BX2M)                         0.28       2.13 r
  register_BLOCK/U32/Y (INVX2M)                           0.07       2.20 f
  register_BLOCK/U5/Y (NOR2X2M)                           0.33       2.53 r
  register_BLOCK/U11/Y (MX2XLM)                           0.32       2.85 f
  register_BLOCK/Reg_File_reg[1][1]/D (DFFRHQX1M)         0.00       2.85 f
  data arrival time                                                  2.85

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_BLOCK/Reg_File_reg[1][1]/CK (DFFRHQX1M)        0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -2.85
  --------------------------------------------------------------------------
  slack (MET)                                                        6.79


  Startpoint: SYS_CTRL_BLOCK/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_BLOCK/Reg_File_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/current_state_reg[3]/CK (DFFRQX2M)       0.00       0.00 r
  SYS_CTRL_BLOCK/current_state_reg[3]/Q (DFFRQX2M)        0.49       0.49 f
  SYS_CTRL_BLOCK/U36/Y (INVX2M)                           0.10       0.59 r
  SYS_CTRL_BLOCK/U54/Y (AND2X2M)                          0.21       0.80 r
  SYS_CTRL_BLOCK/U51/Y (NAND3X2M)                         0.14       0.94 f
  SYS_CTRL_BLOCK/U27/Y (AND2X2M)                          0.21       1.15 f
  SYS_CTRL_BLOCK/U18/Y (NOR2BX2M)                         0.15       1.30 f
  SYS_CTRL_BLOCK/U17/Y (NOR2X2M)                          0.18       1.48 r
  SYS_CTRL_BLOCK/WrEn (SYS_CTRL)                          0.00       1.48 r
  register_BLOCK/WrEn (register)                          0.00       1.48 r
  register_BLOCK/U31/Y (NOR2BX2M)                         0.20       1.68 r
  register_BLOCK/U178/Y (NOR2BX2M)                        0.17       1.85 r
  register_BLOCK/U45/Y (NOR2BX2M)                         0.27       2.13 r
  register_BLOCK/U29/Y (NAND2BX2M)                        0.22       2.35 f
  register_BLOCK/U7/Y (OAI2BB2XLM)                        0.22       2.56 r
  register_BLOCK/Reg_File_reg[0][5]/D (DFFRQX1M)          0.00       2.56 r
  data arrival time                                                  2.56

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_BLOCK/Reg_File_reg[0][5]/CK (DFFRQX1M)         0.00       9.80 r
  library setup time                                     -0.34       9.46
  data required time                                                 9.46
  --------------------------------------------------------------------------
  data required time                                                 9.46
  data arrival time                                                 -2.56
  --------------------------------------------------------------------------
  slack (MET)                                                        6.89


  Startpoint: SYS_CTRL_BLOCK/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_BLOCK/Reg_File_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/current_state_reg[3]/CK (DFFRQX2M)       0.00       0.00 r
  SYS_CTRL_BLOCK/current_state_reg[3]/Q (DFFRQX2M)        0.49       0.49 f
  SYS_CTRL_BLOCK/U36/Y (INVX2M)                           0.10       0.59 r
  SYS_CTRL_BLOCK/U54/Y (AND2X2M)                          0.21       0.80 r
  SYS_CTRL_BLOCK/U51/Y (NAND3X2M)                         0.14       0.94 f
  SYS_CTRL_BLOCK/U27/Y (AND2X2M)                          0.21       1.15 f
  SYS_CTRL_BLOCK/U18/Y (NOR2BX2M)                         0.15       1.30 f
  SYS_CTRL_BLOCK/U17/Y (NOR2X2M)                          0.18       1.48 r
  SYS_CTRL_BLOCK/WrEn (SYS_CTRL)                          0.00       1.48 r
  register_BLOCK/WrEn (register)                          0.00       1.48 r
  register_BLOCK/U31/Y (NOR2BX2M)                         0.20       1.68 r
  register_BLOCK/U178/Y (NOR2BX2M)                        0.17       1.85 r
  register_BLOCK/U45/Y (NOR2BX2M)                         0.27       2.13 r
  register_BLOCK/U55/Y (NAND2X2M)                         0.24       2.37 f
  register_BLOCK/U179/Y (OAI2BB2X1M)                      0.28       2.65 f
  register_BLOCK/Reg_File_reg[2][0]/D (DFFSQX2M)          0.00       2.65 f
  data arrival time                                                  2.65

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_BLOCK/Reg_File_reg[2][0]/CK (DFFSQX2M)         0.00       9.80 r
  library setup time                                     -0.26       9.54
  data required time                                                 9.54
  --------------------------------------------------------------------------
  data required time                                                 9.54
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                        6.89


  Startpoint: SYS_CTRL_BLOCK/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_BLOCK/Reg_File_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/current_state_reg[3]/CK (DFFRQX2M)       0.00       0.00 r
  SYS_CTRL_BLOCK/current_state_reg[3]/Q (DFFRQX2M)        0.49       0.49 f
  SYS_CTRL_BLOCK/U36/Y (INVX2M)                           0.10       0.59 r
  SYS_CTRL_BLOCK/U54/Y (AND2X2M)                          0.21       0.80 r
  SYS_CTRL_BLOCK/U51/Y (NAND3X2M)                         0.14       0.94 f
  SYS_CTRL_BLOCK/U27/Y (AND2X2M)                          0.21       1.15 f
  SYS_CTRL_BLOCK/U18/Y (NOR2BX2M)                         0.15       1.30 f
  SYS_CTRL_BLOCK/U17/Y (NOR2X2M)                          0.18       1.48 r
  SYS_CTRL_BLOCK/WrEn (SYS_CTRL)                          0.00       1.48 r
  register_BLOCK/WrEn (register)                          0.00       1.48 r
  register_BLOCK/U31/Y (NOR2BX2M)                         0.20       1.68 r
  register_BLOCK/U178/Y (NOR2BX2M)                        0.17       1.85 r
  register_BLOCK/U45/Y (NOR2BX2M)                         0.27       2.13 r
  register_BLOCK/U55/Y (NAND2X2M)                         0.24       2.37 f
  register_BLOCK/U180/Y (OAI2BB2X1M)                      0.28       2.65 f
  register_BLOCK/Reg_File_reg[2][7]/D (DFFSQX2M)          0.00       2.65 f
  data arrival time                                                  2.65

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_BLOCK/Reg_File_reg[2][7]/CK (DFFSQX2M)         0.00       9.80 r
  library setup time                                     -0.26       9.54
  data required time                                                 9.54
  --------------------------------------------------------------------------
  data required time                                                 9.54
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                        6.89


  Startpoint: SYS_CTRL_BLOCK/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: register_BLOCK/Reg_File_reg[0][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL_BLOCK/current_state_reg[3]/CK (DFFRQX2M)       0.00       0.00 r
  SYS_CTRL_BLOCK/current_state_reg[3]/Q (DFFRQX2M)        0.49       0.49 f
  SYS_CTRL_BLOCK/U36/Y (INVX2M)                           0.10       0.59 r
  SYS_CTRL_BLOCK/U54/Y (AND2X2M)                          0.21       0.80 r
  SYS_CTRL_BLOCK/U51/Y (NAND3X2M)                         0.14       0.94 f
  SYS_CTRL_BLOCK/U27/Y (AND2X2M)                          0.21       1.15 f
  SYS_CTRL_BLOCK/U18/Y (NOR2BX2M)                         0.15       1.30 f
  SYS_CTRL_BLOCK/U17/Y (NOR2X2M)                          0.18       1.48 r
  SYS_CTRL_BLOCK/WrEn (SYS_CTRL)                          0.00       1.48 r
  register_BLOCK/WrEn (register)                          0.00       1.48 r
  register_BLOCK/U31/Y (NOR2BX2M)                         0.20       1.68 r
  register_BLOCK/U178/Y (NOR2BX2M)                        0.17       1.85 r
  register_BLOCK/U45/Y (NOR2BX2M)                         0.27       2.13 r
  register_BLOCK/U29/Y (NAND2BX2M)                        0.22       2.35 f
  register_BLOCK/U21/Y (INVX2M)                           0.13       2.48 r
  register_BLOCK/U198/Y (MX2X2M)                          0.13       2.60 r
  register_BLOCK/Reg_File_reg[0][6]/D (DFFRQX2M)          0.00       2.60 r
  data arrival time                                                  2.60

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  register_BLOCK/Reg_File_reg[0][6]/CK (DFFRQX2M)         0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -2.60
  --------------------------------------------------------------------------
  slack (MET)                                                        6.90


  Startpoint: UART_TOP_BLOCK/UART_RX_BLOCK/stop_check_BLOCK/stp_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: framing_error
            (output port clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_BLOCK/UART_RX_BLOCK/stop_check_BLOCK/stp_err_reg/CK (DFFRHQX8M)
                                                          0.00       0.00 r
  UART_TOP_BLOCK/UART_RX_BLOCK/stop_check_BLOCK/stp_err_reg/Q (DFFRHQX8M)
                                                          1.05       1.05 r
  UART_TOP_BLOCK/UART_RX_BLOCK/stop_check_BLOCK/stp_err (stop_check)
                                                          0.00       1.05 r
  UART_TOP_BLOCK/UART_RX_BLOCK/stp_err (UART_RX)          0.00       1.05 r
  UART_TOP_BLOCK/framing_error (UART_TOP)                 0.00       1.05 r
  framing_error (out)                                     0.00       1.05 r
  data arrival time                                                  1.05

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                      215.76


  Startpoint: UART_TOP_BLOCK/UART_RX_BLOCK/parity_check_BLOCK/par_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: parity_error
            (output port clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_BLOCK/UART_RX_BLOCK/parity_check_BLOCK/par_err_reg/CK (DFFRHQX8M)
                                                          0.00       0.00 r
  UART_TOP_BLOCK/UART_RX_BLOCK/parity_check_BLOCK/par_err_reg/Q (DFFRHQX8M)
                                                          1.05       1.05 r
  UART_TOP_BLOCK/UART_RX_BLOCK/parity_check_BLOCK/par_err (parity_check)
                                                          0.00       1.05 r
  UART_TOP_BLOCK/UART_RX_BLOCK/par_err (UART_RX)          0.00       1.05 r
  UART_TOP_BLOCK/parity_error (UART_TOP)                  0.00       1.05 r
  parity_error (out)                                      0.00       1.05 r
  data arrival time                                                  1.05

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                      215.76


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.03      54.28 f
  UART_TOP_BLOCK/RX_IN_S (UART_TOP)                       0.00      54.28 f
  UART_TOP_BLOCK/UART_RX_BLOCK/RX_IN (UART_RX)            0.00      54.28 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/RX_IN (FSM)      0.00      54.28 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U12/Y (NOR3X2M)
                                                          0.21      54.50 r
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U11/Y (AOI31X2M)
                                                          0.07      54.57 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U9/Y (OAI211X2M)
                                                          0.09      54.66 r
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00      54.66 r
  data arrival time                                                 54.66

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.06 r
  library setup time                                     -0.32     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                -54.66
  --------------------------------------------------------------------------
  slack (MET)                                                      216.08


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/samples_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.04      54.29 r
  UART_TOP_BLOCK/RX_IN_S (UART_TOP)                       0.00      54.29 r
  UART_TOP_BLOCK/UART_RX_BLOCK/RX_IN (UART_RX)            0.00      54.29 r
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/RX_IN (data_sampling)
                                                          0.00      54.29 r
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/U52/Y (CLKINVX1M)
                                                          0.09      54.38 f
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/U39/Y (MXI2X1M)
                                                          0.12      54.50 r
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/samples_reg[1]/D (DFFRQX2M)
                                                          0.00      54.50 r
  data arrival time                                                 54.50

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/samples_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.06 r
  library setup time                                     -0.32     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                -54.50
  --------------------------------------------------------------------------
  slack (MET)                                                      216.24


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/samples_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.04      54.29 r
  UART_TOP_BLOCK/RX_IN_S (UART_TOP)                       0.00      54.29 r
  UART_TOP_BLOCK/UART_RX_BLOCK/RX_IN (UART_RX)            0.00      54.29 r
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/RX_IN (data_sampling)
                                                          0.00      54.29 r
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/U52/Y (CLKINVX1M)
                                                          0.09      54.38 f
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/U49/Y (MXI2X1M)
                                                          0.11      54.49 r
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/samples_reg[0]/D (DFFRQX2M)
                                                          0.00      54.49 r
  data arrival time                                                 54.49

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/samples_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.06 r
  library setup time                                     -0.32     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                -54.49
  --------------------------------------------------------------------------
  slack (MET)                                                      216.26


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/samples_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.04      54.29 r
  UART_TOP_BLOCK/RX_IN_S (UART_TOP)                       0.00      54.29 r
  UART_TOP_BLOCK/UART_RX_BLOCK/RX_IN (UART_RX)            0.00      54.29 r
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/RX_IN (data_sampling)
                                                          0.00      54.29 r
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/U28/Y (CLKMX2X2M)
                                                          0.17      54.47 r
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/samples_reg[2]/D (DFFRQX2M)
                                                          0.00      54.47 r
  data arrival time                                                 54.47

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/samples_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.06 r
  library setup time                                     -0.30     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                -54.47
  --------------------------------------------------------------------------
  slack (MET)                                                      216.29


  Startpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.55       0.55 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U9/CO (ADDHX1M)
                                                          0.22       0.78 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U11/CO (ADDHX1M)
                                                          0.19       0.97 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U10/CO (ADDHX1M)
                                                          0.19       1.16 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U14/CO (ADDHX1M)
                                                          0.20       1.36 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U25/Y (CLKXOR2X2M)
                                                          0.18       1.55 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U30/Y (XNOR2X1M)
                                                          0.10       1.65 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U31/Y (NAND3X1M)
                                                          0.14       1.79 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U35/Y (NOR4X1M)
                                                          0.47       2.26 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U3/Y (NAND2X2M)
                                                          0.14       2.40 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U8/Y (NAND2BX2M)
                                                          0.21       2.61 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U13/Y (NOR2BX2M)
                                                          0.11       2.72 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U12/Y (CLKXOR2X2M)
                                                          0.21       2.94 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/bit_cnt_reg[2]/D (DFFRQX2M)
                                                          0.00       2.94 r
  data arrival time                                                  2.94

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/bit_cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.06 r
  library setup time                                     -0.30     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -2.94
  --------------------------------------------------------------------------
  slack (MET)                                                      267.82


  Startpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.55       0.55 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U9/CO (ADDHX1M)
                                                          0.22       0.78 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U11/CO (ADDHX1M)
                                                          0.19       0.97 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U10/CO (ADDHX1M)
                                                          0.19       1.16 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U14/CO (ADDHX1M)
                                                          0.20       1.36 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U25/Y (CLKXOR2X2M)
                                                          0.18       1.55 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U30/Y (XNOR2X1M)
                                                          0.10       1.65 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U31/Y (NAND3X1M)
                                                          0.14       1.79 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U35/Y (NOR4X1M)
                                                          0.47       2.26 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U3/Y (NAND2X2M)
                                                          0.14       2.40 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U8/Y (NAND2BX2M)
                                                          0.21       2.61 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U19/Y (XNOR2X2M)
                                                          0.13       2.74 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/bit_cnt_reg[1]/D (DFFRQX2M)
                                                          0.00       2.74 r
  data arrival time                                                  2.74

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/bit_cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.06 r
  library setup time                                     -0.32     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -2.74
  --------------------------------------------------------------------------
  slack (MET)                                                      268.00


  Startpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.55       0.55 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.55 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/edge_cnt[0] (FSM)
                                                          0.00       0.55 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U18/CO (ADDHX1M)
                                                          0.22       0.78 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U20/CO (ADDHX1M)
                                                          0.19       0.97 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U19/CO (ADDHX1M)
                                                          0.19       1.16 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U21/CO (ADDHX1M)
                                                          0.20       1.36 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U36/Y (CLKXOR2X2M)
                                                          0.19       1.55 r
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U41/Y (XNOR2X1M)
                                                          0.18       1.73 r
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U42/Y (NAND3X1M)
                                                          0.14       1.87 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U46/Y (NOR4X1M)
                                                          0.34       2.21 r
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U14/Y (NAND4X2M)
                                                          0.21       2.42 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U7/Y (INVX2M)
                                                          0.11       2.53 r
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U23/Y (NAND3BX2M)
                                                          0.11       2.64 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U22/Y (OAI211X2M)
                                                          0.08       2.71 r
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/current_state_reg[2]/D (DFFRQX2M)
                                                          0.00       2.71 r
  data arrival time                                                  2.71

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.06 r
  library setup time                                     -0.32     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                      268.03


  Startpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.55       0.55 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.55 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/edge_cnt[0] (FSM)
                                                          0.00       0.55 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U18/CO (ADDHX1M)
                                                          0.22       0.78 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U20/CO (ADDHX1M)
                                                          0.19       0.97 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U19/CO (ADDHX1M)
                                                          0.19       1.16 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U21/CO (ADDHX1M)
                                                          0.20       1.36 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U36/Y (CLKXOR2X2M)
                                                          0.19       1.55 r
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U41/Y (XNOR2X1M)
                                                          0.18       1.73 r
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U42/Y (NAND3X1M)
                                                          0.14       1.87 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U46/Y (NOR4X1M)
                                                          0.34       2.21 r
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U14/Y (NAND4X2M)
                                                          0.21       2.42 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U17/Y (OAI21X2M)
                                                          0.17       2.58 r
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U15/Y (OAI211XLM)
                                                          0.14       2.72 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       2.72 f
  data arrival time                                                  2.72

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.06 r
  library setup time                                     -0.18     270.88
  data required time                                               270.88
  --------------------------------------------------------------------------
  data required time                                               270.88
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                      268.15


  Startpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.55       0.55 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U9/CO (ADDHX1M)
                                                          0.22       0.78 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U11/CO (ADDHX1M)
                                                          0.19       0.97 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U10/CO (ADDHX1M)
                                                          0.19       1.16 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U14/CO (ADDHX1M)
                                                          0.20       1.36 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U25/Y (CLKXOR2X2M)
                                                          0.18       1.55 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U30/Y (XNOR2X1M)
                                                          0.10       1.65 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U31/Y (NAND3X1M)
                                                          0.14       1.79 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U35/Y (NOR4X1M)
                                                          0.47       2.26 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U3/Y (NAND2X2M)
                                                          0.14       2.40 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U18/Y (XNOR2X2M)
                                                          0.15       2.55 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/bit_cnt_reg[0]/D (DFFRQX2M)
                                                          0.00       2.55 r
  data arrival time                                                  2.55

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/bit_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.06 r
  library setup time                                     -0.32     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -2.55
  --------------------------------------------------------------------------
  slack (MET)                                                      268.19


  Startpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.55       0.55 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U9/CO (ADDHX1M)
                                                          0.22       0.78 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U11/CO (ADDHX1M)
                                                          0.19       0.97 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U10/CO (ADDHX1M)
                                                          0.19       1.16 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U14/CO (ADDHX1M)
                                                          0.20       1.36 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U25/Y (CLKXOR2X2M)
                                                          0.18       1.55 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U30/Y (XNOR2X1M)
                                                          0.10       1.65 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U31/Y (NAND3X1M)
                                                          0.14       1.79 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U35/Y (NOR4X1M)
                                                          0.47       2.26 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U7/Y (NOR2BXLM)
                                                          0.11       2.37 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[4]/D (DFFRQX2M)
                                                          0.00       2.37 f
  data arrival time                                                  2.37

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[4]/CK (DFFRQX2M)
                                                          0.00     271.06 r
  library setup time                                     -0.18     270.88
  data required time                                               270.88
  --------------------------------------------------------------------------
  data required time                                               270.88
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                      268.51


  Startpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.55       0.55 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U9/CO (ADDHX1M)
                                                          0.22       0.78 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U11/CO (ADDHX1M)
                                                          0.19       0.97 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U10/CO (ADDHX1M)
                                                          0.19       1.16 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U14/CO (ADDHX1M)
                                                          0.20       1.36 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U25/Y (CLKXOR2X2M)
                                                          0.18       1.55 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U30/Y (XNOR2X1M)
                                                          0.10       1.65 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U31/Y (NAND3X1M)
                                                          0.14       1.79 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U35/Y (NOR4X1M)
                                                          0.47       2.26 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U6/Y (NOR2BXLM)
                                                          0.11       2.37 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[3]/D (DFFRQX2M)
                                                          0.00       2.37 f
  data arrival time                                                  2.37

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.06 r
  library setup time                                     -0.18     270.88
  data required time                                               270.88
  --------------------------------------------------------------------------
  data required time                                               270.88
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                      268.51


  Startpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.55       0.55 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U9/CO (ADDHX1M)
                                                          0.22       0.78 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U11/CO (ADDHX1M)
                                                          0.19       0.97 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U10/CO (ADDHX1M)
                                                          0.19       1.16 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U14/CO (ADDHX1M)
                                                          0.20       1.36 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U25/Y (CLKXOR2X2M)
                                                          0.18       1.55 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U30/Y (XNOR2X1M)
                                                          0.10       1.65 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U31/Y (NAND3X1M)
                                                          0.14       1.79 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U35/Y (NOR4X1M)
                                                          0.47       2.26 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U5/Y (NOR2BXLM)
                                                          0.11       2.37 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[2]/D (DFFRQX2M)
                                                          0.00       2.37 f
  data arrival time                                                  2.37

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.06 r
  library setup time                                     -0.18     270.88
  data required time                                               270.88
  --------------------------------------------------------------------------
  data required time                                               270.88
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                      268.51


  Startpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.55       0.55 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U9/CO (ADDHX1M)
                                                          0.22       0.78 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U11/CO (ADDHX1M)
                                                          0.19       0.97 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U10/CO (ADDHX1M)
                                                          0.19       1.16 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U14/CO (ADDHX1M)
                                                          0.20       1.36 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U25/Y (CLKXOR2X2M)
                                                          0.18       1.55 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U30/Y (XNOR2X1M)
                                                          0.10       1.65 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U31/Y (NAND3X1M)
                                                          0.14       1.79 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U35/Y (NOR4X1M)
                                                          0.47       2.26 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U4/Y (NOR2BXLM)
                                                          0.11       2.37 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[1]/D (DFFRQX2M)
                                                          0.00       2.37 f
  data arrival time                                                  2.37

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.06 r
  library setup time                                     -0.18     270.88
  data required time                                               270.88
  --------------------------------------------------------------------------
  data required time                                               270.88
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                      268.51


  Startpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.55       0.55 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U9/CO (ADDHX1M)
                                                          0.22       0.78 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U11/CO (ADDHX1M)
                                                          0.19       0.97 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U10/CO (ADDHX1M)
                                                          0.19       1.16 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U14/CO (ADDHX1M)
                                                          0.20       1.36 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U25/Y (CLKXOR2X2M)
                                                          0.18       1.55 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U30/Y (XNOR2X1M)
                                                          0.10       1.65 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U31/Y (NAND3X1M)
                                                          0.14       1.79 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U35/Y (NOR4X1M)
                                                          0.47       2.26 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U15/Y (NOR2X2M)
                                                          0.09       2.36 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[5]/D (DFFRQX2M)
                                                          0.00       2.36 f
  data arrival time                                                  2.36

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[5]/CK (DFFRQX2M)
                                                          0.00     271.06 r
  library setup time                                     -0.17     270.89
  data required time                                               270.89
  --------------------------------------------------------------------------
  data required time                                               270.89
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                      268.53


  Startpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.55       0.55 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U9/CO (ADDHX1M)
                                                          0.22       0.78 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U11/CO (ADDHX1M)
                                                          0.19       0.97 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U10/CO (ADDHX1M)
                                                          0.19       1.16 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U14/CO (ADDHX1M)
                                                          0.20       1.36 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U25/Y (CLKXOR2X2M)
                                                          0.18       1.55 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U30/Y (XNOR2X1M)
                                                          0.10       1.65 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U31/Y (NAND3X1M)
                                                          0.14       1.79 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U35/Y (NOR4X1M)
                                                          0.47       2.26 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/U17/Y (NOR2X2M)
                                                          0.09       2.36 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/D (DFFRQX2M)
                                                          0.00       2.36 f
  data arrival time                                                  2.36

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.06 r
  library setup time                                     -0.17     270.89
  data required time                                               270.89
  --------------------------------------------------------------------------
  data required time                                               270.89
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                      268.53


  Startpoint: UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/valid_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.55       0.55 f
  UART_TOP_BLOCK/UART_RX_BLOCK/edge_bit_counter_BLOCK/edge_cnt[0] (edge_bit_counter)
                                                          0.00       0.55 f
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/edge_cnt[0] (data_sampling)
                                                          0.00       0.55 f
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/U18/Y (NOR2BX1M)
                                                          0.21       0.77 f
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/U19/Y (OAI2B2X1M)
                                                          0.20       0.97 r
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/U20/Y (NAND4BBX1M)
                                                          0.21       1.19 f
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/U24/Y (NOR4X1M)
                                                          0.19       1.38 r
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/U50/Y (CLKNAND2X2M)
                                                          0.18       1.56 f
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/U38/Y (CLKNAND2X2M)
                                                          0.08       1.64 r
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/U27/Y (OAI2BB1X1M)
                                                          0.13       1.77 r
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/valid_reg/D (DFFRQX2M)
                                                          0.00       1.77 r
  data arrival time                                                  1.77

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  UART_TOP_BLOCK/UART_RX_BLOCK/data_sampling_BLOCK/valid_reg/CK (DFFRQX2M)
                                                          0.00     271.06 r
  library setup time                                     -0.31     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                      268.98


  Startpoint: UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_RX_BLOCK/deserializer_BLOCK/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U24/Y (NOR2X2M)
                                                          0.15       0.65 r
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U34/Y (NOR2BX2M)
                                                          0.30       0.95 r
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U33/Y (BUFX2M)
                                                          0.15       1.10 r
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/deser_en (FSM)
                                                          0.00       1.10 r
  UART_TOP_BLOCK/UART_RX_BLOCK/deserializer_BLOCK/deser_en (deserializer)
                                                          0.00       1.10 r
  UART_TOP_BLOCK/UART_RX_BLOCK/deserializer_BLOCK/U23/Y (AND2X2M)
                                                          0.15       1.25 r
  UART_TOP_BLOCK/UART_RX_BLOCK/deserializer_BLOCK/U6/Y (NAND2BX2M)
                                                          0.12       1.37 f
  UART_TOP_BLOCK/UART_RX_BLOCK/deserializer_BLOCK/U3/Y (NAND2BX2M)
                                                          0.24       1.61 f
  UART_TOP_BLOCK/UART_RX_BLOCK/deserializer_BLOCK/U21/Y (OAI21X2M)
                                                          0.16       1.77 r
  UART_TOP_BLOCK/UART_RX_BLOCK/deserializer_BLOCK/P_DATA_reg[0]/D (DFFRQX2M)
                                                          0.00       1.77 r
  data arrival time                                                  1.77

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  UART_TOP_BLOCK/UART_RX_BLOCK/deserializer_BLOCK/P_DATA_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.06 r
  library setup time                                     -0.31     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                      268.98


  Startpoint: UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_RX_BLOCK/deserializer_BLOCK/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.51       0.51 f
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U24/Y (NOR2X2M)
                                                          0.15       0.65 r
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U34/Y (NOR2BX2M)
                                                          0.30       0.95 r
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/U33/Y (BUFX2M)
                                                          0.15       1.10 r
  UART_TOP_BLOCK/UART_RX_BLOCK/FSM_BLOCK/deser_en (FSM)
                                                          0.00       1.10 r
  UART_TOP_BLOCK/UART_RX_BLOCK/deserializer_BLOCK/deser_en (deserializer)
                                                          0.00       1.10 r
  UART_TOP_BLOCK/UART_RX_BLOCK/deserializer_BLOCK/U23/Y (AND2X2M)
                                                          0.15       1.25 r
  UART_TOP_BLOCK/UART_RX_BLOCK/deserializer_BLOCK/U6/Y (NAND2BX2M)
                                                          0.12       1.37 f
  UART_TOP_BLOCK/UART_RX_BLOCK/deserializer_BLOCK/U3/Y (NAND2BX2M)
                                                          0.24       1.61 f
  UART_TOP_BLOCK/UART_RX_BLOCK/deserializer_BLOCK/U7/Y (OAI21X2M)
                                                          0.15       1.76 r
  UART_TOP_BLOCK/UART_RX_BLOCK/deserializer_BLOCK/P_DATA_reg[1]/D (DFFRQX2M)
                                                          0.00       1.76 r
  data arrival time                                                  1.76

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  UART_TOP_BLOCK/UART_RX_BLOCK/deserializer_BLOCK/P_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.06 r
  library setup time                                     -0.31     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                      268.99


  Startpoint: UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_O (output port clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[5]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[5]/Q (DFFRQX1M)
                                                          0.50       0.50 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/U6/Y (XOR3XLM)
                                                          0.49       0.99 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/U2/Y (XOR3XLM)
                                                          0.46       1.45 r
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/par_bit (parityCalc)
                                                          0.00       1.45 r
  UART_TOP_BLOCK/UART_TX_BLOCK/MUX_block/inputs[3] (MUX)
                                                          0.00       1.45 r
  UART_TOP_BLOCK/UART_TX_BLOCK/MUX_block/U1/Y (MX4X8M)
                                                          0.98       2.43 r
  UART_TOP_BLOCK/UART_TX_BLOCK/MUX_block/TX_OUT (MUX)     0.00       2.43 r
  UART_TOP_BLOCK/UART_TX_BLOCK/TX_OUT (UART_TX)           0.00       2.43 r
  UART_TOP_BLOCK/TX_OUT_S (UART_TOP)                      0.00       2.43 r
  UART_TX_O (out)                                         0.00       2.43 r
  data arrival time                                                  2.43

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  clock uncertainty                                      -0.20    8680.12
  output external delay                                 -54.25    8625.87
  data required time                                              8625.87
  --------------------------------------------------------------------------
  data required time                                              8625.87
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (MET)                                                     8623.43


  Startpoint: FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/Q (DFFRQX1M)
                                                          0.48       0.48 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr[0] (FIFO_RD)             0.00       0.48 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/raddr[0] (FIFO_MEM_CNTRL)
                                                          0.00       0.48 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U122/Y (BUFX2M)         0.55       1.03 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U113/Y (MX4X1M)         0.45       1.48 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U112/Y (MX2X2M)         0.24       1.72 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/rdata[5] (FIFO_MEM_CNTRL)
                                                          0.00       1.72 f
  FIFO_BLOCK/rdata[5] (FIFO_TOP)                          0.00       1.72 f
  UART_TOP_BLOCK/TX_IN_P[5] (UART_TOP)                    0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/P_DATA[5] (UART_TX)        0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/P_DATA[5] (serializer)
                                                          0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U33/Y (AO22X1M)
                                                          0.32       2.03 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[5]/D (DFFSQX2M)
                                                          0.00       2.03 f
  data arrival time                                                  2.03

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  clock uncertainty                                      -0.20    8680.12
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[5]/CK (DFFSQX2M)
                                                          0.00    8680.12 r
  library setup time                                     -0.26    8679.86
  data required time                                              8679.86
  --------------------------------------------------------------------------
  data required time                                              8679.86
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.83


  Startpoint: FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/Q (DFFRQX1M)
                                                          0.48       0.48 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr[0] (FIFO_RD)             0.00       0.48 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/raddr[0] (FIFO_MEM_CNTRL)
                                                          0.00       0.48 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U122/Y (BUFX2M)         0.55       1.03 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U101/Y (MX4X1M)         0.45       1.48 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U100/Y (MX2X2M)         0.24       1.72 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/rdata[1] (FIFO_MEM_CNTRL)
                                                          0.00       1.72 f
  FIFO_BLOCK/rdata[1] (FIFO_TOP)                          0.00       1.72 f
  UART_TOP_BLOCK/TX_IN_P[1] (UART_TOP)                    0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/P_DATA[1] (UART_TX)        0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/P_DATA[1] (serializer)
                                                          0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U29/Y (AO22X1M)
                                                          0.32       2.03 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[1]/D (DFFSQX2M)
                                                          0.00       2.03 f
  data arrival time                                                  2.03

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  clock uncertainty                                      -0.20    8680.12
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[1]/CK (DFFSQX2M)
                                                          0.00    8680.12 r
  library setup time                                     -0.26    8679.86
  data required time                                              8679.86
  --------------------------------------------------------------------------
  data required time                                              8679.86
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.83


  Startpoint: FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/Q (DFFRQX1M)
                                                          0.48       0.48 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr[0] (FIFO_RD)             0.00       0.48 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/raddr[0] (FIFO_MEM_CNTRL)
                                                          0.00       0.48 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U122/Y (BUFX2M)         0.55       1.03 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U119/Y (MX4X1M)         0.45       1.48 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U118/Y (MX2X2M)         0.24       1.72 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/rdata[7] (FIFO_MEM_CNTRL)
                                                          0.00       1.72 f
  FIFO_BLOCK/rdata[7] (FIFO_TOP)                          0.00       1.72 f
  UART_TOP_BLOCK/TX_IN_P[7] (UART_TOP)                    0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/P_DATA[7] (UART_TX)        0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/P_DATA[7] (serializer)
                                                          0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U35/Y (AO22X1M)
                                                          0.32       2.03 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[7]/D (DFFSQX2M)
                                                          0.00       2.03 f
  data arrival time                                                  2.03

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  clock uncertainty                                      -0.20    8680.12
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[7]/CK (DFFSQX2M)
                                                          0.00    8680.12 r
  library setup time                                     -0.26    8679.86
  data required time                                              8679.86
  --------------------------------------------------------------------------
  data required time                                              8679.86
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.83


  Startpoint: FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/Q (DFFRQX1M)
                                                          0.48       0.48 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr[0] (FIFO_RD)             0.00       0.48 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/raddr[0] (FIFO_MEM_CNTRL)
                                                          0.00       0.48 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U122/Y (BUFX2M)         0.55       1.03 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U107/Y (MX4X1M)         0.45       1.48 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U106/Y (MX2X2M)         0.24       1.72 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/rdata[3] (FIFO_MEM_CNTRL)
                                                          0.00       1.72 f
  FIFO_BLOCK/rdata[3] (FIFO_TOP)                          0.00       1.72 f
  UART_TOP_BLOCK/TX_IN_P[3] (UART_TOP)                    0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/P_DATA[3] (UART_TX)        0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/P_DATA[3] (serializer)
                                                          0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U31/Y (AO22X1M)
                                                          0.32       2.03 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[3]/D (DFFSQX2M)
                                                          0.00       2.03 f
  data arrival time                                                  2.03

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  clock uncertainty                                      -0.20    8680.12
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[3]/CK (DFFSQX2M)
                                                          0.00    8680.12 r
  library setup time                                     -0.26    8679.86
  data required time                                              8679.86
  --------------------------------------------------------------------------
  data required time                                              8679.86
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.83


  Startpoint: FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/Q (DFFRQX1M)
                                                          0.48       0.48 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr[0] (FIFO_RD)             0.00       0.48 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/raddr[0] (FIFO_MEM_CNTRL)
                                                          0.00       0.48 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U122/Y (BUFX2M)         0.55       1.03 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U116/Y (MX4X1M)         0.45       1.48 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U115/Y (MX2X2M)         0.24       1.72 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/rdata[6] (FIFO_MEM_CNTRL)
                                                          0.00       1.72 f
  FIFO_BLOCK/rdata[6] (FIFO_TOP)                          0.00       1.72 f
  UART_TOP_BLOCK/TX_IN_P[6] (UART_TOP)                    0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/P_DATA[6] (UART_TX)        0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/P_DATA[6] (serializer)
                                                          0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U34/Y (AO22X1M)
                                                          0.32       2.03 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[6]/D (DFFSQX2M)
                                                          0.00       2.03 f
  data arrival time                                                  2.03

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  clock uncertainty                                      -0.20    8680.12
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[6]/CK (DFFSQX2M)
                                                          0.00    8680.12 r
  library setup time                                     -0.26    8679.86
  data required time                                              8679.86
  --------------------------------------------------------------------------
  data required time                                              8679.86
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.83


  Startpoint: FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/Q (DFFRQX1M)
                                                          0.48       0.48 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr[0] (FIFO_RD)             0.00       0.48 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/raddr[0] (FIFO_MEM_CNTRL)
                                                          0.00       0.48 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U122/Y (BUFX2M)         0.55       1.03 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U104/Y (MX4X1M)         0.45       1.48 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U103/Y (MX2X2M)         0.24       1.72 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/rdata[2] (FIFO_MEM_CNTRL)
                                                          0.00       1.72 f
  FIFO_BLOCK/rdata[2] (FIFO_TOP)                          0.00       1.72 f
  UART_TOP_BLOCK/TX_IN_P[2] (UART_TOP)                    0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/P_DATA[2] (UART_TX)        0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/P_DATA[2] (serializer)
                                                          0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U30/Y (AO22X1M)
                                                          0.32       2.03 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[2]/D (DFFSQX2M)
                                                          0.00       2.03 f
  data arrival time                                                  2.03

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  clock uncertainty                                      -0.20    8680.12
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[2]/CK (DFFSQX2M)
                                                          0.00    8680.12 r
  library setup time                                     -0.26    8679.86
  data required time                                              8679.86
  --------------------------------------------------------------------------
  data required time                                              8679.86
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.83


  Startpoint: FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/Q (DFFRQX1M)
                                                          0.48       0.48 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr[0] (FIFO_RD)             0.00       0.48 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/raddr[0] (FIFO_MEM_CNTRL)
                                                          0.00       0.48 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U122/Y (BUFX2M)         0.55       1.03 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U110/Y (MX4X1M)         0.45       1.48 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U109/Y (MX2X2M)         0.24       1.72 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/rdata[4] (FIFO_MEM_CNTRL)
                                                          0.00       1.72 f
  FIFO_BLOCK/rdata[4] (FIFO_TOP)                          0.00       1.72 f
  UART_TOP_BLOCK/TX_IN_P[4] (UART_TOP)                    0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/P_DATA[4] (UART_TX)        0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/P_DATA[4] (serializer)
                                                          0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U32/Y (AO22X1M)
                                                          0.32       2.03 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[4]/D (DFFSQX2M)
                                                          0.00       2.03 f
  data arrival time                                                  2.03

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  clock uncertainty                                      -0.20    8680.12
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[4]/CK (DFFSQX2M)
                                                          0.00    8680.12 r
  library setup time                                     -0.26    8679.86
  data required time                                              8679.86
  --------------------------------------------------------------------------
  data required time                                              8679.86
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.83


  Startpoint: FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/Q (DFFRQX1M)
                                                          0.48       0.48 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr[0] (FIFO_RD)             0.00       0.48 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/raddr[0] (FIFO_MEM_CNTRL)
                                                          0.00       0.48 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U122/Y (BUFX2M)         0.55       1.03 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U98/Y (MX4X1M)          0.45       1.48 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U97/Y (MX2X2M)          0.24       1.72 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/rdata[0] (FIFO_MEM_CNTRL)
                                                          0.00       1.72 f
  FIFO_BLOCK/rdata[0] (FIFO_TOP)                          0.00       1.72 f
  UART_TOP_BLOCK/TX_IN_P[0] (UART_TOP)                    0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/P_DATA[0] (UART_TX)        0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/P_DATA[0] (serializer)
                                                          0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U28/Y (AO22X1M)
                                                          0.32       2.03 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[0]/D (DFFSQX2M)
                                                          0.00       2.03 f
  data arrival time                                                  2.03

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  clock uncertainty                                      -0.20    8680.12
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/REG_reg[0]/CK (DFFSQX2M)
                                                          0.00    8680.12 r
  library setup time                                     -0.26    8679.86
  data required time                                              8679.86
  --------------------------------------------------------------------------
  data required time                                              8679.86
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.83


  Startpoint: UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/PS_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/cnt_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/PS_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/PS_reg[1]/Q (DFFRQX1M)
                                                          0.54       0.54 r
  UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/U9/Y (INVX2M)
                                                          0.10       0.63 f
  UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/U14/Y (NAND3X2M)
                                                          0.09       0.72 r
  UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/U13/Y (NAND3X2M)
                                                          0.12       0.84 f
  UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/busy (fsm)       0.00       0.84 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/busy (serializer)
                                                          0.00       0.84 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U6/Y (NAND2BX2M)
                                                          0.31       1.15 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U16/Y (NAND3X2M)
                                                          0.19       1.34 r
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U10/Y (NAND2X2M)
                                                          0.11       1.45 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U5/Y (INVX2M)
                                                          0.09       1.54 r
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U7/Y (AOI21X2M)
                                                          0.05       1.60 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U14/Y (OAI21X2M)
                                                          0.10       1.69 r
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U9/Y (AOI21X2M)
                                                          0.06       1.76 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U8/Y (OAI22X1M)
                                                          0.18       1.93 r
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/cnt_reg[3]/D (DFFRQX1M)
                                                          0.00       1.93 r
  data arrival time                                                  1.93

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  clock uncertainty                                      -0.20    8680.12
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/cnt_reg[3]/CK (DFFRQX1M)
                                                          0.00    8680.12 r
  library setup time                                     -0.35    8679.77
  data required time                                              8679.77
  --------------------------------------------------------------------------
  data required time                                              8679.77
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.84


  Startpoint: UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/PS_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/cnt_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/PS_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/PS_reg[1]/Q (DFFRQX1M)
                                                          0.58       0.58 f
  UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/U9/Y (INVX2M)
                                                          0.12       0.70 r
  UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/U14/Y (NAND3X2M)
                                                          0.10       0.80 f
  UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/U13/Y (NAND3X2M)
                                                          0.11       0.91 r
  UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/busy (fsm)       0.00       0.91 r
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/busy (serializer)
                                                          0.00       0.91 r
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U6/Y (NAND2BX2M)
                                                          0.27       1.18 r
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U16/Y (NAND3X2M)
                                                          0.19       1.37 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U10/Y (NAND2X2M)
                                                          0.14       1.51 r
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U20/Y (NAND3X2M)
                                                          0.12       1.63 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U12/Y (OAI32X1M)
                                                          0.25       1.88 r
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/cnt_reg[2]/D (DFFRQX1M)
                                                          0.00       1.88 r
  data arrival time                                                  1.88

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  clock uncertainty                                      -0.20    8680.12
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/cnt_reg[2]/CK (DFFRQX1M)
                                                          0.00    8680.12 r
  library setup time                                     -0.37    8679.75
  data required time                                              8679.75
  --------------------------------------------------------------------------
  data required time                                              8679.75
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.88


  Startpoint: UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/PS_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/cnt_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/PS_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/PS_reg[1]/Q (DFFRQX1M)
                                                          0.58       0.58 f
  UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/U9/Y (INVX2M)
                                                          0.12       0.70 r
  UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/U14/Y (NAND3X2M)
                                                          0.10       0.80 f
  UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/U13/Y (NAND3X2M)
                                                          0.11       0.91 r
  UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/busy (fsm)       0.00       0.91 r
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/busy (serializer)
                                                          0.00       0.91 r
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U6/Y (NAND2BX2M)
                                                          0.27       1.18 r
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U16/Y (NAND3X2M)
                                                          0.19       1.37 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U10/Y (NAND2X2M)
                                                          0.14       1.51 r
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U20/Y (NAND3X2M)
                                                          0.12       1.63 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U15/Y (OAI22X1M)
                                                          0.20       1.83 r
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/cnt_reg[1]/D (DFFRQX1M)
                                                          0.00       1.83 r
  data arrival time                                                  1.83

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  clock uncertainty                                      -0.20    8680.12
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/cnt_reg[1]/CK (DFFRQX1M)
                                                          0.00    8680.12 r
  library setup time                                     -0.35    8679.77
  data required time                                              8679.77
  --------------------------------------------------------------------------
  data required time                                              8679.77
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.94


  Startpoint: UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/PS_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/cnt_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/PS_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/PS_reg[1]/Q (DFFRQX1M)
                                                          0.58       0.58 f
  UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/U9/Y (INVX2M)
                                                          0.12       0.70 r
  UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/U14/Y (NAND3X2M)
                                                          0.10       0.80 f
  UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/U13/Y (NAND3X2M)
                                                          0.11       0.91 r
  UART_TOP_BLOCK/UART_TX_BLOCK/fsm_block/busy (fsm)       0.00       0.91 r
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/busy (serializer)
                                                          0.00       0.91 r
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U6/Y (NAND2BX2M)
                                                          0.27       1.18 r
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U16/Y (NAND3X2M)
                                                          0.19       1.37 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U10/Y (NAND2X2M)
                                                          0.14       1.51 r
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U5/Y (INVX2M)
                                                          0.06       1.58 f
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/U11/Y (OAI32X1M)
                                                          0.23       1.80 r
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/cnt_reg[0]/D (DFFRQX1M)
                                                          0.00       1.80 r
  data arrival time                                                  1.80

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  clock uncertainty                                      -0.20    8680.12
  UART_TOP_BLOCK/UART_TX_BLOCK/serializer_block/cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00    8680.12 r
  library setup time                                     -0.37    8679.75
  data required time                                              8679.75
  --------------------------------------------------------------------------
  data required time                                              8679.75
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.95


  Startpoint: FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/Q (DFFRQX1M)
                                                          0.48       0.48 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr[0] (FIFO_RD)             0.00       0.48 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/raddr[0] (FIFO_MEM_CNTRL)
                                                          0.00       0.48 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U122/Y (BUFX2M)         0.55       1.03 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U116/Y (MX4X1M)         0.45       1.48 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U115/Y (MX2X2M)         0.24       1.72 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/rdata[6] (FIFO_MEM_CNTRL)
                                                          0.00       1.72 f
  FIFO_BLOCK/rdata[6] (FIFO_TOP)                          0.00       1.72 f
  UART_TOP_BLOCK/TX_IN_P[6] (UART_TOP)                    0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/P_DATA[6] (UART_TX)        0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/P_DATA[6] (parityCalc)
                                                          0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/U14/Y (AO2B2X2M)
                                                          0.31       2.02 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[6]/D (DFFRQX1M)
                                                          0.00       2.02 f
  data arrival time                                                  2.02

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  clock uncertainty                                      -0.20    8680.12
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[6]/CK (DFFRQX1M)
                                                          0.00    8680.12 r
  library setup time                                     -0.13    8679.99
  data required time                                              8679.99
  --------------------------------------------------------------------------
  data required time                                              8679.99
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.97


  Startpoint: FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/Q (DFFRQX1M)
                                                          0.48       0.48 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr[0] (FIFO_RD)             0.00       0.48 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/raddr[0] (FIFO_MEM_CNTRL)
                                                          0.00       0.48 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U122/Y (BUFX2M)         0.55       1.03 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U113/Y (MX4X1M)         0.45       1.48 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U112/Y (MX2X2M)         0.24       1.72 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/rdata[5] (FIFO_MEM_CNTRL)
                                                          0.00       1.72 f
  FIFO_BLOCK/rdata[5] (FIFO_TOP)                          0.00       1.72 f
  UART_TOP_BLOCK/TX_IN_P[5] (UART_TOP)                    0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/P_DATA[5] (UART_TX)        0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/P_DATA[5] (parityCalc)
                                                          0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/U13/Y (AO2B2X2M)
                                                          0.31       2.02 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[5]/D (DFFRQX1M)
                                                          0.00       2.02 f
  data arrival time                                                  2.02

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  clock uncertainty                                      -0.20    8680.12
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[5]/CK (DFFRQX1M)
                                                          0.00    8680.12 r
  library setup time                                     -0.13    8679.99
  data required time                                              8679.99
  --------------------------------------------------------------------------
  data required time                                              8679.99
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.97


  Startpoint: FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/Q (DFFRQX1M)
                                                          0.48       0.48 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr[0] (FIFO_RD)             0.00       0.48 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/raddr[0] (FIFO_MEM_CNTRL)
                                                          0.00       0.48 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U122/Y (BUFX2M)         0.55       1.03 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U110/Y (MX4X1M)         0.45       1.48 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U109/Y (MX2X2M)         0.24       1.72 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/rdata[4] (FIFO_MEM_CNTRL)
                                                          0.00       1.72 f
  FIFO_BLOCK/rdata[4] (FIFO_TOP)                          0.00       1.72 f
  UART_TOP_BLOCK/TX_IN_P[4] (UART_TOP)                    0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/P_DATA[4] (UART_TX)        0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/P_DATA[4] (parityCalc)
                                                          0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/U12/Y (AO2B2X2M)
                                                          0.31       2.02 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[4]/D (DFFRQX1M)
                                                          0.00       2.02 f
  data arrival time                                                  2.02

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  clock uncertainty                                      -0.20    8680.12
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[4]/CK (DFFRQX1M)
                                                          0.00    8680.12 r
  library setup time                                     -0.13    8679.99
  data required time                                              8679.99
  --------------------------------------------------------------------------
  data required time                                              8679.99
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.97


  Startpoint: FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/Q (DFFRQX1M)
                                                          0.48       0.48 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr[0] (FIFO_RD)             0.00       0.48 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/raddr[0] (FIFO_MEM_CNTRL)
                                                          0.00       0.48 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U122/Y (BUFX2M)         0.55       1.03 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U107/Y (MX4X1M)         0.45       1.48 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U106/Y (MX2X2M)         0.24       1.72 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/rdata[3] (FIFO_MEM_CNTRL)
                                                          0.00       1.72 f
  FIFO_BLOCK/rdata[3] (FIFO_TOP)                          0.00       1.72 f
  UART_TOP_BLOCK/TX_IN_P[3] (UART_TOP)                    0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/P_DATA[3] (UART_TX)        0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/P_DATA[3] (parityCalc)
                                                          0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/U11/Y (AO2B2X2M)
                                                          0.31       2.02 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[3]/D (DFFRQX1M)
                                                          0.00       2.02 f
  data arrival time                                                  2.02

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  clock uncertainty                                      -0.20    8680.12
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[3]/CK (DFFRQX1M)
                                                          0.00    8680.12 r
  library setup time                                     -0.13    8679.99
  data required time                                              8679.99
  --------------------------------------------------------------------------
  data required time                                              8679.99
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.97


  Startpoint: FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/Q (DFFRQX1M)
                                                          0.48       0.48 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr[0] (FIFO_RD)             0.00       0.48 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/raddr[0] (FIFO_MEM_CNTRL)
                                                          0.00       0.48 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U122/Y (BUFX2M)         0.55       1.03 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U104/Y (MX4X1M)         0.45       1.48 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U103/Y (MX2X2M)         0.24       1.72 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/rdata[2] (FIFO_MEM_CNTRL)
                                                          0.00       1.72 f
  FIFO_BLOCK/rdata[2] (FIFO_TOP)                          0.00       1.72 f
  UART_TOP_BLOCK/TX_IN_P[2] (UART_TOP)                    0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/P_DATA[2] (UART_TX)        0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/P_DATA[2] (parityCalc)
                                                          0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/U10/Y (AO2B2X2M)
                                                          0.31       2.02 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[2]/D (DFFRQX1M)
                                                          0.00       2.02 f
  data arrival time                                                  2.02

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  clock uncertainty                                      -0.20    8680.12
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[2]/CK (DFFRQX1M)
                                                          0.00    8680.12 r
  library setup time                                     -0.13    8679.99
  data required time                                              8679.99
  --------------------------------------------------------------------------
  data required time                                              8679.99
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.97


  Startpoint: FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/Q (DFFRQX1M)
                                                          0.48       0.48 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr[0] (FIFO_RD)             0.00       0.48 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/raddr[0] (FIFO_MEM_CNTRL)
                                                          0.00       0.48 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U122/Y (BUFX2M)         0.55       1.03 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U101/Y (MX4X1M)         0.45       1.48 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U100/Y (MX2X2M)         0.24       1.72 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/rdata[1] (FIFO_MEM_CNTRL)
                                                          0.00       1.72 f
  FIFO_BLOCK/rdata[1] (FIFO_TOP)                          0.00       1.72 f
  UART_TOP_BLOCK/TX_IN_P[1] (UART_TOP)                    0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/P_DATA[1] (UART_TX)        0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/P_DATA[1] (parityCalc)
                                                          0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/U9/Y (AO2B2X2M)
                                                          0.31       2.02 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[1]/D (DFFRQX1M)
                                                          0.00       2.02 f
  data arrival time                                                  2.02

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  clock uncertainty                                      -0.20    8680.12
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[1]/CK (DFFRQX1M)
                                                          0.00    8680.12 r
  library setup time                                     -0.13    8679.99
  data required time                                              8679.99
  --------------------------------------------------------------------------
  data required time                                              8679.99
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.97


  Startpoint: FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr_ptr_reg[0]/Q (DFFRQX1M)
                                                          0.48       0.48 r
  FIFO_BLOCK/FIFO_RD_BLOCK/raddr[0] (FIFO_RD)             0.00       0.48 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/raddr[0] (FIFO_MEM_CNTRL)
                                                          0.00       0.48 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U122/Y (BUFX2M)         0.55       1.03 r
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U98/Y (MX4X1M)          0.45       1.48 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/U97/Y (MX2X2M)          0.24       1.72 f
  FIFO_BLOCK/FIFO_MEM_CNTRL_BLOCK/rdata[0] (FIFO_MEM_CNTRL)
                                                          0.00       1.72 f
  FIFO_BLOCK/rdata[0] (FIFO_TOP)                          0.00       1.72 f
  UART_TOP_BLOCK/TX_IN_P[0] (UART_TOP)                    0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/P_DATA[0] (UART_TX)        0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/P_DATA[0] (parityCalc)
                                                          0.00       1.72 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/U8/Y (AO2B2X2M)
                                                          0.31       2.02 f
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[0]/D (DFFRQX1M)
                                                          0.00       2.02 f
  data arrival time                                                  2.02

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  clock uncertainty                                      -0.20    8680.12
  UART_TOP_BLOCK/UART_TX_BLOCK/parityCalc_block/xor_ip_reg[0]/CK (DFFRQX1M)
                                                          0.00    8680.12 r
  library setup time                                     -0.13    8679.99
  data required time                                              8679.99
  --------------------------------------------------------------------------
  data required time                                              8679.99
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.97


  Startpoint: ClkDiv_TX_BLOCK/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_TX_BLOCK/o_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_TX_BLOCK/counter_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  ClkDiv_TX_BLOCK/counter_reg[0]/Q (DFFRQX2M)             0.50       0.50 f
  ClkDiv_TX_BLOCK/U43/Y (NOR2BX1M)                        0.20       0.70 f
  ClkDiv_TX_BLOCK/U44/Y (OAI2B2X1M)                       0.21       0.91 r
  ClkDiv_TX_BLOCK/U45/Y (CLKNAND2X2M)                     0.12       1.03 f
  ClkDiv_TX_BLOCK/U48/Y (NOR4X1M)                         0.29       1.33 r
  ClkDiv_TX_BLOCK/U16/Y (AOI22X1M)                        0.19       1.52 f
  ClkDiv_TX_BLOCK/U15/Y (NOR3X2M)                         0.25       1.77 r
  ClkDiv_TX_BLOCK/U7/Y (INVX2M)                           0.10       1.87 f
  ClkDiv_TX_BLOCK/U22/Y (NAND2X2M)                        0.09       1.95 r
  ClkDiv_TX_BLOCK/U21/Y (CLKXOR2X2M)                      0.14       2.10 r
  ClkDiv_TX_BLOCK/o_clk_reg/D (DFFRQX2M)                  0.00       2.10 r
  data arrival time                                                  2.10

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  ClkDiv_TX_BLOCK/o_clk_reg/CK (DFFRQX2M)                 0.00     271.06 r
  library setup time                                     -0.30     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                      268.66


  Startpoint: ClkDiv_RX_BLOCK/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_RX_BLOCK/o_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_RX_BLOCK/counter_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  ClkDiv_RX_BLOCK/counter_reg[0]/Q (DFFRQX2M)             0.50       0.50 f
  ClkDiv_RX_BLOCK/U43/Y (NOR2BX1M)                        0.20       0.70 f
  ClkDiv_RX_BLOCK/U44/Y (OAI2B2X1M)                       0.21       0.91 r
  ClkDiv_RX_BLOCK/U45/Y (CLKNAND2X2M)                     0.12       1.03 f
  ClkDiv_RX_BLOCK/U48/Y (NOR4X1M)                         0.29       1.33 r
  ClkDiv_RX_BLOCK/U17/Y (AOI22X1M)                        0.19       1.52 f
  ClkDiv_RX_BLOCK/U16/Y (NOR3X2M)                         0.25       1.77 r
  ClkDiv_RX_BLOCK/U8/Y (INVX2M)                           0.10       1.87 f
  ClkDiv_RX_BLOCK/U23/Y (NAND2X2M)                        0.09       1.95 r
  ClkDiv_RX_BLOCK/U22/Y (CLKXOR2X2M)                      0.14       2.10 r
  ClkDiv_RX_BLOCK/o_clk_reg/D (DFFRQX2M)                  0.00       2.10 r
  data arrival time                                                  2.10

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  ClkDiv_RX_BLOCK/o_clk_reg/CK (DFFRQX2M)                 0.00     271.06 r
  library setup time                                     -0.30     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (MET)                                                      268.66


  Startpoint: ClkDiv_TX_BLOCK/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_TX_BLOCK/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_TX_BLOCK/counter_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  ClkDiv_TX_BLOCK/counter_reg[0]/Q (DFFRQX2M)             0.50       0.50 f
  ClkDiv_TX_BLOCK/U43/Y (NOR2BX1M)                        0.20       0.70 f
  ClkDiv_TX_BLOCK/U44/Y (OAI2B2X1M)                       0.21       0.91 r
  ClkDiv_TX_BLOCK/U45/Y (CLKNAND2X2M)                     0.12       1.03 f
  ClkDiv_TX_BLOCK/U48/Y (NOR4X1M)                         0.29       1.33 r
  ClkDiv_TX_BLOCK/U16/Y (AOI22X1M)                        0.19       1.52 f
  ClkDiv_TX_BLOCK/U15/Y (NOR3X2M)                         0.25       1.77 r
  ClkDiv_TX_BLOCK/U17/Y (OAI2BB2X1M)                      0.19       1.96 r
  ClkDiv_TX_BLOCK/flag_reg/D (DFFRQX2M)                   0.00       1.96 r
  data arrival time                                                  1.96

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  ClkDiv_TX_BLOCK/flag_reg/CK (DFFRQX2M)                  0.00     271.06 r
  library setup time                                     -0.31     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                      268.79


  Startpoint: ClkDiv_RX_BLOCK/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_RX_BLOCK/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_RX_BLOCK/counter_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  ClkDiv_RX_BLOCK/counter_reg[0]/Q (DFFRQX2M)             0.50       0.50 f
  ClkDiv_RX_BLOCK/U43/Y (NOR2BX1M)                        0.20       0.70 f
  ClkDiv_RX_BLOCK/U44/Y (OAI2B2X1M)                       0.21       0.91 r
  ClkDiv_RX_BLOCK/U45/Y (CLKNAND2X2M)                     0.12       1.03 f
  ClkDiv_RX_BLOCK/U48/Y (NOR4X1M)                         0.29       1.33 r
  ClkDiv_RX_BLOCK/U17/Y (AOI22X1M)                        0.19       1.52 f
  ClkDiv_RX_BLOCK/U16/Y (NOR3X2M)                         0.25       1.77 r
  ClkDiv_RX_BLOCK/U18/Y (OAI2BB2X1M)                      0.19       1.96 r
  ClkDiv_RX_BLOCK/flag_reg/D (DFFRQX2M)                   0.00       1.96 r
  data arrival time                                                  1.96

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  ClkDiv_RX_BLOCK/flag_reg/CK (DFFRQX2M)                  0.00     271.06 r
  library setup time                                     -0.31     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                      268.79


  Startpoint: ClkDiv_TX_BLOCK/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_TX_BLOCK/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_TX_BLOCK/counter_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  ClkDiv_TX_BLOCK/counter_reg[0]/Q (DFFRQX2M)             0.50       0.50 f
  ClkDiv_TX_BLOCK/U43/Y (NOR2BX1M)                        0.20       0.70 f
  ClkDiv_TX_BLOCK/U44/Y (OAI2B2X1M)                       0.21       0.91 r
  ClkDiv_TX_BLOCK/U45/Y (CLKNAND2X2M)                     0.12       1.03 f
  ClkDiv_TX_BLOCK/U48/Y (NOR4X1M)                         0.29       1.33 r
  ClkDiv_TX_BLOCK/U16/Y (AOI22X1M)                        0.19       1.52 f
  ClkDiv_TX_BLOCK/U15/Y (NOR3X2M)                         0.25       1.77 r
  ClkDiv_TX_BLOCK/U7/Y (INVX2M)                           0.10       1.87 f
  ClkDiv_TX_BLOCK/U3/Y (NAND3X2M)                         0.15       2.02 r
  ClkDiv_TX_BLOCK/U18/Y (NOR2X2M)                         0.06       2.08 f
  ClkDiv_TX_BLOCK/counter_reg[4]/D (DFFRQX2M)             0.00       2.08 f
  data arrival time                                                  2.08

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  ClkDiv_TX_BLOCK/counter_reg[4]/CK (DFFRQX2M)            0.00     271.06 r
  library setup time                                     -0.16     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                      268.82


  Startpoint: ClkDiv_TX_BLOCK/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_TX_BLOCK/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_TX_BLOCK/counter_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  ClkDiv_TX_BLOCK/counter_reg[0]/Q (DFFRQX2M)             0.50       0.50 f
  ClkDiv_TX_BLOCK/U43/Y (NOR2BX1M)                        0.20       0.70 f
  ClkDiv_TX_BLOCK/U44/Y (OAI2B2X1M)                       0.21       0.91 r
  ClkDiv_TX_BLOCK/U45/Y (CLKNAND2X2M)                     0.12       1.03 f
  ClkDiv_TX_BLOCK/U48/Y (NOR4X1M)                         0.29       1.33 r
  ClkDiv_TX_BLOCK/U16/Y (AOI22X1M)                        0.19       1.52 f
  ClkDiv_TX_BLOCK/U15/Y (NOR3X2M)                         0.25       1.77 r
  ClkDiv_TX_BLOCK/U7/Y (INVX2M)                           0.10       1.87 f
  ClkDiv_TX_BLOCK/U3/Y (NAND3X2M)                         0.15       2.02 r
  ClkDiv_TX_BLOCK/U20/Y (NOR2X2M)                         0.06       2.08 f
  ClkDiv_TX_BLOCK/counter_reg[0]/D (DFFRQX2M)             0.00       2.08 f
  data arrival time                                                  2.08

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  ClkDiv_TX_BLOCK/counter_reg[0]/CK (DFFRQX2M)            0.00     271.06 r
  library setup time                                     -0.16     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                      268.82


  Startpoint: ClkDiv_RX_BLOCK/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_RX_BLOCK/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_RX_BLOCK/counter_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  ClkDiv_RX_BLOCK/counter_reg[0]/Q (DFFRQX2M)             0.50       0.50 f
  ClkDiv_RX_BLOCK/U43/Y (NOR2BX1M)                        0.20       0.70 f
  ClkDiv_RX_BLOCK/U44/Y (OAI2B2X1M)                       0.21       0.91 r
  ClkDiv_RX_BLOCK/U45/Y (CLKNAND2X2M)                     0.12       1.03 f
  ClkDiv_RX_BLOCK/U48/Y (NOR4X1M)                         0.29       1.33 r
  ClkDiv_RX_BLOCK/U17/Y (AOI22X1M)                        0.19       1.52 f
  ClkDiv_RX_BLOCK/U16/Y (NOR3X2M)                         0.25       1.77 r
  ClkDiv_RX_BLOCK/U8/Y (INVX2M)                           0.10       1.87 f
  ClkDiv_RX_BLOCK/U4/Y (NAND3X2M)                         0.15       2.02 r
  ClkDiv_RX_BLOCK/U19/Y (NOR2X2M)                         0.06       2.08 f
  ClkDiv_RX_BLOCK/counter_reg[4]/D (DFFRQX2M)             0.00       2.08 f
  data arrival time                                                  2.08

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  ClkDiv_RX_BLOCK/counter_reg[4]/CK (DFFRQX2M)            0.00     271.06 r
  library setup time                                     -0.16     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                      268.82


  Startpoint: ClkDiv_RX_BLOCK/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_RX_BLOCK/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_RX_BLOCK/counter_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  ClkDiv_RX_BLOCK/counter_reg[0]/Q (DFFRQX2M)             0.50       0.50 f
  ClkDiv_RX_BLOCK/U43/Y (NOR2BX1M)                        0.20       0.70 f
  ClkDiv_RX_BLOCK/U44/Y (OAI2B2X1M)                       0.21       0.91 r
  ClkDiv_RX_BLOCK/U45/Y (CLKNAND2X2M)                     0.12       1.03 f
  ClkDiv_RX_BLOCK/U48/Y (NOR4X1M)                         0.29       1.33 r
  ClkDiv_RX_BLOCK/U17/Y (AOI22X1M)                        0.19       1.52 f
  ClkDiv_RX_BLOCK/U16/Y (NOR3X2M)                         0.25       1.77 r
  ClkDiv_RX_BLOCK/U8/Y (INVX2M)                           0.10       1.87 f
  ClkDiv_RX_BLOCK/U4/Y (NAND3X2M)                         0.15       2.02 r
  ClkDiv_RX_BLOCK/U21/Y (NOR2X2M)                         0.06       2.08 f
  ClkDiv_RX_BLOCK/counter_reg[0]/D (DFFRQX2M)             0.00       2.08 f
  data arrival time                                                  2.08

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  ClkDiv_RX_BLOCK/counter_reg[0]/CK (DFFRQX2M)            0.00     271.06 r
  library setup time                                     -0.16     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                      268.82


  Startpoint: ClkDiv_TX_BLOCK/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_TX_BLOCK/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_TX_BLOCK/counter_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  ClkDiv_TX_BLOCK/counter_reg[0]/Q (DFFRQX2M)             0.50       0.50 f
  ClkDiv_TX_BLOCK/U43/Y (NOR2BX1M)                        0.20       0.70 f
  ClkDiv_TX_BLOCK/U44/Y (OAI2B2X1M)                       0.21       0.91 r
  ClkDiv_TX_BLOCK/U45/Y (CLKNAND2X2M)                     0.12       1.03 f
  ClkDiv_TX_BLOCK/U48/Y (NOR4X1M)                         0.29       1.33 r
  ClkDiv_TX_BLOCK/U16/Y (AOI22X1M)                        0.19       1.52 f
  ClkDiv_TX_BLOCK/U15/Y (NOR3X2M)                         0.25       1.77 r
  ClkDiv_TX_BLOCK/U7/Y (INVX2M)                           0.10       1.87 f
  ClkDiv_TX_BLOCK/U3/Y (NAND3X2M)                         0.15       2.02 r
  ClkDiv_TX_BLOCK/U10/Y (NOR2BX2M)                        0.06       2.08 f
  ClkDiv_TX_BLOCK/counter_reg[3]/D (DFFRQX2M)             0.00       2.08 f
  data arrival time                                                  2.08

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  ClkDiv_TX_BLOCK/counter_reg[3]/CK (DFFRQX2M)            0.00     271.06 r
  library setup time                                     -0.16     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                      268.82


  Startpoint: ClkDiv_TX_BLOCK/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_TX_BLOCK/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_TX_BLOCK/counter_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  ClkDiv_TX_BLOCK/counter_reg[0]/Q (DFFRQX2M)             0.50       0.50 f
  ClkDiv_TX_BLOCK/U43/Y (NOR2BX1M)                        0.20       0.70 f
  ClkDiv_TX_BLOCK/U44/Y (OAI2B2X1M)                       0.21       0.91 r
  ClkDiv_TX_BLOCK/U45/Y (CLKNAND2X2M)                     0.12       1.03 f
  ClkDiv_TX_BLOCK/U48/Y (NOR4X1M)                         0.29       1.33 r
  ClkDiv_TX_BLOCK/U16/Y (AOI22X1M)                        0.19       1.52 f
  ClkDiv_TX_BLOCK/U15/Y (NOR3X2M)                         0.25       1.77 r
  ClkDiv_TX_BLOCK/U7/Y (INVX2M)                           0.10       1.87 f
  ClkDiv_TX_BLOCK/U3/Y (NAND3X2M)                         0.15       2.02 r
  ClkDiv_TX_BLOCK/U9/Y (NOR2BX2M)                         0.06       2.08 f
  ClkDiv_TX_BLOCK/counter_reg[2]/D (DFFRQX2M)             0.00       2.08 f
  data arrival time                                                  2.08

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  ClkDiv_TX_BLOCK/counter_reg[2]/CK (DFFRQX2M)            0.00     271.06 r
  library setup time                                     -0.16     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                      268.82


  Startpoint: ClkDiv_TX_BLOCK/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_TX_BLOCK/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_TX_BLOCK/counter_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  ClkDiv_TX_BLOCK/counter_reg[0]/Q (DFFRQX2M)             0.50       0.50 f
  ClkDiv_TX_BLOCK/U43/Y (NOR2BX1M)                        0.20       0.70 f
  ClkDiv_TX_BLOCK/U44/Y (OAI2B2X1M)                       0.21       0.91 r
  ClkDiv_TX_BLOCK/U45/Y (CLKNAND2X2M)                     0.12       1.03 f
  ClkDiv_TX_BLOCK/U48/Y (NOR4X1M)                         0.29       1.33 r
  ClkDiv_TX_BLOCK/U16/Y (AOI22X1M)                        0.19       1.52 f
  ClkDiv_TX_BLOCK/U15/Y (NOR3X2M)                         0.25       1.77 r
  ClkDiv_TX_BLOCK/U7/Y (INVX2M)                           0.10       1.87 f
  ClkDiv_TX_BLOCK/U3/Y (NAND3X2M)                         0.15       2.02 r
  ClkDiv_TX_BLOCK/U8/Y (NOR2BX2M)                         0.06       2.08 f
  ClkDiv_TX_BLOCK/counter_reg[1]/D (DFFRQX2M)             0.00       2.08 f
  data arrival time                                                  2.08

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  ClkDiv_TX_BLOCK/counter_reg[1]/CK (DFFRQX2M)            0.00     271.06 r
  library setup time                                     -0.16     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                      268.82


  Startpoint: ClkDiv_RX_BLOCK/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_RX_BLOCK/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_RX_BLOCK/counter_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  ClkDiv_RX_BLOCK/counter_reg[0]/Q (DFFRQX2M)             0.50       0.50 f
  ClkDiv_RX_BLOCK/U43/Y (NOR2BX1M)                        0.20       0.70 f
  ClkDiv_RX_BLOCK/U44/Y (OAI2B2X1M)                       0.21       0.91 r
  ClkDiv_RX_BLOCK/U45/Y (CLKNAND2X2M)                     0.12       1.03 f
  ClkDiv_RX_BLOCK/U48/Y (NOR4X1M)                         0.29       1.33 r
  ClkDiv_RX_BLOCK/U17/Y (AOI22X1M)                        0.19       1.52 f
  ClkDiv_RX_BLOCK/U16/Y (NOR3X2M)                         0.25       1.77 r
  ClkDiv_RX_BLOCK/U8/Y (INVX2M)                           0.10       1.87 f
  ClkDiv_RX_BLOCK/U4/Y (NAND3X2M)                         0.15       2.02 r
  ClkDiv_RX_BLOCK/U11/Y (NOR2BX2M)                        0.06       2.08 f
  ClkDiv_RX_BLOCK/counter_reg[3]/D (DFFRQX2M)             0.00       2.08 f
  data arrival time                                                  2.08

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  ClkDiv_RX_BLOCK/counter_reg[3]/CK (DFFRQX2M)            0.00     271.06 r
  library setup time                                     -0.16     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                      268.82


  Startpoint: ClkDiv_RX_BLOCK/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_RX_BLOCK/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_RX_BLOCK/counter_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  ClkDiv_RX_BLOCK/counter_reg[0]/Q (DFFRQX2M)             0.50       0.50 f
  ClkDiv_RX_BLOCK/U43/Y (NOR2BX1M)                        0.20       0.70 f
  ClkDiv_RX_BLOCK/U44/Y (OAI2B2X1M)                       0.21       0.91 r
  ClkDiv_RX_BLOCK/U45/Y (CLKNAND2X2M)                     0.12       1.03 f
  ClkDiv_RX_BLOCK/U48/Y (NOR4X1M)                         0.29       1.33 r
  ClkDiv_RX_BLOCK/U17/Y (AOI22X1M)                        0.19       1.52 f
  ClkDiv_RX_BLOCK/U16/Y (NOR3X2M)                         0.25       1.77 r
  ClkDiv_RX_BLOCK/U8/Y (INVX2M)                           0.10       1.87 f
  ClkDiv_RX_BLOCK/U4/Y (NAND3X2M)                         0.15       2.02 r
  ClkDiv_RX_BLOCK/U10/Y (NOR2BX2M)                        0.06       2.08 f
  ClkDiv_RX_BLOCK/counter_reg[2]/D (DFFRQX2M)             0.00       2.08 f
  data arrival time                                                  2.08

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  ClkDiv_RX_BLOCK/counter_reg[2]/CK (DFFRQX2M)            0.00     271.06 r
  library setup time                                     -0.16     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                      268.82


  Startpoint: ClkDiv_RX_BLOCK/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: ClkDiv_RX_BLOCK/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ClkDiv_RX_BLOCK/counter_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  ClkDiv_RX_BLOCK/counter_reg[0]/Q (DFFRQX2M)             0.50       0.50 f
  ClkDiv_RX_BLOCK/U43/Y (NOR2BX1M)                        0.20       0.70 f
  ClkDiv_RX_BLOCK/U44/Y (OAI2B2X1M)                       0.21       0.91 r
  ClkDiv_RX_BLOCK/U45/Y (CLKNAND2X2M)                     0.12       1.03 f
  ClkDiv_RX_BLOCK/U48/Y (NOR4X1M)                         0.29       1.33 r
  ClkDiv_RX_BLOCK/U17/Y (AOI22X1M)                        0.19       1.52 f
  ClkDiv_RX_BLOCK/U16/Y (NOR3X2M)                         0.25       1.77 r
  ClkDiv_RX_BLOCK/U8/Y (INVX2M)                           0.10       1.87 f
  ClkDiv_RX_BLOCK/U4/Y (NAND3X2M)                         0.15       2.02 r
  ClkDiv_RX_BLOCK/U9/Y (NOR2BX2M)                         0.06       2.08 f
  ClkDiv_RX_BLOCK/counter_reg[1]/D (DFFRQX2M)             0.00       2.08 f
  data arrival time                                                  2.08

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  ClkDiv_RX_BLOCK/counter_reg[1]/CK (DFFRQX2M)            0.00     271.06 r
  library setup time                                     -0.16     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                      268.82


  Startpoint: RST_SYNC_BLOCK_U2/ff_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: RST_SYNC_BLOCK_U2/ff_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RST_SYNC_BLOCK_U2/ff_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  RST_SYNC_BLOCK_U2/ff_reg[0]/Q (DFFRQX2M)                0.35       0.35 r
  RST_SYNC_BLOCK_U2/ff_reg[1]/D (DFFRQX2M)                0.00       0.35 r
  data arrival time                                                  0.35

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  RST_SYNC_BLOCK_U2/ff_reg[1]/CK (DFFRQX2M)               0.00     271.06 r
  library setup time                                     -0.30     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                      270.41


1
