library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity RAM_1P_16_8 is
	port(	CLOCK_50 : in std_logic;
			SW : in std_logic_vector(12 downto 0)
			);
end RAM_1P_16_8;

architecture Behavioral of RAM_1P_16_8 is


end Behavioral;