; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused_cat_3(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3) local_unnamed_addr !dbg !7 {
  %5 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #1, !dbg !10
  %6 = shl i32 %5, 8, !dbg !11
  %7 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %8 = shl i32 %7, 1, !dbg !12
  %9 = and i32 %8, 254, !dbg !12
  %10 = or disjoint i32 %6, %9, !dbg !13
  %11 = icmp slt i32 %10, 384, !dbg !14
  %.frozen = freeze i32 %10, !dbg !15
  %12 = sdiv i32 %.frozen, 16, !dbg !15
  %13 = srem i32 %12, 6, !dbg !16
  %14 = mul i32 %12, 16, !dbg !17
  %.decomposed = sub i32 %.frozen, %14, !dbg !17
  %.frozen2 = freeze i32 %10, !dbg !18
  %15 = sdiv i32 %.frozen2, 96, !dbg !18
  %16 = icmp slt i32 %13, 2, !dbg !19
  %17 = mul i32 %15, 96, !dbg !20
  %srem.decomposed = sub i32 %.frozen2, %17, !dbg !20
  %18 = shl nsw i32 %15, 6, !dbg !21
  %19 = add nsw i32 %18, %srem.decomposed, !dbg !22
  %20 = sext i32 %19 to i64, !dbg !23
  %21 = getelementptr float, ptr addrspace(1) %0, i64 %20, !dbg !23
  %22 = and i1 %11, %16, !dbg !24
  %23 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %21, i1 %22, i32 0, i1 %22, i32 0, i1 %22) #1, !dbg !25
  %24 = extractvalue { i32, i32 } %23, 0, !dbg !25
  %25 = extractvalue { i32, i32 } %23, 1, !dbg !25
  %26 = and i32 %13, -2, !dbg !26
  %27 = icmp eq i32 %26, 2, !dbg !26
  %28 = and i1 %11, %27, !dbg !27
  %29 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %21, i1 %28, i32 0, i1 %28, i32 0, i1 %28) #1, !dbg !28
  %30 = extractvalue { i32, i32 } %29, 0, !dbg !28
  %31 = extractvalue { i32, i32 } %29, 1, !dbg !28
  %32 = icmp sgt i32 %13, 3, !dbg !29
  %33 = shl nsw i32 %13, 4, !dbg !30
  %34 = shl nsw i32 %15, 5, !dbg !31
  %35 = add nsw i32 %.decomposed, -64, !dbg !30
  %36 = add nsw i32 %35, %34, !dbg !32
  %37 = add nsw i32 %36, %33, !dbg !33
  %38 = sext i32 %37 to i64, !dbg !34
  %39 = getelementptr float, ptr addrspace(1) %1, i64 %38, !dbg !34
  %40 = and i1 %11, %32, !dbg !35
  %41 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %39, i1 %40, i32 0, i1 %40, i32 0, i1 %40) #1, !dbg !36
  %42 = extractvalue { i32, i32 } %41, 0, !dbg !36
  %43 = extractvalue { i32, i32 } %41, 1, !dbg !36
  %44 = bitcast i32 %42 to float, !dbg !36
  %45 = bitcast i32 %43 to float, !dbg !36
  %46 = fsub float 0.000000e+00, %44, !dbg !37
  %47 = fsub float 0.000000e+00, %45, !dbg !37
  %48 = fmul float %46, 0x3FF7154760000000, !dbg !41
  %49 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %48) #1, !dbg !41
  %50 = fmul float %47, 0x3FF7154760000000, !dbg !41
  %51 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %50) #1, !dbg !41
  %52 = fadd float %49, 1.000000e+00, !dbg !42
  %53 = fadd float %51, 1.000000e+00, !dbg !42
  %54 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %52) #1, !dbg !43
  %55 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %53) #1, !dbg !43
  %56 = fmul float %54, %44, !dbg !44
  %57 = fmul float %55, %45, !dbg !44
  %58 = sext i32 %10 to i64, !dbg !45
  %59 = getelementptr float, ptr addrspace(1) %2, i64 %58, !dbg !45
  %60 = bitcast float %56 to i32, !dbg !46
  %61 = select i1 %32, i32 %60, i32 0, !dbg !47
  %62 = select i1 %27, i32 %30, i32 %61, !dbg !48
  %63 = select i1 %16, i32 %24, i32 %62, !dbg !49
  %64 = bitcast float %57 to i32, !dbg !46
  %65 = select i1 %32, i32 %64, i32 0, !dbg !47
  %66 = select i1 %27, i32 %31, i32 %65, !dbg !48
  %67 = select i1 %16, i32 %25, i32 %66, !dbg !49
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %63, i32 %67, ptr addrspace(1) %59, i1 %11) #1, !dbg !46
  ret void, !dbg !50
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c7ragsbd5aksq5fxvw6stt2ytexjltit2lrhjg6et4e2rmbfqh37.py", directory: "inductor_cache/7r")
!4 = !{ptr @triton_poi_fused_cat_3, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_cat_3, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_cat_3", linkageName: "triton_poi_fused_cat_3", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 24, column: 21, scope: !7)
!16 = !DILocation(line: 24, column: 27, scope: !7)
!17 = !DILocation(line: 25, column: 19, scope: !7)
!18 = !DILocation(line: 26, column: 19, scope: !7)
!19 = !DILocation(line: 32, column: 18, scope: !7)
!20 = !DILocation(line: 33, column: 35, scope: !7)
!21 = !DILocation(line: 33, column: 48, scope: !7)
!22 = !DILocation(line: 33, column: 45, scope: !7)
!23 = !DILocation(line: 33, column: 30, scope: !7)
!24 = !DILocation(line: 33, column: 60, scope: !7)
!25 = !DILocation(line: 33, column: 53, scope: !7)
!26 = !DILocation(line: 37, column: 18, scope: !7)
!27 = !DILocation(line: 38, column: 73, scope: !7)
!28 = !DILocation(line: 38, column: 66, scope: !7)
!29 = !DILocation(line: 39, column: 20, scope: !7)
!30 = !DILocation(line: 42, column: 40, scope: !7)
!31 = !DILocation(line: 42, column: 56, scope: !7)
!32 = !DILocation(line: 42, column: 36, scope: !7)
!33 = !DILocation(line: 42, column: 53, scope: !7)
!34 = !DILocation(line: 42, column: 31, scope: !7)
!35 = !DILocation(line: 42, column: 69, scope: !7)
!36 = !DILocation(line: 42, column: 61, scope: !7)
!37 = !DILocation(line: 47, column: 30, scope: !38, inlinedAt: !40)
!38 = distinct !DILexicalBlockFile(scope: !7, file: !39, discriminator: 0)
!39 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!40 = !DILocation(line: 43, column: 23, scope: !7)
!41 = !DILocation(line: 47, column: 29, scope: !38, inlinedAt: !40)
!42 = !DILocation(line: 47, column: 20, scope: !38, inlinedAt: !40)
!43 = !DILocation(line: 47, column: 16, scope: !38, inlinedAt: !40)
!44 = !DILocation(line: 44, column: 20, scope: !7)
!45 = !DILocation(line: 49, column: 25, scope: !7)
!46 = !DILocation(line: 49, column: 37, scope: !7)
!47 = !DILocation(line: 46, column: 35, scope: !7)
!48 = !DILocation(line: 47, column: 34, scope: !7)
!49 = !DILocation(line: 48, column: 33, scope: !7)
!50 = !DILocation(line: 49, column: 4, scope: !7)
