/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 12:56:09 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_qpsk_intr2_0.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 9:01p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_QPSK_INTR2_0_H__
#define BCHP_QPSK_INTR2_0_H__

/***************************************************************************
 *QPSK_INTR2_0 - QPSK L2 Interrupt Control Registers set 0
 ***************************************************************************/
#define BCHP_QPSK_INTR2_0_CPU_STATUS             0x01300c00 /* CPU interrupt Status Register */
#define BCHP_QPSK_INTR2_0_CPU_SET                0x01300c04 /* CPU interrupt Set Register */
#define BCHP_QPSK_INTR2_0_CPU_CLEAR              0x01300c08 /* CPU interrupt Clear Register */
#define BCHP_QPSK_INTR2_0_CPU_MASK_STATUS        0x01300c0c /* CPU interrupt Mask Status Register */
#define BCHP_QPSK_INTR2_0_CPU_MASK_SET           0x01300c10 /* CPU interrupt Mask Set Register */
#define BCHP_QPSK_INTR2_0_CPU_MASK_CLEAR         0x01300c14 /* CPU interrupt Mask Clear Register */
#define BCHP_QPSK_INTR2_0_PCI_STATUS             0x01300c18 /* PCI interrupt Status Register */
#define BCHP_QPSK_INTR2_0_PCI_SET                0x01300c1c /* PCI interrupt Set Register */
#define BCHP_QPSK_INTR2_0_PCI_CLEAR              0x01300c20 /* PCI interrupt Clear Register */
#define BCHP_QPSK_INTR2_0_PCI_MASK_STATUS        0x01300c24 /* PCI interrupt Mask Status Register */
#define BCHP_QPSK_INTR2_0_PCI_MASK_SET           0x01300c28 /* PCI interrupt Mask Set Register */
#define BCHP_QPSK_INTR2_0_PCI_MASK_CLEAR         0x01300c2c /* PCI interrupt Mask Clear Register */

#endif /* #ifndef BCHP_QPSK_INTR2_0_H__ */

/* End of File */
