{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687905801482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687905801496 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 27 19:43:21 2023 " "Processing started: Tue Jun 27 19:43:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687905801496 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905801496 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE -c DE10_LITE " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE -c DE10_LITE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905801496 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687905832680 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687905832681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/iir_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/iir_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 IIR_filter " "Found entity 1: IIR_filter" {  } { { "cores/IIR_filter.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/IIR_filter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905846594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905846594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/remove_mean_value_pipelined.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/remove_mean_value_pipelined.v" { { "Info" "ISGN_ENTITY_NAME" "1 remove_mean_value_pipelined " "Found entity 1: remove_mean_value_pipelined" {  } { { "cores/remove_mean_value_pipelined.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/remove_mean_value_pipelined.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905846651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905846651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/data_source.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/data_source.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_source " "Found entity 1: data_source" {  } { { "cores/data_source.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/data_source.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905846708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905846708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "cores/clock_divider.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/clock_divider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905846763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905846763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/segment7.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/segment7.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment7 " "Found entity 1: segment7" {  } { { "cores/segment7.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/segment7.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905846823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905846823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/descomponer_en_digitos.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/descomponer_en_digitos.v" { { "Info" "ISGN_ENTITY_NAME" "1 descomponer_en_digitos " "Found entity 1: descomponer_en_digitos" {  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905846877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905846877 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 BCD_display.v(11) " "Verilog HDL Declaration information at BCD_display.v(11): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "cores/BCD_display.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/BCD_display.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687905846921 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 BCD_display.v(12) " "Verilog HDL Declaration information at BCD_display.v(12): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "cores/BCD_display.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/BCD_display.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687905846924 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 BCD_display.v(13) " "Verilog HDL Declaration information at BCD_display.v(13): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "cores/BCD_display.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/BCD_display.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687905846924 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 BCD_display.v(14) " "Verilog HDL Declaration information at BCD_display.v(14): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "cores/BCD_display.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/BCD_display.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687905846924 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 BCD_display.v(15) " "Verilog HDL Declaration information at BCD_display.v(15): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "cores/BCD_display.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/BCD_display.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687905846924 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 BCD_display.v(18) " "Verilog HDL Declaration information at BCD_display.v(18): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "cores/BCD_display.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/BCD_display.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687905846925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/bcd_display.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/bcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_display " "Found entity 1: BCD_display" {  } { { "cores/BCD_display.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/BCD_display.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905846939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905846939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cores/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-logic " "Found design unit 1: uart-logic" {  } { { "cores/uart.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/uart.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905847507 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "cores/uart.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/uart.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905847507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905847507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/spi_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cores/spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-rtl " "Found design unit 1: spi_master-rtl" {  } { { "cores/spi_master.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/spi_master.vhd" 215 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905847570 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "cores/spi_master.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/spi_master.vhd" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905847570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905847570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/sipo_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cores/sipo_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sipo_register-rtl " "Found design unit 1: sipo_register-rtl" {  } { { "cores/sipo_register.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sipo_register.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905847626 ""} { "Info" "ISGN_ENTITY_NAME" "1 sipo_register " "Found entity 1: sipo_register" {  } { { "cores/sipo_register.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sipo_register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905847626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905847626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/fsm_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cores/fsm_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_tx-rtl " "Found design unit 1: fsm_tx-rtl" {  } { { "cores/fsm_tx.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/fsm_tx.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905847683 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_tx " "Found entity 1: fsm_tx" {  } { { "cores/fsm_tx.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/fsm_tx.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905847683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905847683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cores/fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-arch " "Found design unit 1: fifo-arch" {  } { { "cores/fifo.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/fifo.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905847735 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "cores/fifo.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/fifo.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905847735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905847735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_uart_m10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_uart_m10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10_LITE-rtl " "Found design unit 1: DE10_LITE-rtl" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905847790 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE " "Found entity 1: DE10_LITE" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905847790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905847790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/ads131.vhd 2 0 " "Found 2 design units, including 0 entities, in source file cores/ads131.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADS131 " "Found design unit 1: ADS131" {  } { { "cores/ads131.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/ads131.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905847845 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ADS131-body " "Found design unit 2: ADS131-body" {  } { { "cores/ads131.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/ads131.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905847845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905847845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/rate_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cores/rate_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rate_gen-rtl " "Found design unit 1: rate_gen-rtl" {  } { { "cores/rate_gen.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/rate_gen.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905847903 ""} { "Info" "ISGN_ENTITY_NAME" "1 rate_gen " "Found entity 1: rate_gen" {  } { { "cores/rate_gen.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/rate_gen.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905847903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905847903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/master_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cores/master_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 master_pll-SYN " "Found design unit 1: master_pll-SYN" {  } { { "cores/master_pll.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/master_pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905847952 ""} { "Info" "ISGN_ENTITY_NAME" "1 master_pll " "Found entity 1: master_pll" {  } { { "cores/master_pll.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/master_pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905847952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905847952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_sum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parallel_sum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parallel_sum-rtl " "Found design unit 1: parallel_sum-rtl" {  } { { "parallel_sum.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/parallel_sum.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905848011 ""} { "Info" "ISGN_ENTITY_NAME" "1 parallel_sum " "Found entity 1: parallel_sum" {  } { { "parallel_sum.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/parallel_sum.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905848011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905848011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/utilities.vhd 4 1 " "Found 4 design units, including 1 entities, in source file cores/utilities.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 utilidades " "Found design unit 1: utilidades" {  } { { "cores/utilities.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/utilities.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905848073 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 utilidades-body " "Found design unit 2: utilidades-body" {  } { { "cores/utilities.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/utilities.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905848073 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 bpp-rtl " "Found design unit 3: bpp-rtl" {  } { { "cores/utilities.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/utilities.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905848073 ""} { "Info" "ISGN_ENTITY_NAME" "1 bpp " "Found entity 1: bpp" {  } { { "cores/utilities.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/utilities.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905848073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905848073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/fsm_txpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cores/fsm_txpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_txpc-rtl " "Found design unit 1: fsm_txpc-rtl" {  } { { "cores/fsm_txpc.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/fsm_txpc.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905848135 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_txpc " "Found entity 1: fsm_txpc" {  } { { "cores/fsm_txpc.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/fsm_txpc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905848135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905848135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/lockin_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/lockin_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lockin_wrapper " "Found entity 1: lockin_wrapper" {  } { { "cores/lockin_wrapper.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_wrapper.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905848219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905848219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/lockin_state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/lockin_state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 lockin_state_machine " "Found entity 1: lockin_state_machine" {  } { { "cores/lockin_state_machine.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_state_machine.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905848302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905848302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/sqrt.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/sqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt " "Found entity 1: sqrt" {  } { { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905848379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905848379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/calculo_resultados.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/calculo_resultados.v" { { "Info" "ISGN_ENTITY_NAME" "1 calculo_resultados " "Found entity 1: calculo_resultados" {  } { { "cores/calculo_resultados.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/calculo_resultados.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905848455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905848455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/generador_estimulo.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/generador_estimulo.v" { { "Info" "ISGN_ENTITY_NAME" "1 generador_estimulo " "Found entity 1: generador_estimulo" {  } { { "cores/generador_estimulo.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/generador_estimulo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905848534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905848534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/iir_filter_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/iir_filter_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 IIR_filter_simple " "Found entity 1: IIR_filter_simple" {  } { { "cores/IIR_filter_simple.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/IIR_filter_simple.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905848606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905848606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/ads1299.vhd 2 0 " "Found 2 design units, including 0 entities, in source file cores/ads1299.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADS1299 " "Found design unit 1: ADS1299" {  } { { "cores/ads1299.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/ads1299.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905848653 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ADS1299-body " "Found design unit 2: ADS1299-body" {  } { { "cores/ads1299.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/ads1299.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905848653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905848653 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "IIR_filter IIR_filter.v(69) " "Verilog HDL Parameter Declaration warning at IIR_filter.v(69): Parameter Declaration in module \"IIR_filter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cores/IIR_filter.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/IIR_filter.v" 69 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1687905848661 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "IIR_filter IIR_filter.v(70) " "Verilog HDL Parameter Declaration warning at IIR_filter.v(70): Parameter Declaration in module \"IIR_filter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cores/IIR_filter.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/IIR_filter.v" 70 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1687905848661 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "IIR_filter IIR_filter.v(74) " "Verilog HDL Parameter Declaration warning at IIR_filter.v(74): Parameter Declaration in module \"IIR_filter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cores/IIR_filter.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/IIR_filter.v" 74 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1687905848661 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "calculo_resultados calculo_resultados.v(72) " "Verilog HDL Parameter Declaration warning at calculo_resultados.v(72): Parameter Declaration in module \"calculo_resultados\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cores/calculo_resultados.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/calculo_resultados.v" 72 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1687905848684 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE " "Elaborating entity \"DE10_LITE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687905855636 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debugC test_uart_m10.vhd(56) " "Verilog HDL or VHDL warning at test_uart_m10.vhd(56): object \"debugC\" assigned a value but never read" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687905855661 "|DE10_LITE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ads_clk test_uart_m10.vhd(60) " "Verilog HDL or VHDL warning at test_uart_m10.vhd(60): object \"ads_clk\" assigned a value but never read" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687905855662 "|DE10_LITE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ads_tx_en_ctrl test_uart_m10.vhd(72) " "Verilog HDL or VHDL warning at test_uart_m10.vhd(72): object \"ads_tx_en_ctrl\" assigned a value but never read" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687905855662 "|DE10_LITE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ads_spi_tx_ak test_uart_m10.vhd(74) " "Verilog HDL or VHDL warning at test_uart_m10.vhd(74): object \"ads_spi_tx_ak\" assigned a value but never read" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687905855662 "|DE10_LITE"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "amplitud_lockin_2 test_uart_m10.vhd(139) " "VHDL Signal Declaration warning at test_uart_m10.vhd(139): used implicit default value for signal \"amplitud_lockin_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 139 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1687905855662 "|DE10_LITE"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output_estimulo_2 test_uart_m10.vhd(143) " "VHDL Signal Declaration warning at test_uart_m10.vhd(143): used implicit default value for signal \"output_estimulo_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 143 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1687905855662 "|DE10_LITE"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output_estimulo_3 test_uart_m10.vhd(144) " "VHDL Signal Declaration warning at test_uart_m10.vhd(144): used implicit default value for signal \"output_estimulo_3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 144 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1687905855662 "|DE10_LITE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "master_reset test_uart_m10.vhd(352) " "VHDL Process Statement warning at test_uart_m10.vhd(352): signal \"master_reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 352 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687905855662 "|DE10_LITE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY test_uart_m10.vhd(352) " "VHDL Process Statement warning at test_uart_m10.vhd(352): signal \"KEY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 352 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687905855662 "|DE10_LITE"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[7..1\] test_uart_m10.vhd(26) " "Using initial value X (don't care) for net \"LEDR\[7..1\]\" at test_uart_m10.vhd(26)" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 26 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905855662 "|DE10_LITE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "master_pll master_pll:master_clock_gen A:syn " "Elaborating entity \"master_pll\" using architecture \"A:syn\" for hierarchy \"master_pll:master_clock_gen\"" {  } { { "test_uart_m10.vhd" "master_clock_gen" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 221 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905855710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll master_pll:master_clock_gen\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"master_pll:master_clock_gen\|altpll:altpll_component\"" {  } { { "cores/master_pll.vhd" "altpll_component" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/master_pll.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905856253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "master_pll:master_clock_gen\|altpll:altpll_component " "Elaborated megafunction instantiation \"master_pll:master_clock_gen\|altpll:altpll_component\"" {  } { { "cores/master_pll.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/master_pll.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905856269 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "master_pll:master_clock_gen\|altpll:altpll_component " "Instantiated megafunction \"master_pll:master_clock_gen\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=master_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=master_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905856270 ""}  } { { "cores/master_pll.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/master_pll.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687905856270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/master_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/master_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_pll_altpll " "Found entity 1: master_pll_altpll" {  } { { "db/master_pll_altpll.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/master_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905856802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905856802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_pll_altpll master_pll:master_clock_gen\|altpll:altpll_component\|master_pll_altpll:auto_generated " "Elaborating entity \"master_pll_altpll\" for hierarchy \"master_pll:master_clock_gen\|altpll:altpll_component\|master_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905856825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "fsm_txpc fsm_txpc:txpc A:rtl " "Elaborating entity \"fsm_txpc\" using architecture \"A:rtl\" for hierarchy \"fsm_txpc:txpc\"" {  } { { "test_uart_m10.vhd" "txpc" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 238 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905857042 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pin_tx fsm_txpc.vhd(16) " "VHDL Signal Declaration warning at fsm_txpc.vhd(16): used implicit default value for signal \"pin_tx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cores/fsm_txpc.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/fsm_txpc.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1687905857060 "|DE10_LITE|fsm_txpc:txpc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "txpc_byte_counter fsm_txpc.vhd(50) " "Verilog HDL or VHDL warning at fsm_txpc.vhd(50): object \"txpc_byte_counter\" assigned a value but never read" {  } { { "cores/fsm_txpc.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/fsm_txpc.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687905857060 "|DE10_LITE|fsm_txpc:txpc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_spi_wack fsm_txpc.vhd(66) " "Verilog HDL or VHDL warning at fsm_txpc.vhd(66): object \"pc_spi_wack\" assigned a value but never read" {  } { { "cores/fsm_txpc.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/fsm_txpc.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687905857060 "|DE10_LITE|fsm_txpc:txpc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst fsm_txpc.vhd(157) " "VHDL Process Statement warning at fsm_txpc.vhd(157): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cores/fsm_txpc.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/fsm_txpc.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687905857061 "|DE10_LITE|fsm_txpc:txpc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bpp fsm_txpc:txpc\|bpp:buf A:rtl " "Elaborating entity \"bpp\" using architecture \"A:rtl\" for hierarchy \"fsm_txpc:txpc\|bpp:buf\"" {  } { { "cores/fsm_txpc.vhd" "buf" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/fsm_txpc.vhd" 74 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905857091 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst utilities.vhd(107) " "VHDL Process Statement warning at utilities.vhd(107): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cores/utilities.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/utilities.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687905857113 "|DE10_LITE|fsm_txpc:txpc|bpp:buf"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "debug\[0\] utilities.vhd(49) " "Using initial value X (don't care) for net \"debug\[0\]\" at utilities.vhd(49)" {  } { { "cores/utilities.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/utilities.vhd" 49 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905857113 "|DE10_LITE|fsm_txpc:txpc|bpp:buf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "spi_master fsm_txpc:txpc\|spi_master:spipc A:rtl " "Elaborating entity \"spi_master\" using architecture \"A:rtl\" for hierarchy \"fsm_txpc:txpc\|spi_master:spipc\"" {  } { { "cores/fsm_txpc.vhd" "spipc" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/fsm_txpc.vhd" 120 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905857146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "parallel_sum parallel_sum:sumador A:rtl " "Elaborating entity \"parallel_sum\" using architecture \"A:rtl\" for hierarchy \"parallel_sum:sumador\"" {  } { { "test_uart_m10.vhd" "sumador" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 265 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905857203 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test parallel_sum.vhd(40) " "Verilog HDL or VHDL warning at parallel_sum.vhd(40): object \"test\" assigned a value but never read" {  } { { "parallel_sum.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/parallel_sum.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687905857225 "|DE10_LITE|parallel_sum:sumador"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tog parallel_sum.vhd(52) " "Verilog HDL or VHDL warning at parallel_sum.vhd(52): object \"tog\" assigned a value but never read" {  } { { "parallel_sum.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/parallel_sum.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687905857225 "|DE10_LITE|parallel_sum:sumador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst parallel_sum.vhd(54) " "VHDL Process Statement warning at parallel_sum.vhd(54): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "parallel_sum.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/parallel_sum.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687905857225 "|DE10_LITE|parallel_sum:sumador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sdebug parallel_sum.vhd(49) " "VHDL Process Statement warning at parallel_sum.vhd(49): inferring latch(es) for signal or variable \"sdebug\", which holds its previous value in one or more paths through the process" {  } { { "parallel_sum.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/parallel_sum.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687905857225 "|DE10_LITE|parallel_sum:sumador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdebug\[0\] parallel_sum.vhd(49) " "Inferred latch for \"sdebug\[0\]\" at parallel_sum.vhd(49)" {  } { { "parallel_sum.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/parallel_sum.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905857225 "|DE10_LITE|parallel_sum:sumador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdebug\[1\] parallel_sum.vhd(49) " "Inferred latch for \"sdebug\[1\]\" at parallel_sum.vhd(49)" {  } { { "parallel_sum.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/parallel_sum.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905857225 "|DE10_LITE|parallel_sum:sumador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "spi_master spi_master:spi1 A:rtl " "Elaborating entity \"spi_master\" using architecture \"A:rtl\" for hierarchy \"spi_master:spi1\"" {  } { { "test_uart_m10.vhd" "spi1" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 657 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905857264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lockin_wrapper lockin_wrapper:lockin_1 " "Elaborating entity \"lockin_wrapper\" for hierarchy \"lockin_wrapper:lockin_1\"" {  } { { "test_uart_m10.vhd" "lockin_1" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905857302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_source lockin_wrapper:lockin_1\|data_source:data_source_inst " "Elaborating entity \"data_source\" for hierarchy \"lockin_wrapper:lockin_1\|data_source:data_source_inst\"" {  } { { "cores/lockin_wrapper.v" "data_source_inst" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_wrapper.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905858064 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 data_source.v(29) " "Verilog HDL assignment warning at data_source.v(29): truncated value with size 32 to match size of target (1)" {  } { { "cores/data_source.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/data_source.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687905858075 "|DE10_LITE|lockin_wrapper:lockin_1|data_source:data_source_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 data_source.v(41) " "Verilog HDL assignment warning at data_source.v(41): truncated value with size 32 to match size of target (16)" {  } { { "cores/data_source.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/data_source.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687905858075 "|DE10_LITE|lockin_wrapper:lockin_1|data_source:data_source_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buffer.data_a 0 data_source.v(22) " "Net \"buffer.data_a\" at data_source.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "cores/data_source.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/data_source.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687905858075 "|DE10_LITE|lockin_wrapper:lockin_1|data_source:data_source_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buffer.waddr_a 0 data_source.v(22) " "Net \"buffer.waddr_a\" at data_source.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "cores/data_source.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/data_source.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687905858075 "|DE10_LITE|lockin_wrapper:lockin_1|data_source:data_source_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buffer.we_a 0 data_source.v(22) " "Net \"buffer.we_a\" at data_source.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "cores/data_source.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/data_source.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687905858075 "|DE10_LITE|lockin_wrapper:lockin_1|data_source:data_source_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "remove_mean_value_pipelined lockin_wrapper:lockin_1\|remove_mean_value_pipelined:filtro_pa " "Elaborating entity \"remove_mean_value_pipelined\" for hierarchy \"lockin_wrapper:lockin_1\|remove_mean_value_pipelined:filtro_pa\"" {  } { { "cores/lockin_wrapper.v" "filtro_pa" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_wrapper.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905858094 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 remove_mean_value_pipelined.v(66) " "Verilog HDL assignment warning at remove_mean_value_pipelined.v(66): truncated value with size 32 to match size of target (16)" {  } { { "cores/remove_mean_value_pipelined.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/remove_mean_value_pipelined.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687905858118 "|DE10_LITE|lockin_wrapper:lockin_1|remove_mean_value_pipelined:filtro_pa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 remove_mean_value_pipelined.v(97) " "Verilog HDL assignment warning at remove_mean_value_pipelined.v(97): truncated value with size 32 to match size of target (16)" {  } { { "cores/remove_mean_value_pipelined.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/remove_mean_value_pipelined.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687905858118 "|DE10_LITE|lockin_wrapper:lockin_1|remove_mean_value_pipelined:filtro_pa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 remove_mean_value_pipelined.v(99) " "Verilog HDL assignment warning at remove_mean_value_pipelined.v(99): truncated value with size 32 to match size of target (1)" {  } { { "cores/remove_mean_value_pipelined.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/remove_mean_value_pipelined.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687905858118 "|DE10_LITE|lockin_wrapper:lockin_1|remove_mean_value_pipelined:filtro_pa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lockin_state_machine lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst " "Elaborating entity \"lockin_state_machine\" for hierarchy \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\"" {  } { { "cores/lockin_wrapper.v" "lockin_inst" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_wrapper.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905858163 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lockin_state_machine.v(169) " "Verilog HDL assignment warning at lockin_state_machine.v(169): truncated value with size 32 to match size of target (1)" {  } { { "cores/lockin_state_machine.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_state_machine.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687905858312 "|DE10_LITE|lockin_wrapper:lockin_1|lockin_state_machine:lockin_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_sen.data_a 0 lockin_state_machine.v(26) " "Net \"ref_sen.data_a\" at lockin_state_machine.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "cores/lockin_state_machine.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_state_machine.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687905858377 "|DE10_LITE|lockin_wrapper:lockin_1|lockin_state_machine:lockin_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_sen.waddr_a 0 lockin_state_machine.v(26) " "Net \"ref_sen.waddr_a\" at lockin_state_machine.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "cores/lockin_state_machine.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_state_machine.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687905858377 "|DE10_LITE|lockin_wrapper:lockin_1|lockin_state_machine:lockin_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_cos.data_a 0 lockin_state_machine.v(27) " "Net \"ref_cos.data_a\" at lockin_state_machine.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "cores/lockin_state_machine.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_state_machine.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687905858377 "|DE10_LITE|lockin_wrapper:lockin_1|lockin_state_machine:lockin_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_cos.waddr_a 0 lockin_state_machine.v(27) " "Net \"ref_cos.waddr_a\" at lockin_state_machine.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "cores/lockin_state_machine.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_state_machine.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687905858377 "|DE10_LITE|lockin_wrapper:lockin_1|lockin_state_machine:lockin_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_sen.we_a 0 lockin_state_machine.v(26) " "Net \"ref_sen.we_a\" at lockin_state_machine.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "cores/lockin_state_machine.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_state_machine.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687905858377 "|DE10_LITE|lockin_wrapper:lockin_1|lockin_state_machine:lockin_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ref_cos.we_a 0 lockin_state_machine.v(27) " "Net \"ref_cos.we_a\" at lockin_state_machine.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "cores/lockin_state_machine.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_state_machine.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687905858377 "|DE10_LITE|lockin_wrapper:lockin_1|lockin_state_machine:lockin_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IIR_filter_simple lockin_wrapper:lockin_1\|IIR_filter_simple:iir_generate.iir_for_loop\[0\].iir_filter_fase " "Elaborating entity \"IIR_filter_simple\" for hierarchy \"lockin_wrapper:lockin_1\|IIR_filter_simple:iir_generate.iir_for_loop\[0\].iir_filter_fase\"" {  } { { "cores/lockin_wrapper.v" "iir_generate.iir_for_loop\[0\].iir_filter_fase" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905858640 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "80 64 IIR_filter_simple.v(109) " "Verilog HDL assignment warning at IIR_filter_simple.v(109): truncated value with size 80 to match size of target (64)" {  } { { "cores/IIR_filter_simple.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/IIR_filter_simple.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687905858671 "|DE10_LITE|lockin_wrapper:lockin_1|IIR_filter_simple:iir_for_loop[0].iir_filter_fase"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculo_resultados lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst " "Elaborating entity \"calculo_resultados\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\"" {  } { { "cores/lockin_wrapper.v" "resultados_inst" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_wrapper.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905858723 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 calculo_resultados.v(101) " "Verilog HDL assignment warning at calculo_resultados.v(101): truncated value with size 64 to match size of target (32)" {  } { { "cores/calculo_resultados.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/calculo_resultados.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687905858732 "|DE10_LITE|lockin_wrapper:lockin_1|calculo_resultados:resultados_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|clock_divider:div_clock " "Elaborating entity \"clock_divider\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|clock_divider:div_clock\"" {  } { { "cores/calculo_resultados.v" "div_clock" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/calculo_resultados.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905858854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrt lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada " "Elaborating entity \"sqrt\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\"" {  } { { "cores/calculo_resultados.v" "raiz_cuadrada" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/calculo_resultados.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905858902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsqrt lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborating entity \"altsqrt\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "cores/sqrt.v" "ALTSQRT_component" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905859242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905859286 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Instantiated megafunction \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 8 " "Parameter \"pipeline\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905859286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "q_port_width 64 " "Parameter \"q_port_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905859286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "r_port_width 65 " "Parameter \"r_port_width\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905859286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 128 " "Parameter \"width\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687905859286 ""}  } { { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687905859286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[63\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[63\]\"" {  } { { "altsqrt.tdf" "subtractors\[63\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905861761 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[63\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[63\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905861780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_66c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_66c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_66c " "Found entity 1: add_sub_66c" {  } { { "db/add_sub_66c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_66c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905862462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905862462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_66c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[63\]\|add_sub_66c:auto_generated " "Elaborating entity \"add_sub_66c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[63\]\|add_sub_66c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905862496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[62\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[62\]\"" {  } { { "altsqrt.tdf" "subtractors\[62\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905865276 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[62\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[62\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905865291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_76c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_76c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_76c " "Found entity 1: add_sub_76c" {  } { { "db/add_sub_76c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_76c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905865984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905865984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_76c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[62\]\|add_sub_76c:auto_generated " "Elaborating entity \"add_sub_76c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[62\]\|add_sub_76c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905866023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[61\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[61\]\"" {  } { { "altsqrt.tdf" "subtractors\[61\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905868927 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[61\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[61\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905868946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_86c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_86c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_86c " "Found entity 1: add_sub_86c" {  } { { "db/add_sub_86c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_86c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905869592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905869592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_86c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[61\]\|add_sub_86c:auto_generated " "Elaborating entity \"add_sub_86c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[61\]\|add_sub_86c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905869629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[60\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[60\]\"" {  } { { "altsqrt.tdf" "subtractors\[60\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905872673 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[60\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[60\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905872692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_96c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_96c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_96c " "Found entity 1: add_sub_96c" {  } { { "db/add_sub_96c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_96c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905873311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905873311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_96c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[60\]\|add_sub_96c:auto_generated " "Elaborating entity \"add_sub_96c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[60\]\|add_sub_96c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905873342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[59\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[59\]\"" {  } { { "altsqrt.tdf" "subtractors\[59\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905876642 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[59\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[59\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905876657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_a6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_a6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_a6c " "Found entity 1: add_sub_a6c" {  } { { "db/add_sub_a6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_a6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905877292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905877292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_a6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[59\]\|add_sub_a6c:auto_generated " "Elaborating entity \"add_sub_a6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[59\]\|add_sub_a6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905877325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[58\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[58\]\"" {  } { { "altsqrt.tdf" "subtractors\[58\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905880884 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[58\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[58\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905880895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_b6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_b6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_b6c " "Found entity 1: add_sub_b6c" {  } { { "db/add_sub_b6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_b6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905881543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905881543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_b6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[58\]\|add_sub_b6c:auto_generated " "Elaborating entity \"add_sub_b6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[58\]\|add_sub_b6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905881592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[57\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[57\]\"" {  } { { "altsqrt.tdf" "subtractors\[57\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905885424 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[57\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[57\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905885443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_c6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_c6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_c6c " "Found entity 1: add_sub_c6c" {  } { { "db/add_sub_c6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_c6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905886088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905886088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_c6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[57\]\|add_sub_c6c:auto_generated " "Elaborating entity \"add_sub_c6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[57\]\|add_sub_c6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905886122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[56\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[56\]\"" {  } { { "altsqrt.tdf" "subtractors\[56\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905889011 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[56\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[56\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905889029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_d6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_d6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_d6c " "Found entity 1: add_sub_d6c" {  } { { "db/add_sub_d6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_d6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905889677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905889677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_d6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[56\]\|add_sub_d6c:auto_generated " "Elaborating entity \"add_sub_d6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[56\]\|add_sub_d6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905889708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[55\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[55\]\"" {  } { { "altsqrt.tdf" "subtractors\[55\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905892864 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[55\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[55\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905892883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e6c " "Found entity 1: add_sub_e6c" {  } { { "db/add_sub_e6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_e6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905893572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905893572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_e6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[55\]\|add_sub_e6c:auto_generated " "Elaborating entity \"add_sub_e6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[55\]\|add_sub_e6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905893611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[54\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[54\]\"" {  } { { "altsqrt.tdf" "subtractors\[54\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905897082 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[54\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[54\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905897101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f6c " "Found entity 1: add_sub_f6c" {  } { { "db/add_sub_f6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_f6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905897758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905897758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_f6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[54\]\|add_sub_f6c:auto_generated " "Elaborating entity \"add_sub_f6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[54\]\|add_sub_f6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905897792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[53\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[53\]\"" {  } { { "altsqrt.tdf" "subtractors\[53\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905901520 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[53\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[53\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905901543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g6c " "Found entity 1: add_sub_g6c" {  } { { "db/add_sub_g6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_g6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905902171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905902171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_g6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[53\]\|add_sub_g6c:auto_generated " "Elaborating entity \"add_sub_g6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[53\]\|add_sub_g6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905902206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[52\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[52\]\"" {  } { { "altsqrt.tdf" "subtractors\[52\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905906225 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[52\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[52\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905906247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h6c " "Found entity 1: add_sub_h6c" {  } { { "db/add_sub_h6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_h6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905906879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905906879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_h6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[52\]\|add_sub_h6c:auto_generated " "Elaborating entity \"add_sub_h6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[52\]\|add_sub_h6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905906918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[51\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[51\]\"" {  } { { "altsqrt.tdf" "subtractors\[51\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905911172 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[51\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[51\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905911194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i6c " "Found entity 1: add_sub_i6c" {  } { { "db/add_sub_i6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_i6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905911833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905911833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[51\]\|add_sub_i6c:auto_generated " "Elaborating entity \"add_sub_i6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[51\]\|add_sub_i6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905911866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[50\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[50\]\"" {  } { { "altsqrt.tdf" "subtractors\[50\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905916382 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[50\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[50\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905916490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j6c " "Found entity 1: add_sub_j6c" {  } { { "db/add_sub_j6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_j6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905917149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905917149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_j6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[50\]\|add_sub_j6c:auto_generated " "Elaborating entity \"add_sub_j6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[50\]\|add_sub_j6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905917189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[49\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[49\]\"" {  } { { "altsqrt.tdf" "subtractors\[49\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905921953 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[49\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[49\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905921974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k6c " "Found entity 1: add_sub_k6c" {  } { { "db/add_sub_k6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_k6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905922617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905922617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_k6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[49\]\|add_sub_k6c:auto_generated " "Elaborating entity \"add_sub_k6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[49\]\|add_sub_k6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905922651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[48\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[48\]\"" {  } { { "altsqrt.tdf" "subtractors\[48\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905927803 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[48\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[48\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905927824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l6c " "Found entity 1: add_sub_l6c" {  } { { "db/add_sub_l6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_l6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905928451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905928451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_l6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[48\]\|add_sub_l6c:auto_generated " "Elaborating entity \"add_sub_l6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[48\]\|add_sub_l6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905928491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[47\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[47\]\"" {  } { { "altsqrt.tdf" "subtractors\[47\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905933826 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[47\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[47\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905933851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_m6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m6c " "Found entity 1: add_sub_m6c" {  } { { "db/add_sub_m6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_m6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905934508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905934508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_m6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[47\]\|add_sub_m6c:auto_generated " "Elaborating entity \"add_sub_m6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[47\]\|add_sub_m6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905934544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[46\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[46\]\"" {  } { { "altsqrt.tdf" "subtractors\[46\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905938937 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[46\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[46\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905938960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_n6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_n6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_n6c " "Found entity 1: add_sub_n6c" {  } { { "db/add_sub_n6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_n6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905939605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905939605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_n6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[46\]\|add_sub_n6c:auto_generated " "Elaborating entity \"add_sub_n6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[46\]\|add_sub_n6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905939647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[45\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[45\]\"" {  } { { "altsqrt.tdf" "subtractors\[45\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905944300 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[45\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[45\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905944327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_o6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_o6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_o6c " "Found entity 1: add_sub_o6c" {  } { { "db/add_sub_o6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_o6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905944979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905944979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_o6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[45\]\|add_sub_o6c:auto_generated " "Elaborating entity \"add_sub_o6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[45\]\|add_sub_o6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905945019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[44\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[44\]\"" {  } { { "altsqrt.tdf" "subtractors\[44\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905949927 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[44\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[44\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905949951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_p6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p6c " "Found entity 1: add_sub_p6c" {  } { { "db/add_sub_p6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_p6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905950581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905950581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_p6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[44\]\|add_sub_p6c:auto_generated " "Elaborating entity \"add_sub_p6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[44\]\|add_sub_p6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905950616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[43\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[43\]\"" {  } { { "altsqrt.tdf" "subtractors\[43\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905955896 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[43\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[43\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905955925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_q6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_q6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_q6c " "Found entity 1: add_sub_q6c" {  } { { "db/add_sub_q6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_q6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905956573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905956573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_q6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[43\]\|add_sub_q6c:auto_generated " "Elaborating entity \"add_sub_q6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[43\]\|add_sub_q6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905956614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[42\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[42\]\"" {  } { { "altsqrt.tdf" "subtractors\[42\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905962082 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[42\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[42\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905962108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_r6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_r6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_r6c " "Found entity 1: add_sub_r6c" {  } { { "db/add_sub_r6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_r6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905962750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905962750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_r6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[42\]\|add_sub_r6c:auto_generated " "Elaborating entity \"add_sub_r6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[42\]\|add_sub_r6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905962787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[41\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[41\]\"" {  } { { "altsqrt.tdf" "subtractors\[41\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905968600 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[41\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[41\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905968718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_s6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_s6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_s6c " "Found entity 1: add_sub_s6c" {  } { { "db/add_sub_s6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_s6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905969358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905969358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_s6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[41\]\|add_sub_s6c:auto_generated " "Elaborating entity \"add_sub_s6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[41\]\|add_sub_s6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905969403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[40\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[40\]\"" {  } { { "altsqrt.tdf" "subtractors\[40\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905975445 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[40\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[40\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905975471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t6c " "Found entity 1: add_sub_t6c" {  } { { "db/add_sub_t6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_t6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905976119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905976119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_t6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[40\]\|add_sub_t6c:auto_generated " "Elaborating entity \"add_sub_t6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[40\]\|add_sub_t6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905976156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[39\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[39\]\"" {  } { { "altsqrt.tdf" "subtractors\[39\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905982399 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[39\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[39\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905982430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u6c " "Found entity 1: add_sub_u6c" {  } { { "db/add_sub_u6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_u6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905983068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905983068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_u6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[39\]\|add_sub_u6c:auto_generated " "Elaborating entity \"add_sub_u6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[39\]\|add_sub_u6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905983105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[38\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[38\]\"" {  } { { "altsqrt.tdf" "subtractors\[38\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905989760 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[38\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[38\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905989791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_v6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_v6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_v6c " "Found entity 1: add_sub_v6c" {  } { { "db/add_sub_v6c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_v6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905990424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905990424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_v6c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[38\]\|add_sub_v6c:auto_generated " "Elaborating entity \"add_sub_v6c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[38\]\|add_sub_v6c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905990461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[37\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[37\]\"" {  } { { "altsqrt.tdf" "subtractors\[37\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905997254 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[37\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[37\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905997301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_07c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_07c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_07c " "Found entity 1: add_sub_07c" {  } { { "db/add_sub_07c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_07c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687905997947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687905997947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_07c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[37\]\|add_sub_07c:auto_generated " "Elaborating entity \"add_sub_07c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[37\]\|add_sub_07c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687905997990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[36\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[36\]\"" {  } { { "altsqrt.tdf" "subtractors\[36\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906003887 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[36\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[36\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906003920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_17c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_17c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_17c " "Found entity 1: add_sub_17c" {  } { { "db/add_sub_17c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_17c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906004566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906004566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_17c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[36\]\|add_sub_17c:auto_generated " "Elaborating entity \"add_sub_17c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[36\]\|add_sub_17c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906004604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[35\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[35\]\"" {  } { { "altsqrt.tdf" "subtractors\[35\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906010723 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[35\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[35\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906010755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_27c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_27c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_27c " "Found entity 1: add_sub_27c" {  } { { "db/add_sub_27c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_27c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906011417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906011417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_27c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[35\]\|add_sub_27c:auto_generated " "Elaborating entity \"add_sub_27c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[35\]\|add_sub_27c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906011456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[34\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[34\]\"" {  } { { "altsqrt.tdf" "subtractors\[34\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906018212 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[34\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[34\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906018253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_37c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_37c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_37c " "Found entity 1: add_sub_37c" {  } { { "db/add_sub_37c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_37c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906018894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906018894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_37c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[34\]\|add_sub_37c:auto_generated " "Elaborating entity \"add_sub_37c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[34\]\|add_sub_37c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906018936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[33\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[33\]\"" {  } { { "altsqrt.tdf" "subtractors\[33\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906025655 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[33\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[33\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906025686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_47c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_47c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_47c " "Found entity 1: add_sub_47c" {  } { { "db/add_sub_47c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_47c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906026320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906026320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_47c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[33\]\|add_sub_47c:auto_generated " "Elaborating entity \"add_sub_47c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[33\]\|add_sub_47c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906026357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[32\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[32\]\"" {  } { { "altsqrt.tdf" "subtractors\[32\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906033319 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[32\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[32\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906033350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_57c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_57c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_57c " "Found entity 1: add_sub_57c" {  } { { "db/add_sub_57c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_57c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906033994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906033994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_57c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[32\]\|add_sub_57c:auto_generated " "Elaborating entity \"add_sub_57c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[32\]\|add_sub_57c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906034039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[31\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[31\]\"" {  } { { "altsqrt.tdf" "subtractors\[31\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906034424 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[31\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[31\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906034459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j5c " "Found entity 1: add_sub_j5c" {  } { { "db/add_sub_j5c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_j5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906035129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906035129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_j5c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[31\]\|add_sub_j5c:auto_generated " "Elaborating entity \"add_sub_j5c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[31\]\|add_sub_j5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906035169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[30\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[30\]\"" {  } { { "altsqrt.tdf" "subtractors\[30\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906035552 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[30\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[30\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906035598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i5c " "Found entity 1: add_sub_i5c" {  } { { "db/add_sub_i5c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_i5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906036237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906036237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i5c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[30\]\|add_sub_i5c:auto_generated " "Elaborating entity \"add_sub_i5c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[30\]\|add_sub_i5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906036281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[29\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[29\]\"" {  } { { "altsqrt.tdf" "subtractors\[29\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906036711 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[29\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[29\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906036746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h5c " "Found entity 1: add_sub_h5c" {  } { { "db/add_sub_h5c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_h5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906037385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906037385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_h5c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[29\]\|add_sub_h5c:auto_generated " "Elaborating entity \"add_sub_h5c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[29\]\|add_sub_h5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906037425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[28\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[28\]\"" {  } { { "altsqrt.tdf" "subtractors\[28\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906037811 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[28\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[28\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906037848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g5c " "Found entity 1: add_sub_g5c" {  } { { "db/add_sub_g5c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_g5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906038485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906038485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_g5c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[28\]\|add_sub_g5c:auto_generated " "Elaborating entity \"add_sub_g5c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[28\]\|add_sub_g5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906038526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[27\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[27\]\"" {  } { { "altsqrt.tdf" "subtractors\[27\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906038939 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[27\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[27\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906038977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f5c " "Found entity 1: add_sub_f5c" {  } { { "db/add_sub_f5c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_f5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906039622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906039622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_f5c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[27\]\|add_sub_f5c:auto_generated " "Elaborating entity \"add_sub_f5c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[27\]\|add_sub_f5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906039664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[26\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[26\]\"" {  } { { "altsqrt.tdf" "subtractors\[26\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906040052 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[26\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[26\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906040087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_n5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_n5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_n5c " "Found entity 1: add_sub_n5c" {  } { { "db/add_sub_n5c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_n5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906040739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906040739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_n5c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[26\]\|add_sub_n5c:auto_generated " "Elaborating entity \"add_sub_n5c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[26\]\|add_sub_n5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906040792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[25\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[25\]\"" {  } { { "altsqrt.tdf" "subtractors\[25\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906041177 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[25\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[25\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906041216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_m5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m5c " "Found entity 1: add_sub_m5c" {  } { { "db/add_sub_m5c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_m5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906041876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906041876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_m5c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[25\]\|add_sub_m5c:auto_generated " "Elaborating entity \"add_sub_m5c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[25\]\|add_sub_m5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906041920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[24\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[24\]\"" {  } { { "altsqrt.tdf" "subtractors\[24\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906042303 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[24\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[24\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906042337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l5c " "Found entity 1: add_sub_l5c" {  } { { "db/add_sub_l5c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_l5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906043005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906043005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_l5c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[24\]\|add_sub_l5c:auto_generated " "Elaborating entity \"add_sub_l5c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[24\]\|add_sub_l5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906043045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[23\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[23\]\"" {  } { { "altsqrt.tdf" "subtractors\[23\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906043431 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[23\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[23\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906043468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k5c " "Found entity 1: add_sub_k5c" {  } { { "db/add_sub_k5c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_k5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906044116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906044116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_k5c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[23\]\|add_sub_k5c:auto_generated " "Elaborating entity \"add_sub_k5c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[23\]\|add_sub_k5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906044156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[22\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[22\]\"" {  } { { "altsqrt.tdf" "subtractors\[22\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906045215 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[22\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[22\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906045252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_o5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_o5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_o5c " "Found entity 1: add_sub_o5c" {  } { { "db/add_sub_o5c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_o5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906045908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906045908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_o5c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[22\]\|add_sub_o5c:auto_generated " "Elaborating entity \"add_sub_o5c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[22\]\|add_sub_o5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906045949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[21\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[21\]\"" {  } { { "altsqrt.tdf" "subtractors\[21\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906047291 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[21\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[21\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906047327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_p5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p5c " "Found entity 1: add_sub_p5c" {  } { { "db/add_sub_p5c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_p5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906047977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906047977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_p5c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[21\]\|add_sub_p5c:auto_generated " "Elaborating entity \"add_sub_p5c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[21\]\|add_sub_p5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906048018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[20\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[20\]\"" {  } { { "altsqrt.tdf" "subtractors\[20\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906049612 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[20\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[20\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906049738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_q5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_q5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_q5c " "Found entity 1: add_sub_q5c" {  } { { "db/add_sub_q5c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_q5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906050399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906050399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_q5c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[20\]\|add_sub_q5c:auto_generated " "Elaborating entity \"add_sub_q5c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[20\]\|add_sub_q5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906050448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[19\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[19\]\"" {  } { { "altsqrt.tdf" "subtractors\[19\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906052291 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[19\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[19\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906052335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_r5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_r5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_r5c " "Found entity 1: add_sub_r5c" {  } { { "db/add_sub_r5c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_r5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906052981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906052981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_r5c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[19\]\|add_sub_r5c:auto_generated " "Elaborating entity \"add_sub_r5c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[19\]\|add_sub_r5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906053024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[18\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[18\]\"" {  } { { "altsqrt.tdf" "subtractors\[18\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906055291 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[18\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[18\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906055332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_s5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_s5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_s5c " "Found entity 1: add_sub_s5c" {  } { { "db/add_sub_s5c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_s5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906055977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906055977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_s5c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[18\]\|add_sub_s5c:auto_generated " "Elaborating entity \"add_sub_s5c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[18\]\|add_sub_s5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906056018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[17\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[17\]\"" {  } { { "altsqrt.tdf" "subtractors\[17\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906056407 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[17\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[17\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906056445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e5c " "Found entity 1: add_sub_e5c" {  } { { "db/add_sub_e5c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_e5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906057097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906057097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_e5c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[17\]\|add_sub_e5c:auto_generated " "Elaborating entity \"add_sub_e5c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[17\]\|add_sub_e5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906057143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[16\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[16\]\"" {  } { { "altsqrt.tdf" "subtractors\[16\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906058505 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[16\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[16\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906058548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t5c " "Found entity 1: add_sub_t5c" {  } { { "db/add_sub_t5c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_t5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906059203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906059203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_t5c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[16\]\|add_sub_t5c:auto_generated " "Elaborating entity \"add_sub_t5c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[16\]\|add_sub_t5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906059259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\"" {  } { { "altsqrt.tdf" "subtractors\[15\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906060858 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906060930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u5c " "Found entity 1: add_sub_u5c" {  } { { "db/add_sub_u5c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_u5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906061584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906061584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_u5c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\|add_sub_u5c:auto_generated " "Elaborating entity \"add_sub_u5c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\|add_sub_u5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906061637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\"" {  } { { "altsqrt.tdf" "subtractors\[14\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906063519 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906063575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_v5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_v5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_v5c " "Found entity 1: add_sub_v5c" {  } { { "db/add_sub_v5c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_v5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906064216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906064216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_v5c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\|add_sub_v5c:auto_generated " "Elaborating entity \"add_sub_v5c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\|add_sub_v5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906064260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\"" {  } { { "altsqrt.tdf" "subtractors\[13\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906066412 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906066458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_06c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_06c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_06c " "Found entity 1: add_sub_06c" {  } { { "db/add_sub_06c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_06c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906067120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906067120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_06c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\|add_sub_06c:auto_generated " "Elaborating entity \"add_sub_06c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\|add_sub_06c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906067167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\"" {  } { { "altsqrt.tdf" "subtractors\[12\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906069543 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906069599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_16c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_16c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_16c " "Found entity 1: add_sub_16c" {  } { { "db/add_sub_16c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_16c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906070249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906070249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_16c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\|add_sub_16c:auto_generated " "Elaborating entity \"add_sub_16c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\|add_sub_16c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906070295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\"" {  } { { "altsqrt.tdf" "subtractors\[11\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906072979 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906073022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_26c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_26c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_26c " "Found entity 1: add_sub_26c" {  } { { "db/add_sub_26c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_26c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906073693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906073693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_26c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\|add_sub_26c:auto_generated " "Elaborating entity \"add_sub_26c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\|add_sub_26c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906073745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\"" {  } { { "altsqrt.tdf" "subtractors\[10\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906076784 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906076827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_36c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_36c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_36c " "Found entity 1: add_sub_36c" {  } { { "db/add_sub_36c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_36c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906077478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906077478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_36c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_36c:auto_generated " "Elaborating entity \"add_sub_36c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_36c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906077521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\"" {  } { { "altsqrt.tdf" "subtractors\[9\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906080743 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906080797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_46c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_46c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_46c " "Found entity 1: add_sub_46c" {  } { { "db/add_sub_46c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_46c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906081448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906081448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_46c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_46c:auto_generated " "Elaborating entity \"add_sub_46c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_46c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906081491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\"" {  } { { "altsqrt.tdf" "subtractors\[8\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906084954 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906085004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_56c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_56c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_56c " "Found entity 1: add_sub_56c" {  } { { "db/add_sub_56c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_56c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906085669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906085669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_56c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_56c:auto_generated " "Elaborating entity \"add_sub_56c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_56c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906085727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\"" {  } { { "altsqrt.tdf" "subtractors\[7\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906086121 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906086175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_d5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_d5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_d5c " "Found entity 1: add_sub_d5c" {  } { { "db/add_sub_d5c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_d5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906086844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906086844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_d5c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_d5c:auto_generated " "Elaborating entity \"add_sub_d5c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_d5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906086890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\"" {  } { { "altsqrt.tdf" "subtractors\[6\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906087326 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906087381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_54c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_54c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_54c " "Found entity 1: add_sub_54c" {  } { { "db/add_sub_54c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_54c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906088065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906088065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_54c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_54c:auto_generated " "Elaborating entity \"add_sub_54c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_54c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906088111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\"" {  } { { "altsqrt.tdf" "subtractors\[5\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906088504 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906088560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_44c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_44c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_44c " "Found entity 1: add_sub_44c" {  } { { "db/add_sub_44c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_44c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906089224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906089224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_44c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_44c:auto_generated " "Elaborating entity \"add_sub_44c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_44c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906089277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\"" {  } { { "altsqrt.tdf" "subtractors\[4\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906089684 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906089743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_34c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_34c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_34c " "Found entity 1: add_sub_34c" {  } { { "db/add_sub_34c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_34c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906090404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906090404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_34c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_34c:auto_generated " "Elaborating entity \"add_sub_34c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_34c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906090453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\"" {  } { { "altsqrt.tdf" "subtractors\[3\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906090848 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906090895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24c " "Found entity 1: add_sub_24c" {  } { { "db/add_sub_24c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_24c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906091572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906091572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_24c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_24c:auto_generated " "Elaborating entity \"add_sub_24c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_24c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906091623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\"" {  } { { "altsqrt.tdf" "subtractors\[2\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906092043 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906092096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_14c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_14c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_14c " "Found entity 1: add_sub_14c" {  } { { "db/add_sub_14c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906092771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906092771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_14c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_14c:auto_generated " "Elaborating entity \"add_sub_14c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_14c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906092816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\"" {  } { { "altsqrt.tdf" "subtractors\[1\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906093213 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906093261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_04c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_04c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_04c " "Found entity 1: add_sub_04c" {  } { { "db/add_sub_04c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_04c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906093977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906093977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_04c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_04c:auto_generated " "Elaborating entity \"add_sub_04c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_04c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906094025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\"" {  } { { "altsqrt.tdf" "subtractors\[0\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906094434 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 90 13 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906094491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906095158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906095158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_u3c lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_u3c:auto_generated " "Elaborating entity \"add_sub_u3c\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_u3c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906095207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:a_delay " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\"" {  } { { "altsqrt.tdf" "a_delay" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 99 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906095719 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:a_delay lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 99 2 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906095760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[63\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[63\]\"" {  } { { "altsqrt.tdf" "b_dffe\[63\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906095806 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[63\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[63\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906095820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[62\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[62\]\"" {  } { { "altsqrt.tdf" "b_dffe\[62\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906095870 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[62\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[62\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906095886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[61\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[61\]\"" {  } { { "altsqrt.tdf" "b_dffe\[61\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906095929 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[61\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[61\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906095939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[60\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[60\]\"" {  } { { "altsqrt.tdf" "b_dffe\[60\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906095987 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[60\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[60\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906096007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[59\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[59\]\"" {  } { { "altsqrt.tdf" "b_dffe\[59\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906096049 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[59\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[59\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906096064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[58\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[58\]\"" {  } { { "altsqrt.tdf" "b_dffe\[58\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906096122 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[58\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[58\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906096140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[57\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[57\]\"" {  } { { "altsqrt.tdf" "b_dffe\[57\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906096185 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[57\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[57\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906096207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[56\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[56\]\"" {  } { { "altsqrt.tdf" "b_dffe\[56\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906096250 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[56\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[56\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906096267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[55\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[55\]\"" {  } { { "altsqrt.tdf" "b_dffe\[55\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906096313 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[55\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[55\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906096338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[54\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[54\]\"" {  } { { "altsqrt.tdf" "b_dffe\[54\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906096380 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[54\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[54\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906096396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[53\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[53\]\"" {  } { { "altsqrt.tdf" "b_dffe\[53\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906096442 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[53\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[53\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906096457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[52\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[52\]\"" {  } { { "altsqrt.tdf" "b_dffe\[52\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906096501 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[52\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[52\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906096523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[51\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[51\]\"" {  } { { "altsqrt.tdf" "b_dffe\[51\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906096567 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[51\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[51\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906096593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[50\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[50\]\"" {  } { { "altsqrt.tdf" "b_dffe\[50\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906096642 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[50\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[50\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906096664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[49\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[49\]\"" {  } { { "altsqrt.tdf" "b_dffe\[49\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906096707 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[49\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[49\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906096731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[48\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[48\]\"" {  } { { "altsqrt.tdf" "b_dffe\[48\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906096777 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[48\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[48\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906096796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[47\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[47\]\"" {  } { { "altsqrt.tdf" "b_dffe\[47\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906096840 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[47\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[47\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906096872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[46\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[46\]\"" {  } { { "altsqrt.tdf" "b_dffe\[46\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906096915 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[46\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[46\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906096939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[45\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[45\]\"" {  } { { "altsqrt.tdf" "b_dffe\[45\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906096987 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[45\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[45\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906097011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[44\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[44\]\"" {  } { { "altsqrt.tdf" "b_dffe\[44\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906097057 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[44\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[44\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906097078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[43\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[43\]\"" {  } { { "altsqrt.tdf" "b_dffe\[43\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906097126 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[43\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[43\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906097145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[42\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[42\]\"" {  } { { "altsqrt.tdf" "b_dffe\[42\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906097195 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[42\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[42\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906097218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[41\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[41\]\"" {  } { { "altsqrt.tdf" "b_dffe\[41\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906097263 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[41\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[41\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906097297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[40\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[40\]\"" {  } { { "altsqrt.tdf" "b_dffe\[40\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906097345 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[40\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[40\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906097373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[39\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[39\]\"" {  } { { "altsqrt.tdf" "b_dffe\[39\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906097422 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[39\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[39\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906097452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[38\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[38\]\"" {  } { { "altsqrt.tdf" "b_dffe\[38\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906097497 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[38\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[38\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906097528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[37\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[37\]\"" {  } { { "altsqrt.tdf" "b_dffe\[37\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906097580 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[37\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[37\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906097616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[36\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[36\]\"" {  } { { "altsqrt.tdf" "b_dffe\[36\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906097674 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[36\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[36\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906097704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[35\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[35\]\"" {  } { { "altsqrt.tdf" "b_dffe\[35\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906097754 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[35\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[35\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906097783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[34\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[34\]\"" {  } { { "altsqrt.tdf" "b_dffe\[34\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906097828 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[34\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[34\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906097864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[33\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[33\]\"" {  } { { "altsqrt.tdf" "b_dffe\[33\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906097906 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[33\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[33\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906097936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[32\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[32\]\"" {  } { { "altsqrt.tdf" "b_dffe\[32\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906097984 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[32\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[32\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906098012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[31\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[31\]\"" {  } { { "altsqrt.tdf" "b_dffe\[31\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906098059 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[31\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[31\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906098089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[30\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[30\]\"" {  } { { "altsqrt.tdf" "b_dffe\[30\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906098132 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[30\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[30\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906098172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[29\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[29\]\"" {  } { { "altsqrt.tdf" "b_dffe\[29\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906098222 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[29\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[29\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906098248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[28\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[28\]\"" {  } { { "altsqrt.tdf" "b_dffe\[28\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906098294 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[28\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[28\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906098325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[27\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[27\]\"" {  } { { "altsqrt.tdf" "b_dffe\[27\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906098370 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[27\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[27\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906098411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[26\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[26\]\"" {  } { { "altsqrt.tdf" "b_dffe\[26\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906098455 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[26\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[26\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906098488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[25\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[25\]\"" {  } { { "altsqrt.tdf" "b_dffe\[25\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906098533 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[25\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[25\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906098562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[24\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[24\]\"" {  } { { "altsqrt.tdf" "b_dffe\[24\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906098611 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[24\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[24\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906098648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[23\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[23\]\"" {  } { { "altsqrt.tdf" "b_dffe\[23\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906098698 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[23\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[23\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906098740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[22\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[22\]\"" {  } { { "altsqrt.tdf" "b_dffe\[22\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906098782 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[22\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[22\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906098817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[21\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[21\]\"" {  } { { "altsqrt.tdf" "b_dffe\[21\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906098862 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[21\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[21\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906098890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[20\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[20\]\"" {  } { { "altsqrt.tdf" "b_dffe\[20\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906098938 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[20\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[20\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906098975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[19\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[19\]\"" {  } { { "altsqrt.tdf" "b_dffe\[19\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906099017 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[19\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[19\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906099059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[18\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[18\]\"" {  } { { "altsqrt.tdf" "b_dffe\[18\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906099103 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[18\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[18\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906099142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[17\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[17\]\"" {  } { { "altsqrt.tdf" "b_dffe\[17\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906099190 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[17\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[17\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906099220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[16\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[16\]\"" {  } { { "altsqrt.tdf" "b_dffe\[16\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906099265 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[16\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[16\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906099305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\]\"" {  } { { "altsqrt.tdf" "b_dffe\[15\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906099348 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906099391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\]\"" {  } { { "altsqrt.tdf" "b_dffe\[14\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906099435 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906099475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\]\"" {  } { { "altsqrt.tdf" "b_dffe\[13\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906099523 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906099558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\]\"" {  } { { "altsqrt.tdf" "b_dffe\[12\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906099603 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906099643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\]\"" {  } { { "altsqrt.tdf" "b_dffe\[11\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906099690 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906099736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\"" {  } { { "altsqrt.tdf" "b_dffe\[10\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906099777 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906099820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\"" {  } { { "altsqrt.tdf" "b_dffe\[9\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906099865 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906099903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\"" {  } { { "altsqrt.tdf" "b_dffe\[8\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906099952 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906099990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\"" {  } { { "altsqrt.tdf" "b_dffe\[7\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906100034 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906100092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\"" {  } { { "altsqrt.tdf" "b_dffe\[6\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906100138 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906100183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\"" {  } { { "altsqrt.tdf" "b_dffe\[5\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906100228 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906100281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\"" {  } { { "altsqrt.tdf" "b_dffe\[4\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906100325 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906100373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\"" {  } { { "altsqrt.tdf" "b_dffe\[3\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906100417 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906100460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\"" {  } { { "altsqrt.tdf" "b_dffe\[2\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906100508 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906100545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\"" {  } { { "altsqrt.tdf" "b_dffe\[1\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906100593 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906100644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\"" {  } { { "altsqrt.tdf" "b_dffe\[0\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906100691 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 107 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906100750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[63\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[63\]\"" {  } { { "altsqrt.tdf" "r_dffe\[63\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906100793 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[63\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[63\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906100842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[62\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[62\]\"" {  } { { "altsqrt.tdf" "r_dffe\[62\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906100884 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[62\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[62\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906100933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[61\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[61\]\"" {  } { { "altsqrt.tdf" "r_dffe\[61\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906100975 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[61\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[61\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906101024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[60\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[60\]\"" {  } { { "altsqrt.tdf" "r_dffe\[60\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906101069 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[60\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[60\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906101110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[59\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[59\]\"" {  } { { "altsqrt.tdf" "r_dffe\[59\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906101156 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[59\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[59\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906101200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[58\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[58\]\"" {  } { { "altsqrt.tdf" "r_dffe\[58\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906101245 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[58\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[58\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906101293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[57\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[57\]\"" {  } { { "altsqrt.tdf" "r_dffe\[57\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906101338 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[57\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[57\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906101386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[56\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[56\]\"" {  } { { "altsqrt.tdf" "r_dffe\[56\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906101427 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[56\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[56\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906101480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[55\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[55\]\"" {  } { { "altsqrt.tdf" "r_dffe\[55\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906101530 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[55\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[55\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906101586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[54\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[54\]\"" {  } { { "altsqrt.tdf" "r_dffe\[54\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906101639 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[54\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[54\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906101689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[53\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[53\]\"" {  } { { "altsqrt.tdf" "r_dffe\[53\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906101737 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[53\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[53\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906101780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[52\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[52\]\"" {  } { { "altsqrt.tdf" "r_dffe\[52\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906101827 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[52\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[52\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906101873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[51\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[51\]\"" {  } { { "altsqrt.tdf" "r_dffe\[51\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906101926 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[51\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[51\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906101985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[50\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[50\]\"" {  } { { "altsqrt.tdf" "r_dffe\[50\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906102032 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[50\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[50\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906102080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[49\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[49\]\"" {  } { { "altsqrt.tdf" "r_dffe\[49\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906102127 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[49\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[49\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906102179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[48\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[48\]\"" {  } { { "altsqrt.tdf" "r_dffe\[48\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906102225 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[48\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[48\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906102279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[47\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[47\]\"" {  } { { "altsqrt.tdf" "r_dffe\[47\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906102342 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[47\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[47\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906102412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[46\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[46\]\"" {  } { { "altsqrt.tdf" "r_dffe\[46\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906102468 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[46\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[46\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906102526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[45\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[45\]\"" {  } { { "altsqrt.tdf" "r_dffe\[45\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906102576 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[45\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[45\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906102635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[44\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[44\]\"" {  } { { "altsqrt.tdf" "r_dffe\[44\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906102708 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[44\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[44\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906102769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[43\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[43\]\"" {  } { { "altsqrt.tdf" "r_dffe\[43\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906102824 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[43\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[43\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906102881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[42\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[42\]\"" {  } { { "altsqrt.tdf" "r_dffe\[42\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906102936 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[42\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[42\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906102988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[41\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[41\]\"" {  } { { "altsqrt.tdf" "r_dffe\[41\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906103035 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[41\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[41\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906103086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[40\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[40\]\"" {  } { { "altsqrt.tdf" "r_dffe\[40\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906103133 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[40\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[40\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906103183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[39\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[39\]\"" {  } { { "altsqrt.tdf" "r_dffe\[39\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906103229 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[39\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[39\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906103283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[38\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[38\]\"" {  } { { "altsqrt.tdf" "r_dffe\[38\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906103329 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[38\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[38\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906103390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[37\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[37\]\"" {  } { { "altsqrt.tdf" "r_dffe\[37\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906103433 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[37\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[37\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906103497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[36\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[36\]\"" {  } { { "altsqrt.tdf" "r_dffe\[36\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906103538 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[36\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[36\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906103605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[35\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[35\]\"" {  } { { "altsqrt.tdf" "r_dffe\[35\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906103646 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[35\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[35\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906103713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[34\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[34\]\"" {  } { { "altsqrt.tdf" "r_dffe\[34\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906103755 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[34\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[34\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906103824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[33\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[33\]\"" {  } { { "altsqrt.tdf" "r_dffe\[33\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906103866 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[33\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[33\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906103930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[32\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[32\]\"" {  } { { "altsqrt.tdf" "r_dffe\[32\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906103972 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[32\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[32\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906104037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[31\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[31\]\"" {  } { { "altsqrt.tdf" "r_dffe\[31\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906104078 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[31\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[31\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906104138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[30\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[30\]\"" {  } { { "altsqrt.tdf" "r_dffe\[30\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906104182 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[30\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[30\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906104282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[29\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[29\]\"" {  } { { "altsqrt.tdf" "r_dffe\[29\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906104332 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[29\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[29\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906104398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[28\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[28\]\"" {  } { { "altsqrt.tdf" "r_dffe\[28\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906104455 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[28\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[28\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906104516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[27\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[27\]\"" {  } { { "altsqrt.tdf" "r_dffe\[27\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906104563 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[27\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[27\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906104621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[26\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[26\]\"" {  } { { "altsqrt.tdf" "r_dffe\[26\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906104666 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[26\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[26\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906104733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[25\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[25\]\"" {  } { { "altsqrt.tdf" "r_dffe\[25\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906104780 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[25\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[25\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906104848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[24\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[24\]\"" {  } { { "altsqrt.tdf" "r_dffe\[24\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906104894 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[24\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[24\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906104959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[23\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[23\]\"" {  } { { "altsqrt.tdf" "r_dffe\[23\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906105004 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[23\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[23\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906105073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[22\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[22\]\"" {  } { { "altsqrt.tdf" "r_dffe\[22\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906105121 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[22\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[22\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906105180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[21\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[21\]\"" {  } { { "altsqrt.tdf" "r_dffe\[21\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906105229 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[21\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[21\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906105290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[20\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[20\]\"" {  } { { "altsqrt.tdf" "r_dffe\[20\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906105341 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[20\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[20\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906105405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[19\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[19\]\"" {  } { { "altsqrt.tdf" "r_dffe\[19\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906105453 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[19\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[19\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906105527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[18\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[18\]\"" {  } { { "altsqrt.tdf" "r_dffe\[18\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906105584 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[18\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[18\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906105648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[17\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[17\]\"" {  } { { "altsqrt.tdf" "r_dffe\[17\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906105695 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[17\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[17\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906105769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[16\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[16\]\"" {  } { { "altsqrt.tdf" "r_dffe\[16\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906105813 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[16\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[16\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906105883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\]\"" {  } { { "altsqrt.tdf" "r_dffe\[15\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906105926 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906105996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\]\"" {  } { { "altsqrt.tdf" "r_dffe\[14\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906106039 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906106108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\]\"" {  } { { "altsqrt.tdf" "r_dffe\[13\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906106152 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906106224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\]\"" {  } { { "altsqrt.tdf" "r_dffe\[12\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906106267 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906106344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\]\"" {  } { { "altsqrt.tdf" "r_dffe\[11\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906106386 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906106514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\"" {  } { { "altsqrt.tdf" "r_dffe\[10\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906106557 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906106626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\"" {  } { { "altsqrt.tdf" "r_dffe\[9\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906106672 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906106754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\"" {  } { { "altsqrt.tdf" "r_dffe\[8\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906106797 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906106868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\"" {  } { { "altsqrt.tdf" "r_dffe\[7\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906106912 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906106993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\"" {  } { { "altsqrt.tdf" "r_dffe\[6\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906107036 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906107110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\"" {  } { { "altsqrt.tdf" "r_dffe\[5\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906107151 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906107235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\"" {  } { { "altsqrt.tdf" "r_dffe\[4\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906107279 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906107353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\"" {  } { { "altsqrt.tdf" "r_dffe\[3\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906107399 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906107469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\"" {  } { { "altsqrt.tdf" "r_dffe\[2\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906107514 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906107585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\"" {  } { { "altsqrt.tdf" "r_dffe\[1\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906107632 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906107713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\"" {  } { { "altsqrt.tdf" "r_dffe\[0\]" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906107759 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\", which is child of megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|sqrt:raiz_cuadrada\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsqrt.tdf" 113 8 0 } } { "cores/sqrt.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/sqrt.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906107830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descomponer_en_digitos lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li " "Elaborating entity \"descomponer_en_digitos\" for hierarchy \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\"" {  } { { "cores/lockin_wrapper.v" "desc_li" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_wrapper.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906107948 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 descomponer_en_digitos.v(13) " "Verilog HDL assignment warning at descomponer_en_digitos.v(13): truncated value with size 32 to match size of target (4)" {  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687906107966 "|DE10_LITE|lockin_wrapper:lockin_1|descomponer_en_digitos:desc_li"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 descomponer_en_digitos.v(14) " "Verilog HDL assignment warning at descomponer_en_digitos.v(14): truncated value with size 32 to match size of target (4)" {  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687906107966 "|DE10_LITE|lockin_wrapper:lockin_1|descomponer_en_digitos:desc_li"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 descomponer_en_digitos.v(15) " "Verilog HDL assignment warning at descomponer_en_digitos.v(15): truncated value with size 32 to match size of target (4)" {  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687906107966 "|DE10_LITE|lockin_wrapper:lockin_1|descomponer_en_digitos:desc_li"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 descomponer_en_digitos.v(16) " "Verilog HDL assignment warning at descomponer_en_digitos.v(16): truncated value with size 32 to match size of target (4)" {  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687906107966 "|DE10_LITE|lockin_wrapper:lockin_1|descomponer_en_digitos:desc_li"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 descomponer_en_digitos.v(17) " "Verilog HDL assignment warning at descomponer_en_digitos.v(17): truncated value with size 32 to match size of target (4)" {  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687906107966 "|DE10_LITE|lockin_wrapper:lockin_1|descomponer_en_digitos:desc_li"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 descomponer_en_digitos.v(18) " "Verilog HDL assignment warning at descomponer_en_digitos.v(18): truncated value with size 32 to match size of target (4)" {  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687906107967 "|DE10_LITE|lockin_wrapper:lockin_1|descomponer_en_digitos:desc_li"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_display lockin_wrapper:lockin_1\|BCD_display:display " "Elaborating entity \"BCD_display\" for hierarchy \"lockin_wrapper:lockin_1\|BCD_display:display\"" {  } { { "cores/lockin_wrapper.v" "display" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_wrapper.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906107989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7 lockin_wrapper:lockin_1\|BCD_display:display\|segment7:hex0 " "Elaborating entity \"segment7\" for hierarchy \"lockin_wrapper:lockin_1\|BCD_display:display\|segment7:hex0\"" {  } { { "cores/BCD_display.v" "hex0" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/BCD_display.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906108018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generador_estimulo lockin_wrapper:lockin_1\|generador_estimulo:estimulo " "Elaborating entity \"generador_estimulo\" for hierarchy \"lockin_wrapper:lockin_1\|generador_estimulo:estimulo\"" {  } { { "cores/lockin_wrapper.v" "estimulo" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_wrapper.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906108083 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 generador_estimulo.v(43) " "Verilog HDL assignment warning at generador_estimulo.v(43): truncated value with size 32 to match size of target (1)" {  } { { "cores/generador_estimulo.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/generador_estimulo.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687906108097 "|DE10_LITE|lockin_wrapper:lockin_1|generador_estimulo:estimulo"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|clock_divider:div_clock\|clock_out " "Found clock multiplexer lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|clock_divider:div_clock\|clock_out" {  } { { "cores/clock_divider.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/clock_divider.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1687906110394 "|DE10_LITE|lockin_wrapper:lockin_1|calculo_resultados:resultados_inst|clock_divider:div_clock|clock_out"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1687906110394 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "66 " "Ignored 66 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "64 " "Ignored 64 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1687906110672 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "2 " "Ignored 2 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1687906110672 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1687906110672 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fsm_txpc:txpc\|bpp:buf\|bpp_memoria_2_rtl_0 " "Inferred RAM node \"fsm_txpc:txpc\|bpp:buf\|bpp_memoria_2_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1687906113901 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fsm_txpc:txpc\|bpp:buf\|bpp_memoria_1_rtl_0 " "Inferred RAM node \"fsm_txpc:txpc\|bpp:buf\|bpp_memoria_1_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1687906113902 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "lockin_wrapper:lockin_1\|remove_mean_value_pipelined:filtro_pa\|data_mem_rtl_0 " "Inferred RAM node \"lockin_wrapper:lockin_1\|remove_mean_value_pipelined:filtro_pa\|data_mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1687906113903 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|buffer_fase_rtl_0 " "Inferred RAM node \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|buffer_fase_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1687906113904 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|buffer_cuad_rtl_0 " "Inferred RAM node \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|buffer_cuad_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1687906113905 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fsm_txpc:txpc\|bpp:buf\|bpp_memoria_2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fsm_txpc:txpc\|bpp:buf\|bpp_memoria_2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 96 " "Parameter WIDTH_A set to 96" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 10 " "Parameter NUMWORDS_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 96 " "Parameter WIDTH_B set to 96" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 10 " "Parameter NUMWORDS_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fsm_txpc:txpc\|bpp:buf\|bpp_memoria_1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fsm_txpc:txpc\|bpp:buf\|bpp_memoria_1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 96 " "Parameter WIDTH_A set to 96" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 10 " "Parameter NUMWORDS_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 96 " "Parameter WIDTH_B set to 96" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 10 " "Parameter NUMWORDS_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lockin_wrapper:lockin_1\|remove_mean_value_pipelined:filtro_pa\|data_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lockin_wrapper:lockin_1\|remove_mean_value_pipelined:filtro_pa\|data_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 15 " "Parameter NUMWORDS_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 15 " "Parameter NUMWORDS_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|buffer_fase_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|buffer_fase_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 450 " "Parameter NUMWORDS_A set to 450" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 450 " "Parameter NUMWORDS_B set to 450" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|buffer_cuad_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|buffer_cuad_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 450 " "Parameter NUMWORDS_A set to 450" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 450 " "Parameter NUMWORDS_B set to 450" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|ref_sen_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|ref_sen_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE10_LITE.ram0_lockin_state_machine_330b507f.hdl.mif " "Parameter INIT_FILE set to db/DE10_LITE.ram0_lockin_state_machine_330b507f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|ref_cos_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|ref_cos_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE10_LITE.ram1_lockin_state_machine_330b507f.hdl.mif " "Parameter INIT_FILE set to db/DE10_LITE.ram1_lockin_state_machine_330b507f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687906121505 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1687906121505 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1687906121505 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "25 " "Inferred 25 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Mod0\"" {  } { { "cores/descomponer_en_digitos.v" "Mod0" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906121521 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Div0\"" {  } { { "cores/descomponer_en_digitos.v" "Div0" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906121521 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Mod1\"" {  } { { "cores/descomponer_en_digitos.v" "Mod1" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906121521 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Div1\"" {  } { { "cores/descomponer_en_digitos.v" "Div1" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906121521 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Mod2\"" {  } { { "cores/descomponer_en_digitos.v" "Mod2" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906121521 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Div2\"" {  } { { "cores/descomponer_en_digitos.v" "Div2" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906121521 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Mod3\"" {  } { { "cores/descomponer_en_digitos.v" "Mod3" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906121521 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Div3\"" {  } { { "cores/descomponer_en_digitos.v" "Div3" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906121521 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Mod4\"" {  } { { "cores/descomponer_en_digitos.v" "Mod4" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906121521 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Div4\"" {  } { { "cores/descomponer_en_digitos.v" "Div4" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906121521 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|Mod5\"" {  } { { "cores/descomponer_en_digitos.v" "Mod5" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906121521 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|Mod0\"" {  } { { "cores/lockin_state_machine.v" "Mod0" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_state_machine.v" 165 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906121521 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|Mult0\"" {  } { { "cores/lockin_state_machine.v" "Mult0" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_state_machine.v" 131 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906121521 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|Mult1\"" {  } { { "cores/lockin_state_machine.v" "Mult1" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_state_machine.v" 132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906121521 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|Mod1\"" {  } { { "cores/lockin_state_machine.v" "Mod1" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_state_machine.v" 166 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906121521 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|Div0\"" {  } { { "cores/calculo_resultados.v" "Div0" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/calculo_resultados.v" 101 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906121521 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lockin_wrapper:lockin_1\|remove_mean_value_pipelined:filtro_pa\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lockin_wrapper:lockin_1\|remove_mean_value_pipelined:filtro_pa\|Div0\"" {  } { { "cores/remove_mean_value_pipelined.v" "Div0" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/remove_mean_value_pipelined.v" 89 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906121521 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|Mult0\"" {  } { { "cores/calculo_resultados.v" "Mult0" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/calculo_resultados.v" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906121521 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|Mult1\"" {  } { { "cores/calculo_resultados.v" "Mult1" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/calculo_resultados.v" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906121521 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lockin_wrapper:lockin_1\|IIR_filter_simple:iir_generate.iir_for_loop\[0\].iir_filter_fase\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lockin_wrapper:lockin_1\|IIR_filter_simple:iir_generate.iir_for_loop\[0\].iir_filter_fase\|Mult2\"" {  } { { "cores/IIR_filter_simple.v" "Mult2" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/IIR_filter_simple.v" 94 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906121521 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lockin_wrapper:lockin_1\|IIR_filter_simple:iir_generate.iir_for_loop\[0\].iir_filter_cuad\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lockin_wrapper:lockin_1\|IIR_filter_simple:iir_generate.iir_for_loop\[0\].iir_filter_cuad\|Mult2\"" {  } { { "cores/IIR_filter_simple.v" "Mult2" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/IIR_filter_simple.v" 94 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906121521 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lockin_wrapper:lockin_1\|IIR_filter_simple:iir_generate.iir_for_loop\[0\].iir_filter_fase\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lockin_wrapper:lockin_1\|IIR_filter_simple:iir_generate.iir_for_loop\[0\].iir_filter_fase\|Mult1\"" {  } { { "cores/IIR_filter_simple.v" "Mult1" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/IIR_filter_simple.v" 93 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906121521 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lockin_wrapper:lockin_1\|IIR_filter_simple:iir_generate.iir_for_loop\[0\].iir_filter_fase\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lockin_wrapper:lockin_1\|IIR_filter_simple:iir_generate.iir_for_loop\[0\].iir_filter_fase\|Mult0\"" {  } { { "cores/IIR_filter_simple.v" "Mult0" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/IIR_filter_simple.v" 92 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906121521 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lockin_wrapper:lockin_1\|IIR_filter_simple:iir_generate.iir_for_loop\[0\].iir_filter_cuad\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lockin_wrapper:lockin_1\|IIR_filter_simple:iir_generate.iir_for_loop\[0\].iir_filter_cuad\|Mult1\"" {  } { { "cores/IIR_filter_simple.v" "Mult1" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/IIR_filter_simple.v" 93 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906121521 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lockin_wrapper:lockin_1\|IIR_filter_simple:iir_generate.iir_for_loop\[0\].iir_filter_cuad\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lockin_wrapper:lockin_1\|IIR_filter_simple:iir_generate.iir_for_loop\[0\].iir_filter_cuad\|Mult0\"" {  } { { "cores/IIR_filter_simple.v" "Mult0" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/IIR_filter_simple.v" 92 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906121521 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1687906121521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fsm_txpc:txpc\|bpp:buf\|altsyncram:bpp_memoria_2_rtl_0 " "Elaborated megafunction instantiation \"fsm_txpc:txpc\|bpp:buf\|altsyncram:bpp_memoria_2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906123025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fsm_txpc:txpc\|bpp:buf\|altsyncram:bpp_memoria_2_rtl_0 " "Instantiated megafunction \"fsm_txpc:txpc\|bpp:buf\|altsyncram:bpp_memoria_2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906123026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 96 " "Parameter \"WIDTH_A\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906123026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906123026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 10 " "Parameter \"NUMWORDS_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906123026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 96 " "Parameter \"WIDTH_B\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906123026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906123026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 10 " "Parameter \"NUMWORDS_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906123026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906123026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906123026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906123026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906123026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906123026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906123026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906123026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906123026 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687906123026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lmh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lmh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lmh1 " "Found entity 1: altsyncram_lmh1" {  } { { "db/altsyncram_lmh1.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/altsyncram_lmh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906124739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906124739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_wrapper:lockin_1\|remove_mean_value_pipelined:filtro_pa\|altsyncram:data_mem_rtl_0 " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|remove_mean_value_pipelined:filtro_pa\|altsyncram:data_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906126507 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_wrapper:lockin_1\|remove_mean_value_pipelined:filtro_pa\|altsyncram:data_mem_rtl_0 " "Instantiated megafunction \"lockin_wrapper:lockin_1\|remove_mean_value_pipelined:filtro_pa\|altsyncram:data_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906126507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906126507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906126507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 15 " "Parameter \"NUMWORDS_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906126507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906126507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906126507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 15 " "Parameter \"NUMWORDS_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906126507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906126507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906126507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906126507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906126507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906126507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906126507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906126507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906126507 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687906126507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fmh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fmh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fmh1 " "Found entity 1: altsyncram_fmh1" {  } { { "db/altsyncram_fmh1.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/altsyncram_fmh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906127347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906127347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|altsyncram:buffer_fase_rtl_0 " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|altsyncram:buffer_fase_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906128120 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|altsyncram:buffer_fase_rtl_0 " "Instantiated megafunction \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|altsyncram:buffer_fase_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906128120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906128120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906128120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 450 " "Parameter \"NUMWORDS_A\" = \"450\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906128120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906128120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906128120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 450 " "Parameter \"NUMWORDS_B\" = \"450\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906128120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906128120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906128120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906128120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906128120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906128120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906128120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906128120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906128120 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687906128120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vag1 " "Found entity 1: altsyncram_vag1" {  } { { "db/altsyncram_vag1.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/altsyncram_vag1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906128929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906128929 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|altsyncram:ref_sen_rtl_0 " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|altsyncram:ref_sen_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906130654 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|altsyncram:ref_sen_rtl_0 " "Instantiated megafunction \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|altsyncram:ref_sen_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906130655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906130655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906130655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906130655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906130655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906130655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906130655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906130655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906130655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE10_LITE.ram0_lockin_state_machine_330b507f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE10_LITE.ram0_lockin_state_machine_330b507f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906130655 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687906130655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_th81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_th81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_th81 " "Found entity 1: altsyncram_th81" {  } { { "db/altsyncram_th81.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/altsyncram_th81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906131439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906131439 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|altsyncram:ref_cos_rtl_0 " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|altsyncram:ref_cos_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906133203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|altsyncram:ref_cos_rtl_0 " "Instantiated megafunction \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|altsyncram:ref_cos_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906133203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906133203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906133203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906133203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906133203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906133203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906133203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906133203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906133203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE10_LITE.ram1_lockin_state_machine_330b507f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE10_LITE.ram1_lockin_state_machine_330b507f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906133203 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687906133203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uh81 " "Found entity 1: altsyncram_uh81" {  } { { "db/altsyncram_uh81.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/altsyncram_uh81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906134036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906134036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod0\"" {  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906136011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod0 " "Instantiated megafunction \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906136011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906136011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906136011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906136011 ""}  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687906136011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pll " "Found entity 1: lpm_divide_pll" {  } { { "db/lpm_divide_pll.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/lpm_divide_pll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906136708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906136708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906137583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906137583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qhe " "Found entity 1: alt_u_div_qhe" {  } { { "db/alt_u_div_qhe.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_qhe.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906138722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906138722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906139744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906139744 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div0\"" {  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906145051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div0 " "Instantiated megafunction \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906145051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906145051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906145051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906145051 ""}  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687906145051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mtl " "Found entity 1: lpm_divide_mtl" {  } { { "db/lpm_divide_mtl.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/lpm_divide_mtl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906146067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906146067 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\"" {  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906151238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1 " "Instantiated megafunction \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906151238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906151238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906151238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906151238 ""}  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687906151238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div1\"" {  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906156254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div1 " "Instantiated megafunction \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906156254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906156254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906156254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906156254 ""}  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687906156254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ptl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ptl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ptl " "Found entity 1: lpm_divide_ptl" {  } { { "db/lpm_divide_ptl.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/lpm_divide_ptl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906156983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906156983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906157835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906157835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0ie " "Found entity 1: alt_u_div_0ie" {  } { { "db/alt_u_div_0ie.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_0ie.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906158725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906158725 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div2\"" {  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906168730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div2 " "Instantiated megafunction \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906168730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906168730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906168730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906168730 ""}  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687906168730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3vl " "Found entity 1: lpm_divide_3vl" {  } { { "db/lpm_divide_3vl.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/lpm_divide_3vl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906169444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906169444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906170281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906170281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kke " "Found entity 1: alt_u_div_kke" {  } { { "db/alt_u_div_kke.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_kke.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906171190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906171190 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div3\"" {  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906181342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div3 " "Instantiated megafunction \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906181342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906181342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906181342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906181342 ""}  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687906181342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7vl " "Found entity 1: lpm_divide_7vl" {  } { { "db/lpm_divide_7vl.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/lpm_divide_7vl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906182244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906182244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906183165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906183165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_ske.tdf" 50 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906184074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906184074 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div4\"" {  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906194154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div4 " "Instantiated megafunction \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906194154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906194154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906194154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906194154 ""}  } { { "cores/descomponer_en_digitos.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/descomponer_en_digitos.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687906194154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_avl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_avl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_avl " "Found entity 1: lpm_divide_avl" {  } { { "db/lpm_divide_avl.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/lpm_divide_avl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906194863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906194863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/sign_div_unsign_cnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906195833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906195833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2le.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2le " "Found entity 1: alt_u_div_2le" {  } { { "db/alt_u_div_2le.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_2le.tdf" 56 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906196752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906196752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|lpm_divide:Mod0\"" {  } { { "cores/lockin_state_machine.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_state_machine.v" 165 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906206822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906206822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906206822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906206822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906206822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906206822 ""}  } { { "cores/lockin_state_machine.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_state_machine.v" 165 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687906206822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_u4o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_u4o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_u4o " "Found entity 1: lpm_divide_u4o" {  } { { "db/lpm_divide_u4o.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/lpm_divide_u4o.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906207549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906207549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_0dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_0dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_0dg " "Found entity 1: abs_divider_0dg" {  } { { "db/abs_divider_0dg.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/abs_divider_0dg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906208437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906208437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4b9 " "Found entity 1: lpm_abs_4b9" {  } { { "db/lpm_abs_4b9.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/lpm_abs_4b9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906214660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906214660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/lpm_abs_8b9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906215597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906215597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|lpm_mult:Mult0\"" {  } { { "cores/lockin_state_machine.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_state_machine.v" 131 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906218401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906218401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906218401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906218401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906218401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906218401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906218401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906218401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906218401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906218401 ""}  } { { "cores/lockin_state_machine.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_state_machine.v" 131 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687906218401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bhs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bhs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bhs " "Found entity 1: mult_bhs" {  } { { "db/mult_bhs.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/mult_bhs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906219109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906219109 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|lpm_mult:Mult1\"" {  } { { "cores/lockin_state_machine.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_state_machine.v" 132 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906221543 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906221543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906221543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906221543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906221543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906221543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906221543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906221543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906221543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906221543 ""}  } { { "cores/lockin_state_machine.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_state_machine.v" 132 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687906221543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_chs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_chs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_chs " "Found entity 1: mult_chs" {  } { { "db/mult_chs.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/mult_chs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906222263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906222263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|lpm_divide:Mod1\"" {  } { { "cores/lockin_state_machine.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_state_machine.v" 166 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906222711 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|lpm_divide:Mod1 " "Instantiated megafunction \"lockin_wrapper:lockin_1\|lockin_state_machine:lockin_inst\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906222712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906222712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906222712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906222712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906222712 ""}  } { { "cores/lockin_state_machine.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/lockin_state_machine.v" 166 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687906222712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i3o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_i3o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i3o " "Found entity 1: lpm_divide_i3o" {  } { { "db/lpm_divide_i3o.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/lpm_divide_i3o.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906223417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906223417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906224311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906224311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_she.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906225231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906225231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_o99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_o99 " "Found entity 1: lpm_abs_o99" {  } { { "db/lpm_abs_o99.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/lpm_abs_o99.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906231122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906231122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|lpm_divide:Div0\"" {  } { { "cores/calculo_resultados.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/calculo_resultados.v" 101 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906231811 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|lpm_divide:Div0 " "Instantiated megafunction \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 64 " "Parameter \"LPM_WIDTHN\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906231812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 64 " "Parameter \"LPM_WIDTHD\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906231812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906231812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906231812 ""}  } { { "cores/calculo_resultados.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/calculo_resultados.v" 101 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687906231812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hvl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hvl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hvl " "Found entity 1: lpm_divide_hvl" {  } { { "db/lpm_divide_hvl.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/lpm_divide_hvl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906232532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906232532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_jnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_jnh " "Found entity 1: sign_div_unsign_jnh" {  } { { "db/sign_div_unsign_jnh.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/sign_div_unsign_jnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906233413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906233413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gle.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gle.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gle " "Found entity 1: alt_u_div_gle" {  } { { "db/alt_u_div_gle.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/alt_u_div_gle.tdf" 148 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906234562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906234562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_wrapper:lockin_1\|remove_mean_value_pipelined:filtro_pa\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|remove_mean_value_pipelined:filtro_pa\|lpm_divide:Div0\"" {  } { { "cores/remove_mean_value_pipelined.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/remove_mean_value_pipelined.v" 89 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906245920 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_wrapper:lockin_1\|remove_mean_value_pipelined:filtro_pa\|lpm_divide:Div0 " "Instantiated megafunction \"lockin_wrapper:lockin_1\|remove_mean_value_pipelined:filtro_pa\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906245920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906245920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906245920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906245920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906245920 ""}  } { { "cores/remove_mean_value_pipelined.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/remove_mean_value_pipelined.v" 89 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687906245920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fbo " "Found entity 1: lpm_divide_fbo" {  } { { "db/lpm_divide_fbo.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/lpm_divide_fbo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906246618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906246618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|lpm_mult:Mult0\"" {  } { { "cores/calculo_resultados.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/calculo_resultados.v" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906252360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 64 " "Parameter \"LPM_WIDTHA\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906252361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 64 " "Parameter \"LPM_WIDTHB\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906252361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 128 " "Parameter \"LPM_WIDTHP\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906252361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 128 " "Parameter \"LPM_WIDTHR\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906252361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906252361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906252361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906252361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906252361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906252361 ""}  } { { "cores/calculo_resultados.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/calculo_resultados.v" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687906252361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_lis.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_lis.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_lis " "Found entity 1: mult_lis" {  } { { "db/mult_lis.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/mult_lis.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906253116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906253116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_wrapper:lockin_1\|IIR_filter_simple:iir_generate.iir_for_loop\[0\].iir_filter_fase\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|IIR_filter_simple:iir_generate.iir_for_loop\[0\].iir_filter_fase\|lpm_mult:Mult2\"" {  } { { "cores/IIR_filter_simple.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/IIR_filter_simple.v" 94 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906253875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_wrapper:lockin_1\|IIR_filter_simple:iir_generate.iir_for_loop\[0\].iir_filter_fase\|lpm_mult:Mult2 " "Instantiated megafunction \"lockin_wrapper:lockin_1\|IIR_filter_simple:iir_generate.iir_for_loop\[0\].iir_filter_fase\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 80 " "Parameter \"LPM_WIDTHA\" = \"80\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906253875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906253875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 97 " "Parameter \"LPM_WIDTHP\" = \"97\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906253875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 97 " "Parameter \"LPM_WIDTHR\" = \"97\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906253875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906253875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906253875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906253875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906253875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906253875 ""}  } { { "cores/IIR_filter_simple.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/IIR_filter_simple.v" 94 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687906253875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qks " "Found entity 1: mult_qks" {  } { { "db/mult_qks.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/mult_qks.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906254599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906254599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lockin_wrapper:lockin_1\|IIR_filter_simple:iir_generate.iir_for_loop\[0\].iir_filter_fase\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lockin_wrapper:lockin_1\|IIR_filter_simple:iir_generate.iir_for_loop\[0\].iir_filter_fase\|lpm_mult:Mult1\"" {  } { { "cores/IIR_filter_simple.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/IIR_filter_simple.v" 93 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906255373 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lockin_wrapper:lockin_1\|IIR_filter_simple:iir_generate.iir_for_loop\[0\].iir_filter_fase\|lpm_mult:Mult1 " "Instantiated megafunction \"lockin_wrapper:lockin_1\|IIR_filter_simple:iir_generate.iir_for_loop\[0\].iir_filter_fase\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 64 " "Parameter \"LPM_WIDTHA\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906255373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906255373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 74 " "Parameter \"LPM_WIDTHP\" = \"74\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906255373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 74 " "Parameter \"LPM_WIDTHR\" = \"74\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906255373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906255373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906255373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906255373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906255373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687906255373 ""}  } { { "cores/IIR_filter_simple.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/IIR_filter_simple.v" 93 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687906255373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_gks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_gks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_gks " "Found entity 1: mult_gks" {  } { { "db/mult_gks.tdf" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/mult_gks.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687906256457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906256457 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1687906262096 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "3859 " "Ignored 3859 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "93 " "Ignored 93 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1687906262492 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "3766 " "Ignored 3766 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1687906262492 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1687906262492 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO\[0\]\" and its non-tri-state driver." {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO\[1\]\" and its non-tri-state driver." {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO\[8\]\" and its non-tri-state driver." {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 362 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO\[11\]\" and its non-tri-state driver." {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO\[15\]\" and its non-tri-state driver." {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO\[19\]\" and its non-tri-state driver." {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO\[23\]\" and its non-tri-state driver." {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO\[26\]\" and its non-tri-state driver." {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO\[27\]\" and its non-tri-state driver." {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO\[28\]\" and its non-tri-state driver." {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO\[31\]\" and its non-tri-state driver." {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687906262599 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1687906262599 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687906262599 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687906262599 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1687906262599 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[0\] GND pin " "The pin \"ARDUINO_IO\[0\]\" is fed by GND" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 28 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1687906262602 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[21\] GND pin " "The pin \"GPIO\[21\]\" is fed by GND" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1687906262602 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[33\] GND pin " "The pin \"GPIO\[33\]\" is fed by GND" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1687906262602 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[35\] GND pin " "The pin \"GPIO\[35\]\" is fed by GND" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1687906262602 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1687906262602 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "GPIO\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"GPIO\[8\]\" is moved to its source" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 362 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1687906262664 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1687906262664 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 362 -1 0 } } { "cores/remove_mean_value_pipelined.v" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/remove_mean_value_pipelined.v" 28 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1687906262769 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1687906262769 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[0\]~synth " "Node \"GPIO\[0\]~synth\"" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906271533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[1\]~synth " "Node \"GPIO\[1\]~synth\"" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906271533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[8\]~synth " "Node \"GPIO\[8\]~synth\"" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 362 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906271533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[11\]~synth " "Node \"GPIO\[11\]~synth\"" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906271533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[15\]~synth " "Node \"GPIO\[15\]~synth\"" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906271533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[19\]~synth " "Node \"GPIO\[19\]~synth\"" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906271533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[23\]~synth " "Node \"GPIO\[23\]~synth\"" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906271533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[26\]~synth " "Node \"GPIO\[26\]~synth\"" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906271533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[27\]~synth " "Node \"GPIO\[27\]~synth\"" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906271533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[28\]~synth " "Node \"GPIO\[28\]~synth\"" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906271533 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[31\]~synth " "Node \"GPIO\[31\]~synth\"" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906271533 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1687906271533 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687906271535 "|DE10_LITE|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687906271535 "|DE10_LITE|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687906271535 "|DE10_LITE|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687906271535 "|DE10_LITE|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687906271535 "|DE10_LITE|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687906271535 "|DE10_LITE|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687906271535 "|DE10_LITE|LEDR[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1687906271535 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1687906272068 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "414 " "414 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1687906277570 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_31\|result_int\[0\]~0 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_31\|result_int\[0\]~0\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~0" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_14\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_14\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_15\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_15\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_16\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_16\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_17\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_17\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_18\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_18\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_19\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_19\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_20\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_20\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_21\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_21\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_22\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_22\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_23\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_23\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_24\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_24\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_25\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_25\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_26\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_26\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_27\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_27\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_28\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_28\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_29\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_29\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_30\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod1\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_30\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div1\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_44c:add_sub_14\|result_int\[1\]~14 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div1\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_44c:add_sub_14\|result_int\[1\]~14\"" {  } { { "db/add_sub_44c.tdf" "result_int\[1\]~14" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_44c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_31\|result_int\[0\]~0 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_31\|result_int\[0\]~0\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~0" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_17\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_17\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_18\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_18\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_19\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_19\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_20\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_20\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_21\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_21\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_22\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_22\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_23\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_23\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_24\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_24\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_25\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_25\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_26\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_26\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_27\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_27\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_28\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_28\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_29\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_29\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_30\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod2\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_30\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div2\|lpm_divide_3vl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_kke:divider\|add_sub_56c:add_sub_17\|result_int\[2\]~18 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div2\|lpm_divide_3vl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_kke:divider\|add_sub_56c:add_sub_17\|result_int\[2\]~18\"" {  } { { "db/add_sub_56c.tdf" "result_int\[2\]~18" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_56c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div2\|lpm_divide_3vl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_kke:divider\|add_sub_56c:add_sub_17\|result_int\[1\]~20 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div2\|lpm_divide_3vl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_kke:divider\|add_sub_56c:add_sub_17\|result_int\[1\]~20\"" {  } { { "db/add_sub_56c.tdf" "result_int\[1\]~20" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_56c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_31\|result_int\[0\]~0 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_31\|result_int\[0\]~0\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~0" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_20\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_20\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_21\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_21\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_22\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_22\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_23\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_23\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_24\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_24\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_25\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_25\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_26\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_26\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_27\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_27\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_28\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_28\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_29\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_29\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_30\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod3\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_30\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div3\|lpm_divide_7vl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_16c:add_sub_21\|result_int\[3\]~24 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div3\|lpm_divide_7vl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_16c:add_sub_21\|result_int\[3\]~24\"" {  } { { "db/add_sub_16c.tdf" "result_int\[3\]~24" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_16c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div3\|lpm_divide_7vl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_16c:add_sub_21\|result_int\[2\]~26 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div3\|lpm_divide_7vl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_16c:add_sub_21\|result_int\[2\]~26\"" {  } { { "db/add_sub_16c.tdf" "result_int\[2\]~26" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_16c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div3\|lpm_divide_7vl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_16c:add_sub_21\|result_int\[1\]~28 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div3\|lpm_divide_7vl:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_ske:divider\|add_sub_16c:add_sub_21\|result_int\[1\]~28\"" {  } { { "db/add_sub_16c.tdf" "result_int\[1\]~28" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_16c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_31\|result_int\[0\]~0 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_31\|result_int\[0\]~0\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~0" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_24\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_24\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_25\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_25\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_26\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_26\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_27\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_27\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_28\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_28\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_29\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_29\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_30\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod4\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_30\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div4\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_u5c:add_sub_24\|result_int\[4\]~28 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div4\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_u5c:add_sub_24\|result_int\[4\]~28\"" {  } { { "db/add_sub_u5c.tdf" "result_int\[4\]~28" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_u5c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div4\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_u5c:add_sub_24\|result_int\[3\]~30 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div4\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_u5c:add_sub_24\|result_int\[3\]~30\"" {  } { { "db/add_sub_u5c.tdf" "result_int\[3\]~30" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_u5c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div4\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_u5c:add_sub_24\|result_int\[2\]~32 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div4\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_u5c:add_sub_24\|result_int\[2\]~32\"" {  } { { "db/add_sub_u5c.tdf" "result_int\[2\]~32" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_u5c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div4\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_u5c:add_sub_24\|result_int\[1\]~34 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Div4\|lpm_divide_avl:auto_generated\|sign_div_unsign_cnh:divider\|alt_u_div_2le:divider\|add_sub_u5c:add_sub_24\|result_int\[1\]~34\"" {  } { { "db/add_sub_u5c.tdf" "result_int\[1\]~34" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_u5c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_31\|result_int\[0\]~0 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_31\|result_int\[0\]~0\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~0" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_27\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_27\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_28\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_28\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_29\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_29\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_30\|result_int\[0\]~10 " "Logic cell \"lockin_wrapper:lockin_1\|descomponer_en_digitos:desc_li\|lpm_divide:Mod5\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_14c:add_sub_30\|result_int\[0\]~10\"" {  } { { "db/add_sub_14c.tdf" "result_int\[0\]~10" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/db/add_sub_14c.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|IIR_filter_simple:iir_generate.iir_for_loop\[0\].iir_filter_fase\|y_n\[0\]~206 " "Logic cell \"lockin_wrapper:lockin_1\|IIR_filter_simple:iir_generate.iir_for_loop\[0\].iir_filter_fase\|y_n\[0\]~206\"" {  } { { "cores/IIR_filter_simple.v" "y_n\[0\]~206" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/IIR_filter_simple.v" 72 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|IIR_filter_simple:iir_generate.iir_for_loop\[0\].iir_filter_cuad\|y_n\[0\]~206 " "Logic cell \"lockin_wrapper:lockin_1\|IIR_filter_simple:iir_generate.iir_for_loop\[0\].iir_filter_cuad\|y_n\[0\]~206\"" {  } { { "cores/IIR_filter_simple.v" "y_n\[0\]~206" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/IIR_filter_simple.v" 72 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""} { "Info" "ISCL_SCL_CELL_NAME" "lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|clock_divider:div_clock\|clock_out " "Logic cell \"lockin_wrapper:lockin_1\|calculo_resultados:resultados_inst\|clock_divider:div_clock\|clock_out\"" {  } { { "cores/clock_divider.v" "clock_out" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/cores/clock_divider.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906277653 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1687906277653 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/DE10_LITE.map.smsg " "Generated suppressed messages file G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/DE10_LITE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906278576 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1687906287204 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687906287204 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "test_uart_m10.vhd" "" { Text "G:/Mi unidad/00-Doctorado/09-SSVEP_FPGA/test_uart_m10_v4/test_uart_m10.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687906289881 "|DE10_LITE|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1687906289881 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20426 " "Implemented 20426 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1687906289882 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1687906289882 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "52 " "Implemented 52 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1687906289882 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19800 " "Implemented 19800 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1687906289882 ""} { "Info" "ICUT_CUT_TM_RAMS" "384 " "Implemented 384 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1687906289882 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1687906289882 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "124 " "Implemented 124 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1687906289882 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1687906289882 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 134 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 134 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5115 " "Peak virtual memory: 5115 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687906290313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 27 19:51:30 2023 " "Processing ended: Tue Jun 27 19:51:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687906290313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:08:09 " "Elapsed time: 00:08:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687906290313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:43 " "Total CPU time (on all processors): 00:01:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687906290313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687906290313 ""}
