Synopsys VHDL Compiler, version comp2016q3p1, Build 127R, built Nov 24 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\m2s010_som\m2s010_som.vhd":20:7:20:16|Top entity is set to m2s010_som.
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\m2s010_som\CommsFPGA_CCC_0\m2s010_som_CommsFPGA_CCC_0_FCCC.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\m2s010_som\ID_RES_0\m2s010_som_ID_RES_0_IO.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreConfigP\7.0.105\rtl\vhdl\core\coreconfigp.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\m2s010_som_sb\CAM_SPI_1_CLK\m2s010_som_sb_CAM_SPI_1_CLK_IO.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\m2s010_som_sb\CAM_SPI_1_SS0\m2s010_som_sb_CAM_SPI_1_SS0_IO.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\m2s010_som_sb\CCC_0\m2s010_som_sb_CCC_0_FCCC.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\m2s010_som_sb\GPIO_1\m2s010_som_sb_GPIO_1_IO.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\m2s010_som_sb\GPIO_6\m2s010_som_sb_GPIO_6_IO.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\m2s010_som_sb\GPIO_7\m2s010_som_sb_GPIO_7_IO.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\m2s010_som_sb\OTH_SPI_1_SS0\m2s010_som_sb_OTH_SPI_1_SS0_IO.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS_syn.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\COREFIFO\2.5.106\rtl\vhdl\core\fifo_pkg.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_fwft.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_fwft.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\CRC16_Generator.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\IdleLineDetector.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\AFE_RX_SM.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\TX_Collision_Detector.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\Debounce.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\Interrupts.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\m2s010_som_sb\m2s010_som_sb.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_sync.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_sync_scntr.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_sync.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_sync_scntr.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\FIFOs.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\ReadFIFO_Write_SM.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\ManchesDecoder_Adapter.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\ManchesDecoder.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\TX_SM.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\ManchesEncoder.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\TriDebounce.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\CommsFPGA_top.vhd
Parsing C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\m2s010_som\m2s010_som.vhd
VHDL syntax check successful!
File C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\AFE_RX_SM.vhd changed - recompiling
File C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\CRC16_Generator.vhd changed - recompiling
File C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\IdleLineDetector.vhd changed - recompiling
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\m2s010_som\m2s010_som.vhd":20:7:20:16|Synthesizing work.m2s010_som.rtl.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\m2s010_som_sb\m2s010_som_sb.vhd":17:7:17:19|Synthesizing work.m2s010_som_sb.rtl.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":434:10:434:14|Synthesizing smartfusion2.bibuf.syn_black_box.
Post processing for smartfusion2.bibuf.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":413:10:413:15|Synthesizing smartfusion2.outbuf.syn_black_box.
Post processing for smartfusion2.outbuf.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":786:10:786:17|Synthesizing smartfusion2.sysreset.syn_black_box.
Post processing for smartfusion2.sysreset.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":276:10:276:12|Synthesizing smartfusion2.mx2.syn_black_box.
Post processing for smartfusion2.mx2.syn_black_box
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\m2s010_som_sb\OTH_SPI_1_SS0\m2s010_som_sb_OTH_SPI_1_SS0_IO.vhd":8:7:8:36|Synthesizing work.m2s010_som_sb_oth_spi_1_ss0_io.def_arch.
Post processing for work.m2s010_som_sb_oth_spi_1_ss0_io.def_arch
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS.vhd":17:7:17:23|Synthesizing work.m2s010_som_sb_mss.rtl.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":503:10:503:20|Synthesizing smartfusion2.outbuf_diff.syn_black_box.
Post processing for smartfusion2.outbuf_diff.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":403:10:403:14|Synthesizing smartfusion2.inbuf.syn_black_box.
Post processing for smartfusion2.inbuf.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":423:10:423:16|Synthesizing smartfusion2.tribuff.syn_black_box.
Post processing for smartfusion2.tribuff.syn_black_box
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS_syn.vhd":10:7:10:13|Synthesizing work.mss_060.def_arch.
Post processing for work.mss_060.def_arch
Post processing for work.m2s010_som_sb_mss.rtl
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\m2s010_som_sb\GPIO_7\m2s010_som_sb_GPIO_7_IO.vhd":8:7:8:29|Synthesizing work.m2s010_som_sb_gpio_7_io.def_arch.
Post processing for work.m2s010_som_sb_gpio_7_io.def_arch
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\m2s010_som_sb\GPIO_6\m2s010_som_sb_GPIO_6_IO.vhd":8:7:8:29|Synthesizing work.m2s010_som_sb_gpio_6_io.def_arch.
Post processing for work.m2s010_som_sb_gpio_6_io.def_arch
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\m2s010_som_sb\GPIO_1\m2s010_som_sb_GPIO_1_IO.vhd":8:7:8:29|Synthesizing work.m2s010_som_sb_gpio_1_io.def_arch.
Post processing for work.m2s010_som_sb_gpio_1_io.def_arch
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd":8:7:8:32|Synthesizing work.m2s010_som_sb_fabosc_0_osc.def_arch.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":562:10:562:15|Synthesizing smartfusion2.clkint.syn_black_box.
Post processing for smartfusion2.clkint.syn_black_box
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd":39:7:39:12|Synthesizing work.xtlosc.def_arch.
Post processing for work.xtlosc.def_arch
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd":19:7:19:20|Synthesizing work.rcosc_25_50mhz.def_arch.
Post processing for work.rcosc_25_50mhz.def_arch
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd":79:7:79:24|Synthesizing work.rcosc_25_50mhz_fab.def_arch.
Post processing for work.rcosc_25_50mhz_fab.def_arch
Post processing for work.m2s010_som_sb_fabosc_0_osc.def_arch
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd":16:10:16:19|Signal XTLOSC_O2F is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd":14:10:14:23|Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd":13:10:13:23|Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd":11:10:11:27|Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":27:7:27:16|Synthesizing work.coreresetp.rtl.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":477:8:477:25|Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":478:8:478:21|Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":479:8:479:20|Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":480:8:480:37|Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":481:8:481:27|Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":482:8:482:27|Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":483:8:483:28|Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":484:8:484:27|Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":485:8:485:28|Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":486:8:486:27|Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":487:8:487:28|Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":488:8:488:27|Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":489:8:489:28|Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":490:8:490:30|Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":491:8:491:30|Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":307:11:307:27|Signal sdif0_perst_n_int is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":308:11:308:27|Signal sdif1_perst_n_int is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":309:11:309:27|Signal sdif2_perst_n_int is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":310:11:310:27|Signal sdif3_perst_n_int is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":391:11:391:23|Signal fpll_lock_int is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":392:11:392:29|Signal sdif0_spll_lock_int is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":393:11:393:29|Signal sdif1_spll_lock_int is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":394:11:394:29|Signal sdif2_spll_lock_int is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":395:11:395:29|Signal sdif3_spll_lock_int is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.coreresetp.rtl
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":395:11:395:29|Signal SDIF3_SPLL_LOCK_int is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":394:11:394:29|Signal SDIF2_SPLL_LOCK_int is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":393:11:393:29|Signal SDIF1_SPLL_LOCK_int is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":392:11:392:29|Signal SDIF0_SPLL_LOCK_int is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":391:11:391:23|Signal FPLL_LOCK_int is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":310:11:310:27|Signal SDIF3_PERST_N_int is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":309:11:309:27|Signal SDIF2_PERST_N_int is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":308:11:308:27|Signal SDIF1_PERST_N_int is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd":307:11:307:27|Signal SDIF0_PERST_N_int is floating; a simulation mismatch is possible.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreConfigP\7.0.105\rtl\vhdl\core\coreconfigp.vhd":26:7:26:17|Synthesizing work.coreconfigp.rtl.
Post processing for work.coreconfigp.rtl
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\m2s010_som_sb\CCC_0\m2s010_som_sb_CCC_0_FCCC.vhd":8:7:8:30|Synthesizing work.m2s010_som_sb_ccc_0_fccc.def_arch.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":794:10:794:12|Synthesizing smartfusion2.ccc.syn_black_box.
Post processing for smartfusion2.ccc.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":576:10:576:12|Synthesizing smartfusion2.gnd.syn_black_box.
Post processing for smartfusion2.gnd.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":582:10:582:12|Synthesizing smartfusion2.vcc.syn_black_box.
Post processing for smartfusion2.vcc.syn_black_box
Post processing for work.m2s010_som_sb_ccc_0_fccc.def_arch
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\m2s010_som_sb\CAM_SPI_1_SS0\m2s010_som_sb_CAM_SPI_1_SS0_IO.vhd":8:7:8:36|Synthesizing work.m2s010_som_sb_cam_spi_1_ss0_io.def_arch.
Post processing for work.m2s010_som_sb_cam_spi_1_ss0_io.def_arch
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\m2s010_som_sb\CAM_SPI_1_CLK\m2s010_som_sb_CAM_SPI_1_CLK_IO.vhd":8:7:8:36|Synthesizing work.m2s010_som_sb_cam_spi_1_clk_io.def_arch.
Post processing for work.m2s010_som_sb_cam_spi_1_clk_io.def_arch
Post processing for work.m2s010_som_sb.rtl
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\m2s010_som\ID_RES_0\m2s010_som_ID_RES_0_IO.vhd":8:7:8:28|Synthesizing work.m2s010_som_id_res_0_io.def_arch.
Post processing for work.m2s010_som_id_res_0_io.def_arch
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":34:7:34:14|Synthesizing coreapb3_lib.coreapb3.coreapb3_arch.
@N: CD604 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":665:16:665:29|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":1453:41:1453:46|Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":616:7:616:15|Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd":33:7:33:23|Synthesizing coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch.
Post processing for coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch
Post processing for coreapb3_lib.coreapb3.coreapb3_arch
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\CommsFPGA_top.vhd":75:7:75:19|Synthesizing work.commsfpga_top.behavioral.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\CommsFPGA_top.vhd":227:10:227:24|Removing redundant assignment.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\CommsFPGA_top.vhd":178:9:178:18|Signal idata_fail is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\ManchesDecoder.vhd":41:7:41:20|Synthesizing work.manchesdecoder.v1.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\ReadFIFO_Write_SM.vhd":49:7:49:23|Synthesizing work.readfifo_write_sm.behavioral.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\ReadFIFO_Write_SM.vhd":148:6:148:19|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\ReadFIFO_Write_SM.vhd":175:3:175:16|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\ReadFIFO_Write_SM.vhd":252:8:252:24|Removing redundant assignment.
@W: CG296 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\ReadFIFO_Write_SM.vhd":260:27:260:33|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\ReadFIFO_Write_SM.vhd":266:35:266:44|Referenced variable sm_advance is not in sensitivity list.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\ReadFIFO_Write_SM.vhd":305:14:305:25|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\ReadFIFO_Write_SM.vhd":343:14:343:25|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\ReadFIFO_Write_SM.vhd":373:14:373:25|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\ReadFIFO_Write_SM.vhd":374:14:374:26|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\ReadFIFO_Write_SM.vhd":397:14:397:26|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\ReadFIFO_Write_SM.vhd":434:14:434:26|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\ReadFIFO_Write_SM.vhd":436:14:436:29|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\ReadFIFO_Write_SM.vhd":453:14:453:26|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\ReadFIFO_Write_SM.vhd":455:14:455:29|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\ReadFIFO_Write_SM.vhd":516:14:516:25|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\ReadFIFO_Write_SM.vhd":534:14:534:25|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\ReadFIFO_Write_SM.vhd":553:14:553:25|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\ReadFIFO_Write_SM.vhd":567:14:567:25|Removing redundant assignment.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\CRC16_Generator.vhd":43:7:43:21|Synthesizing work.crc16_generator.imp_crc.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\CRC16_Generator.vhd":85:4:85:9|Removing redundant assignment.
Post processing for work.crc16_generator.imp_crc
Post processing for work.readfifo_write_sm.behavioral
@W: CL168 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\ReadFIFO_Write_SM.vhd":227:27:227:46|Removing instance RX_CRC_GEN_INST because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\AFE_RX_SM.vhd":34:7:34:15|Synthesizing work.afe_rx_sm.behavioral.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\AFE_RX_SM.vhd":119:8:119:21|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\AFE_RX_SM.vhd":122:8:122:21|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\AFE_RX_SM.vhd":123:8:123:21|Removing redundant assignment.
Post processing for work.afe_rx_sm.behavioral
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\ManchesDecoder_Adapter.vhd":42:7:42:28|Synthesizing work.manchesdecoder_adapter.v1.
@W: CG296 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\ManchesDecoder_Adapter.vhd":214:2:214:8|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\ManchesDecoder_Adapter.vhd":218:36:218:47|Referenced variable clock_adjust is not in sensitivity list.
@W: CG296 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\ManchesDecoder_Adapter.vhd":231:25:231:31|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\ManchesDecoder_Adapter.vhd":235:38:235:49|Referenced variable clock_adjust is not in sensitivity list.
@W: CG296 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\ManchesDecoder_Adapter.vhd":243:26:243:32|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\ManchesDecoder_Adapter.vhd":247:38:247:49|Referenced variable clock_adjust is not in sensitivity list.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\ManchesDecoder_Adapter.vhd":76:9:76:22|Signal idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\ManchesDecoder_Adapter.vhd":87:9:87:19|Signal imanches_in is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\IdleLineDetector.vhd":39:7:39:22|Synthesizing work.idlelinedetector.behavioral.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\IdleLineDetector.vhd":84:10:84:23|Removing redundant assignment.
Post processing for work.idlelinedetector.behavioral
Post processing for work.manchesdecoder_adapter.v1
Post processing for work.manchesdecoder.v1
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\ManchesEncoder.vhd":40:7:40:20|Synthesizing work.manchesencoder.behavioral.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\ManchesEncoder.vhd":77:7:77:14|Signal man_data is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\TX_SM.vhd":48:7:48:11|Synthesizing work.tx_sm.behavioral.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\TX_SM.vhd":287:14:287:26|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\TX_SM.vhd":316:14:316:29|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\TX_SM.vhd":372:14:372:29|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\TX_SM.vhd":389:14:389:29|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\TX_SM.vhd":409:14:409:29|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\TX_SM.vhd":429:14:429:29|Removing redundant assignment.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\TX_SM.vhd":95:9:95:25|Signal tx_idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.tx_sm.behavioral
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\TX_Collision_Detector.vhd":41:7:41:27|Synthesizing work.tx_collision_detector.behavioral.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\TX_Collision_Detector.vhd":134:8:134:22|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\TX_Collision_Detector.vhd":135:8:135:22|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\TX_Collision_Detector.vhd":136:8:136:22|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\TX_Collision_Detector.vhd":137:8:137:22|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\TX_Collision_Detector.vhd":138:8:138:22|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\TX_Collision_Detector.vhd":202:8:202:26|Removing redundant assignment.
Post processing for work.tx_collision_detector.behavioral
Post processing for work.manchesencoder.behavioral
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\FIFOs.vhd":48:7:48:11|Synthesizing work.fifos.behavioral.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\FIFOs.vhd":231:5:231:22|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\FIFOs.vhd":244:5:244:21|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\FIFOs.vhd":269:3:269:28|Removing redundant assignment.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\FIFOs.vhd":92:9:92:18|Signal rx_fifo_af is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\FIFOs.vhd":93:9:93:18|Signal rx_fifo_ae is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9.vhd":19:7:19:15|Synthesizing work.fifo_8kx9.rtl.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":34:7:34:36|Synthesizing corefifo_lib.fifo_8kx9_fifo_8kx9_0_corefifo.translated.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":400:10:400:18|Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":401:10:401:15|Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":404:10:404:22|Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":405:10:405:16|Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":406:10:406:20|Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":410:10:410:13|Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":413:10:413:15|Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":420:10:420:20|Signal temp_xhdl19 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":421:10:421:20|Signal temp_xhdl20 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":422:10:422:20|Signal temp_xhdl21 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":423:10:423:20|Signal temp_xhdl22 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":425:10:425:21|Signal temp_xhdl222 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":426:10:426:20|Signal temp_xhdl23 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":428:10:428:20|Signal temp_xhdl25 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":429:10:429:21|Signal temp_xhdl116 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":430:10:430:17|Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":434:10:434:15|Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":435:10:435:16|Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":443:10:443:20|Signal dvld_xhdl10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":444:10:444:26|Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":445:10:445:25|Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":447:10:447:18|Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":456:10:456:23|Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":457:10:457:23|Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":458:10:458:23|Signal int_memrd_sig3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":459:10:459:23|Signal int_memrd_sig4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":460:10:460:23|Signal int_memrd_sig5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":461:10:461:23|Signal int_memrd_sig6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":462:10:462:23|Signal int_memrd_sig7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":463:10:463:23|Signal int_memrd_sig8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":464:10:464:22|Signal int_memrd_pre is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":465:10:465:23|Signal int_memrd_fwft is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":466:10:466:24|Signal int_memrd_pipe0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":467:10:467:24|Signal int_memrd_pipe1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":468:10:468:24|Signal int_memrd_pipe2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":470:10:470:23|Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":471:10:471:23|Signal ext_memrd_sig3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":472:10:472:23|Signal ext_memrd_sig4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":473:10:473:23|Signal ext_memrd_sig5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":474:10:474:23|Signal ext_memrd_sig6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":475:10:475:23|Signal ext_memrd_sig7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":476:10:476:23|Signal ext_memrd_sig8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":477:10:477:22|Signal ext_memrd_pre is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":478:10:478:23|Signal ext_memrd_fwft is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":479:10:479:24|Signal ext_memrd_pipe0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":480:10:480:24|Signal ext_memrd_pipe1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":481:10:481:24|Signal ext_memrd_pipe2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":497:10:497:15|Signal re_pol is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":498:10:498:17|Signal pos_rclk is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":499:10:499:17|Signal pos_wclk is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":500:10:500:18|Signal neg_reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":501:10:501:16|Signal aresetn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":502:10:502:16|Signal sresetn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":503:10:503:19|Signal fifo_re_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":504:10:504:19|Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":505:10:505:23|Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":506:10:506:18|Signal empty_int is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":512:10:512:29|Signal int_memrd_pipe1_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":513:10:513:29|Signal int_memrd_pipe2_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":517:10:517:28|Signal int_memrd_sig4_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":518:10:518:28|Signal int_memrd_sig5_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":524:10:524:26|Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":525:10:525:26|Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":526:10:526:25|Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":527:10:527:25|Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":530:10:530:25|Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":531:10:531:25|Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":532:10:532:24|Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":533:10:533:24|Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd":8:7:8:39|Synthesizing corefifo_lib.fifo_8kx9_fifo_8kx9_0_ram_wrapper.generated.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_LSRAM_top.vhd":8:7:8:37|Synthesizing corefifo_lib.fifo_8kx9_fifo_8kx9_0_lsram_top.def_arch.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":588:10:588:16|Synthesizing smartfusion2.ram1k18.syn_black_box.
Post processing for smartfusion2.ram1k18.syn_black_box
Post processing for corefifo_lib.fifo_8kx9_fifo_8kx9_0_lsram_top.def_arch
Post processing for corefifo_lib.fifo_8kx9_fifo_8kx9_0_ram_wrapper.generated
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd":29:0:29:10|Signal B_DB_DETECT is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd":28:0:28:10|Signal A_DB_DETECT is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd":27:0:27:11|Signal B_SB_CORRECT is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd":26:0:26:11|Signal A_SB_CORRECT is floating; a simulation mismatch is possible.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":33:7:33:42|Synthesizing corefifo_lib.fifo_8kx9_fifo_8kx9_0_corefifo_async.translated.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":629:33:629:46|Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":821:14:821:20|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":866:12:866:18|Removing redundant assignment.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":167:10:167:14|Signal fulli is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":168:10:168:18|Signal fulli_int is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":170:10:170:21|Signal almostemptyi is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":172:10:172:32|Signal almostemptyi_assert_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":174:10:174:26|Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":176:10:176:23|Signal temp_empty_int is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":177:10:177:20|Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":178:10:178:20|Signal temp_xhdl16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":179:10:179:20|Signal temp_xhdl17 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":180:10:180:20|Signal temp_xhdl18 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":181:10:181:20|Signal temp_xhdl19 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":182:10:182:20|Signal temp_xhdl20 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":183:10:183:20|Signal temp_xhdl21 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":184:10:184:20|Signal temp_xhdl22 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":185:10:185:24|Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":186:10:186:17|Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":197:10:197:19|Signal dvld_xhdl9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":198:10:198:23|Signal dvld_xhdl9_int is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":213:10:213:20|Signal fulli_fstop is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":214:10:214:27|Signal fulli_fstop_assert is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":215:10:215:29|Signal fulli_fstop_deassert is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":216:10:216:24|Signal fulli_fstop_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":219:10:219:16|Signal aresetn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":220:10:220:16|Signal sresetn is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd":32:7:32:50|Synthesizing corefifo_lib.fifo_8kx9_fifo_8kx9_0_corefifo_graytobinconv.translated.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd":73:36:73:36|Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd":59:10:59:10|Signal i is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for corefifo_lib.fifo_8kx9_fifo_8kx9_0_corefifo_graytobinconv.translated
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd":31:7:31:47|Synthesizing corefifo_lib.fifo_8kx9_fifo_8kx9_0_corefifo_doublesync.translated.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd":66:10:66:19|Signal temp_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd":67:10:67:19|Signal temp_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for corefifo_lib.fifo_8kx9_fifo_8kx9_0_corefifo_doublesync.translated
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd":67:10:67:19|Signal temp_xhdl2 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd":66:10:66:19|Signal temp_xhdl1 is floating; a simulation mismatch is possible.
Post processing for corefifo_lib.fifo_8kx9_fifo_8kx9_0_corefifo_async.translated
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":220:10:220:16|Signal sresetn is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":219:10:219:16|Signal aresetn is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":197:10:197:19|Signal dvld_xhdl9 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":186:10:186:17|Signal re_top_p is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":184:10:184:20|Signal temp_xhdl22 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":183:10:183:20|Signal temp_xhdl21 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":182:10:182:20|Signal temp_xhdl20 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":181:10:181:20|Signal temp_xhdl19 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":180:10:180:20|Signal temp_xhdl18 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":176:10:176:23|Signal temp_empty_int is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":174:10:174:26|Signal almostemptyi_fwft is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":170:10:170:21|Signal almostemptyi is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":168:10:168:18|Signal fulli_int is floating; a simulation mismatch is possible.
@W: CL168 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":582:3:582:23|Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd":568:3:568:20|Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Post processing for corefifo_lib.fifo_8kx9_fifo_8kx9_0_corefifo.translated
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":532:10:532:24|Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":530:10:530:25|Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":527:10:527:25|Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":526:10:526:25|Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":525:10:525:26|Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":524:10:524:26|Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":503:10:503:19|Signal fifo_re_in is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":502:10:502:16|Signal sresetn is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":501:10:501:16|Signal aresetn is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":498:10:498:17|Signal pos_rclk is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":497:10:497:15|Signal RE_pol is floating; a simulation mismatch is possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":476:10:476:23|Bit 0 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":476:10:476:23|Bit 1 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":476:10:476:23|Bit 2 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":476:10:476:23|Bit 3 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":476:10:476:23|Bit 4 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":476:10:476:23|Bit 5 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":476:10:476:23|Bit 6 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":476:10:476:23|Bit 7 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":476:10:476:23|Bit 8 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":463:10:463:23|Bit 0 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":463:10:463:23|Bit 1 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":463:10:463:23|Bit 2 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":463:10:463:23|Bit 3 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":463:10:463:23|Bit 4 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":463:10:463:23|Bit 5 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":463:10:463:23|Bit 6 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":463:10:463:23|Bit 7 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":463:10:463:23|Bit 8 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":445:10:445:25|Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":444:10:444:26|Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":443:10:443:20|Signal DVLD_xhdl10 is floating; a simulation mismatch is possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":429:10:429:21|Bit 0 of signal temp_xhdl116 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":429:10:429:21|Bit 1 of signal temp_xhdl116 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":429:10:429:21|Bit 2 of signal temp_xhdl116 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":429:10:429:21|Bit 3 of signal temp_xhdl116 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":429:10:429:21|Bit 4 of signal temp_xhdl116 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":429:10:429:21|Bit 5 of signal temp_xhdl116 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":429:10:429:21|Bit 6 of signal temp_xhdl116 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":429:10:429:21|Bit 7 of signal temp_xhdl116 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":429:10:429:21|Bit 8 of signal temp_xhdl116 is floating -- simulation mismatch possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":428:10:428:20|Signal temp_xhdl25 is floating; a simulation mismatch is possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":426:10:426:20|Bit 0 of signal temp_xhdl23 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":426:10:426:20|Bit 1 of signal temp_xhdl23 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":426:10:426:20|Bit 2 of signal temp_xhdl23 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":426:10:426:20|Bit 3 of signal temp_xhdl23 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":426:10:426:20|Bit 4 of signal temp_xhdl23 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":426:10:426:20|Bit 5 of signal temp_xhdl23 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":426:10:426:20|Bit 6 of signal temp_xhdl23 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":426:10:426:20|Bit 7 of signal temp_xhdl23 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":426:10:426:20|Bit 8 of signal temp_xhdl23 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":426:10:426:20|Bit 9 of signal temp_xhdl23 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":426:10:426:20|Bit 10 of signal temp_xhdl23 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":423:10:423:20|Bit 0 of signal temp_xhdl22 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":423:10:423:20|Bit 1 of signal temp_xhdl22 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":423:10:423:20|Bit 2 of signal temp_xhdl22 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":423:10:423:20|Bit 3 of signal temp_xhdl22 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":423:10:423:20|Bit 4 of signal temp_xhdl22 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":423:10:423:20|Bit 5 of signal temp_xhdl22 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":423:10:423:20|Bit 6 of signal temp_xhdl22 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":423:10:423:20|Bit 7 of signal temp_xhdl22 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":423:10:423:20|Bit 8 of signal temp_xhdl22 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":423:10:423:20|Bit 9 of signal temp_xhdl22 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":423:10:423:20|Bit 10 of signal temp_xhdl22 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":422:10:422:20|Bit 0 of signal temp_xhdl21 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":422:10:422:20|Bit 1 of signal temp_xhdl21 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":422:10:422:20|Bit 2 of signal temp_xhdl21 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":422:10:422:20|Bit 3 of signal temp_xhdl21 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":422:10:422:20|Bit 4 of signal temp_xhdl21 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":422:10:422:20|Bit 5 of signal temp_xhdl21 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":422:10:422:20|Bit 6 of signal temp_xhdl21 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":422:10:422:20|Bit 7 of signal temp_xhdl21 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":422:10:422:20|Bit 8 of signal temp_xhdl21 is floating -- simulation mismatch possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":421:10:421:20|Signal temp_xhdl20 is floating; a simulation mismatch is possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":420:10:420:20|Bit 0 of signal temp_xhdl19 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":420:10:420:20|Bit 1 of signal temp_xhdl19 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":420:10:420:20|Bit 2 of signal temp_xhdl19 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":420:10:420:20|Bit 3 of signal temp_xhdl19 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":420:10:420:20|Bit 4 of signal temp_xhdl19 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":420:10:420:20|Bit 5 of signal temp_xhdl19 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":420:10:420:20|Bit 6 of signal temp_xhdl19 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":420:10:420:20|Bit 7 of signal temp_xhdl19 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":420:10:420:20|Bit 8 of signal temp_xhdl19 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":420:10:420:20|Bit 9 of signal temp_xhdl19 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":420:10:420:20|Bit 10 of signal temp_xhdl19 is floating -- simulation mismatch possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":93:6:93:10|Signal EMPTY is floating; a simulation mismatch is possible.
@W: CL168 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd":1258:4:1258:19|Removing instance RW1.UI_ram_wrapper_1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Post processing for work.fifo_8kx9.rtl
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8.vhd":19:7:19:15|Synthesizing work.fifo_2kx8.rtl.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":34:7:34:36|Synthesizing corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo.translated.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":400:10:400:18|Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":401:10:401:15|Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":404:10:404:22|Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":405:10:405:16|Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":406:10:406:20|Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":410:10:410:13|Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":413:10:413:15|Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":420:10:420:20|Signal temp_xhdl19 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":421:10:421:20|Signal temp_xhdl20 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":422:10:422:20|Signal temp_xhdl21 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":423:10:423:20|Signal temp_xhdl22 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":425:10:425:21|Signal temp_xhdl222 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":426:10:426:20|Signal temp_xhdl23 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":428:10:428:20|Signal temp_xhdl25 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":429:10:429:21|Signal temp_xhdl116 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":430:10:430:17|Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":434:10:434:15|Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":435:10:435:16|Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":443:10:443:20|Signal dvld_xhdl10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":444:10:444:26|Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":445:10:445:25|Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":447:10:447:18|Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":456:10:456:23|Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":457:10:457:23|Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":458:10:458:23|Signal int_memrd_sig3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":459:10:459:23|Signal int_memrd_sig4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":460:10:460:23|Signal int_memrd_sig5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":461:10:461:23|Signal int_memrd_sig6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":462:10:462:23|Signal int_memrd_sig7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":463:10:463:23|Signal int_memrd_sig8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":464:10:464:22|Signal int_memrd_pre is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":465:10:465:23|Signal int_memrd_fwft is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":466:10:466:24|Signal int_memrd_pipe0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":467:10:467:24|Signal int_memrd_pipe1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":468:10:468:24|Signal int_memrd_pipe2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":470:10:470:23|Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":471:10:471:23|Signal ext_memrd_sig3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":472:10:472:23|Signal ext_memrd_sig4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":473:10:473:23|Signal ext_memrd_sig5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":474:10:474:23|Signal ext_memrd_sig6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":475:10:475:23|Signal ext_memrd_sig7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":476:10:476:23|Signal ext_memrd_sig8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":477:10:477:22|Signal ext_memrd_pre is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":478:10:478:23|Signal ext_memrd_fwft is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":479:10:479:24|Signal ext_memrd_pipe0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":480:10:480:24|Signal ext_memrd_pipe1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":481:10:481:24|Signal ext_memrd_pipe2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":497:10:497:15|Signal re_pol is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":498:10:498:17|Signal pos_rclk is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":499:10:499:17|Signal pos_wclk is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":500:10:500:18|Signal neg_reset is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":501:10:501:16|Signal aresetn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":502:10:502:16|Signal sresetn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":503:10:503:19|Signal fifo_re_in is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":504:10:504:19|Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":505:10:505:23|Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":506:10:506:18|Signal empty_int is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":512:10:512:29|Signal int_memrd_pipe1_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":513:10:513:29|Signal int_memrd_pipe2_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":517:10:517:28|Signal int_memrd_sig4_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":518:10:518:28|Signal int_memrd_sig5_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":524:10:524:26|Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":525:10:525:26|Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":526:10:526:25|Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":527:10:527:25|Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":530:10:530:25|Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":531:10:531:25|Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":532:10:532:24|Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":533:10:533:24|Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd":8:7:8:39|Synthesizing corefifo_lib.fifo_2kx8_fifo_2kx8_0_ram_wrapper.generated.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_LSRAM_top.vhd":8:7:8:37|Synthesizing corefifo_lib.fifo_2kx8_fifo_2kx8_0_lsram_top.def_arch.
Post processing for corefifo_lib.fifo_2kx8_fifo_2kx8_0_lsram_top.def_arch
Post processing for corefifo_lib.fifo_2kx8_fifo_2kx8_0_ram_wrapper.generated
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd":29:0:29:10|Signal B_DB_DETECT is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd":28:0:28:10|Signal A_DB_DETECT is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd":27:0:27:11|Signal B_SB_CORRECT is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd":26:0:26:11|Signal A_SB_CORRECT is floating; a simulation mismatch is possible.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":33:7:33:42|Synthesizing corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo_async.translated.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":629:33:629:46|Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":821:14:821:20|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":866:12:866:18|Removing redundant assignment.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":167:10:167:14|Signal fulli is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":168:10:168:18|Signal fulli_int is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":170:10:170:21|Signal almostemptyi is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":172:10:172:32|Signal almostemptyi_assert_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":174:10:174:26|Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":176:10:176:23|Signal temp_empty_int is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":177:10:177:20|Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":178:10:178:20|Signal temp_xhdl16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":179:10:179:20|Signal temp_xhdl17 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":180:10:180:20|Signal temp_xhdl18 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":181:10:181:20|Signal temp_xhdl19 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":182:10:182:20|Signal temp_xhdl20 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":183:10:183:20|Signal temp_xhdl21 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":184:10:184:20|Signal temp_xhdl22 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":185:10:185:24|Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":186:10:186:17|Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":197:10:197:19|Signal dvld_xhdl9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":198:10:198:23|Signal dvld_xhdl9_int is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":213:10:213:20|Signal fulli_fstop is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":214:10:214:27|Signal fulli_fstop_assert is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":215:10:215:29|Signal fulli_fstop_deassert is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":216:10:216:24|Signal fulli_fstop_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":219:10:219:16|Signal aresetn is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":220:10:220:16|Signal sresetn is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd":32:7:32:50|Synthesizing corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo_graytobinconv.translated.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd":73:36:73:36|Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd":59:10:59:10|Signal i is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo_graytobinconv.translated
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd":31:7:31:47|Synthesizing corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo_doublesync.translated.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd":66:10:66:19|Signal temp_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd":67:10:67:19|Signal temp_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo_doublesync.translated
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd":67:10:67:19|Signal temp_xhdl2 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd":66:10:66:19|Signal temp_xhdl1 is floating; a simulation mismatch is possible.
Post processing for corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo_async.translated
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":220:10:220:16|Signal sresetn is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":219:10:219:16|Signal aresetn is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":197:10:197:19|Signal dvld_xhdl9 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":186:10:186:17|Signal re_top_p is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":184:10:184:20|Signal temp_xhdl22 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":183:10:183:20|Signal temp_xhdl21 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":182:10:182:20|Signal temp_xhdl20 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":181:10:181:20|Signal temp_xhdl19 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":180:10:180:20|Signal temp_xhdl18 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":176:10:176:23|Signal temp_empty_int is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":174:10:174:26|Signal almostemptyi_fwft is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":170:10:170:21|Signal almostemptyi is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":168:10:168:18|Signal fulli_int is floating; a simulation mismatch is possible.
@W: CL168 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":582:3:582:23|Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd":568:3:568:20|Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Post processing for corefifo_lib.fifo_2kx8_fifo_2kx8_0_corefifo.translated
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":532:10:532:24|Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":530:10:530:25|Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":527:10:527:25|Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":526:10:526:25|Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":525:10:525:26|Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":524:10:524:26|Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":503:10:503:19|Signal fifo_re_in is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":502:10:502:16|Signal sresetn is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":501:10:501:16|Signal aresetn is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":498:10:498:17|Signal pos_rclk is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":497:10:497:15|Signal RE_pol is floating; a simulation mismatch is possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":476:10:476:23|Bit 0 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":476:10:476:23|Bit 1 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":476:10:476:23|Bit 2 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":476:10:476:23|Bit 3 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":476:10:476:23|Bit 4 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":476:10:476:23|Bit 5 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":476:10:476:23|Bit 6 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":476:10:476:23|Bit 7 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":463:10:463:23|Bit 0 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":463:10:463:23|Bit 1 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":463:10:463:23|Bit 2 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":463:10:463:23|Bit 3 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":463:10:463:23|Bit 4 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":463:10:463:23|Bit 5 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":463:10:463:23|Bit 6 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":463:10:463:23|Bit 7 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":445:10:445:25|Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":444:10:444:26|Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":443:10:443:20|Signal DVLD_xhdl10 is floating; a simulation mismatch is possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":429:10:429:21|Bit 0 of signal temp_xhdl116 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":429:10:429:21|Bit 1 of signal temp_xhdl116 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":429:10:429:21|Bit 2 of signal temp_xhdl116 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":429:10:429:21|Bit 3 of signal temp_xhdl116 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":429:10:429:21|Bit 4 of signal temp_xhdl116 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":429:10:429:21|Bit 5 of signal temp_xhdl116 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":429:10:429:21|Bit 6 of signal temp_xhdl116 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":429:10:429:21|Bit 7 of signal temp_xhdl116 is floating -- simulation mismatch possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":428:10:428:20|Signal temp_xhdl25 is floating; a simulation mismatch is possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":426:10:426:20|Bit 0 of signal temp_xhdl23 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":426:10:426:20|Bit 1 of signal temp_xhdl23 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":426:10:426:20|Bit 2 of signal temp_xhdl23 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":426:10:426:20|Bit 3 of signal temp_xhdl23 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":426:10:426:20|Bit 4 of signal temp_xhdl23 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":426:10:426:20|Bit 5 of signal temp_xhdl23 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":426:10:426:20|Bit 6 of signal temp_xhdl23 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":426:10:426:20|Bit 7 of signal temp_xhdl23 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":426:10:426:20|Bit 8 of signal temp_xhdl23 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":426:10:426:20|Bit 9 of signal temp_xhdl23 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":426:10:426:20|Bit 10 of signal temp_xhdl23 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":423:10:423:20|Bit 0 of signal temp_xhdl22 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":423:10:423:20|Bit 1 of signal temp_xhdl22 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":423:10:423:20|Bit 2 of signal temp_xhdl22 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":423:10:423:20|Bit 3 of signal temp_xhdl22 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":423:10:423:20|Bit 4 of signal temp_xhdl22 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":423:10:423:20|Bit 5 of signal temp_xhdl22 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":423:10:423:20|Bit 6 of signal temp_xhdl22 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":423:10:423:20|Bit 7 of signal temp_xhdl22 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":423:10:423:20|Bit 8 of signal temp_xhdl22 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":423:10:423:20|Bit 9 of signal temp_xhdl22 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":423:10:423:20|Bit 10 of signal temp_xhdl22 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":422:10:422:20|Bit 0 of signal temp_xhdl21 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":422:10:422:20|Bit 1 of signal temp_xhdl21 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":422:10:422:20|Bit 2 of signal temp_xhdl21 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":422:10:422:20|Bit 3 of signal temp_xhdl21 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":422:10:422:20|Bit 4 of signal temp_xhdl21 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":422:10:422:20|Bit 5 of signal temp_xhdl21 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":422:10:422:20|Bit 6 of signal temp_xhdl21 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":422:10:422:20|Bit 7 of signal temp_xhdl21 is floating -- simulation mismatch possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":421:10:421:20|Signal temp_xhdl20 is floating; a simulation mismatch is possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":420:10:420:20|Bit 0 of signal temp_xhdl19 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":420:10:420:20|Bit 1 of signal temp_xhdl19 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":420:10:420:20|Bit 2 of signal temp_xhdl19 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":420:10:420:20|Bit 3 of signal temp_xhdl19 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":420:10:420:20|Bit 4 of signal temp_xhdl19 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":420:10:420:20|Bit 5 of signal temp_xhdl19 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":420:10:420:20|Bit 6 of signal temp_xhdl19 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":420:10:420:20|Bit 7 of signal temp_xhdl19 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":420:10:420:20|Bit 8 of signal temp_xhdl19 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":420:10:420:20|Bit 9 of signal temp_xhdl19 is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":420:10:420:20|Bit 10 of signal temp_xhdl19 is floating -- simulation mismatch possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":93:6:93:10|Signal EMPTY is floating; a simulation mismatch is possible.
@W: CL168 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd":1258:4:1258:19|Removing instance RW1.UI_ram_wrapper_1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Post processing for work.fifo_2kx8.rtl
Post processing for work.fifos.behavioral
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":56:7:56:11|Synthesizing work.up_if.behavioral.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":322:8:322:19|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":424:10:424:29|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":425:10:425:23|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":426:10:426:23|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":427:10:427:24|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":428:10:428:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":429:10:429:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":430:10:430:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":431:10:431:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":432:10:432:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":433:10:433:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":434:10:434:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":435:10:435:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":436:10:436:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":437:10:437:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":438:10:438:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":439:10:439:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":440:10:440:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":441:10:441:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":442:10:442:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":443:10:443:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":444:10:444:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":445:10:445:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":446:10:446:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":447:10:447:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":448:10:448:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":449:10:449:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":450:10:450:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":451:10:451:28|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":545:12:545:26|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":549:14:549:24|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":571:8:571:18|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":586:10:586:23|Removing redundant assignment.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":595:28:595:42|Signal scratch_pad_reg in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CG296 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":594:19:594:25|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":641:28:641:43|Referenced variable mac_3_byte_1_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":615:28:615:37|Referenced variable status_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":639:28:639:43|Referenced variable mac_2_byte_6_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":609:28:609:38|Referenced variable control_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":637:28:637:43|Referenced variable mac_2_byte_5_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":635:28:635:43|Referenced variable mac_2_byte_4_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":604:28:604:42|Referenced variable rx_packet_depth is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":633:28:633:43|Referenced variable mac_2_byte_3_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":663:28:663:43|Referenced variable mac_4_byte_6_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":631:28:631:43|Referenced variable mac_2_byte_2_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":661:28:661:43|Referenced variable mac_4_byte_5_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":629:28:629:43|Referenced variable mac_2_byte_1_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":659:28:659:43|Referenced variable mac_4_byte_4_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":627:28:627:43|Referenced variable mac_1_byte_6_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":657:28:657:43|Referenced variable mac_4_byte_3_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":625:28:625:43|Referenced variable mac_1_byte_5_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":655:28:655:43|Referenced variable mac_4_byte_2_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":623:28:623:43|Referenced variable mac_1_byte_4_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":653:28:653:43|Referenced variable mac_4_byte_1_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":621:28:621:43|Referenced variable mac_1_byte_3_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":651:28:651:43|Referenced variable mac_3_byte_6_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":619:28:619:43|Referenced variable mac_1_byte_2_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":649:28:649:43|Referenced variable mac_3_byte_5_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":617:28:617:43|Referenced variable mac_1_byte_1_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":647:28:647:43|Referenced variable mac_3_byte_4_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":613:28:613:41|Referenced variable i_int_mask_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":645:28:645:43|Referenced variable mac_3_byte_3_reg is not in sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":643:28:643:43|Referenced variable mac_3_byte_2_reg is not in sensitivity list.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":712:10:712:24|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\uP_if.vhd":718:10:718:24|Removing redundant assignment.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\Interrupts.vhd":50:7:50:16|Synthesizing work.interrupts.behavioral.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\Interrupts.vhd":191:10:191:29|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\Interrupts.vhd":194:8:194:27|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\Interrupts.vhd":224:4:224:23|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\Interrupts.vhd":225:4:225:21|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\Interrupts.vhd":228:2:228:21|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\Interrupts.vhd":229:2:229:19|Removing redundant assignment.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\Interrupts.vhd":204:62:204:77|Signal rx_crc_error_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\Interrupts.vhd":205:38:205:57|Signal rx_fifo_overflow_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\Interrupts.vhd":205:60:205:79|Signal rx_fifo_underrun_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\Interrupts.vhd":260:4:260:23|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\Interrupts.vhd":263:8:263:27|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\Interrupts.vhd":281:10:281:29|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\Interrupts.vhd":284:8:284:27|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\Interrupts.vhd":302:4:302:23|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\Interrupts.vhd":305:8:305:27|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\Interrupts.vhd":323:10:323:29|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\Interrupts.vhd":326:8:326:27|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\Interrupts.vhd":344:4:344:19|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\Interrupts.vhd":347:8:347:23|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\Interrupts.vhd":365:4:365:17|Removing redundant assignment.
@N: CD364 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\Interrupts.vhd":368:8:368:21|Removing redundant assignment.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\Interrupts.vhd":106:9:106:26|Signal rx_fifo_overflow_c is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\Interrupts.vhd":108:9:108:26|Signal tx_fifo_underrun_c is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\Interrupts.vhd":110:9:110:26|Signal tx_fifo_overflow_c is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.interrupts.behavioral
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\Interrupts.vhd":110:9:110:26|Signal TX_FIFO_OVERFLOW_c is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\Interrupts.vhd":108:9:108:26|Signal TX_FIFO_UNDERRUN_c is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\Interrupts.vhd":106:9:106:26|Signal RX_FIFO_OVERFLOW_c is floating; a simulation mismatch is possible.
Post processing for work.up_if.behavioral
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\TriDebounce.vhd":22:7:22:17|Synthesizing work.tridebounce.behavioral.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\Debounce.vhd":22:7:22:14|Synthesizing work.debounce.behavioral.
@W: CG296 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\Debounce.vhd":47:17:47:23|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\Debounce.vhd":52:11:52:21|Referenced variable debounce_in is not in sensitivity list.
Post processing for work.debounce.behavioral
Post processing for work.tridebounce.behavioral
Post processing for work.commsfpga_top.behavioral
@W: CL240 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\hdl\CommsFPGA_top.vhd":178:9:178:18|Signal iData_FAIL is floating; a simulation mismatch is possible.
@N: CD630 :"C:\Users\gcallsen\Documents\Projects\FPGA\v1_6-082417-DebugCol\component\work\m2s010_som\CommsFPGA_CCC_0\m2s010_som_CommsFPGA_CCC_0_FCCC.vhd":8:7:8:37|Synthesizing work.m2s010_som_commsfpga_ccc_0_fccc.def_arch.
Post processing for work.m2s010_som_commsfpga_ccc_0_fccc.def_arch
Post processing for work.m2s010_som.rtl

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 118MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 02 15:37:37 2017

###########################################################]
