
*** Running vivado
    with args -log R2SDF_FFT.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source R2SDF_FFT.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source R2SDF_FFT.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 354.020 ; gain = 79.141
Command: synth_design -top R2SDF_FFT -part xc7a75tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18936 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 563.410 ; gain = 185.520
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'R2SDF_FFT' [C:/Users/hp/Desktop/FFT/R2SDF/RTL/R2SDF_FFT.v:2]
INFO: [Synth 8-6157] synthesizing module 'SdfUnit2Rotate' [C:/Users/hp/Desktop/FFT/R2SDF/RTL/SdfUnit2Rotate.v:5]
	Parameter DELAY_DEPTH bound to: 8 - type: integer 
	Parameter FFT_STAGE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SdfUnit2' [C:/Users/hp/Desktop/FFT/R2SDF/RTL/SdfUnit2.v:5]
	Parameter DELAY_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Butterfly' [C:/Users/hp/Desktop/FFT/R2SDF/RTL/Butterfly.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Butterfly' (1#1) [C:/Users/hp/Desktop/FFT/R2SDF/RTL/Butterfly.v:5]
INFO: [Synth 8-6157] synthesizing module 'DelayBuffer' [C:/Users/hp/Desktop/FFT/R2SDF/RTL/DelayBuffer.v:5]
	Parameter DELAY_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayBuffer' (2#1) [C:/Users/hp/Desktop/FFT/R2SDF/RTL/DelayBuffer.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SdfUnit2' (3#1) [C:/Users/hp/Desktop/FFT/R2SDF/RTL/SdfUnit2.v:5]
INFO: [Synth 8-6157] synthesizing module 'Multiply' [C:/Users/hp/Desktop/FFT/R2SDF/RTL/Multiply.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Multiply' (4#1) [C:/Users/hp/Desktop/FFT/R2SDF/RTL/Multiply.v:5]
INFO: [Synth 8-6157] synthesizing module 'Twiddle16' [C:/Users/hp/Desktop/FFT/R2SDF/RTL/Twiddle16.v:5]
	Parameter TW_FF bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Twiddle16' (5#1) [C:/Users/hp/Desktop/FFT/R2SDF/RTL/Twiddle16.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SdfUnit2Rotate' (6#1) [C:/Users/hp/Desktop/FFT/R2SDF/RTL/SdfUnit2Rotate.v:5]
INFO: [Synth 8-6157] synthesizing module 'SdfUnit2Rotate__parameterized0' [C:/Users/hp/Desktop/FFT/R2SDF/RTL/SdfUnit2Rotate.v:5]
	Parameter DELAY_DEPTH bound to: 4 - type: integer 
	Parameter FFT_STAGE bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SdfUnit2__parameterized0' [C:/Users/hp/Desktop/FFT/R2SDF/RTL/SdfUnit2.v:5]
	Parameter DELAY_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayBuffer__parameterized0' [C:/Users/hp/Desktop/FFT/R2SDF/RTL/DelayBuffer.v:5]
	Parameter DELAY_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayBuffer__parameterized0' (6#1) [C:/Users/hp/Desktop/FFT/R2SDF/RTL/DelayBuffer.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SdfUnit2__parameterized0' (6#1) [C:/Users/hp/Desktop/FFT/R2SDF/RTL/SdfUnit2.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SdfUnit2Rotate__parameterized0' (6#1) [C:/Users/hp/Desktop/FFT/R2SDF/RTL/SdfUnit2Rotate.v:5]
INFO: [Synth 8-6157] synthesizing module 'SdfUnit2Rotate__parameterized1' [C:/Users/hp/Desktop/FFT/R2SDF/RTL/SdfUnit2Rotate.v:5]
	Parameter DELAY_DEPTH bound to: 2 - type: integer 
	Parameter FFT_STAGE bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SdfUnit2__parameterized1' [C:/Users/hp/Desktop/FFT/R2SDF/RTL/SdfUnit2.v:5]
	Parameter DELAY_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayBuffer__parameterized1' [C:/Users/hp/Desktop/FFT/R2SDF/RTL/DelayBuffer.v:5]
	Parameter DELAY_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayBuffer__parameterized1' (6#1) [C:/Users/hp/Desktop/FFT/R2SDF/RTL/DelayBuffer.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SdfUnit2__parameterized1' (6#1) [C:/Users/hp/Desktop/FFT/R2SDF/RTL/SdfUnit2.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SdfUnit2Rotate__parameterized1' (6#1) [C:/Users/hp/Desktop/FFT/R2SDF/RTL/SdfUnit2Rotate.v:5]
INFO: [Synth 8-6157] synthesizing module 'SdfUnit2Rotate__parameterized2' [C:/Users/hp/Desktop/FFT/R2SDF/RTL/SdfUnit2Rotate.v:5]
	Parameter DELAY_DEPTH bound to: 1 - type: integer 
	Parameter FFT_STAGE bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SdfUnit2__parameterized2' [C:/Users/hp/Desktop/FFT/R2SDF/RTL/SdfUnit2.v:5]
	Parameter DELAY_DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DelayBuffer__parameterized2' [C:/Users/hp/Desktop/FFT/R2SDF/RTL/DelayBuffer.v:5]
	Parameter DELAY_DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DelayBuffer__parameterized2' (6#1) [C:/Users/hp/Desktop/FFT/R2SDF/RTL/DelayBuffer.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SdfUnit2__parameterized2' (6#1) [C:/Users/hp/Desktop/FFT/R2SDF/RTL/SdfUnit2.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SdfUnit2Rotate__parameterized2' (6#1) [C:/Users/hp/Desktop/FFT/R2SDF/RTL/SdfUnit2Rotate.v:5]
WARNING: [Synth 8-6014] Unused sequential element reorderCnt_reg was removed.  [C:/Users/hp/Desktop/FFT/R2SDF/RTL/R2SDF_FFT.v:100]
WARNING: [Synth 8-6014] Unused sequential element fft_re_ram_reg[0] was removed.  [C:/Users/hp/Desktop/FFT/R2SDF/RTL/R2SDF_FFT.v:118]
WARNING: [Synth 8-6014] Unused sequential element fft_re_ram_reg[1] was removed.  [C:/Users/hp/Desktop/FFT/R2SDF/RTL/R2SDF_FFT.v:118]
WARNING: [Synth 8-6014] Unused sequential element fft_re_ram_reg[2] was removed.  [C:/Users/hp/Desktop/FFT/R2SDF/RTL/R2SDF_FFT.v:118]
WARNING: [Synth 8-6014] Unused sequential element fft_re_ram_reg[3] was removed.  [C:/Users/hp/Desktop/FFT/R2SDF/RTL/R2SDF_FFT.v:118]
WARNING: [Synth 8-6014] Unused sequential element fft_re_ram_reg[4] was removed.  [C:/Users/hp/Desktop/FFT/R2SDF/RTL/R2SDF_FFT.v:118]
WARNING: [Synth 8-6014] Unused sequential element fft_re_ram_reg[5] was removed.  [C:/Users/hp/Desktop/FFT/R2SDF/RTL/R2SDF_FFT.v:118]
WARNING: [Synth 8-6014] Unused sequential element fft_re_ram_reg[6] was removed.  [C:/Users/hp/Desktop/FFT/R2SDF/RTL/R2SDF_FFT.v:118]
WARNING: [Synth 8-6014] Unused sequential element fft_re_ram_reg[7] was removed.  [C:/Users/hp/Desktop/FFT/R2SDF/RTL/R2SDF_FFT.v:118]
WARNING: [Synth 8-6014] Unused sequential element fft_re_ram_reg[8] was removed.  [C:/Users/hp/Desktop/FFT/R2SDF/RTL/R2SDF_FFT.v:118]
WARNING: [Synth 8-6014] Unused sequential element fft_re_ram_reg[9] was removed.  [C:/Users/hp/Desktop/FFT/R2SDF/RTL/R2SDF_FFT.v:118]
WARNING: [Synth 8-6014] Unused sequential element fft_re_ram_reg[10] was removed.  [C:/Users/hp/Desktop/FFT/R2SDF/RTL/R2SDF_FFT.v:118]
WARNING: [Synth 8-6014] Unused sequential element fft_re_ram_reg[11] was removed.  [C:/Users/hp/Desktop/FFT/R2SDF/RTL/R2SDF_FFT.v:118]
WARNING: [Synth 8-6014] Unused sequential element fft_re_ram_reg[12] was removed.  [C:/Users/hp/Desktop/FFT/R2SDF/RTL/R2SDF_FFT.v:118]
WARNING: [Synth 8-6014] Unused sequential element fft_re_ram_reg[13] was removed.  [C:/Users/hp/Desktop/FFT/R2SDF/RTL/R2SDF_FFT.v:118]
WARNING: [Synth 8-6014] Unused sequential element fft_re_ram_reg[14] was removed.  [C:/Users/hp/Desktop/FFT/R2SDF/RTL/R2SDF_FFT.v:118]
WARNING: [Synth 8-6014] Unused sequential element fft_re_ram_reg[15] was removed.  [C:/Users/hp/Desktop/FFT/R2SDF/RTL/R2SDF_FFT.v:118]
WARNING: [Synth 8-6014] Unused sequential element fft_im_ram_reg[0] was removed.  [C:/Users/hp/Desktop/FFT/R2SDF/RTL/R2SDF_FFT.v:119]
WARNING: [Synth 8-6014] Unused sequential element fft_im_ram_reg[1] was removed.  [C:/Users/hp/Desktop/FFT/R2SDF/RTL/R2SDF_FFT.v:119]
WARNING: [Synth 8-6014] Unused sequential element fft_im_ram_reg[2] was removed.  [C:/Users/hp/Desktop/FFT/R2SDF/RTL/R2SDF_FFT.v:119]
WARNING: [Synth 8-6014] Unused sequential element fft_im_ram_reg[3] was removed.  [C:/Users/hp/Desktop/FFT/R2SDF/RTL/R2SDF_FFT.v:119]
WARNING: [Synth 8-6014] Unused sequential element fft_im_ram_reg[4] was removed.  [C:/Users/hp/Desktop/FFT/R2SDF/RTL/R2SDF_FFT.v:119]
WARNING: [Synth 8-6014] Unused sequential element fft_im_ram_reg[5] was removed.  [C:/Users/hp/Desktop/FFT/R2SDF/RTL/R2SDF_FFT.v:119]
WARNING: [Synth 8-6014] Unused sequential element fft_im_ram_reg[6] was removed.  [C:/Users/hp/Desktop/FFT/R2SDF/RTL/R2SDF_FFT.v:119]
WARNING: [Synth 8-6014] Unused sequential element fft_im_ram_reg[7] was removed.  [C:/Users/hp/Desktop/FFT/R2SDF/RTL/R2SDF_FFT.v:119]
WARNING: [Synth 8-6014] Unused sequential element fft_im_ram_reg[8] was removed.  [C:/Users/hp/Desktop/FFT/R2SDF/RTL/R2SDF_FFT.v:119]
WARNING: [Synth 8-6014] Unused sequential element fft_im_ram_reg[9] was removed.  [C:/Users/hp/Desktop/FFT/R2SDF/RTL/R2SDF_FFT.v:119]
WARNING: [Synth 8-6014] Unused sequential element fft_im_ram_reg[10] was removed.  [C:/Users/hp/Desktop/FFT/R2SDF/RTL/R2SDF_FFT.v:119]
WARNING: [Synth 8-6014] Unused sequential element fft_im_ram_reg[11] was removed.  [C:/Users/hp/Desktop/FFT/R2SDF/RTL/R2SDF_FFT.v:119]
WARNING: [Synth 8-6014] Unused sequential element fft_im_ram_reg[12] was removed.  [C:/Users/hp/Desktop/FFT/R2SDF/RTL/R2SDF_FFT.v:119]
WARNING: [Synth 8-6014] Unused sequential element fft_im_ram_reg[13] was removed.  [C:/Users/hp/Desktop/FFT/R2SDF/RTL/R2SDF_FFT.v:119]
WARNING: [Synth 8-6014] Unused sequential element fft_im_ram_reg[14] was removed.  [C:/Users/hp/Desktop/FFT/R2SDF/RTL/R2SDF_FFT.v:119]
WARNING: [Synth 8-6014] Unused sequential element fft_im_ram_reg[15] was removed.  [C:/Users/hp/Desktop/FFT/R2SDF/RTL/R2SDF_FFT.v:119]
INFO: [Synth 8-6155] done synthesizing module 'R2SDF_FFT' (7#1) [C:/Users/hp/Desktop/FFT/R2SDF/RTL/R2SDF_FFT.v:2]
WARNING: [Synth 8-3331] design Twiddle16 has unconnected port clk
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 626.953 ; gain = 249.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 626.953 ; gain = 249.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a75tfgg484-2
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a75tfgg484-2
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 626.953 ; gain = 249.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 626.953 ; gain = 249.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 8     
	   3 Input     17 Bit       Adders := 8     
	   3 Input     16 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 30    
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 24    
	   2 Input      4 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Butterfly 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
Module DelayBuffer 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 16    
Module SdfUnit2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module Multiply 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
Module SdfUnit2Rotate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
Module DelayBuffer__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 8     
Module SdfUnit2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module SdfUnit2Rotate__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module DelayBuffer__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
Module SdfUnit2__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module SdfUnit2Rotate__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module DelayBuffer__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module SdfUnit2__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module SdfUnit2Rotate__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 180 (col length:80)
BRAMs: 210 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP sdf_1st/u_Multiply/aibr, operation Mode is: A*B.
DSP Report: operator sdf_1st/u_Multiply/aibr is absorbed into DSP sdf_1st/u_Multiply/aibr.
DSP Report: Generating DSP sdf_1st/u_Multiply/arbi, operation Mode is: A*B.
DSP Report: operator sdf_1st/u_Multiply/arbi is absorbed into DSP sdf_1st/u_Multiply/arbi.
DSP Report: Generating DSP sdf_2nd/u_Multiply/aibr, operation Mode is: A*B.
DSP Report: operator sdf_2nd/u_Multiply/aibr is absorbed into DSP sdf_2nd/u_Multiply/aibr.
DSP Report: Generating DSP sdf_1st/u_Multiply/aibi, operation Mode is: A*B.
DSP Report: operator sdf_1st/u_Multiply/aibi is absorbed into DSP sdf_1st/u_Multiply/aibi.
DSP Report: Generating DSP sdf_1st/u_Multiply/arbr, operation Mode is: A*B.
DSP Report: operator sdf_1st/u_Multiply/arbr is absorbed into DSP sdf_1st/u_Multiply/arbr.
DSP Report: Generating DSP sdf_2nd/u_Multiply/arbi, operation Mode is: A*B.
DSP Report: operator sdf_2nd/u_Multiply/arbi is absorbed into DSP sdf_2nd/u_Multiply/arbi.
DSP Report: Generating DSP sdf_3rd/u_Multiply/aibr, operation Mode is: A*B.
DSP Report: operator sdf_3rd/u_Multiply/aibr is absorbed into DSP sdf_3rd/u_Multiply/aibr.
DSP Report: Generating DSP sdf_2nd/u_Multiply/aibi, operation Mode is: A*B.
DSP Report: operator sdf_2nd/u_Multiply/aibi is absorbed into DSP sdf_2nd/u_Multiply/aibi.
DSP Report: Generating DSP sdf_2nd/u_Multiply/arbr, operation Mode is: A*B.
DSP Report: operator sdf_2nd/u_Multiply/arbr is absorbed into DSP sdf_2nd/u_Multiply/arbr.
DSP Report: Generating DSP sdf_3rd/u_Multiply/arbi, operation Mode is: A*B.
DSP Report: operator sdf_3rd/u_Multiply/arbi is absorbed into DSP sdf_3rd/u_Multiply/arbi.
DSP Report: Generating DSP sdf_4th/u_Multiply/aibi, operation Mode is: A*B.
DSP Report: operator sdf_4th/u_Multiply/aibi is absorbed into DSP sdf_4th/u_Multiply/aibi.
DSP Report: Generating DSP sdf_3rd/u_Multiply/aibi, operation Mode is: A*B.
DSP Report: operator sdf_3rd/u_Multiply/aibi is absorbed into DSP sdf_3rd/u_Multiply/aibi.
DSP Report: Generating DSP sdf_3rd/u_Multiply/arbr, operation Mode is: A*B.
DSP Report: operator sdf_3rd/u_Multiply/arbr is absorbed into DSP sdf_3rd/u_Multiply/arbr.
DSP Report: Generating DSP sdf_4th/u_Multiply/arbr, operation Mode is: A*B.
DSP Report: operator sdf_4th/u_Multiply/arbr is absorbed into DSP sdf_4th/u_Multiply/arbr.
DSP Report: Generating DSP sdf_4th/u_Multiply/aibr, operation Mode is: A*B.
DSP Report: operator sdf_4th/u_Multiply/aibr is absorbed into DSP sdf_4th/u_Multiply/aibr.
DSP Report: Generating DSP sdf_4th/u_Multiply/arbi, operation Mode is: A*B.
DSP Report: operator sdf_4th/u_Multiply/arbi is absorbed into DSP sdf_4th/u_Multiply/arbi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 781.395 ; gain = 403.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Multiply    | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Multiply    | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Multiply    | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Multiply    | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Multiply    | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Multiply    | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Multiply    | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Multiply    | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Multiply    | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Multiply    | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Multiply    | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Multiply    | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Multiply    | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Multiply    | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Multiply    | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Multiply    | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 783.777 ; gain = 405.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 783.777 ; gain = 405.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 785.738 ; gain = 407.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 785.738 ; gain = 407.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 785.738 ; gain = 407.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 785.738 ; gain = 407.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 785.738 ; gain = 407.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 785.738 ; gain = 407.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|R2SDF_FFT   | sdf_1st/di_en_delay_ram_reg[7]          | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|R2SDF_FFT   | sdf_2nd/di_en_delay_ram_reg[3]          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|R2SDF_FFT   | sdf_1st/u_SdfUnit2/DB/buf_im_reg[7][15] | 8      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|R2SDF_FFT   | sdf_1st/u_SdfUnit2/DB/buf_re_reg[7][15] | 8      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|R2SDF_FFT   | sdf_2nd/u_SdfUnit2/DB/buf_im_reg[3][15] | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|R2SDF_FFT   | sdf_2nd/u_SdfUnit2/DB/buf_re_reg[3][15] | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
+------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   112|
|3     |DSP48E1 |    16|
|4     |LUT1    |     9|
|5     |LUT2    |   140|
|6     |LUT3    |   265|
|7     |LUT4    |   265|
|8     |LUT5    |    13|
|9     |LUT6    |    23|
|10    |SRL16E  |    66|
|11    |FDCE    |    20|
|12    |FDRE    |   165|
|13    |IBUF    |    35|
|14    |OBUF    |    33|
+------+--------+------+

Report Instance Areas: 
+------+----------------+-------------------------------+------+
|      |Instance        |Module                         |Cells |
+------+----------------+-------------------------------+------+
|1     |top             |                               |  1163|
|2     |  sdf_1st       |SdfUnit2Rotate                 |   368|
|3     |    u_Multiply  |Multiply_4                     |   113|
|4     |    u_SdfUnit2  |SdfUnit2                       |   214|
|5     |      BF        |Butterfly_6                    |    20|
|6     |      DB        |DelayBuffer                    |   130|
|7     |    u_Twiddle16 |Twiddle16_5                    |    21|
|8     |  sdf_2nd       |SdfUnit2Rotate__parameterized0 |   284|
|9     |    u_Multiply  |Multiply_2                     |   112|
|10    |    u_SdfUnit2  |SdfUnit2__parameterized0       |   150|
|11    |      BF        |Butterfly_3                    |    20|
|12    |      DB        |DelayBuffer__parameterized0    |    66|
|13    |    u_Twiddle16 |Twiddle16                      |     8|
|14    |  sdf_3rd       |SdfUnit2Rotate__parameterized1 |   274|
|15    |    u_Multiply  |Multiply_0                     |   114|
|16    |    u_SdfUnit2  |SdfUnit2__parameterized1       |   150|
|17    |      BF        |Butterfly_1                    |    20|
|18    |      DB        |DelayBuffer__parameterized1    |    66|
|19    |  sdf_4th       |SdfUnit2Rotate__parameterized2 |   168|
|20    |    u_Multiply  |Multiply                       |    46|
|21    |    u_SdfUnit2  |SdfUnit2__parameterized2       |   118|
|22    |      BF        |Butterfly                      |    20|
|23    |      DB        |DelayBuffer__parameterized2    |    34|
+------+----------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 785.738 ; gain = 407.848
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 785.738 ; gain = 407.848
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 785.738 ; gain = 407.848
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 903.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 903.961 ; gain = 549.941
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 903.961 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/hp/Desktop/FFT/R2SDF/VIVADO/VIVADO.runs/synth_1/R2SDF_FFT.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file R2SDF_FFT_utilization_synth.rpt -pb R2SDF_FFT_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun  9 15:19:25 2023...
