C * ! / b0  * * c=> * * c& * c~ * cv1_xboole_0 b0 * * c& * * cv2_compts_1 b0 * ck15_euclid c2 * * cm1_subset_1 b0 * ck1_zfmisc_1 * cu1_struct_0 * ck15_euclid c2 * * c=> * * c= * ck12_pscomp_1 b0 * ck13_pscomp_1 b0 * cv1_sppol_1 b0 
+ * ! / b0  * * c=> * * cm1_subset_1 b0 * ck1_zfmisc_1 * cu1_struct_0 * ck15_euclid c2 * * cm1_subset_1 * ck10_pscomp_1 b0 * cu1_struct_0 * ck15_euclid c2 
+ * ! / b0  * * c=> * * cm1_subset_1 b0 * ck1_zfmisc_1 * cu1_struct_0 * ck15_euclid c2 * * cm1_subset_1 * ck11_pscomp_1 b0 * cu1_struct_0 * ck15_euclid c2 
+ * ! / b0  * * c=> * * c& * c~ * cv1_xboole_0 b0 * * c& * * cv2_compts_1 b0 * ck15_euclid c2 * * cm1_subset_1 b0 * ck1_zfmisc_1 * cu1_struct_0 * ck15_euclid c2 * * c=> * * c= * ck11_pscomp_1 b0 * ck10_pscomp_1 b0 * cv1_sppol_1 b0 
+ * ! / b0  * * c=> * * cm1_subset_1 b0 * ck1_zfmisc_1 * cu1_struct_0 * ck15_euclid c2 * * c= * ck17_euclid * ck10_pscomp_1 b0 * ck17_euclid * ck11_pscomp_1 b0 
+ * ! / b0  * * c=> * * cm1_subset_1 b0 * ck1_zfmisc_1 * cu1_struct_0 * ck15_euclid c2 * * c= * ck18_euclid * ck11_pscomp_1 b0 * ck18_euclid * ck12_pscomp_1 b0 
+ * ! / b0  * * c=> * * cm1_subset_1 b0 * ck1_zfmisc_1 * cu1_struct_0 * ck15_euclid c2 * * c= * ck18_euclid * ck10_pscomp_1 b0 * ck18_euclid * ck13_pscomp_1 b0 
+ * ! / b0  * * c=> * * cm1_subset_1 b0 * cu1_struct_0 * ck15_euclid c2 * * c= b0 * * ck19_euclid * ck17_euclid b0 * ck18_euclid b0 
- * ! / b0  * * c=> * * cm1_subset_1 b0 * ck1_zfmisc_1 * cu1_struct_0 * ck15_euclid c2 * * c& * * c= * ck17_euclid * ck13_pscomp_1 b0 * ck17_euclid * ck23_pscomp_1 b0 * * c& * * c= * ck17_euclid * ck13_pscomp_1 b0 * ck17_euclid * ck22_pscomp_1 b0 * * c& * * c= * ck17_euclid * ck23_pscomp_1 b0 * ck17_euclid * ck22_pscomp_1 b0 * * c& * * c= * ck17_euclid * ck23_pscomp_1 b0 * ck17_euclid * ck12_pscomp_1 b0 * * c= * ck17_euclid * ck22_pscomp_1 b0 * ck17_euclid * ck12_pscomp_1 b0 
- * ! / b0  * * c=> * * cm1_subset_1 b0 * ck1_zfmisc_1 * cu1_struct_0 * ck15_euclid c2 * * c= * ck12_pscomp_1 b0 * * ck19_euclid * ck8_pscomp_1 b0 * ck7_pscomp_1 b0 
- * ! / b0  * * c=> * * cm1_subset_1 b0 * ck1_zfmisc_1 * cu1_struct_0 * ck15_euclid c2 * * c= * ck13_pscomp_1 b0 * * ck19_euclid * ck8_pscomp_1 b0 * ck9_pscomp_1 b0 
- * ! / b0  * * c=> * * c& * c~ * cv1_xboole_0 b0 * * c& * * cv2_compts_1 b0 * ck15_euclid c2 * * cm1_subset_1 b0 * ck1_zfmisc_1 * cu1_struct_0 * ck15_euclid c2 * * c=> * * c= * ck11_pscomp_1 b0 * ck12_pscomp_1 b0 * cv2_sppol_1 b0 
- * ! / b0  * * c=> * * cm1_subset_1 b0 * ck1_zfmisc_1 * cu1_struct_0 * ck15_euclid c2 * * cm1_subset_1 * ck7_pscomp_1 b0 ck1_numbers 
- * ! / b0  * * c=> * * cm1_subset_1 b0 ck1_numbers * cv1_xreal_0 b0 
- * ! / b0  * * c=> * * cm1_subset_1 b0 * ck1_zfmisc_1 * cu1_struct_0 * ck15_euclid c2 * * c= * ck17_euclid * ck13_pscomp_1 b0 * ck17_euclid * ck12_pscomp_1 b0 
