DECL|ADC_ADC_CTRL_adc_buf_bypass|macro|ADC_ADC_CTRL_adc_buf_bypass
DECL|ADC_ADC_CTRL_adc_buf_en|macro|ADC_ADC_CTRL_adc_buf_en
DECL|ADC_ADC_CTRL_adc_cap_scale|macro|ADC_ADC_CTRL_adc_cap_scale
DECL|ADC_ADC_CTRL_adc_core_en|macro|ADC_ADC_CTRL_adc_core_en
DECL|ADC_ADC_CTRL_adc_en|macro|ADC_ADC_CTRL_adc_en
DECL|ADC_ADC_CTRL_adc_soft_reset|macro|ADC_ADC_CTRL_adc_soft_reset
DECL|ADC_O_ADC_CH_ENABLE|macro|ADC_O_ADC_CH_ENABLE
DECL|ADC_O_ADC_CTRL|macro|ADC_O_ADC_CTRL
DECL|ADC_O_adc_ch0_fifo_lvl|macro|ADC_O_adc_ch0_fifo_lvl
DECL|ADC_O_adc_ch0_gain|macro|ADC_O_adc_ch0_gain
DECL|ADC_O_adc_ch0_irq_en|macro|ADC_O_adc_ch0_irq_en
DECL|ADC_O_adc_ch0_irq_status|macro|ADC_O_adc_ch0_irq_status
DECL|ADC_O_adc_ch1_fifo_lvl|macro|ADC_O_adc_ch1_fifo_lvl
DECL|ADC_O_adc_ch1_gain|macro|ADC_O_adc_ch1_gain
DECL|ADC_O_adc_ch1_irq_en|macro|ADC_O_adc_ch1_irq_en
DECL|ADC_O_adc_ch1_irq_status|macro|ADC_O_adc_ch1_irq_status
DECL|ADC_O_adc_ch2_fifo_lvl|macro|ADC_O_adc_ch2_fifo_lvl
DECL|ADC_O_adc_ch2_gain|macro|ADC_O_adc_ch2_gain
DECL|ADC_O_adc_ch2_irq_en|macro|ADC_O_adc_ch2_irq_en
DECL|ADC_O_adc_ch2_irq_status|macro|ADC_O_adc_ch2_irq_status
DECL|ADC_O_adc_ch3_fifo_lvl|macro|ADC_O_adc_ch3_fifo_lvl
DECL|ADC_O_adc_ch3_gain|macro|ADC_O_adc_ch3_gain
DECL|ADC_O_adc_ch3_irq_en|macro|ADC_O_adc_ch3_irq_en
DECL|ADC_O_adc_ch3_irq_status|macro|ADC_O_adc_ch3_irq_status
DECL|ADC_O_adc_ch4_fifo_lvl|macro|ADC_O_adc_ch4_fifo_lvl
DECL|ADC_O_adc_ch4_gain|macro|ADC_O_adc_ch4_gain
DECL|ADC_O_adc_ch4_irq_en|macro|ADC_O_adc_ch4_irq_en
DECL|ADC_O_adc_ch4_irq_status|macro|ADC_O_adc_ch4_irq_status
DECL|ADC_O_adc_ch5_fifo_lvl|macro|ADC_O_adc_ch5_fifo_lvl
DECL|ADC_O_adc_ch5_gain|macro|ADC_O_adc_ch5_gain
DECL|ADC_O_adc_ch5_irq_en|macro|ADC_O_adc_ch5_irq_en
DECL|ADC_O_adc_ch5_irq_status|macro|ADC_O_adc_ch5_irq_status
DECL|ADC_O_adc_ch6_fifo_lvl|macro|ADC_O_adc_ch6_fifo_lvl
DECL|ADC_O_adc_ch6_gain|macro|ADC_O_adc_ch6_gain
DECL|ADC_O_adc_ch6_irq_en|macro|ADC_O_adc_ch6_irq_en
DECL|ADC_O_adc_ch6_irq_status|macro|ADC_O_adc_ch6_irq_status
DECL|ADC_O_adc_ch7_fifo_lvl|macro|ADC_O_adc_ch7_fifo_lvl
DECL|ADC_O_adc_ch7_gain|macro|ADC_O_adc_ch7_gain
DECL|ADC_O_adc_ch7_irq_en|macro|ADC_O_adc_ch7_irq_en
DECL|ADC_O_adc_ch7_irq_status|macro|ADC_O_adc_ch7_irq_status
DECL|ADC_O_adc_dma_mode_en|macro|ADC_O_adc_dma_mode_en
DECL|ADC_O_adc_timer_configuration|macro|ADC_O_adc_timer_configuration
DECL|ADC_O_adc_timer_current_count|macro|ADC_O_adc_timer_current_count
DECL|ADC_O_channel0FIFODATA|macro|ADC_O_channel0FIFODATA
DECL|ADC_O_channel1FIFODATA|macro|ADC_O_channel1FIFODATA
DECL|ADC_O_channel2FIFODATA|macro|ADC_O_channel2FIFODATA
DECL|ADC_O_channel3FIFODATA|macro|ADC_O_channel3FIFODATA
DECL|ADC_O_channel4FIFODATA|macro|ADC_O_channel4FIFODATA
DECL|ADC_O_channel5FIFODATA|macro|ADC_O_channel5FIFODATA
DECL|ADC_O_channel6FIFODATA|macro|ADC_O_channel6FIFODATA
DECL|ADC_O_channel7FIFODATA|macro|ADC_O_channel7FIFODATA
DECL|ADC_adc_ch0_fifo_lvl_adc_channel0_fifo_lvl_M|macro|ADC_adc_ch0_fifo_lvl_adc_channel0_fifo_lvl_M
DECL|ADC_adc_ch0_fifo_lvl_adc_channel0_fifo_lvl_S|macro|ADC_adc_ch0_fifo_lvl_adc_channel0_fifo_lvl_S
DECL|ADC_adc_ch0_gain_adc_channel0_gain_M|macro|ADC_adc_ch0_gain_adc_channel0_gain_M
DECL|ADC_adc_ch0_gain_adc_channel0_gain_S|macro|ADC_adc_ch0_gain_adc_channel0_gain_S
DECL|ADC_adc_ch0_irq_en_adc_channel0_irq_en_M|macro|ADC_adc_ch0_irq_en_adc_channel0_irq_en_M
DECL|ADC_adc_ch0_irq_en_adc_channel0_irq_en_S|macro|ADC_adc_ch0_irq_en_adc_channel0_irq_en_S
DECL|ADC_adc_ch0_irq_status_adc_channel0_irq_status_M|macro|ADC_adc_ch0_irq_status_adc_channel0_irq_status_M
DECL|ADC_adc_ch0_irq_status_adc_channel0_irq_status_S|macro|ADC_adc_ch0_irq_status_adc_channel0_irq_status_S
DECL|ADC_adc_ch1_fifo_lvl_adc_channel1_fifo_lvl_M|macro|ADC_adc_ch1_fifo_lvl_adc_channel1_fifo_lvl_M
DECL|ADC_adc_ch1_fifo_lvl_adc_channel1_fifo_lvl_S|macro|ADC_adc_ch1_fifo_lvl_adc_channel1_fifo_lvl_S
DECL|ADC_adc_ch1_gain_adc_channel1_gain_M|macro|ADC_adc_ch1_gain_adc_channel1_gain_M
DECL|ADC_adc_ch1_gain_adc_channel1_gain_S|macro|ADC_adc_ch1_gain_adc_channel1_gain_S
DECL|ADC_adc_ch1_irq_en_adc_channel1_irq_en_M|macro|ADC_adc_ch1_irq_en_adc_channel1_irq_en_M
DECL|ADC_adc_ch1_irq_en_adc_channel1_irq_en_S|macro|ADC_adc_ch1_irq_en_adc_channel1_irq_en_S
DECL|ADC_adc_ch1_irq_status_adc_channel1_irq_status_M|macro|ADC_adc_ch1_irq_status_adc_channel1_irq_status_M
DECL|ADC_adc_ch1_irq_status_adc_channel1_irq_status_S|macro|ADC_adc_ch1_irq_status_adc_channel1_irq_status_S
DECL|ADC_adc_ch2_fifo_lvl_adc_channel2_fifo_lvl_M|macro|ADC_adc_ch2_fifo_lvl_adc_channel2_fifo_lvl_M
DECL|ADC_adc_ch2_fifo_lvl_adc_channel2_fifo_lvl_S|macro|ADC_adc_ch2_fifo_lvl_adc_channel2_fifo_lvl_S
DECL|ADC_adc_ch2_gain_adc_channel2_gain_M|macro|ADC_adc_ch2_gain_adc_channel2_gain_M
DECL|ADC_adc_ch2_gain_adc_channel2_gain_S|macro|ADC_adc_ch2_gain_adc_channel2_gain_S
DECL|ADC_adc_ch2_irq_en_adc_channel2_irq_en_M|macro|ADC_adc_ch2_irq_en_adc_channel2_irq_en_M
DECL|ADC_adc_ch2_irq_en_adc_channel2_irq_en_S|macro|ADC_adc_ch2_irq_en_adc_channel2_irq_en_S
DECL|ADC_adc_ch2_irq_status_adc_channel2_irq_status_M|macro|ADC_adc_ch2_irq_status_adc_channel2_irq_status_M
DECL|ADC_adc_ch2_irq_status_adc_channel2_irq_status_S|macro|ADC_adc_ch2_irq_status_adc_channel2_irq_status_S
DECL|ADC_adc_ch3_fifo_lvl_adc_channel3_fifo_lvl_M|macro|ADC_adc_ch3_fifo_lvl_adc_channel3_fifo_lvl_M
DECL|ADC_adc_ch3_fifo_lvl_adc_channel3_fifo_lvl_S|macro|ADC_adc_ch3_fifo_lvl_adc_channel3_fifo_lvl_S
DECL|ADC_adc_ch3_gain_adc_channel3_gain_M|macro|ADC_adc_ch3_gain_adc_channel3_gain_M
DECL|ADC_adc_ch3_gain_adc_channel3_gain_S|macro|ADC_adc_ch3_gain_adc_channel3_gain_S
DECL|ADC_adc_ch3_irq_en_adc_channel3_irq_en_M|macro|ADC_adc_ch3_irq_en_adc_channel3_irq_en_M
DECL|ADC_adc_ch3_irq_en_adc_channel3_irq_en_S|macro|ADC_adc_ch3_irq_en_adc_channel3_irq_en_S
DECL|ADC_adc_ch3_irq_status_adc_channel3_irq_status_M|macro|ADC_adc_ch3_irq_status_adc_channel3_irq_status_M
DECL|ADC_adc_ch3_irq_status_adc_channel3_irq_status_S|macro|ADC_adc_ch3_irq_status_adc_channel3_irq_status_S
DECL|ADC_adc_ch4_fifo_lvl_adc_channel4_fifo_lvl_M|macro|ADC_adc_ch4_fifo_lvl_adc_channel4_fifo_lvl_M
DECL|ADC_adc_ch4_fifo_lvl_adc_channel4_fifo_lvl_S|macro|ADC_adc_ch4_fifo_lvl_adc_channel4_fifo_lvl_S
DECL|ADC_adc_ch4_gain_adc_channel4_gain_M|macro|ADC_adc_ch4_gain_adc_channel4_gain_M
DECL|ADC_adc_ch4_gain_adc_channel4_gain_S|macro|ADC_adc_ch4_gain_adc_channel4_gain_S
DECL|ADC_adc_ch4_irq_en_adc_channel4_irq_en_M|macro|ADC_adc_ch4_irq_en_adc_channel4_irq_en_M
DECL|ADC_adc_ch4_irq_en_adc_channel4_irq_en_S|macro|ADC_adc_ch4_irq_en_adc_channel4_irq_en_S
DECL|ADC_adc_ch4_irq_status_adc_channel4_irq_status_M|macro|ADC_adc_ch4_irq_status_adc_channel4_irq_status_M
DECL|ADC_adc_ch4_irq_status_adc_channel4_irq_status_S|macro|ADC_adc_ch4_irq_status_adc_channel4_irq_status_S
DECL|ADC_adc_ch5_fifo_lvl_adc_channel5_fifo_lvl_M|macro|ADC_adc_ch5_fifo_lvl_adc_channel5_fifo_lvl_M
DECL|ADC_adc_ch5_fifo_lvl_adc_channel5_fifo_lvl_S|macro|ADC_adc_ch5_fifo_lvl_adc_channel5_fifo_lvl_S
DECL|ADC_adc_ch5_gain_adc_channel5_gain_M|macro|ADC_adc_ch5_gain_adc_channel5_gain_M
DECL|ADC_adc_ch5_gain_adc_channel5_gain_S|macro|ADC_adc_ch5_gain_adc_channel5_gain_S
DECL|ADC_adc_ch5_irq_en_adc_channel5_irq_en_M|macro|ADC_adc_ch5_irq_en_adc_channel5_irq_en_M
DECL|ADC_adc_ch5_irq_en_adc_channel5_irq_en_S|macro|ADC_adc_ch5_irq_en_adc_channel5_irq_en_S
DECL|ADC_adc_ch5_irq_status_adc_channel5_irq_status_M|macro|ADC_adc_ch5_irq_status_adc_channel5_irq_status_M
DECL|ADC_adc_ch5_irq_status_adc_channel5_irq_status_S|macro|ADC_adc_ch5_irq_status_adc_channel5_irq_status_S
DECL|ADC_adc_ch6_fifo_lvl_adc_channel6_fifo_lvl_M|macro|ADC_adc_ch6_fifo_lvl_adc_channel6_fifo_lvl_M
DECL|ADC_adc_ch6_fifo_lvl_adc_channel6_fifo_lvl_S|macro|ADC_adc_ch6_fifo_lvl_adc_channel6_fifo_lvl_S
DECL|ADC_adc_ch6_gain_adc_channel6_gain_M|macro|ADC_adc_ch6_gain_adc_channel6_gain_M
DECL|ADC_adc_ch6_gain_adc_channel6_gain_S|macro|ADC_adc_ch6_gain_adc_channel6_gain_S
DECL|ADC_adc_ch6_irq_en_adc_channel6_irq_en_M|macro|ADC_adc_ch6_irq_en_adc_channel6_irq_en_M
DECL|ADC_adc_ch6_irq_en_adc_channel6_irq_en_S|macro|ADC_adc_ch6_irq_en_adc_channel6_irq_en_S
DECL|ADC_adc_ch6_irq_status_adc_channel6_irq_status_M|macro|ADC_adc_ch6_irq_status_adc_channel6_irq_status_M
DECL|ADC_adc_ch6_irq_status_adc_channel6_irq_status_S|macro|ADC_adc_ch6_irq_status_adc_channel6_irq_status_S
DECL|ADC_adc_ch7_fifo_lvl_adc_channel7_fifo_lvl_M|macro|ADC_adc_ch7_fifo_lvl_adc_channel7_fifo_lvl_M
DECL|ADC_adc_ch7_fifo_lvl_adc_channel7_fifo_lvl_S|macro|ADC_adc_ch7_fifo_lvl_adc_channel7_fifo_lvl_S
DECL|ADC_adc_ch7_gain_adc_channel7_gain_M|macro|ADC_adc_ch7_gain_adc_channel7_gain_M
DECL|ADC_adc_ch7_gain_adc_channel7_gain_S|macro|ADC_adc_ch7_gain_adc_channel7_gain_S
DECL|ADC_adc_ch7_irq_en_adc_channel7_irq_en_M|macro|ADC_adc_ch7_irq_en_adc_channel7_irq_en_M
DECL|ADC_adc_ch7_irq_en_adc_channel7_irq_en_S|macro|ADC_adc_ch7_irq_en_adc_channel7_irq_en_S
DECL|ADC_adc_ch7_irq_status_adc_channel7_irq_status_M|macro|ADC_adc_ch7_irq_status_adc_channel7_irq_status_M
DECL|ADC_adc_ch7_irq_status_adc_channel7_irq_status_S|macro|ADC_adc_ch7_irq_status_adc_channel7_irq_status_S
DECL|ADC_adc_dma_mode_en_DMA_MODEenable_M|macro|ADC_adc_dma_mode_en_DMA_MODEenable_M
DECL|ADC_adc_dma_mode_en_DMA_MODEenable_S|macro|ADC_adc_dma_mode_en_DMA_MODEenable_S
DECL|ADC_adc_timer_configuration_timercount_M|macro|ADC_adc_timer_configuration_timercount_M
DECL|ADC_adc_timer_configuration_timercount_S|macro|ADC_adc_timer_configuration_timercount_S
DECL|ADC_adc_timer_configuration_timeren|macro|ADC_adc_timer_configuration_timeren
DECL|ADC_adc_timer_configuration_timerreset|macro|ADC_adc_timer_configuration_timerreset
DECL|ADC_adc_timer_current_count_timercurrentcount_M|macro|ADC_adc_timer_current_count_timercurrentcount_M
DECL|ADC_adc_timer_current_count_timercurrentcount_S|macro|ADC_adc_timer_current_count_timercurrentcount_S
DECL|ADC_channel0FIFODATA_FIFO_RD_DATA_M|macro|ADC_channel0FIFODATA_FIFO_RD_DATA_M
DECL|ADC_channel0FIFODATA_FIFO_RD_DATA_S|macro|ADC_channel0FIFODATA_FIFO_RD_DATA_S
DECL|ADC_channel1FIFODATA_FIFO_RD_DATA_M|macro|ADC_channel1FIFODATA_FIFO_RD_DATA_M
DECL|ADC_channel1FIFODATA_FIFO_RD_DATA_S|macro|ADC_channel1FIFODATA_FIFO_RD_DATA_S
DECL|ADC_channel2FIFODATA_FIFO_RD_DATA_M|macro|ADC_channel2FIFODATA_FIFO_RD_DATA_M
DECL|ADC_channel2FIFODATA_FIFO_RD_DATA_S|macro|ADC_channel2FIFODATA_FIFO_RD_DATA_S
DECL|ADC_channel3FIFODATA_FIFO_RD_DATA_M|macro|ADC_channel3FIFODATA_FIFO_RD_DATA_M
DECL|ADC_channel3FIFODATA_FIFO_RD_DATA_S|macro|ADC_channel3FIFODATA_FIFO_RD_DATA_S
DECL|ADC_channel4FIFODATA_FIFO_RD_DATA_M|macro|ADC_channel4FIFODATA_FIFO_RD_DATA_M
DECL|ADC_channel4FIFODATA_FIFO_RD_DATA_S|macro|ADC_channel4FIFODATA_FIFO_RD_DATA_S
DECL|ADC_channel5FIFODATA_FIFO_RD_DATA_M|macro|ADC_channel5FIFODATA_FIFO_RD_DATA_M
DECL|ADC_channel5FIFODATA_FIFO_RD_DATA_S|macro|ADC_channel5FIFODATA_FIFO_RD_DATA_S
DECL|ADC_channel6FIFODATA_FIFO_RD_DATA_M|macro|ADC_channel6FIFODATA_FIFO_RD_DATA_M
DECL|ADC_channel6FIFODATA_FIFO_RD_DATA_S|macro|ADC_channel6FIFODATA_FIFO_RD_DATA_S
DECL|ADC_channel7FIFODATA_FIFO_RD_DATA_M|macro|ADC_channel7FIFODATA_FIFO_RD_DATA_M
DECL|ADC_channel7FIFODATA_FIFO_RD_DATA_S|macro|ADC_channel7FIFODATA_FIFO_RD_DATA_S
DECL|__HW_ADC_H__|macro|__HW_ADC_H__
