{"Source Block": ["hdl/library/util_axis_fifo_asym/util_axis_fifo_asym.v@95:105@HdlIdDef", "\nwire [RATIO-1:0] s_axis_ready_int_s;\nwire [RATIO-1:0] s_axis_valid_int_s;\nwire [RATIO*A_WIDTH-1:0] s_axis_data_int_s;\nwire [RATIO*A_WIDTH/8-1:0] s_axis_tkeep_int_s;\nwire [RATIO-1:0] s_axis_tlast_int_s;\nwire [RATIO-1:0] s_axis_full_int_s;\nwire [RATIO-1:0] s_axis_almost_full_int_s;\nwire [RATIO*A_ADDRESS-1:0] s_axis_room_int_s;\n\n// instantiate the FIFOs\n"], "Clone Blocks": [["hdl/library/util_axis_fifo_asym/util_axis_fifo_asym.v@85:95", "reg [$clog2(RATIO)-1:0] m_axis_counter;\n\nwire [RATIO-1:0] m_axis_ready_int_s;\nwire [RATIO-1:0] m_axis_valid_int_s;\nwire [RATIO*A_WIDTH-1:0] m_axis_data_int_s;\nwire [RATIO*A_WIDTH/8-1:0] m_axis_tkeep_int_s;\nwire [RATIO-1:0] m_axis_tlast_int_s;\nwire [RATIO-1:0] m_axis_empty_int_s;\nwire [RATIO-1:0] m_axis_almost_empty_int_s;\nwire [RATIO*A_ADDRESS-1:0] m_axis_level_int_s;\n\n"], ["hdl/library/util_axis_fifo_asym/util_axis_fifo_asym.v@91:101", "wire [RATIO-1:0] m_axis_tlast_int_s;\nwire [RATIO-1:0] m_axis_empty_int_s;\nwire [RATIO-1:0] m_axis_almost_empty_int_s;\nwire [RATIO*A_ADDRESS-1:0] m_axis_level_int_s;\n\nwire [RATIO-1:0] s_axis_ready_int_s;\nwire [RATIO-1:0] s_axis_valid_int_s;\nwire [RATIO*A_WIDTH-1:0] s_axis_data_int_s;\nwire [RATIO*A_WIDTH/8-1:0] s_axis_tkeep_int_s;\nwire [RATIO-1:0] s_axis_tlast_int_s;\nwire [RATIO-1:0] s_axis_full_int_s;\n"], ["hdl/library/util_axis_fifo_asym/util_axis_fifo_asym.v@97:107", "wire [RATIO-1:0] s_axis_valid_int_s;\nwire [RATIO*A_WIDTH-1:0] s_axis_data_int_s;\nwire [RATIO*A_WIDTH/8-1:0] s_axis_tkeep_int_s;\nwire [RATIO-1:0] s_axis_tlast_int_s;\nwire [RATIO-1:0] s_axis_full_int_s;\nwire [RATIO-1:0] s_axis_almost_full_int_s;\nwire [RATIO*A_ADDRESS-1:0] s_axis_room_int_s;\n\n// instantiate the FIFOs\ngenvar i;\ngenerate\n"], ["hdl/library/util_axis_fifo_asym/util_axis_fifo_asym.v@82:92", "\n// slave and master sequencers\nreg [$clog2(RATIO)-1:0] s_axis_counter;\nreg [$clog2(RATIO)-1:0] m_axis_counter;\n\nwire [RATIO-1:0] m_axis_ready_int_s;\nwire [RATIO-1:0] m_axis_valid_int_s;\nwire [RATIO*A_WIDTH-1:0] m_axis_data_int_s;\nwire [RATIO*A_WIDTH/8-1:0] m_axis_tkeep_int_s;\nwire [RATIO-1:0] m_axis_tlast_int_s;\nwire [RATIO-1:0] m_axis_empty_int_s;\n"], ["hdl/library/util_axis_fifo_asym/util_axis_fifo_asym.v@94:104", "wire [RATIO*A_ADDRESS-1:0] m_axis_level_int_s;\n\nwire [RATIO-1:0] s_axis_ready_int_s;\nwire [RATIO-1:0] s_axis_valid_int_s;\nwire [RATIO*A_WIDTH-1:0] s_axis_data_int_s;\nwire [RATIO*A_WIDTH/8-1:0] s_axis_tkeep_int_s;\nwire [RATIO-1:0] s_axis_tlast_int_s;\nwire [RATIO-1:0] s_axis_full_int_s;\nwire [RATIO-1:0] s_axis_almost_full_int_s;\nwire [RATIO*A_ADDRESS-1:0] s_axis_room_int_s;\n\n"], ["hdl/library/util_axis_fifo_asym/util_axis_fifo_asym.v@96:106", "wire [RATIO-1:0] s_axis_ready_int_s;\nwire [RATIO-1:0] s_axis_valid_int_s;\nwire [RATIO*A_WIDTH-1:0] s_axis_data_int_s;\nwire [RATIO*A_WIDTH/8-1:0] s_axis_tkeep_int_s;\nwire [RATIO-1:0] s_axis_tlast_int_s;\nwire [RATIO-1:0] s_axis_full_int_s;\nwire [RATIO-1:0] s_axis_almost_full_int_s;\nwire [RATIO*A_ADDRESS-1:0] s_axis_room_int_s;\n\n// instantiate the FIFOs\ngenvar i;\n"], ["hdl/library/util_axis_fifo_asym/util_axis_fifo_asym.v@92:102", "wire [RATIO-1:0] m_axis_empty_int_s;\nwire [RATIO-1:0] m_axis_almost_empty_int_s;\nwire [RATIO*A_ADDRESS-1:0] m_axis_level_int_s;\n\nwire [RATIO-1:0] s_axis_ready_int_s;\nwire [RATIO-1:0] s_axis_valid_int_s;\nwire [RATIO*A_WIDTH-1:0] s_axis_data_int_s;\nwire [RATIO*A_WIDTH/8-1:0] s_axis_tkeep_int_s;\nwire [RATIO-1:0] s_axis_tlast_int_s;\nwire [RATIO-1:0] s_axis_full_int_s;\nwire [RATIO-1:0] s_axis_almost_full_int_s;\n"], ["hdl/library/util_axis_fifo_asym/util_axis_fifo_asym.v@93:103", "wire [RATIO-1:0] m_axis_almost_empty_int_s;\nwire [RATIO*A_ADDRESS-1:0] m_axis_level_int_s;\n\nwire [RATIO-1:0] s_axis_ready_int_s;\nwire [RATIO-1:0] s_axis_valid_int_s;\nwire [RATIO*A_WIDTH-1:0] s_axis_data_int_s;\nwire [RATIO*A_WIDTH/8-1:0] s_axis_tkeep_int_s;\nwire [RATIO-1:0] s_axis_tlast_int_s;\nwire [RATIO-1:0] s_axis_full_int_s;\nwire [RATIO-1:0] s_axis_almost_full_int_s;\nwire [RATIO*A_ADDRESS-1:0] s_axis_room_int_s;\n"], ["hdl/library/util_axis_fifo_asym/util_axis_fifo_asym.v@86:96", "\nwire [RATIO-1:0] m_axis_ready_int_s;\nwire [RATIO-1:0] m_axis_valid_int_s;\nwire [RATIO*A_WIDTH-1:0] m_axis_data_int_s;\nwire [RATIO*A_WIDTH/8-1:0] m_axis_tkeep_int_s;\nwire [RATIO-1:0] m_axis_tlast_int_s;\nwire [RATIO-1:0] m_axis_empty_int_s;\nwire [RATIO-1:0] m_axis_almost_empty_int_s;\nwire [RATIO*A_ADDRESS-1:0] m_axis_level_int_s;\n\nwire [RATIO-1:0] s_axis_ready_int_s;\n"], ["hdl/library/util_axis_fifo_asym/util_axis_fifo_asym.v@98:108", "wire [RATIO*A_WIDTH-1:0] s_axis_data_int_s;\nwire [RATIO*A_WIDTH/8-1:0] s_axis_tkeep_int_s;\nwire [RATIO-1:0] s_axis_tlast_int_s;\nwire [RATIO-1:0] s_axis_full_int_s;\nwire [RATIO-1:0] s_axis_almost_full_int_s;\nwire [RATIO*A_ADDRESS-1:0] s_axis_room_int_s;\n\n// instantiate the FIFOs\ngenvar i;\ngenerate\n  for (i=0; i<RATIO; i=i+1) begin\n"]], "Diff Content": {"Delete": [[100, "wire [RATIO-1:0] s_axis_tlast_int_s;\n"]], "Add": []}}