Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri May  2 20:57:23 2025
| Host         : jyx running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_int_1_wrapper_timing_summary_routed.rpt -pb design_int_1_wrapper_timing_summary_routed.pb -rpx design_int_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_int_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   28          
LUTAR-1    Warning           LUT drives async reset alert  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (55)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (67)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (55)
-------------------------
 There are 27 register/latch pins with no clock driven by root clock pin: design_int_1_i/CNT/dff_0/inst/q_reg_C/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: design_int_1_i/adpt_in2_0/inst/clk_4Hz_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[19]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (67)
-------------------------------------------------
 There are 67 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.967        0.000                      0                15926        0.010        0.000                      0                15926        3.750        0.000                       0                  6960  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.967        0.000                      0                15804        0.010        0.000                      0                15804        3.750        0.000                       0                  6960  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.715        0.000                      0                  122        0.566        0.000                      0                  122  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.967ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.967ns  (required time - arrival time)
  Source:                 design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.111ns  (logic 0.608ns (9.950%)  route 5.503ns (90.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.625     2.919    design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y71         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.456     3.375 f  design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          4.946     8.321    design_int_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X40Y98         LUT2 (Prop_lut2_I1_O)        0.152     8.473 r  design_int_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1/O
                         net (fo=6, routed)           0.557     9.030    design_int_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X40Y99         FDSE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.480    12.659    design_int_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X40Y99         FDSE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X40Y99         FDSE (Setup_fdse_C_S)       -0.637    11.997    design_int_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]
  -------------------------------------------------------------------
                         required time                         11.997    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  2.967    

Slack (MET) :             2.967ns  (required time - arrival time)
  Source:                 design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.111ns  (logic 0.608ns (9.950%)  route 5.503ns (90.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.625     2.919    design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y71         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.456     3.375 f  design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          4.946     8.321    design_int_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X40Y98         LUT2 (Prop_lut2_I1_O)        0.152     8.473 r  design_int_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1/O
                         net (fo=6, routed)           0.557     9.030    design_int_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X40Y99         FDSE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.480    12.659    design_int_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X40Y99         FDSE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X40Y99         FDSE (Setup_fdse_C_S)       -0.637    11.997    design_int_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]
  -------------------------------------------------------------------
                         required time                         11.997    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  2.967    

Slack (MET) :             2.967ns  (required time - arrival time)
  Source:                 design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.111ns  (logic 0.608ns (9.950%)  route 5.503ns (90.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.625     2.919    design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y71         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.456     3.375 f  design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          4.946     8.321    design_int_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X40Y98         LUT2 (Prop_lut2_I1_O)        0.152     8.473 r  design_int_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1/O
                         net (fo=6, routed)           0.557     9.030    design_int_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X40Y99         FDSE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.480    12.659    design_int_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X40Y99         FDSE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X40Y99         FDSE (Setup_fdse_C_S)       -0.637    11.997    design_int_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]
  -------------------------------------------------------------------
                         required time                         11.997    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  2.967    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 0.608ns (9.706%)  route 5.656ns (90.294%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.625     2.919    design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y71         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.456     3.375 f  design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          4.946     8.321    design_int_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aresetn
    SLICE_X40Y98         LUT2 (Prop_lut2_I1_O)        0.152     8.473 r  design_int_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[4]_i_1/O
                         net (fo=6, routed)           0.710     9.183    design_int_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]
    SLICE_X40Y101        FDSE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.654    12.833    design_int_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/s_axi_aclk
    SLICE_X40Y101        FDSE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X40Y101        FDSE (Setup_fdse_C_S)       -0.637    12.171    design_int_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.171    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             3.055ns  (required time - arrival time)
  Source:                 design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.558ns  (logic 1.530ns (23.329%)  route 5.028ns (76.671%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.756     3.050    design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X20Y48         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.518     3.568 r  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=77, routed)          1.008     4.576    design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_0
    SLICE_X20Y46         LUT5 (Prop_lut5_I0_O)        0.124     4.700 r  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           0.925     5.624    design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X26Y54         LUT3 (Prop_lut3_I2_O)        0.116     5.740 r  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=12, routed)          1.202     6.942    design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X20Y46         LUT4 (Prop_lut4_I2_O)        0.320     7.262 r  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.476     7.738    design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_1
    SLICE_X20Y45         LUT6 (Prop_lut6_I1_O)        0.328     8.066 r  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.566     8.632    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X21Y42         LUT2 (Prop_lut2_I0_O)        0.124     8.756 r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          0.852     9.608    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X18Y38         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.577    12.757    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/s_axi_lite_aclk
    SLICE_X18Y38         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[0]/C
                         clock pessimism              0.230    12.986    
                         clock uncertainty           -0.154    12.832    
    SLICE_X18Y38         FDRE (Setup_fdre_C_CE)      -0.169    12.663    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.055ns  (required time - arrival time)
  Source:                 design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.558ns  (logic 1.530ns (23.329%)  route 5.028ns (76.671%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.756     3.050    design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X20Y48         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.518     3.568 r  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=77, routed)          1.008     4.576    design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_0
    SLICE_X20Y46         LUT5 (Prop_lut5_I0_O)        0.124     4.700 r  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           0.925     5.624    design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X26Y54         LUT3 (Prop_lut3_I2_O)        0.116     5.740 r  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=12, routed)          1.202     6.942    design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X20Y46         LUT4 (Prop_lut4_I2_O)        0.320     7.262 r  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.476     7.738    design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_1
    SLICE_X20Y45         LUT6 (Prop_lut6_I1_O)        0.328     8.066 r  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.566     8.632    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X21Y42         LUT2 (Prop_lut2_I0_O)        0.124     8.756 r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          0.852     9.608    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X18Y38         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.577    12.757    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/s_axi_lite_aclk
    SLICE_X18Y38         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[17]/C
                         clock pessimism              0.230    12.986    
                         clock uncertainty           -0.154    12.832    
    SLICE_X18Y38         FDRE (Setup_fdre_C_CE)      -0.169    12.663    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[17]
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.055ns  (required time - arrival time)
  Source:                 design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.558ns  (logic 1.530ns (23.329%)  route 5.028ns (76.671%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.756     3.050    design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X20Y48         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.518     3.568 r  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=77, routed)          1.008     4.576    design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_0
    SLICE_X20Y46         LUT5 (Prop_lut5_I0_O)        0.124     4.700 r  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           0.925     5.624    design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X26Y54         LUT3 (Prop_lut3_I2_O)        0.116     5.740 r  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=12, routed)          1.202     6.942    design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X20Y46         LUT4 (Prop_lut4_I2_O)        0.320     7.262 r  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.476     7.738    design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_1
    SLICE_X20Y45         LUT6 (Prop_lut6_I1_O)        0.328     8.066 r  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.566     8.632    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X21Y42         LUT2 (Prop_lut2_I0_O)        0.124     8.756 r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          0.852     9.608    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X18Y38         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.577    12.757    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/s_axi_lite_aclk
    SLICE_X18Y38         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[2]/C
                         clock pessimism              0.230    12.986    
                         clock uncertainty           -0.154    12.832    
    SLICE_X18Y38         FDRE (Setup_fdre_C_CE)      -0.169    12.663    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.055ns  (required time - arrival time)
  Source:                 design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.558ns  (logic 1.530ns (23.329%)  route 5.028ns (76.671%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.756     3.050    design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X20Y48         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.518     3.568 r  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=77, routed)          1.008     4.576    design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_0
    SLICE_X20Y46         LUT5 (Prop_lut5_I0_O)        0.124     4.700 r  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           0.925     5.624    design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X26Y54         LUT3 (Prop_lut3_I2_O)        0.116     5.740 r  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=12, routed)          1.202     6.942    design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X20Y46         LUT4 (Prop_lut4_I2_O)        0.320     7.262 r  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.476     7.738    design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_1
    SLICE_X20Y45         LUT6 (Prop_lut6_I1_O)        0.328     8.066 r  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.566     8.632    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X21Y42         LUT2 (Prop_lut2_I0_O)        0.124     8.756 r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          0.852     9.608    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X18Y38         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.577    12.757    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/s_axi_lite_aclk
    SLICE_X18Y38         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[36]/C
                         clock pessimism              0.230    12.986    
                         clock uncertainty           -0.154    12.832    
    SLICE_X18Y38         FDRE (Setup_fdre_C_CE)      -0.169    12.663    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[36]
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.059ns  (required time - arrival time)
  Source:                 design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 1.530ns (23.343%)  route 5.024ns (76.657%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.756     3.050    design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X20Y48         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.518     3.568 r  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=77, routed)          1.008     4.576    design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_0
    SLICE_X20Y46         LUT5 (Prop_lut5_I0_O)        0.124     4.700 r  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           0.925     5.624    design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X26Y54         LUT3 (Prop_lut3_I2_O)        0.116     5.740 r  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=12, routed)          1.202     6.942    design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X20Y46         LUT4 (Prop_lut4_I2_O)        0.320     7.262 r  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.476     7.738    design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_1
    SLICE_X20Y45         LUT6 (Prop_lut6_I1_O)        0.328     8.066 r  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.566     8.632    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X21Y42         LUT2 (Prop_lut2_I0_O)        0.124     8.756 r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          0.848     9.604    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X16Y39         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.578    12.757    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/s_axi_lite_aclk
    SLICE_X16Y39         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[12]/C
                         clock pessimism              0.230    12.987    
                         clock uncertainty           -0.154    12.833    
    SLICE_X16Y39         FDRE (Setup_fdre_C_CE)      -0.169    12.664    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[12]
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  3.059    

Slack (MET) :             3.059ns  (required time - arrival time)
  Source:                 design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 1.530ns (23.343%)  route 5.024ns (76.657%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.756     3.050    design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X20Y48         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.518     3.568 r  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=77, routed)          1.008     4.576    design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_0
    SLICE_X20Y46         LUT5 (Prop_lut5_I0_O)        0.124     4.700 r  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           0.925     5.624    design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X26Y54         LUT3 (Prop_lut3_I2_O)        0.116     5.740 r  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=12, routed)          1.202     6.942    design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X20Y46         LUT4 (Prop_lut4_I2_O)        0.320     7.262 r  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=7, routed)           0.476     7.738    design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_1
    SLICE_X20Y45         LUT6 (Prop_lut6_I1_O)        0.328     8.066 r  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.566     8.632    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X21Y42         LUT2 (Prop_lut2_I0_O)        0.124     8.756 r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          0.848     9.604    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X16Y39         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.578    12.757    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/s_axi_lite_aclk
    SLICE_X16Y39         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[48]/C
                         clock pessimism              0.230    12.987    
                         clock uncertainty           -0.154    12.833    
    SLICE_X16Y39         FDRE (Setup_fdre_C_CE)      -0.169    12.664    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[48]
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  3.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.175%)  route 0.201ns (58.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.557     0.893    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/s_axi_lite_aclk
    SLICE_X39Y50         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[15]/Q
                         net (fo=2, routed)           0.201     1.235    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0[15]
    SLICE_X38Y49         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.830     1.196    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/s_axi_lite_aclk
    SLICE_X38Y49         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][15]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.059     1.225    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][15]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.357%)  route 0.182ns (52.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.552     0.888    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/s_axi_lite_aclk
    SLICE_X46Y64         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[7]/Q
                         net (fo=2, routed)           0.182     1.234    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1[7]
    SLICE_X50Y63         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.815     1.181    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/s_axi_lite_aclk
    SLICE_X50Y63         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][7]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y63         FDRE (Hold_fdre_C_D)         0.059     1.205    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.693%)  route 0.223ns (61.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.592     0.928    design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X27Y49         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[29]/Q
                         net (fo=1, routed)           0.223     1.292    design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/s_axi_awaddr[28]
    SLICE_X26Y53         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.843     1.209    design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X26Y53         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[28]/C
                         clock pessimism             -0.030     1.179    
    SLICE_X26Y53         FDRE (Hold_fdre_C_D)         0.076     1.255    design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.591     0.927    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/s_axi_lite_aclk
    SLICE_X29Y48         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[16]/Q
                         net (fo=1, routed)           0.115     1.183    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[16]
    SLICE_X26Y48         SRL16E                                       r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.860     1.226    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_lite_aclk
    SLICE_X26Y48         SRL16E                                       r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4/CLK
                         clock pessimism             -0.263     0.963    
    SLICE_X26Y48         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.146    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.965%)  route 0.170ns (57.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.544     0.880    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X51Y80         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.128     1.008 r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=2, routed)           0.170     1.178    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.gpio2_io_i_d2[23]
    SLICE_X48Y80         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.814     1.180    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y80         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[23]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X48Y80         FDRE (Hold_fdre_C_D)        -0.006     1.139    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/ptr_ref_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.140%)  route 0.217ns (53.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.557     0.893    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/s_axi_lite_aclk
    SLICE_X43Y50         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/ptr_ref_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/ptr_ref_i_reg[0]/Q
                         net (fo=2, routed)           0.217     1.251    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4][0]
    SLICE_X49Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.296 r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.296    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I_n_5
    SLICE_X49Y49         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.830     1.196    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/s_axi_lite_aclk
    SLICE_X49Y49         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[0]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X49Y49         FDRE (Hold_fdre_C_D)         0.091     1.257    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.508%)  route 0.118ns (45.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.591     0.927    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/s_axi_lite_aclk
    SLICE_X29Y49         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[24]/Q
                         net (fo=1, routed)           0.118     1.185    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[24]
    SLICE_X26Y49         SRL16E                                       r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.860     1.226    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_lite_aclk
    SLICE_X26Y49         SRL16E                                       r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4/CLK
                         clock pessimism             -0.263     0.963    
    SLICE_X26Y49         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.146    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/gpio_core_1/Dual.gpio_Data_In_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[27].reg1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.780%)  route 0.212ns (53.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.551     0.887    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y90         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/gpio_core_1/Dual.gpio_Data_In_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/gpio_core_1/Dual.gpio_Data_In_reg[27]/Q
                         net (fo=2, routed)           0.212     1.239    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[4]
    SLICE_X47Y89         LUT5 (Prop_lut5_I0_O)        0.045     1.284 r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Dual.ALLIN0_ND_G0.READ_REG_GEN[27].reg1[27]_i_1/O
                         net (fo=1, routed)           0.000     1.284    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[27].reg1_reg[27]_0
    SLICE_X47Y89         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[27].reg1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.822     1.188    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y89         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[27].reg1_reg[27]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X47Y89         FDRE (Hold_fdre_C_D)         0.091     1.244    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[27].reg1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.251%)  route 0.254ns (60.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.589     0.924    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/s_axi_lite_aclk
    SLICE_X12Y31         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][11]/Q
                         net (fo=1, routed)           0.254     1.342    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[11]
    RAMB36_X0Y6          RAMB36E1                                     r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.898     1.264    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y6          RAMB36E1                                     r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.263     1.001    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[11])
                                                      0.296     1.297    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.460%)  route 0.188ns (59.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.549     0.885    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X48Y67         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[28]/Q
                         net (fo=5, routed)           0.188     1.201    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/D[28]
    SLICE_X51Y67         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.812     1.178    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/s_axi_lite_aclk
    SLICE_X51Y67         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[28]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X51Y67         FDRE (Hold_fdre_C_D)         0.012     1.155    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y16  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y16  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5   design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5   design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6   design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6   design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y14  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y14  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y67  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y67  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y67  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y67  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y67  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y67  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y67  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y67  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y67  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y67  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y67  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y67  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y67  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y67  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y67  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y67  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y67  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y67  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y67  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y67  <hidden>



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.566ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/adpt_in2_0/inst/cnt_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.642ns (18.032%)  route 2.918ns (81.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 12.634 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.634     2.928    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y76         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=10, routed)          1.473     4.919    design_int_1_i/adpt_in2_0/inst/btn_rst
    SLICE_X50Y75         LUT1 (Prop_lut1_I0_O)        0.124     5.043 f  design_int_1_i/adpt_in2_0/inst/clk_4Hz_i_2/O
                         net (fo=26, routed)          1.445     6.488    design_int_1_i/adpt_in2_0/inst/clk_4Hz_i_2_n_0
    SLICE_X53Y80         FDCE                                         f  design_int_1_i/adpt_in2_0/inst/cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.455    12.634    design_int_1_i/adpt_in2_0/inst/clk_100M
    SLICE_X53Y80         FDCE                                         r  design_int_1_i/adpt_in2_0/inst/cnt_reg[24]/C
                         clock pessimism              0.129    12.763    
                         clock uncertainty           -0.154    12.609    
    SLICE_X53Y80         FDCE (Recov_fdce_C_CLR)     -0.405    12.204    design_int_1_i/adpt_in2_0/inst/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                          -6.488    
  -------------------------------------------------------------------
                         slack                                  5.715    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/adpt_in2_0/inst/cnt_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.642ns (19.634%)  route 2.628ns (80.366%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 12.634 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.634     2.928    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y76         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=10, routed)          1.473     4.919    design_int_1_i/adpt_in2_0/inst/btn_rst
    SLICE_X50Y75         LUT1 (Prop_lut1_I0_O)        0.124     5.043 f  design_int_1_i/adpt_in2_0/inst/clk_4Hz_i_2/O
                         net (fo=26, routed)          1.155     6.198    design_int_1_i/adpt_in2_0/inst/clk_4Hz_i_2_n_0
    SLICE_X53Y79         FDCE                                         f  design_int_1_i/adpt_in2_0/inst/cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.455    12.634    design_int_1_i/adpt_in2_0/inst/clk_100M
    SLICE_X53Y79         FDCE                                         r  design_int_1_i/adpt_in2_0/inst/cnt_reg[20]/C
                         clock pessimism              0.129    12.763    
                         clock uncertainty           -0.154    12.609    
    SLICE_X53Y79         FDCE (Recov_fdce_C_CLR)     -0.405    12.204    design_int_1_i/adpt_in2_0/inst/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                          -6.198    
  -------------------------------------------------------------------
                         slack                                  6.006    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/adpt_in2_0/inst/cnt_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.642ns (19.634%)  route 2.628ns (80.366%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 12.634 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.634     2.928    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y76         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=10, routed)          1.473     4.919    design_int_1_i/adpt_in2_0/inst/btn_rst
    SLICE_X50Y75         LUT1 (Prop_lut1_I0_O)        0.124     5.043 f  design_int_1_i/adpt_in2_0/inst/clk_4Hz_i_2/O
                         net (fo=26, routed)          1.155     6.198    design_int_1_i/adpt_in2_0/inst/clk_4Hz_i_2_n_0
    SLICE_X53Y79         FDCE                                         f  design_int_1_i/adpt_in2_0/inst/cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.455    12.634    design_int_1_i/adpt_in2_0/inst/clk_100M
    SLICE_X53Y79         FDCE                                         r  design_int_1_i/adpt_in2_0/inst/cnt_reg[21]/C
                         clock pessimism              0.129    12.763    
                         clock uncertainty           -0.154    12.609    
    SLICE_X53Y79         FDCE (Recov_fdce_C_CLR)     -0.405    12.204    design_int_1_i/adpt_in2_0/inst/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                          -6.198    
  -------------------------------------------------------------------
                         slack                                  6.006    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/adpt_in2_0/inst/cnt_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.642ns (19.634%)  route 2.628ns (80.366%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 12.634 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.634     2.928    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y76         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=10, routed)          1.473     4.919    design_int_1_i/adpt_in2_0/inst/btn_rst
    SLICE_X50Y75         LUT1 (Prop_lut1_I0_O)        0.124     5.043 f  design_int_1_i/adpt_in2_0/inst/clk_4Hz_i_2/O
                         net (fo=26, routed)          1.155     6.198    design_int_1_i/adpt_in2_0/inst/clk_4Hz_i_2_n_0
    SLICE_X53Y79         FDCE                                         f  design_int_1_i/adpt_in2_0/inst/cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.455    12.634    design_int_1_i/adpt_in2_0/inst/clk_100M
    SLICE_X53Y79         FDCE                                         r  design_int_1_i/adpt_in2_0/inst/cnt_reg[22]/C
                         clock pessimism              0.129    12.763    
                         clock uncertainty           -0.154    12.609    
    SLICE_X53Y79         FDCE (Recov_fdce_C_CLR)     -0.405    12.204    design_int_1_i/adpt_in2_0/inst/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                          -6.198    
  -------------------------------------------------------------------
                         slack                                  6.006    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/adpt_in2_0/inst/cnt_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.642ns (19.634%)  route 2.628ns (80.366%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 12.634 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.634     2.928    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y76         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=10, routed)          1.473     4.919    design_int_1_i/adpt_in2_0/inst/btn_rst
    SLICE_X50Y75         LUT1 (Prop_lut1_I0_O)        0.124     5.043 f  design_int_1_i/adpt_in2_0/inst/clk_4Hz_i_2/O
                         net (fo=26, routed)          1.155     6.198    design_int_1_i/adpt_in2_0/inst/clk_4Hz_i_2_n_0
    SLICE_X53Y79         FDCE                                         f  design_int_1_i/adpt_in2_0/inst/cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.455    12.634    design_int_1_i/adpt_in2_0/inst/clk_100M
    SLICE_X53Y79         FDCE                                         r  design_int_1_i/adpt_in2_0/inst/cnt_reg[23]/C
                         clock pessimism              0.129    12.763    
                         clock uncertainty           -0.154    12.609    
    SLICE_X53Y79         FDCE (Recov_fdce_C_CLR)     -0.405    12.204    design_int_1_i/adpt_in2_0/inst/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                          -6.198    
  -------------------------------------------------------------------
                         slack                                  6.006    

Slack (MET) :             6.159ns  (required time - arrival time)
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/adpt_in2_0/inst/cnt_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.642ns (20.604%)  route 2.474ns (79.396%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 12.633 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.634     2.928    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y76         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=10, routed)          1.473     4.919    design_int_1_i/adpt_in2_0/inst/btn_rst
    SLICE_X50Y75         LUT1 (Prop_lut1_I0_O)        0.124     5.043 f  design_int_1_i/adpt_in2_0/inst/clk_4Hz_i_2/O
                         net (fo=26, routed)          1.001     6.044    design_int_1_i/adpt_in2_0/inst/clk_4Hz_i_2_n_0
    SLICE_X53Y78         FDCE                                         f  design_int_1_i/adpt_in2_0/inst/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.454    12.633    design_int_1_i/adpt_in2_0/inst/clk_100M
    SLICE_X53Y78         FDCE                                         r  design_int_1_i/adpt_in2_0/inst/cnt_reg[16]/C
                         clock pessimism              0.129    12.762    
                         clock uncertainty           -0.154    12.608    
    SLICE_X53Y78         FDCE (Recov_fdce_C_CLR)     -0.405    12.203    design_int_1_i/adpt_in2_0/inst/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                  6.159    

Slack (MET) :             6.159ns  (required time - arrival time)
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/adpt_in2_0/inst/cnt_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.642ns (20.604%)  route 2.474ns (79.396%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 12.633 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.634     2.928    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y76         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=10, routed)          1.473     4.919    design_int_1_i/adpt_in2_0/inst/btn_rst
    SLICE_X50Y75         LUT1 (Prop_lut1_I0_O)        0.124     5.043 f  design_int_1_i/adpt_in2_0/inst/clk_4Hz_i_2/O
                         net (fo=26, routed)          1.001     6.044    design_int_1_i/adpt_in2_0/inst/clk_4Hz_i_2_n_0
    SLICE_X53Y78         FDCE                                         f  design_int_1_i/adpt_in2_0/inst/cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.454    12.633    design_int_1_i/adpt_in2_0/inst/clk_100M
    SLICE_X53Y78         FDCE                                         r  design_int_1_i/adpt_in2_0/inst/cnt_reg[17]/C
                         clock pessimism              0.129    12.762    
                         clock uncertainty           -0.154    12.608    
    SLICE_X53Y78         FDCE (Recov_fdce_C_CLR)     -0.405    12.203    design_int_1_i/adpt_in2_0/inst/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                  6.159    

Slack (MET) :             6.159ns  (required time - arrival time)
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/adpt_in2_0/inst/cnt_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.642ns (20.604%)  route 2.474ns (79.396%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 12.633 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.634     2.928    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y76         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=10, routed)          1.473     4.919    design_int_1_i/adpt_in2_0/inst/btn_rst
    SLICE_X50Y75         LUT1 (Prop_lut1_I0_O)        0.124     5.043 f  design_int_1_i/adpt_in2_0/inst/clk_4Hz_i_2/O
                         net (fo=26, routed)          1.001     6.044    design_int_1_i/adpt_in2_0/inst/clk_4Hz_i_2_n_0
    SLICE_X53Y78         FDCE                                         f  design_int_1_i/adpt_in2_0/inst/cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.454    12.633    design_int_1_i/adpt_in2_0/inst/clk_100M
    SLICE_X53Y78         FDCE                                         r  design_int_1_i/adpt_in2_0/inst/cnt_reg[18]/C
                         clock pessimism              0.129    12.762    
                         clock uncertainty           -0.154    12.608    
    SLICE_X53Y78         FDCE (Recov_fdce_C_CLR)     -0.405    12.203    design_int_1_i/adpt_in2_0/inst/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                  6.159    

Slack (MET) :             6.159ns  (required time - arrival time)
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/adpt_in2_0/inst/cnt_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.642ns (20.604%)  route 2.474ns (79.396%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 12.633 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.634     2.928    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y76         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=10, routed)          1.473     4.919    design_int_1_i/adpt_in2_0/inst/btn_rst
    SLICE_X50Y75         LUT1 (Prop_lut1_I0_O)        0.124     5.043 f  design_int_1_i/adpt_in2_0/inst/clk_4Hz_i_2/O
                         net (fo=26, routed)          1.001     6.044    design_int_1_i/adpt_in2_0/inst/clk_4Hz_i_2_n_0
    SLICE_X53Y78         FDCE                                         f  design_int_1_i/adpt_in2_0/inst/cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.454    12.633    design_int_1_i/adpt_in2_0/inst/clk_100M
    SLICE_X53Y78         FDCE                                         r  design_int_1_i/adpt_in2_0/inst/cnt_reg[19]/C
                         clock pessimism              0.129    12.762    
                         clock uncertainty           -0.154    12.608    
    SLICE_X53Y78         FDCE (Recov_fdce_C_CLR)     -0.405    12.203    design_int_1_i/adpt_in2_0/inst/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                  6.159    

Slack (MET) :             6.308ns  (required time - arrival time)
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/adpt_in2_0/inst/cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.642ns (21.659%)  route 2.322ns (78.341%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 12.631 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.634     2.928    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y76         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=10, routed)          1.473     4.919    design_int_1_i/adpt_in2_0/inst/btn_rst
    SLICE_X50Y75         LUT1 (Prop_lut1_I0_O)        0.124     5.043 f  design_int_1_i/adpt_in2_0/inst/clk_4Hz_i_2/O
                         net (fo=26, routed)          0.849     5.892    design_int_1_i/adpt_in2_0/inst/clk_4Hz_i_2_n_0
    SLICE_X53Y77         FDCE                                         f  design_int_1_i/adpt_in2_0/inst/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.452    12.631    design_int_1_i/adpt_in2_0/inst/clk_100M
    SLICE_X53Y77         FDCE                                         r  design_int_1_i/adpt_in2_0/inst/cnt_reg[12]/C
                         clock pessimism              0.129    12.760    
                         clock uncertainty           -0.154    12.606    
    SLICE_X53Y77         FDCE (Recov_fdce_C_CLR)     -0.405    12.201    design_int_1_i/adpt_in2_0/inst/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         12.201    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                  6.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.118%)  route 0.302ns (61.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.566     0.902    <hidden>
    SLICE_X28Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  <hidden>
                         net (fo=2, routed)           0.162     1.204    <hidden>
    SLICE_X28Y72         LUT3 (Prop_lut3_I1_O)        0.045     1.249 f  <hidden>
                         net (fo=32, routed)          0.140     1.390    <hidden>
    SLICE_X29Y71         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.832     1.198    <hidden>
    SLICE_X29Y71         FDCE                                         r  <hidden>
                         clock pessimism             -0.282     0.916    
    SLICE_X29Y71         FDCE (Remov_fdce_C_CLR)     -0.092     0.824    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.118%)  route 0.302ns (61.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.566     0.902    <hidden>
    SLICE_X28Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  <hidden>
                         net (fo=2, routed)           0.162     1.204    <hidden>
    SLICE_X28Y72         LUT3 (Prop_lut3_I1_O)        0.045     1.249 f  <hidden>
                         net (fo=32, routed)          0.140     1.390    <hidden>
    SLICE_X29Y71         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.832     1.198    <hidden>
    SLICE_X29Y71         FDCE                                         r  <hidden>
                         clock pessimism             -0.282     0.916    
    SLICE_X29Y71         FDCE (Remov_fdce_C_CLR)     -0.092     0.824    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.118%)  route 0.302ns (61.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.566     0.902    <hidden>
    SLICE_X28Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  <hidden>
                         net (fo=2, routed)           0.162     1.204    <hidden>
    SLICE_X28Y72         LUT3 (Prop_lut3_I1_O)        0.045     1.249 f  <hidden>
                         net (fo=32, routed)          0.140     1.390    <hidden>
    SLICE_X29Y71         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.832     1.198    <hidden>
    SLICE_X29Y71         FDCE                                         r  <hidden>
                         clock pessimism             -0.282     0.916    
    SLICE_X29Y71         FDCE (Remov_fdce_C_CLR)     -0.092     0.824    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.118%)  route 0.302ns (61.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.566     0.902    <hidden>
    SLICE_X28Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  <hidden>
                         net (fo=2, routed)           0.162     1.204    <hidden>
    SLICE_X28Y72         LUT3 (Prop_lut3_I1_O)        0.045     1.249 f  <hidden>
                         net (fo=32, routed)          0.140     1.390    <hidden>
    SLICE_X29Y71         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.832     1.198    <hidden>
    SLICE_X29Y71         FDPE                                         r  <hidden>
                         clock pessimism             -0.282     0.916    
    SLICE_X29Y71         FDPE (Remov_fdpe_C_PRE)     -0.095     0.821    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.118%)  route 0.302ns (61.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.566     0.902    <hidden>
    SLICE_X28Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  <hidden>
                         net (fo=2, routed)           0.162     1.204    <hidden>
    SLICE_X28Y72         LUT3 (Prop_lut3_I1_O)        0.045     1.249 f  <hidden>
                         net (fo=32, routed)          0.140     1.390    <hidden>
    SLICE_X29Y71         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.832     1.198    <hidden>
    SLICE_X29Y71         FDPE                                         r  <hidden>
                         clock pessimism             -0.282     0.916    
    SLICE_X29Y71         FDPE (Remov_fdpe_C_PRE)     -0.095     0.821    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.118%)  route 0.302ns (61.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.566     0.902    <hidden>
    SLICE_X28Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  <hidden>
                         net (fo=2, routed)           0.162     1.204    <hidden>
    SLICE_X28Y72         LUT3 (Prop_lut3_I1_O)        0.045     1.249 f  <hidden>
                         net (fo=32, routed)          0.140     1.390    <hidden>
    SLICE_X29Y71         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.832     1.198    <hidden>
    SLICE_X29Y71         FDPE                                         r  <hidden>
                         clock pessimism             -0.282     0.916    
    SLICE_X29Y71         FDPE (Remov_fdpe_C_PRE)     -0.095     0.821    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.118%)  route 0.302ns (61.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.566     0.902    <hidden>
    SLICE_X28Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  <hidden>
                         net (fo=2, routed)           0.162     1.204    <hidden>
    SLICE_X28Y72         LUT3 (Prop_lut3_I1_O)        0.045     1.249 f  <hidden>
                         net (fo=32, routed)          0.140     1.390    <hidden>
    SLICE_X29Y71         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.832     1.198    <hidden>
    SLICE_X29Y71         FDPE                                         r  <hidden>
                         clock pessimism             -0.282     0.916    
    SLICE_X29Y71         FDPE (Remov_fdpe_C_PRE)     -0.095     0.821    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.473%)  route 0.370ns (66.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.566     0.902    <hidden>
    SLICE_X28Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  <hidden>
                         net (fo=1, routed)           0.164     1.206    <hidden>
    SLICE_X28Y72         LUT3 (Prop_lut3_I0_O)        0.045     1.251 f  <hidden>
                         net (fo=32, routed)          0.206     1.457    <hidden>
    SLICE_X26Y71         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.831     1.197    <hidden>
    SLICE_X26Y71         FDCE                                         r  <hidden>
                         clock pessimism             -0.264     0.933    
    SLICE_X26Y71         FDCE (Remov_fdce_C_CLR)     -0.067     0.866    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.473%)  route 0.370ns (66.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.566     0.902    <hidden>
    SLICE_X28Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  <hidden>
                         net (fo=1, routed)           0.164     1.206    <hidden>
    SLICE_X28Y72         LUT3 (Prop_lut3_I0_O)        0.045     1.251 f  <hidden>
                         net (fo=32, routed)          0.206     1.457    <hidden>
    SLICE_X26Y71         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.831     1.197    <hidden>
    SLICE_X26Y71         FDCE                                         r  <hidden>
                         clock pessimism             -0.264     0.933    
    SLICE_X26Y71         FDCE (Remov_fdce_C_CLR)     -0.067     0.866    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.473%)  route 0.370ns (66.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.566     0.902    <hidden>
    SLICE_X28Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  <hidden>
                         net (fo=1, routed)           0.164     1.206    <hidden>
    SLICE_X28Y72         LUT3 (Prop_lut3_I0_O)        0.045     1.251 f  <hidden>
                         net (fo=32, routed)          0.206     1.457    <hidden>
    SLICE_X26Y71         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.831     1.197    <hidden>
    SLICE_X26Y71         FDCE                                         r  <hidden>
                         clock pessimism             -0.264     0.933    
    SLICE_X26Y71         FDCE (Remov_fdce_C_CLR)     -0.067     0.866    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.592    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.801ns  (logic 0.124ns (4.428%)  route 2.677ns (95.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.685     1.685    design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X41Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.809 r  design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.991     2.801    design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X47Y72         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.464     2.643    design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X47Y72         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_int_1_i/HL/m74LS194_3/inst/Q3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.065ns  (logic 0.668ns (32.344%)  route 1.397ns (67.656%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDCE                         0.000     0.000 r  design_int_1_i/HL/m74LS194_3/inst/Q3_reg/C
    SLICE_X46Y74         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  design_int_1_i/HL/m74LS194_3/inst/Q3_reg/Q
                         net (fo=4, routed)           0.738     1.256    design_int_1_i/adpt_out_0/inst/Y15
    SLICE_X46Y74         LUT1 (Prop_lut1_I0_O)        0.150     1.406 r  design_int_1_i/adpt_out_0/inst/led[15]_INST_0/O
                         net (fo=1, routed)           0.660     2.065    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[15]
    SLICE_X46Y76         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.463     2.642    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X46Y76         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_int_1_i/HL/m74LS194_2/inst/Q2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.932ns  (logic 0.609ns (31.521%)  route 1.323ns (68.479%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDCE                         0.000     0.000 r  design_int_1_i/HL/m74LS194_2/inst/Q2_reg/C
    SLICE_X48Y75         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_int_1_i/HL/m74LS194_2/inst/Q2_reg/Q
                         net (fo=5, routed)           0.716     1.172    design_int_1_i/adpt_out_0/inst/Y10
    SLICE_X48Y75         LUT1 (Prop_lut1_I0_O)        0.153     1.325 r  design_int_1_i/adpt_out_0/inst/led[10]_INST_0/O
                         net (fo=1, routed)           0.607     1.932    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[10]
    SLICE_X47Y78         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.466     2.645    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X47Y78         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_int_1_i/HL/m74LS194_3/inst/Q2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.895ns  (logic 0.642ns (33.873%)  route 1.253ns (66.127%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDCE                         0.000     0.000 r  design_int_1_i/HL/m74LS194_3/inst/Q2_reg/C
    SLICE_X46Y74         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  design_int_1_i/HL/m74LS194_3/inst/Q2_reg/Q
                         net (fo=4, routed)           0.679     1.197    design_int_1_i/adpt_out_0/inst/Y14
    SLICE_X46Y74         LUT1 (Prop_lut1_I0_O)        0.124     1.321 r  design_int_1_i/adpt_out_0/inst/led[14]_INST_0/O
                         net (fo=1, routed)           0.574     1.895    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[14]
    SLICE_X47Y74         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.461     2.640    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X47Y74         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_int_1_i/HL/m74LS194_2/inst/Q1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.870ns  (logic 0.580ns (31.020%)  route 1.290ns (68.980%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDCE                         0.000     0.000 r  design_int_1_i/HL/m74LS194_2/inst/Q1_reg/C
    SLICE_X48Y75         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_int_1_i/HL/m74LS194_2/inst/Q1_reg/Q
                         net (fo=4, routed)           0.674     1.130    design_int_1_i/adpt_out_0/inst/Y9
    SLICE_X48Y77         LUT1 (Prop_lut1_I0_O)        0.124     1.254 r  design_int_1_i/adpt_out_0/inst/led[9]_INST_0/O
                         net (fo=1, routed)           0.616     1.870    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[9]
    SLICE_X48Y77         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.463     2.642    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X48Y77         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_int_1_i/HL/m74LS194_1/inst/Q3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.838ns  (logic 0.580ns (31.563%)  route 1.258ns (68.437%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDCE                         0.000     0.000 r  design_int_1_i/HL/m74LS194_1/inst/Q3_reg/C
    SLICE_X44Y76         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_int_1_i/HL/m74LS194_1/inst/Q3_reg/Q
                         net (fo=2, routed)           0.669     1.125    design_int_1_i/adpt_out_0/inst/Y7
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.124     1.249 r  design_int_1_i/adpt_out_0/inst/led[7]_INST_0/O
                         net (fo=1, routed)           0.588     1.838    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[7]
    SLICE_X46Y77         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.464     2.643    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X46Y77         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_int_1_i/HL/m74LS194_2/inst/Q0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.834ns  (logic 0.580ns (31.625%)  route 1.254ns (68.375%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         FDCE                         0.000     0.000 r  design_int_1_i/HL/m74LS194_2/inst/Q0_reg/C
    SLICE_X47Y75         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_int_1_i/HL/m74LS194_2/inst/Q0_reg/Q
                         net (fo=6, routed)           0.713     1.169    design_int_1_i/adpt_out_0/inst/Y8
    SLICE_X46Y75         LUT1 (Prop_lut1_I0_O)        0.124     1.293 r  design_int_1_i/adpt_out_0/inst/led[8]_INST_0/O
                         net (fo=1, routed)           0.541     1.834    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[8]
    SLICE_X46Y75         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.461     2.640    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X46Y75         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_int_1_i/HL/m74LS194_0/inst/Q3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.749ns  (logic 0.580ns (33.160%)  route 1.169ns (66.840%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDCE                         0.000     0.000 r  design_int_1_i/HL/m74LS194_0/inst/Q3_reg/C
    SLICE_X45Y77         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_int_1_i/HL/m74LS194_0/inst/Q3_reg/Q
                         net (fo=2, routed)           0.676     1.132    design_int_1_i/adpt_out_0/inst/Y3
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.124     1.256 r  design_int_1_i/adpt_out_0/inst/led[3]_INST_0/O
                         net (fo=1, routed)           0.493     1.749    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X46Y78         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.466     2.645    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X46Y78         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_int_1_i/HL/m74LS194_3/inst/Q1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.716ns  (logic 0.580ns (33.808%)  route 1.136ns (66.192%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDCE                         0.000     0.000 r  design_int_1_i/HL/m74LS194_3/inst/Q1_reg/C
    SLICE_X48Y74         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_int_1_i/HL/m74LS194_3/inst/Q1_reg/Q
                         net (fo=4, routed)           0.507     0.963    design_int_1_i/adpt_out_0/inst/Y13
    SLICE_X50Y76         LUT1 (Prop_lut1_I0_O)        0.124     1.087 r  design_int_1_i/adpt_out_0/inst/led[13]_INST_0/O
                         net (fo=1, routed)           0.628     1.716    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[13]
    SLICE_X50Y78         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.454     2.633    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X50Y78         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_int_1_i/HL/m74LS194_3/inst/Q0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.689ns  (logic 0.580ns (34.350%)  route 1.109ns (65.650%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDCE                         0.000     0.000 r  design_int_1_i/HL/m74LS194_3/inst/Q0_reg/C
    SLICE_X48Y74         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_int_1_i/HL/m74LS194_3/inst/Q0_reg/Q
                         net (fo=5, routed)           0.498     0.954    design_int_1_i/adpt_out_0/inst/Y12
    SLICE_X48Y74         LUT1 (Prop_lut1_I0_O)        0.124     1.078 r  design_int_1_i/adpt_out_0/inst/led[12]_INST_0/O
                         net (fo=1, routed)           0.611     1.689    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[12]
    SLICE_X48Y78         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.465     2.644    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X48Y78         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_int_1_i/HL/m74LS194_0/inst/Q1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.963%)  route 0.257ns (58.037%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDCE                         0.000     0.000 r  design_int_1_i/HL/m74LS194_0/inst/Q1_reg/C
    SLICE_X44Y77         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_int_1_i/HL/m74LS194_0/inst/Q1_reg/Q
                         net (fo=3, routed)           0.154     0.295    design_int_1_i/adpt_out_0/inst/Y1
    SLICE_X43Y78         LUT1 (Prop_lut1_I0_O)        0.045     0.340 r  design_int_1_i/adpt_out_0/inst/led[1]_INST_0/O
                         net (fo=1, routed)           0.103     0.443    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X43Y78         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.812     1.178    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X43Y78         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_int_1_i/HL/m74LS194_1/inst/Q0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.220%)  route 0.328ns (63.780%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDCE                         0.000     0.000 r  design_int_1_i/HL/m74LS194_1/inst/Q0_reg/C
    SLICE_X44Y76         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_int_1_i/HL/m74LS194_1/inst/Q0_reg/Q
                         net (fo=4, routed)           0.224     0.365    design_int_1_i/adpt_out_0/inst/Y4
    SLICE_X47Y77         LUT1 (Prop_lut1_I0_O)        0.045     0.410 r  design_int_1_i/adpt_out_0/inst/led[4]_INST_0/O
                         net (fo=1, routed)           0.103     0.514    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[4]
    SLICE_X47Y77         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.811     1.177    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X47Y77         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_int_1_i/HL/m74LS194_1/inst/Q1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.877%)  route 0.347ns (65.123%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDCE                         0.000     0.000 r  design_int_1_i/HL/m74LS194_1/inst/Q1_reg/C
    SLICE_X44Y76         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_int_1_i/HL/m74LS194_1/inst/Q1_reg/Q
                         net (fo=3, routed)           0.230     0.371    design_int_1_i/adpt_out_0/inst/Y5
    SLICE_X44Y78         LUT1 (Prop_lut1_I0_O)        0.045     0.416 r  design_int_1_i/adpt_out_0/inst/led[5]_INST_0/O
                         net (fo=1, routed)           0.117     0.533    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[5]
    SLICE_X44Y78         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.812     1.178    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X44Y78         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_int_1_i/HL/m74LS194_1/inst/Q2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.224%)  route 0.357ns (65.776%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDCE                         0.000     0.000 r  design_int_1_i/HL/m74LS194_1/inst/Q2_reg/C
    SLICE_X44Y76         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_int_1_i/HL/m74LS194_1/inst/Q2_reg/Q
                         net (fo=3, routed)           0.254     0.395    design_int_1_i/adpt_out_0/inst/Y6
    SLICE_X49Y77         LUT1 (Prop_lut1_I0_O)        0.045     0.440 r  design_int_1_i/adpt_out_0/inst/led[6]_INST_0/O
                         net (fo=1, routed)           0.103     0.543    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[6]
    SLICE_X49Y77         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.811     1.177    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X49Y77         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_int_1_i/HL/m74LS194_0/inst/Q2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.539%)  route 0.369ns (66.461%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDCE                         0.000     0.000 r  design_int_1_i/HL/m74LS194_0/inst/Q2_reg/C
    SLICE_X44Y77         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_int_1_i/HL/m74LS194_0/inst/Q2_reg/Q
                         net (fo=3, routed)           0.265     0.406    design_int_1_i/adpt_out_0/inst/Y2
    SLICE_X49Y78         LUT1 (Prop_lut1_I0_O)        0.045     0.451 r  design_int_1_i/adpt_out_0/inst/led[2]_INST_0/O
                         net (fo=1, routed)           0.103     0.555    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X49Y78         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.812     1.178    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X49Y78         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_int_1_i/HL/m74LS194_2/inst/Q3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.561ns  (logic 0.186ns (33.172%)  route 0.375ns (66.828%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDCE                         0.000     0.000 r  design_int_1_i/HL/m74LS194_2/inst/Q3_reg/C
    SLICE_X49Y74         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_int_1_i/HL/m74LS194_2/inst/Q3_reg/Q
                         net (fo=4, routed)           0.278     0.419    design_int_1_i/adpt_out_0/inst/Y11
    SLICE_X52Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.464 r  design_int_1_i/adpt_out_0/inst/led[11]_INST_0/O
                         net (fo=1, routed)           0.097     0.561    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[11]
    SLICE_X52Y74         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.804     1.170    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X52Y74         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_int_1_i/HL/m74LS194_0/inst/Q0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.186ns (32.592%)  route 0.385ns (67.408%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDCE                         0.000     0.000 r  design_int_1_i/HL/m74LS194_0/inst/Q0_reg/C
    SLICE_X44Y77         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_int_1_i/HL/m74LS194_0/inst/Q0_reg/Q
                         net (fo=6, routed)           0.185     0.326    design_int_1_i/adpt_out_0/inst/Y0
    SLICE_X42Y78         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  design_int_1_i/adpt_out_0/inst/led[0]_INST_0/O
                         net (fo=1, routed)           0.199     0.571    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X42Y78         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.812     1.178    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X42Y78         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_int_1_i/HL/m74LS194_0/inst/Q3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.512%)  route 0.386ns (67.488%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y77         FDCE                         0.000     0.000 r  design_int_1_i/HL/m74LS194_0/inst/Q3_reg/C
    SLICE_X45Y77         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_int_1_i/HL/m74LS194_0/inst/Q3_reg/Q
                         net (fo=2, routed)           0.217     0.358    design_int_1_i/adpt_out_0/inst/Y3
    SLICE_X46Y78         LUT1 (Prop_lut1_I0_O)        0.045     0.403 r  design_int_1_i/adpt_out_0/inst/led[3]_INST_0/O
                         net (fo=1, routed)           0.169     0.572    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X46Y78         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.812     1.178    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X46Y78         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_int_1_i/HL/m74LS194_2/inst/Q0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.124%)  route 0.393ns (67.876%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         FDCE                         0.000     0.000 r  design_int_1_i/HL/m74LS194_2/inst/Q0_reg/C
    SLICE_X47Y75         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_int_1_i/HL/m74LS194_2/inst/Q0_reg/Q
                         net (fo=6, routed)           0.218     0.359    design_int_1_i/adpt_out_0/inst/Y8
    SLICE_X46Y75         LUT1 (Prop_lut1_I0_O)        0.045     0.404 r  design_int_1_i/adpt_out_0/inst/led[8]_INST_0/O
                         net (fo=1, routed)           0.175     0.579    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[8]
    SLICE_X46Y75         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.808     1.174    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X46Y75         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_int_1_i/HL/m74LS194_1/inst/Q3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.264%)  route 0.450ns (70.736%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDCE                         0.000     0.000 r  design_int_1_i/HL/m74LS194_1/inst/Q3_reg/C
    SLICE_X44Y76         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_int_1_i/HL/m74LS194_1/inst/Q3_reg/Q
                         net (fo=2, routed)           0.223     0.364    design_int_1_i/adpt_out_0/inst/Y7
    SLICE_X46Y77         LUT1 (Prop_lut1_I0_O)        0.045     0.409 r  design_int_1_i/adpt_out_0/inst/led[7]_INST_0/O
                         net (fo=1, routed)           0.226     0.636    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[7]
    SLICE_X46Y77         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.811     1.177    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X46Y77         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           202 Endpoints
Min Delay           202 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.712ns  (logic 0.580ns (15.625%)  route 3.132ns (84.375%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.625     2.919    design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y71         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.456     3.375 r  design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          2.327     5.702    design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X28Y72         LUT1 (Prop_lut1_I0_O)        0.124     5.826 f  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=104, routed)         0.805     6.631    <hidden>
    SLICE_X26Y68         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.511     2.690    <hidden>
    SLICE_X26Y68         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.712ns  (logic 0.580ns (15.625%)  route 3.132ns (84.375%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.625     2.919    design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y71         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.456     3.375 r  design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          2.327     5.702    design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X28Y72         LUT1 (Prop_lut1_I0_O)        0.124     5.826 f  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=104, routed)         0.805     6.631    <hidden>
    SLICE_X26Y68         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.511     2.690    <hidden>
    SLICE_X26Y68         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.454ns  (logic 0.580ns (16.792%)  route 2.874ns (83.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.625     2.919    design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y71         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.456     3.375 r  design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          2.327     5.702    design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X28Y72         LUT1 (Prop_lut1_I0_O)        0.124     5.826 f  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=104, routed)         0.547     6.373    <hidden>
    SLICE_X27Y72         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.507     2.686    <hidden>
    SLICE_X27Y72         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.454ns  (logic 0.580ns (16.792%)  route 2.874ns (83.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.625     2.919    design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y71         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.456     3.375 r  design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          2.327     5.702    design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X28Y72         LUT1 (Prop_lut1_I0_O)        0.124     5.826 f  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=104, routed)         0.547     6.373    <hidden>
    SLICE_X27Y72         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.507     2.686    <hidden>
    SLICE_X27Y72         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.454ns  (logic 0.580ns (16.792%)  route 2.874ns (83.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.625     2.919    design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y71         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.456     3.375 r  design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          2.327     5.702    design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X28Y72         LUT1 (Prop_lut1_I0_O)        0.124     5.826 f  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=104, routed)         0.547     6.373    <hidden>
    SLICE_X27Y72         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.507     2.686    <hidden>
    SLICE_X27Y72         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.454ns  (logic 0.580ns (16.792%)  route 2.874ns (83.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.625     2.919    design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y71         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.456     3.375 r  design_int_1_i/cg_fpga_0/inst/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          2.327     5.702    design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X28Y72         LUT1 (Prop_lut1_I0_O)        0.124     5.826 f  design_int_1_i/cg_fpga_0/inst/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=104, routed)         0.547     6.373    <hidden>
    SLICE_X27Y72         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.507     2.686    <hidden>
    SLICE_X27Y72         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.594ns  (logic 0.518ns (19.969%)  route 2.076ns (80.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.638     2.932    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X38Y71         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.518     3.450 r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[5]/Q
                         net (fo=17, routed)          2.076     5.526    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg_n_0_[5]
    SLICE_X40Y53         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.479     2.658    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X40Y53         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]/C

Slack:                    inf
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.394ns  (logic 0.478ns (19.966%)  route 1.916ns (80.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.638     2.932    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X38Y71         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.478     3.410 r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[7]/Q
                         net (fo=17, routed)          1.916     5.326    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg_n_0_[7]
    SLICE_X40Y53         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.479     2.658    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X40Y53         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[7]/C

Slack:                    inf
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.374ns  (logic 0.518ns (21.821%)  route 1.856ns (78.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.638     2.932    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X38Y71         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.518     3.450 r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[2]/Q
                         net (fo=4, routed)           1.856     5.306    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_axi2ip_lite_rdaddr[2]
    SLICE_X40Y53         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.479     2.658    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X40Y53         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[2]/C

Slack:                    inf
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.230ns  (logic 0.518ns (23.227%)  route 1.712ns (76.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.633     2.927    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X42Y73         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518     3.445 r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[2]/Q
                         net (fo=2, routed)           1.712     5.157    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata[2]
    SLICE_X42Y49         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.496     2.675    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X42Y49         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.556     0.892    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X45Y53         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20]/Q
                         net (fo=1, routed)           0.056     1.088    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_ip2axi_rddata_d1[20]
    SLICE_X45Y53         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.824     1.190    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X45Y53         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[20]/C

Slack:                    inf
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.548     0.884    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X44Y69         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[25]/Q
                         net (fo=1, routed)           0.065     1.090    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_ip2axi_rddata_d1[25]
    SLICE_X44Y69         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.814     1.180    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X44Y69         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[25]/C

Slack:                    inf
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.557     0.893    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X44Y52         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17]/Q
                         net (fo=1, routed)           0.058     1.091    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_ip2axi_rddata_d1[17]
    SLICE_X44Y52         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.825     1.191    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X44Y52         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[17]/C

Slack:                    inf
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.563     0.899    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X45Y48         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]/Q
                         net (fo=1, routed)           0.056     1.095    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_ip2axi_rddata_d1[3]
    SLICE_X45Y48         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.830     1.196    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X45Y48         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[3]/C

Slack:                    inf
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.128ns (60.036%)  route 0.085ns (39.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.551     0.887    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/s_axi_lite_aclk
    SLICE_X51Y31         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/Q
                         net (fo=1, routed)           0.085     1.100    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/Q
    SLICE_X51Y31         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.816     1.182    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/s_axi_lite_aclk
    SLICE_X51Y31         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.547     0.883    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X50Y66         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.164     1.047 r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[17]/Q
                         net (fo=1, routed)           0.056     1.102    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_ip2axi_rddata_d1[17]
    SLICE_X50Y66         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.813     1.179    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X50Y66         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[17]/C

Slack:                    inf
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.128ns (60.036%)  route 0.085ns (39.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.554     0.890    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/s_axi_lite_aclk
    SLICE_X45Y30         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/Q
                         net (fo=1, routed)           0.085     1.103    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/Q
    SLICE_X45Y30         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.819     1.185    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/s_axi_lite_aclk
    SLICE_X45Y30         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.128ns (60.036%)  route 0.085ns (39.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.557     0.893    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/s_axi_lite_aclk
    SLICE_X45Y33         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/Q
                         net (fo=1, routed)           0.085     1.106    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/Q
    SLICE_X45Y33         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.822     1.188    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/s_axi_lite_aclk
    SLICE_X45Y33         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.547     0.883    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/s_axi_lite_aclk
    SLICE_X39Y70         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/Q
                         net (fo=1, routed)           0.087     1.111    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/Q
    SLICE_X38Y70         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.813     1.179    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/s_axi_lite_aclk
    SLICE_X38Y70         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.563     0.899    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X42Y49         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]/Q
                         net (fo=1, routed)           0.056     1.118    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s2mm_ip2axi_rddata_d1[0]
    SLICE_X42Y49         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.830     1.196    design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X42Y49         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_int_1_i/HL/m74LS194_4/inst/Q3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_int_1_i/HL/m74LS194_3/inst/Q2_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.042ns  (logic 2.502ns (27.671%)  route 6.540ns (72.329%))
  Logic Levels:           10  (FDCE=1 LUT2=3 LUT3=3 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDCE                         0.000     0.000 r  design_int_1_i/HL/m74LS194_4/inst/Q3_reg/C
    SLICE_X44Y75         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_int_1_i/HL/m74LS194_4/inst/Q3_reg/Q
                         net (fo=3, routed)           0.857     1.313    design_int_1_i/M_ADD/and2_0/b0
    SLICE_X44Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.437 r  design_int_1_i/M_ADD/and2_0/y0_INST_0/O
                         net (fo=11, routed)          0.855     2.292    design_int_1_i/M_ADD/QB/xor2_0/b0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124     2.416 r  design_int_1_i/M_ADD/QB/xor2_0/y0_INST_0/O
                         net (fo=3, routed)           0.444     2.860    design_int_1_i/M_ADD/QB/m7482_0/inst/A1
    SLICE_X43Y74         LUT3 (Prop_lut3_I0_O)        0.150     3.010 r  design_int_1_i/M_ADD/QB/m7482_0/inst/SUM2_INST_0/O
                         net (fo=1, routed)           0.436     3.446    design_int_1_i/M_ADD/and8_0/a1
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.351     3.797 r  design_int_1_i/M_ADD/and8_0/y1_INST_0/O
                         net (fo=2, routed)           1.023     4.820    design_int_1_i/ALU/m7482_3/inst/A2
    SLICE_X46Y75         LUT4 (Prop_lut4_I1_O)        0.332     5.152 r  design_int_1_i/ALU/m7482_3/inst/C2_INST_0/O
                         net (fo=3, routed)           0.961     6.113    design_int_1_i/ALU/m7482_2/inst/C0
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124     6.237 r  design_int_1_i/ALU/m7482_2/inst/C2_INST_0/O
                         net (fo=3, routed)           0.827     7.064    design_int_1_i/ALU/m7482_1/inst/C0
    SLICE_X47Y74         LUT5 (Prop_lut5_I4_O)        0.154     7.218 r  design_int_1_i/ALU/m7482_1/inst/C2_INST_0/O
                         net (fo=2, routed)           0.859     8.077    design_int_1_i/ALU/m7482_0/inst/C0
    SLICE_X46Y74         LUT3 (Prop_lut3_I1_O)        0.356     8.433 r  design_int_1_i/ALU/m7482_0/inst/SUM1_INST_0/O
                         net (fo=1, routed)           0.278     8.711    design_int_1_i/HL/m74LS194_3/inst/D2
    SLICE_X46Y74         LUT3 (Prop_lut3_I0_O)        0.331     9.042 r  design_int_1_i/HL/m74LS194_3/inst/Q2__0/O
                         net (fo=1, routed)           0.000     9.042    design_int_1_i/HL/m74LS194_3/inst/Q2__0_n_0
    SLICE_X46Y74         FDCE                                         r  design_int_1_i/HL/m74LS194_3/inst/Q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_1_i/HL/m74LS194_4/inst/Q3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_int_1_i/HL/m74LS194_3/inst/Q3_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.011ns  (logic 2.266ns (25.146%)  route 6.745ns (74.854%))
  Logic Levels:           10  (FDCE=1 LUT2=3 LUT3=2 LUT4=1 LUT5=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDCE                         0.000     0.000 r  design_int_1_i/HL/m74LS194_4/inst/Q3_reg/C
    SLICE_X44Y75         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_int_1_i/HL/m74LS194_4/inst/Q3_reg/Q
                         net (fo=3, routed)           0.857     1.313    design_int_1_i/M_ADD/and2_0/b0
    SLICE_X44Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.437 r  design_int_1_i/M_ADD/and2_0/y0_INST_0/O
                         net (fo=11, routed)          0.855     2.292    design_int_1_i/M_ADD/QB/xor2_0/b0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124     2.416 r  design_int_1_i/M_ADD/QB/xor2_0/y0_INST_0/O
                         net (fo=3, routed)           0.444     2.860    design_int_1_i/M_ADD/QB/m7482_0/inst/A1
    SLICE_X43Y74         LUT3 (Prop_lut3_I0_O)        0.150     3.010 r  design_int_1_i/M_ADD/QB/m7482_0/inst/SUM2_INST_0/O
                         net (fo=1, routed)           0.436     3.446    design_int_1_i/M_ADD/and8_0/a1
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.351     3.797 r  design_int_1_i/M_ADD/and8_0/y1_INST_0/O
                         net (fo=2, routed)           1.023     4.820    design_int_1_i/ALU/m7482_3/inst/A2
    SLICE_X46Y75         LUT4 (Prop_lut4_I1_O)        0.332     5.152 r  design_int_1_i/ALU/m7482_3/inst/C2_INST_0/O
                         net (fo=3, routed)           0.961     6.113    design_int_1_i/ALU/m7482_2/inst/C0
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124     6.237 r  design_int_1_i/ALU/m7482_2/inst/C2_INST_0/O
                         net (fo=3, routed)           0.827     7.064    design_int_1_i/ALU/m7482_1/inst/C0
    SLICE_X47Y74         LUT5 (Prop_lut5_I4_O)        0.154     7.218 r  design_int_1_i/ALU/m7482_1/inst/C2_INST_0/O
                         net (fo=2, routed)           0.672     7.890    design_int_1_i/ALU/m7482_0/inst/C0
    SLICE_X46Y74         LUT5 (Prop_lut5_I2_O)        0.327     8.217 r  design_int_1_i/ALU/m7482_0/inst/SUM2_INST_0/O
                         net (fo=1, routed)           0.670     8.887    design_int_1_i/HL/m74LS194_3/inst/D3
    SLICE_X46Y74         LUT3 (Prop_lut3_I0_O)        0.124     9.011 r  design_int_1_i/HL/m74LS194_3/inst/Q3__0/O
                         net (fo=1, routed)           0.000     9.011    design_int_1_i/HL/m74LS194_3/inst/Q3__0_n_0
    SLICE_X46Y74         FDCE                                         r  design_int_1_i/HL/m74LS194_3/inst/Q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_1_i/HL/m74LS194_4/inst/Q3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_int_1_i/HL/m74LS194_3/inst/Q0_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.838ns  (logic 2.142ns (27.328%)  route 5.696ns (72.672%))
  Logic Levels:           9  (FDCE=1 LUT2=3 LUT3=3 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDCE                         0.000     0.000 r  design_int_1_i/HL/m74LS194_4/inst/Q3_reg/C
    SLICE_X44Y75         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_int_1_i/HL/m74LS194_4/inst/Q3_reg/Q
                         net (fo=3, routed)           0.857     1.313    design_int_1_i/M_ADD/and2_0/b0
    SLICE_X44Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.437 r  design_int_1_i/M_ADD/and2_0/y0_INST_0/O
                         net (fo=11, routed)          0.855     2.292    design_int_1_i/M_ADD/QB/xor2_0/b0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124     2.416 r  design_int_1_i/M_ADD/QB/xor2_0/y0_INST_0/O
                         net (fo=3, routed)           0.444     2.860    design_int_1_i/M_ADD/QB/m7482_0/inst/A1
    SLICE_X43Y74         LUT3 (Prop_lut3_I0_O)        0.150     3.010 r  design_int_1_i/M_ADD/QB/m7482_0/inst/SUM2_INST_0/O
                         net (fo=1, routed)           0.436     3.446    design_int_1_i/M_ADD/and8_0/a1
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.351     3.797 r  design_int_1_i/M_ADD/and8_0/y1_INST_0/O
                         net (fo=2, routed)           1.023     4.820    design_int_1_i/ALU/m7482_3/inst/A2
    SLICE_X46Y75         LUT4 (Prop_lut4_I1_O)        0.332     5.152 r  design_int_1_i/ALU/m7482_3/inst/C2_INST_0/O
                         net (fo=3, routed)           0.961     6.113    design_int_1_i/ALU/m7482_2/inst/C0
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124     6.237 r  design_int_1_i/ALU/m7482_2/inst/C2_INST_0/O
                         net (fo=3, routed)           0.682     6.919    design_int_1_i/ALU/m7482_1/inst/C0
    SLICE_X48Y74         LUT3 (Prop_lut3_I1_O)        0.149     7.068 r  design_int_1_i/ALU/m7482_1/inst/SUM1_INST_0/O
                         net (fo=1, routed)           0.439     7.506    design_int_1_i/HL/m74LS194_3/inst/D0
    SLICE_X48Y74         LUT3 (Prop_lut3_I0_O)        0.332     7.838 r  design_int_1_i/HL/m74LS194_3/inst/Q0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     7.838    design_int_1_i/HL/m74LS194_3/inst/Q0_inferred__0/i__n_0
    SLICE_X48Y74         FDCE                                         r  design_int_1_i/HL/m74LS194_3/inst/Q0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_1_i/HL/m74LS194_4/inst/Q3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_int_1_i/HL/m74LS194_3/inst/Q1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.769ns  (logic 1.909ns (24.573%)  route 5.860ns (75.427%))
  Logic Levels:           9  (FDCE=1 LUT2=3 LUT3=2 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDCE                         0.000     0.000 r  design_int_1_i/HL/m74LS194_4/inst/Q3_reg/C
    SLICE_X44Y75         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_int_1_i/HL/m74LS194_4/inst/Q3_reg/Q
                         net (fo=3, routed)           0.857     1.313    design_int_1_i/M_ADD/and2_0/b0
    SLICE_X44Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.437 r  design_int_1_i/M_ADD/and2_0/y0_INST_0/O
                         net (fo=11, routed)          0.855     2.292    design_int_1_i/M_ADD/QB/xor2_0/b0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124     2.416 r  design_int_1_i/M_ADD/QB/xor2_0/y0_INST_0/O
                         net (fo=3, routed)           0.444     2.860    design_int_1_i/M_ADD/QB/m7482_0/inst/A1
    SLICE_X43Y74         LUT3 (Prop_lut3_I0_O)        0.150     3.010 r  design_int_1_i/M_ADD/QB/m7482_0/inst/SUM2_INST_0/O
                         net (fo=1, routed)           0.436     3.446    design_int_1_i/M_ADD/and8_0/a1
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.351     3.797 r  design_int_1_i/M_ADD/and8_0/y1_INST_0/O
                         net (fo=2, routed)           1.023     4.820    design_int_1_i/ALU/m7482_3/inst/A2
    SLICE_X46Y75         LUT4 (Prop_lut4_I1_O)        0.332     5.152 r  design_int_1_i/ALU/m7482_3/inst/C2_INST_0/O
                         net (fo=3, routed)           0.961     6.113    design_int_1_i/ALU/m7482_2/inst/C0
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.124     6.237 r  design_int_1_i/ALU/m7482_2/inst/C2_INST_0/O
                         net (fo=3, routed)           0.827     7.064    design_int_1_i/ALU/m7482_1/inst/C0
    SLICE_X47Y74         LUT5 (Prop_lut5_I2_O)        0.124     7.188 r  design_int_1_i/ALU/m7482_1/inst/SUM2_INST_0/O
                         net (fo=1, routed)           0.457     7.645    design_int_1_i/HL/m74LS194_3/inst/D1
    SLICE_X48Y74         LUT3 (Prop_lut3_I0_O)        0.124     7.769 r  design_int_1_i/HL/m74LS194_3/inst/Q1__0/O
                         net (fo=1, routed)           0.000     7.769    design_int_1_i/HL/m74LS194_3/inst/Q1__0_n_0
    SLICE_X48Y74         FDCE                                         r  design_int_1_i/HL/m74LS194_3/inst/Q1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_1_i/HL/m74LS194_4/inst/Q3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_int_1_i/HL/m74LS194_2/inst/Q3_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.491ns  (logic 2.013ns (26.874%)  route 5.478ns (73.126%))
  Logic Levels:           8  (FDCE=1 LUT2=3 LUT3=2 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDCE                         0.000     0.000 r  design_int_1_i/HL/m74LS194_4/inst/Q3_reg/C
    SLICE_X44Y75         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_int_1_i/HL/m74LS194_4/inst/Q3_reg/Q
                         net (fo=3, routed)           0.857     1.313    design_int_1_i/M_ADD/and2_0/b0
    SLICE_X44Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.437 r  design_int_1_i/M_ADD/and2_0/y0_INST_0/O
                         net (fo=11, routed)          0.855     2.292    design_int_1_i/M_ADD/QB/xor2_0/b0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124     2.416 r  design_int_1_i/M_ADD/QB/xor2_0/y0_INST_0/O
                         net (fo=3, routed)           0.444     2.860    design_int_1_i/M_ADD/QB/m7482_0/inst/A1
    SLICE_X43Y74         LUT3 (Prop_lut3_I0_O)        0.150     3.010 r  design_int_1_i/M_ADD/QB/m7482_0/inst/SUM2_INST_0/O
                         net (fo=1, routed)           0.436     3.446    design_int_1_i/M_ADD/and8_0/a1
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.351     3.797 r  design_int_1_i/M_ADD/and8_0/y1_INST_0/O
                         net (fo=2, routed)           1.023     4.820    design_int_1_i/ALU/m7482_3/inst/A2
    SLICE_X46Y75         LUT4 (Prop_lut4_I1_O)        0.332     5.152 r  design_int_1_i/ALU/m7482_3/inst/C2_INST_0/O
                         net (fo=3, routed)           0.961     6.113    design_int_1_i/ALU/m7482_2/inst/C0
    SLICE_X48Y74         LUT5 (Prop_lut5_I2_O)        0.150     6.263 r  design_int_1_i/ALU/m7482_2/inst/SUM2_INST_0/O
                         net (fo=1, routed)           0.902     7.165    design_int_1_i/HL/m74LS194_2/inst/D3
    SLICE_X49Y74         LUT3 (Prop_lut3_I0_O)        0.326     7.491 r  design_int_1_i/HL/m74LS194_2/inst/Q3__0/O
                         net (fo=1, routed)           0.000     7.491    design_int_1_i/HL/m74LS194_2/inst/Q3__0_n_0
    SLICE_X49Y74         FDCE                                         r  design_int_1_i/HL/m74LS194_2/inst/Q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_1_i/HL/m74LS194_4/inst/Q3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_int_1_i/HL/m74LS194_2/inst/Q2_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.166ns  (logic 1.324ns (21.471%)  route 4.842ns (78.529%))
  Logic Levels:           8  (FDCE=1 LUT2=4 LUT3=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDCE                         0.000     0.000 r  design_int_1_i/HL/m74LS194_4/inst/Q3_reg/C
    SLICE_X44Y75         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_int_1_i/HL/m74LS194_4/inst/Q3_reg/Q
                         net (fo=3, routed)           0.857     1.313    design_int_1_i/M_ADD/and2_0/b0
    SLICE_X44Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.437 r  design_int_1_i/M_ADD/and2_0/y0_INST_0/O
                         net (fo=11, routed)          0.866     2.303    design_int_1_i/M_ADD/QB/xor2_1/b0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124     2.427 r  design_int_1_i/M_ADD/QB/xor2_1/y0_INST_0/O
                         net (fo=2, routed)           0.451     2.877    design_int_1_i/M_ADD/QB/m7482_0/inst/A2
    SLICE_X43Y74         LUT3 (Prop_lut3_I0_O)        0.124     3.001 r  design_int_1_i/M_ADD/QB/m7482_0/inst/C2_INST_0/O
                         net (fo=3, routed)           0.841     3.843    design_int_1_i/M_ADD/QB/m7482_1/inst/C0
    SLICE_X44Y73         LUT2 (Prop_lut2_I0_O)        0.124     3.967 r  design_int_1_i/M_ADD/QB/m7482_1/inst/SUM1_INST_0/O
                         net (fo=1, routed)           0.488     4.455    design_int_1_i/M_ADD/and8_0/a2
    SLICE_X44Y73         LUT2 (Prop_lut2_I0_O)        0.124     4.579 r  design_int_1_i/M_ADD/and8_0/y2_INST_0/O
                         net (fo=3, routed)           1.181     5.760    design_int_1_i/ALU/m7482_2/inst/A1
    SLICE_X48Y75         LUT3 (Prop_lut3_I2_O)        0.124     5.884 r  design_int_1_i/ALU/m7482_2/inst/SUM1_INST_0/O
                         net (fo=1, routed)           0.159     6.042    design_int_1_i/HL/m74LS194_2/inst/D2
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.124     6.166 r  design_int_1_i/HL/m74LS194_2/inst/Q2__0/O
                         net (fo=1, routed)           0.000     6.166    design_int_1_i/HL/m74LS194_2/inst/Q2__0_n_0
    SLICE_X48Y75         FDCE                                         r  design_int_1_i/HL/m74LS194_2/inst/Q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_1_i/HL/m74LS194_4/inst/Q3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_int_1_i/HL/m74LS194_2/inst/Q0_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.120ns  (logic 1.690ns (27.614%)  route 4.430ns (72.386%))
  Logic Levels:           7  (FDCE=1 LUT2=5 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDCE                         0.000     0.000 r  design_int_1_i/HL/m74LS194_4/inst/Q3_reg/C
    SLICE_X44Y75         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_int_1_i/HL/m74LS194_4/inst/Q3_reg/Q
                         net (fo=3, routed)           0.857     1.313    design_int_1_i/M_ADD/and2_0/b0
    SLICE_X44Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.437 r  design_int_1_i/M_ADD/and2_0/y0_INST_0/O
                         net (fo=11, routed)          0.855     2.292    design_int_1_i/M_ADD/QB/xor2_0/b0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124     2.416 r  design_int_1_i/M_ADD/QB/xor2_0/y0_INST_0/O
                         net (fo=3, routed)           0.442     2.858    design_int_1_i/M_ADD/QB/m7482_0/inst/A1
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.150     3.008 r  design_int_1_i/M_ADD/QB/m7482_0/inst/SUM1_INST_0/O
                         net (fo=1, routed)           0.817     3.825    design_int_1_i/M_ADD/and8_0/a0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.332     4.157 r  design_int_1_i/M_ADD/and8_0/y0_INST_0/O
                         net (fo=3, routed)           0.800     4.957    design_int_1_i/ALU/m7482_3/inst/A1
    SLICE_X46Y75         LUT2 (Prop_lut2_I1_O)        0.149     5.106 r  design_int_1_i/ALU/m7482_3/inst/SUM1_INST_0/O
                         net (fo=1, routed)           0.659     5.765    design_int_1_i/HL/m74LS194_2/inst/D0
    SLICE_X47Y75         LUT3 (Prop_lut3_I0_O)        0.355     6.120 r  design_int_1_i/HL/m74LS194_2/inst/Q0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     6.120    design_int_1_i/HL/m74LS194_2/inst/Q0_inferred__0/i__n_0
    SLICE_X47Y75         FDCE                                         r  design_int_1_i/HL/m74LS194_2/inst/Q0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_1_i/HL/m74LS194_4/inst/Q3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_int_1_i/HL/m74LS194_2/inst/Q1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.828ns  (logic 1.897ns (32.548%)  route 3.931ns (67.452%))
  Logic Levels:           7  (FDCE=1 LUT2=3 LUT3=2 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDCE                         0.000     0.000 r  design_int_1_i/HL/m74LS194_4/inst/Q3_reg/C
    SLICE_X44Y75         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_int_1_i/HL/m74LS194_4/inst/Q3_reg/Q
                         net (fo=3, routed)           0.857     1.313    design_int_1_i/M_ADD/and2_0/b0
    SLICE_X44Y74         LUT2 (Prop_lut2_I1_O)        0.124     1.437 r  design_int_1_i/M_ADD/and2_0/y0_INST_0/O
                         net (fo=11, routed)          0.855     2.292    design_int_1_i/M_ADD/QB/xor2_0/b0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124     2.416 r  design_int_1_i/M_ADD/QB/xor2_0/y0_INST_0/O
                         net (fo=3, routed)           0.444     2.860    design_int_1_i/M_ADD/QB/m7482_0/inst/A1
    SLICE_X43Y74         LUT3 (Prop_lut3_I0_O)        0.150     3.010 r  design_int_1_i/M_ADD/QB/m7482_0/inst/SUM2_INST_0/O
                         net (fo=1, routed)           0.436     3.446    design_int_1_i/M_ADD/and8_0/a1
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.351     3.797 r  design_int_1_i/M_ADD/and8_0/y1_INST_0/O
                         net (fo=2, routed)           1.023     4.820    design_int_1_i/ALU/m7482_3/inst/A2
    SLICE_X46Y75         LUT4 (Prop_lut4_I3_O)        0.361     5.181 r  design_int_1_i/ALU/m7482_3/inst/SUM2_INST_0/O
                         net (fo=1, routed)           0.316     5.497    design_int_1_i/HL/m74LS194_2/inst/D1
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.331     5.828 r  design_int_1_i/HL/m74LS194_2/inst/Q1__0/O
                         net (fo=1, routed)           0.000     5.828    design_int_1_i/HL/m74LS194_2/inst/Q1__0_n_0
    SLICE_X48Y75         FDCE                                         r  design_int_1_i/HL/m74LS194_2/inst/Q1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_1_i/CNT/m74LS161_0/inst/Q1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_int_1_i/HL/m74LS194_1/inst/Q0_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.203ns  (logic 1.021ns (24.295%)  route 3.182ns (75.705%))
  Logic Levels:           4  (FDCE=1 LUT2=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDCE                         0.000     0.000 r  design_int_1_i/CNT/m74LS161_0/inst/Q1_reg/C
    SLICE_X50Y77         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  design_int_1_i/CNT/m74LS161_0/inst/Q1_reg/Q
                         net (fo=6, routed)           0.740     1.218    design_int_1_i/CNT/decoder_5to25_single_0/inst/in_1
    SLICE_X51Y77         LUT5 (Prop_lut5_I2_O)        0.295     1.513 r  design_int_1_i/CNT/decoder_5to25_single_0/inst/out10/O
                         net (fo=16, routed)          1.218     2.731    design_int_1_i/HL/or2_1/b0
    SLICE_X45Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.855 r  design_int_1_i/HL/or2_1/y0_INST_0/O
                         net (fo=15, routed)          0.704     3.558    design_int_1_i/HL/m74LS194_1/inst/S0
    SLICE_X45Y75         LUT2 (Prop_lut2_I0_O)        0.124     3.682 r  design_int_1_i/HL/m74LS194_1/inst/Q0__0/O
                         net (fo=4, routed)           0.520     4.203    design_int_1_i/HL/m74LS194_1/inst/Q0__0_n_0
    SLICE_X44Y76         FDCE                                         r  design_int_1_i/HL/m74LS194_1/inst/Q0_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_1_i/CNT/m74LS161_0/inst/Q1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_int_1_i/HL/m74LS194_1/inst/Q1_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.203ns  (logic 1.021ns (24.295%)  route 3.182ns (75.705%))
  Logic Levels:           4  (FDCE=1 LUT2=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDCE                         0.000     0.000 r  design_int_1_i/CNT/m74LS161_0/inst/Q1_reg/C
    SLICE_X50Y77         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  design_int_1_i/CNT/m74LS161_0/inst/Q1_reg/Q
                         net (fo=6, routed)           0.740     1.218    design_int_1_i/CNT/decoder_5to25_single_0/inst/in_1
    SLICE_X51Y77         LUT5 (Prop_lut5_I2_O)        0.295     1.513 r  design_int_1_i/CNT/decoder_5to25_single_0/inst/out10/O
                         net (fo=16, routed)          1.218     2.731    design_int_1_i/HL/or2_1/b0
    SLICE_X45Y76         LUT2 (Prop_lut2_I1_O)        0.124     2.855 r  design_int_1_i/HL/or2_1/y0_INST_0/O
                         net (fo=15, routed)          0.704     3.558    design_int_1_i/HL/m74LS194_1/inst/S0
    SLICE_X45Y75         LUT2 (Prop_lut2_I0_O)        0.124     3.682 r  design_int_1_i/HL/m74LS194_1/inst/Q0__0/O
                         net (fo=4, routed)           0.520     4.203    design_int_1_i/HL/m74LS194_1/inst/Q0__0_n_0
    SLICE_X44Y76         FDCE                                         r  design_int_1_i/HL/m74LS194_1/inst/Q1_reg/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_int_1_i/HL/m74LS194_0/inst/Q2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_int_1_i/HL/m74LS194_0/inst/Q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.186ns (70.726%)  route 0.077ns (29.274%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDCE                         0.000     0.000 r  design_int_1_i/HL/m74LS194_0/inst/Q2_reg/C
    SLICE_X44Y77         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_int_1_i/HL/m74LS194_0/inst/Q2_reg/Q
                         net (fo=3, routed)           0.077     0.218    design_int_1_i/HL/m74LS194_0/inst/Q2
    SLICE_X45Y77         LUT5 (Prop_lut5_I3_O)        0.045     0.263 r  design_int_1_i/HL/m74LS194_0/inst/Q3__0/O
                         net (fo=1, routed)           0.000     0.263    design_int_1_i/HL/m74LS194_0/inst/Q3__0_n_0
    SLICE_X45Y77         FDCE                                         r  design_int_1_i/HL/m74LS194_0/inst/Q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_1_i/dff_1/inst/q_reg_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_int_1_i/HL/dff_1/inst/q_reg_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDCE                         0.000     0.000 r  design_int_1_i/dff_1/inst/q_reg_C/C
    SLICE_X50Y75         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_int_1_i/dff_1/inst/q_reg_C/Q
                         net (fo=1, routed)           0.112     0.276    design_int_1_i/HL/dff_1/inst/d
    SLICE_X50Y76         FDCE                                         r  design_int_1_i/HL/dff_1/inst/q_reg_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_1_i/HL/m74LS194_0/inst/Q1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_int_1_i/HL/m74LS194_0/inst/Q0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.318%)  route 0.144ns (43.682%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDCE                         0.000     0.000 r  design_int_1_i/HL/m74LS194_0/inst/Q1_reg/C
    SLICE_X44Y77         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_int_1_i/HL/m74LS194_0/inst/Q1_reg/Q
                         net (fo=3, routed)           0.144     0.285    design_int_1_i/HL/m74LS194_0/inst/Q1
    SLICE_X44Y77         LUT5 (Prop_lut5_I4_O)        0.045     0.330 r  design_int_1_i/HL/m74LS194_0/inst/Q0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     0.330    design_int_1_i/HL/m74LS194_0/inst/Q0_inferred__0/i__n_0
    SLICE_X44Y77         FDCE                                         r  design_int_1_i/HL/m74LS194_0/inst/Q0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_1_i/HL/m74LS194_3/inst/Q2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_int_1_i/HL/m74LS194_3/inst/Q1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.209ns (61.033%)  route 0.133ns (38.967%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDCE                         0.000     0.000 r  design_int_1_i/HL/m74LS194_3/inst/Q2_reg/C
    SLICE_X46Y74         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_int_1_i/HL/m74LS194_3/inst/Q2_reg/Q
                         net (fo=4, routed)           0.133     0.297    design_int_1_i/HL/m74LS194_3/inst/Q2
    SLICE_X48Y74         LUT3 (Prop_lut3_I2_O)        0.045     0.342 r  design_int_1_i/HL/m74LS194_3/inst/Q1__0/O
                         net (fo=1, routed)           0.000     0.342    design_int_1_i/HL/m74LS194_3/inst/Q1__0_n_0
    SLICE_X48Y74         FDCE                                         r  design_int_1_i/HL/m74LS194_3/inst/Q1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_1_i/CNT/m74LS161_0/inst/Q3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_int_1_i/CNT/m74LS161_0/inst/RCO_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.209ns (60.695%)  route 0.135ns (39.305%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDCE                         0.000     0.000 r  design_int_1_i/CNT/m74LS161_0/inst/Q3_reg/C
    SLICE_X50Y77         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_int_1_i/CNT/m74LS161_0/inst/Q3_reg/Q
                         net (fo=4, routed)           0.135     0.299    design_int_1_i/CNT/m74LS161_0/inst/Q3
    SLICE_X50Y77         LUT5 (Prop_lut5_I1_O)        0.045     0.344 r  design_int_1_i/CNT/m74LS161_0/inst/RCO_reg_i_1/O
                         net (fo=1, routed)           0.000     0.344    design_int_1_i/CNT/m74LS161_0/inst/RCO_reg0_out
    SLICE_X50Y77         FDCE                                         r  design_int_1_i/CNT/m74LS161_0/inst/RCO_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_1_i/CNT/m74LS161_0/inst/Q1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_int_1_i/CNT/m74LS161_0/inst/Q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.246ns (71.147%)  route 0.100ns (28.853%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDCE                         0.000     0.000 r  design_int_1_i/CNT/m74LS161_0/inst/Q1_reg/C
    SLICE_X50Y77         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  design_int_1_i/CNT/m74LS161_0/inst/Q1_reg/Q
                         net (fo=6, routed)           0.100     0.248    design_int_1_i/CNT/m74LS161_0/inst/Q1
    SLICE_X50Y77         LUT3 (Prop_lut3_I1_O)        0.098     0.346 r  design_int_1_i/CNT/m74LS161_0/inst/Q2_i_1/O
                         net (fo=1, routed)           0.000     0.346    design_int_1_i/CNT/m74LS161_0/inst/Q2_i_1_n_0
    SLICE_X50Y77         FDCE                                         r  design_int_1_i/CNT/m74LS161_0/inst/Q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_1_i/CNT/m74LS161_0/inst/Q3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_int_1_i/CNT/m74LS161_0/inst/Q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.209ns (60.345%)  route 0.137ns (39.655%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDCE                         0.000     0.000 r  design_int_1_i/CNT/m74LS161_0/inst/Q3_reg/C
    SLICE_X50Y77         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_int_1_i/CNT/m74LS161_0/inst/Q3_reg/Q
                         net (fo=4, routed)           0.137     0.301    design_int_1_i/CNT/m74LS161_0/inst/Q3
    SLICE_X50Y77         LUT4 (Prop_lut4_I3_O)        0.045     0.346 r  design_int_1_i/CNT/m74LS161_0/inst/Q3_i_2/O
                         net (fo=1, routed)           0.000     0.346    design_int_1_i/CNT/m74LS161_0/inst/Q3_i_2_n_0
    SLICE_X50Y77         FDCE                                         r  design_int_1_i/CNT/m74LS161_0/inst/Q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_1_i/HL/m74LS194_3/inst/Q0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_int_1_i/HL/m74LS194_2/inst/Q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.186ns (53.572%)  route 0.161ns (46.428%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDCE                         0.000     0.000 r  design_int_1_i/HL/m74LS194_3/inst/Q0_reg/C
    SLICE_X48Y74         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_int_1_i/HL/m74LS194_3/inst/Q0_reg/Q
                         net (fo=5, routed)           0.161     0.302    design_int_1_i/HL/m74LS194_2/inst/SR
    SLICE_X49Y74         LUT3 (Prop_lut3_I2_O)        0.045     0.347 r  design_int_1_i/HL/m74LS194_2/inst/Q3__0/O
                         net (fo=1, routed)           0.000     0.347    design_int_1_i/HL/m74LS194_2/inst/Q3__0_n_0
    SLICE_X49Y74         FDCE                                         r  design_int_1_i/HL/m74LS194_2/inst/Q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_1_i/HL/m74LS194_4/inst/Q0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_int_1_i/HL/m74LS194_4/inst/Q1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.186ns (53.497%)  route 0.162ns (46.503%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDCE                         0.000     0.000 r  design_int_1_i/HL/m74LS194_4/inst/Q0_reg/C
    SLICE_X44Y75         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_int_1_i/HL/m74LS194_4/inst/Q0_reg/Q
                         net (fo=1, routed)           0.162     0.303    design_int_1_i/HL/m74LS194_4/inst/Q0
    SLICE_X44Y75         LUT4 (Prop_lut4_I2_O)        0.045     0.348 r  design_int_1_i/HL/m74LS194_4/inst/Q1__0/O
                         net (fo=1, routed)           0.000     0.348    design_int_1_i/HL/m74LS194_4/inst/Q1__0_n_0
    SLICE_X44Y75         FDCE                                         r  design_int_1_i/HL/m74LS194_4/inst/Q1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_1_i/HL/m74LS194_2/inst/Q0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_int_1_i/HL/m74LS194_1/inst/Q0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.864%)  route 0.173ns (48.136%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         FDCE                         0.000     0.000 r  design_int_1_i/HL/m74LS194_2/inst/Q0_reg/C
    SLICE_X47Y75         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_int_1_i/HL/m74LS194_2/inst/Q0_reg/Q
                         net (fo=6, routed)           0.173     0.314    design_int_1_i/HL/m74LS194_1/inst/SR
    SLICE_X44Y76         LUT5 (Prop_lut5_I3_O)        0.045     0.359 r  design_int_1_i/HL/m74LS194_1/inst/Q0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     0.359    design_int_1_i/HL/m74LS194_1/inst/Q0_inferred__0/i__n_0
    SLICE_X44Y76         FDCE                                         r  design_int_1_i/HL/m74LS194_1/inst/Q0_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/HL/m74LS194_3/inst/Q2_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.778ns  (logic 2.492ns (32.041%)  route 5.286ns (67.959%))
  Logic Levels:           7  (LUT2=2 LUT3=3 LUT5=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.631     2.925    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y74         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.456     3.381 r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/Q
                         net (fo=2, routed)           0.668     4.049    design_int_1_i/M_ADD/QB/xor2_2/a0
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.154     4.203 r  design_int_1_i/M_ADD/QB/xor2_2/y0_INST_0/O
                         net (fo=3, routed)           0.832     5.035    design_int_1_i/M_ADD/QB/m7482_1/inst/A1
    SLICE_X44Y73         LUT3 (Prop_lut3_I0_O)        0.355     5.390 r  design_int_1_i/M_ADD/QB/m7482_1/inst/SUM2_INST_0/O
                         net (fo=1, routed)           0.851     6.242    design_int_1_i/M_ADD/and8_0/a3
    SLICE_X44Y73         LUT2 (Prop_lut2_I0_O)        0.354     6.596 r  design_int_1_i/M_ADD/and8_0/y3_INST_0/O
                         net (fo=2, routed)           0.970     7.566    design_int_1_i/ALU/m7482_2/inst/A2
    SLICE_X48Y74         LUT5 (Prop_lut5_I1_O)        0.332     7.898 r  design_int_1_i/ALU/m7482_2/inst/C2_INST_0/O
                         net (fo=3, routed)           0.827     8.725    design_int_1_i/ALU/m7482_1/inst/C0
    SLICE_X47Y74         LUT5 (Prop_lut5_I4_O)        0.154     8.879 r  design_int_1_i/ALU/m7482_1/inst/C2_INST_0/O
                         net (fo=2, routed)           0.859     9.737    design_int_1_i/ALU/m7482_0/inst/C0
    SLICE_X46Y74         LUT3 (Prop_lut3_I1_O)        0.356    10.093 r  design_int_1_i/ALU/m7482_0/inst/SUM1_INST_0/O
                         net (fo=1, routed)           0.278    10.372    design_int_1_i/HL/m74LS194_3/inst/D2
    SLICE_X46Y74         LUT3 (Prop_lut3_I0_O)        0.331    10.703 r  design_int_1_i/HL/m74LS194_3/inst/Q2__0/O
                         net (fo=1, routed)           0.000    10.703    design_int_1_i/HL/m74LS194_3/inst/Q2__0_n_0
    SLICE_X46Y74         FDCE                                         r  design_int_1_i/HL/m74LS194_3/inst/Q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/HL/m74LS194_3/inst/Q3_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.747ns  (logic 2.256ns (29.120%)  route 5.491ns (70.880%))
  Logic Levels:           7  (LUT2=2 LUT3=2 LUT5=3)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.631     2.925    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y74         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.456     3.381 r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/Q
                         net (fo=2, routed)           0.668     4.049    design_int_1_i/M_ADD/QB/xor2_2/a0
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.154     4.203 r  design_int_1_i/M_ADD/QB/xor2_2/y0_INST_0/O
                         net (fo=3, routed)           0.832     5.035    design_int_1_i/M_ADD/QB/m7482_1/inst/A1
    SLICE_X44Y73         LUT3 (Prop_lut3_I0_O)        0.355     5.390 r  design_int_1_i/M_ADD/QB/m7482_1/inst/SUM2_INST_0/O
                         net (fo=1, routed)           0.851     6.242    design_int_1_i/M_ADD/and8_0/a3
    SLICE_X44Y73         LUT2 (Prop_lut2_I0_O)        0.354     6.596 r  design_int_1_i/M_ADD/and8_0/y3_INST_0/O
                         net (fo=2, routed)           0.970     7.566    design_int_1_i/ALU/m7482_2/inst/A2
    SLICE_X48Y74         LUT5 (Prop_lut5_I1_O)        0.332     7.898 r  design_int_1_i/ALU/m7482_2/inst/C2_INST_0/O
                         net (fo=3, routed)           0.827     8.725    design_int_1_i/ALU/m7482_1/inst/C0
    SLICE_X47Y74         LUT5 (Prop_lut5_I4_O)        0.154     8.879 r  design_int_1_i/ALU/m7482_1/inst/C2_INST_0/O
                         net (fo=2, routed)           0.672     9.551    design_int_1_i/ALU/m7482_0/inst/C0
    SLICE_X46Y74         LUT5 (Prop_lut5_I2_O)        0.327     9.878 r  design_int_1_i/ALU/m7482_0/inst/SUM2_INST_0/O
                         net (fo=1, routed)           0.670    10.548    design_int_1_i/HL/m74LS194_3/inst/D3
    SLICE_X46Y74         LUT3 (Prop_lut3_I0_O)        0.124    10.672 r  design_int_1_i/HL/m74LS194_3/inst/Q3__0/O
                         net (fo=1, routed)           0.000    10.672    design_int_1_i/HL/m74LS194_3/inst/Q3__0_n_0
    SLICE_X46Y74         FDCE                                         r  design_int_1_i/HL/m74LS194_3/inst/Q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/HL/m74LS194_3/inst/Q0_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.574ns  (logic 2.132ns (32.432%)  route 4.442ns (67.568%))
  Logic Levels:           6  (LUT2=2 LUT3=3 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.631     2.925    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y74         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.456     3.381 r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/Q
                         net (fo=2, routed)           0.668     4.049    design_int_1_i/M_ADD/QB/xor2_2/a0
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.154     4.203 r  design_int_1_i/M_ADD/QB/xor2_2/y0_INST_0/O
                         net (fo=3, routed)           0.832     5.035    design_int_1_i/M_ADD/QB/m7482_1/inst/A1
    SLICE_X44Y73         LUT3 (Prop_lut3_I0_O)        0.355     5.390 r  design_int_1_i/M_ADD/QB/m7482_1/inst/SUM2_INST_0/O
                         net (fo=1, routed)           0.851     6.242    design_int_1_i/M_ADD/and8_0/a3
    SLICE_X44Y73         LUT2 (Prop_lut2_I0_O)        0.354     6.596 r  design_int_1_i/M_ADD/and8_0/y3_INST_0/O
                         net (fo=2, routed)           0.970     7.566    design_int_1_i/ALU/m7482_2/inst/A2
    SLICE_X48Y74         LUT5 (Prop_lut5_I1_O)        0.332     7.898 r  design_int_1_i/ALU/m7482_2/inst/C2_INST_0/O
                         net (fo=3, routed)           0.682     8.579    design_int_1_i/ALU/m7482_1/inst/C0
    SLICE_X48Y74         LUT3 (Prop_lut3_I1_O)        0.149     8.728 r  design_int_1_i/ALU/m7482_1/inst/SUM1_INST_0/O
                         net (fo=1, routed)           0.439     9.167    design_int_1_i/HL/m74LS194_3/inst/D0
    SLICE_X48Y74         LUT3 (Prop_lut3_I0_O)        0.332     9.499 r  design_int_1_i/HL/m74LS194_3/inst/Q0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     9.499    design_int_1_i/HL/m74LS194_3/inst/Q0_inferred__0/i__n_0
    SLICE_X48Y74         FDCE                                         r  design_int_1_i/HL/m74LS194_3/inst/Q0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/HL/m74LS194_3/inst/Q1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.504ns  (logic 1.899ns (29.196%)  route 4.605ns (70.804%))
  Logic Levels:           6  (LUT2=2 LUT3=2 LUT5=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.631     2.925    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y74         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.456     3.381 r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/Q
                         net (fo=2, routed)           0.668     4.049    design_int_1_i/M_ADD/QB/xor2_2/a0
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.154     4.203 r  design_int_1_i/M_ADD/QB/xor2_2/y0_INST_0/O
                         net (fo=3, routed)           0.832     5.035    design_int_1_i/M_ADD/QB/m7482_1/inst/A1
    SLICE_X44Y73         LUT3 (Prop_lut3_I0_O)        0.355     5.390 r  design_int_1_i/M_ADD/QB/m7482_1/inst/SUM2_INST_0/O
                         net (fo=1, routed)           0.851     6.242    design_int_1_i/M_ADD/and8_0/a3
    SLICE_X44Y73         LUT2 (Prop_lut2_I0_O)        0.354     6.596 r  design_int_1_i/M_ADD/and8_0/y3_INST_0/O
                         net (fo=2, routed)           0.970     7.566    design_int_1_i/ALU/m7482_2/inst/A2
    SLICE_X48Y74         LUT5 (Prop_lut5_I1_O)        0.332     7.898 r  design_int_1_i/ALU/m7482_2/inst/C2_INST_0/O
                         net (fo=3, routed)           0.827     8.725    design_int_1_i/ALU/m7482_1/inst/C0
    SLICE_X47Y74         LUT5 (Prop_lut5_I2_O)        0.124     8.849 r  design_int_1_i/ALU/m7482_1/inst/SUM2_INST_0/O
                         net (fo=1, routed)           0.457     9.305    design_int_1_i/HL/m74LS194_3/inst/D1
    SLICE_X48Y74         LUT3 (Prop_lut3_I0_O)        0.124     9.429 r  design_int_1_i/HL/m74LS194_3/inst/Q1__0/O
                         net (fo=1, routed)           0.000     9.429    design_int_1_i/HL/m74LS194_3/inst/Q1__0_n_0
    SLICE_X48Y74         FDCE                                         r  design_int_1_i/HL/m74LS194_3/inst/Q1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/HL/m74LS194_2/inst/Q3_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.228ns  (logic 2.005ns (32.192%)  route 4.223ns (67.808%))
  Logic Levels:           5  (LUT2=2 LUT3=2 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.631     2.925    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y74         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.456     3.381 r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/Q
                         net (fo=2, routed)           0.668     4.049    design_int_1_i/M_ADD/QB/xor2_2/a0
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.154     4.203 r  design_int_1_i/M_ADD/QB/xor2_2/y0_INST_0/O
                         net (fo=3, routed)           0.832     5.035    design_int_1_i/M_ADD/QB/m7482_1/inst/A1
    SLICE_X44Y73         LUT3 (Prop_lut3_I0_O)        0.355     5.390 r  design_int_1_i/M_ADD/QB/m7482_1/inst/SUM2_INST_0/O
                         net (fo=1, routed)           0.851     6.242    design_int_1_i/M_ADD/and8_0/a3
    SLICE_X44Y73         LUT2 (Prop_lut2_I0_O)        0.354     6.596 r  design_int_1_i/M_ADD/and8_0/y3_INST_0/O
                         net (fo=2, routed)           0.970     7.566    design_int_1_i/ALU/m7482_2/inst/A2
    SLICE_X48Y74         LUT5 (Prop_lut5_I4_O)        0.360     7.926 r  design_int_1_i/ALU/m7482_2/inst/SUM2_INST_0/O
                         net (fo=1, routed)           0.902     8.827    design_int_1_i/HL/m74LS194_2/inst/D3
    SLICE_X49Y74         LUT3 (Prop_lut3_I0_O)        0.326     9.153 r  design_int_1_i/HL/m74LS194_2/inst/Q3__0/O
                         net (fo=1, routed)           0.000     9.153    design_int_1_i/HL/m74LS194_2/inst/Q3__0_n_0
    SLICE_X49Y74         FDCE                                         r  design_int_1_i/HL/m74LS194_2/inst/Q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/HL/m74LS194_2/inst/Q2_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.832ns  (logic 1.200ns (24.836%)  route 3.632ns (75.164%))
  Logic Levels:           6  (LUT2=3 LUT3=3)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.631     2.925    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y74         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.456     3.381 r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.512     3.893    design_int_1_i/M_ADD/QB/xor2_1/a0
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124     4.017 r  design_int_1_i/M_ADD/QB/xor2_1/y0_INST_0/O
                         net (fo=2, routed)           0.451     4.468    design_int_1_i/M_ADD/QB/m7482_0/inst/A2
    SLICE_X43Y74         LUT3 (Prop_lut3_I0_O)        0.124     4.592 r  design_int_1_i/M_ADD/QB/m7482_0/inst/C2_INST_0/O
                         net (fo=3, routed)           0.841     5.433    design_int_1_i/M_ADD/QB/m7482_1/inst/C0
    SLICE_X44Y73         LUT2 (Prop_lut2_I0_O)        0.124     5.557 r  design_int_1_i/M_ADD/QB/m7482_1/inst/SUM1_INST_0/O
                         net (fo=1, routed)           0.488     6.045    design_int_1_i/M_ADD/and8_0/a2
    SLICE_X44Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.169 r  design_int_1_i/M_ADD/and8_0/y2_INST_0/O
                         net (fo=3, routed)           1.181     7.350    design_int_1_i/ALU/m7482_2/inst/A1
    SLICE_X48Y75         LUT3 (Prop_lut3_I2_O)        0.124     7.474 r  design_int_1_i/ALU/m7482_2/inst/SUM1_INST_0/O
                         net (fo=1, routed)           0.159     7.633    design_int_1_i/HL/m74LS194_2/inst/D2
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.124     7.757 r  design_int_1_i/HL/m74LS194_2/inst/Q2__0/O
                         net (fo=1, routed)           0.000     7.757    design_int_1_i/HL/m74LS194_2/inst/Q2__0_n_0
    SLICE_X48Y75         FDCE                                         r  design_int_1_i/HL/m74LS194_2/inst/Q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/HL/m74LS194_2/inst/Q0_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.623ns  (logic 1.628ns (35.213%)  route 2.995ns (64.787%))
  Logic Levels:           5  (LUT2=4 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.631     2.925    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y74         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.518     3.443 r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/Q
                         net (fo=2, routed)           0.277     3.720    design_int_1_i/M_ADD/QB/xor2_0/a0
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124     3.844 r  design_int_1_i/M_ADD/QB/xor2_0/y0_INST_0/O
                         net (fo=3, routed)           0.442     4.286    design_int_1_i/M_ADD/QB/m7482_0/inst/A1
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.150     4.436 r  design_int_1_i/M_ADD/QB/m7482_0/inst/SUM1_INST_0/O
                         net (fo=1, routed)           0.817     5.253    design_int_1_i/M_ADD/and8_0/a0
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.332     5.585 r  design_int_1_i/M_ADD/and8_0/y0_INST_0/O
                         net (fo=3, routed)           0.800     6.385    design_int_1_i/ALU/m7482_3/inst/A1
    SLICE_X46Y75         LUT2 (Prop_lut2_I1_O)        0.149     6.534 r  design_int_1_i/ALU/m7482_3/inst/SUM1_INST_0/O
                         net (fo=1, routed)           0.659     7.193    design_int_1_i/HL/m74LS194_2/inst/D0
    SLICE_X47Y75         LUT3 (Prop_lut3_I0_O)        0.355     7.548 r  design_int_1_i/HL/m74LS194_2/inst/Q0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     7.548    design_int_1_i/HL/m74LS194_2/inst/Q0_inferred__0/i__n_0
    SLICE_X47Y75         FDCE                                         r  design_int_1_i/HL/m74LS194_2/inst/Q0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/HL/m74LS194_2/inst/Q1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.479ns  (logic 1.741ns (38.867%)  route 2.738ns (61.133%))
  Logic Levels:           5  (LUT2=2 LUT3=2 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.631     2.925    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y74         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.456     3.381 r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/Q
                         net (fo=2, routed)           0.512     3.893    design_int_1_i/M_ADD/QB/xor2_1/a0
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.124     4.017 r  design_int_1_i/M_ADD/QB/xor2_1/y0_INST_0/O
                         net (fo=2, routed)           0.451     4.468    design_int_1_i/M_ADD/QB/m7482_0/inst/A2
    SLICE_X43Y74         LUT3 (Prop_lut3_I2_O)        0.118     4.586 r  design_int_1_i/M_ADD/QB/m7482_0/inst/SUM2_INST_0/O
                         net (fo=1, routed)           0.436     5.022    design_int_1_i/M_ADD/and8_0/a1
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.351     5.373 r  design_int_1_i/M_ADD/and8_0/y1_INST_0/O
                         net (fo=2, routed)           1.023     6.396    design_int_1_i/ALU/m7482_3/inst/A2
    SLICE_X46Y75         LUT4 (Prop_lut4_I3_O)        0.361     6.757 r  design_int_1_i/ALU/m7482_3/inst/SUM2_INST_0/O
                         net (fo=1, routed)           0.316     7.073    design_int_1_i/HL/m74LS194_2/inst/D1
    SLICE_X48Y75         LUT3 (Prop_lut3_I0_O)        0.331     7.404 r  design_int_1_i/HL/m74LS194_2/inst/Q1__0/O
                         net (fo=1, routed)           0.000     7.404    design_int_1_i/HL/m74LS194_2/inst/Q1__0_n_0
    SLICE_X48Y75         FDCE                                         r  design_int_1_i/HL/m74LS194_2/inst/Q1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/HL/m74LS194_2/inst/Q0_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.011ns  (logic 0.642ns (21.325%)  route 2.369ns (78.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.634     2.928    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y76         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=10, routed)          1.632     5.078    design_int_1_i/HL/m74LS194_2/inst/CLR_n
    SLICE_X47Y75         LUT1 (Prop_lut1_I0_O)        0.124     5.202 f  design_int_1_i/HL/m74LS194_2/inst/Q3_i_1/O
                         net (fo=4, routed)           0.737     5.939    design_int_1_i/HL/m74LS194_2/inst/Q3_i_1_n_0
    SLICE_X47Y75         FDCE                                         f  design_int_1_i/HL/m74LS194_2/inst/Q0_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/HL/m74LS194_3/inst/Q0_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.909ns  (logic 0.670ns (23.031%)  route 2.239ns (76.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        1.634     2.928    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y76         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.518     3.446 r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=10, routed)          1.632     5.078    design_int_1_i/HL/m74LS194_3/inst/CLR_n
    SLICE_X47Y75         LUT1 (Prop_lut1_I0_O)        0.152     5.230 f  design_int_1_i/HL/m74LS194_3/inst/Q3_i_1/O
                         net (fo=4, routed)           0.607     5.837    design_int_1_i/HL/m74LS194_3/inst/Q3_i_1_n_0
    SLICE_X48Y74         FDCE                                         f  design_int_1_i/HL/m74LS194_3/inst/Q0_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/HL/m74LS194_1/inst/Q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.398%)  route 0.133ns (41.602%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.544     0.880    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y76         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.141     1.021 f  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[16]/Q
                         net (fo=2, routed)           0.133     1.153    design_int_1_i/HL/m74LS194_1/inst/D3
    SLICE_X44Y76         LUT5 (Prop_lut5_I0_O)        0.045     1.198 r  design_int_1_i/HL/m74LS194_1/inst/Q3__0/O
                         net (fo=1, routed)           0.000     1.198    design_int_1_i/HL/m74LS194_1/inst/Q3__0_n_0
    SLICE_X44Y76         FDCE                                         r  design_int_1_i/HL/m74LS194_1/inst/Q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/HL/m74LS194_0/inst/Q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.184%)  route 0.170ns (47.816%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.546     0.882    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y77         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/Q
                         net (fo=2, routed)           0.170     1.193    design_int_1_i/HL/m74LS194_0/inst/D2
    SLICE_X44Y77         LUT5 (Prop_lut5_I0_O)        0.045     1.238 r  design_int_1_i/HL/m74LS194_0/inst/Q2__0/O
                         net (fo=1, routed)           0.000     1.238    design_int_1_i/HL/m74LS194_0/inst/Q2__0_n_0
    SLICE_X44Y77         FDCE                                         r  design_int_1_i/HL/m74LS194_0/inst/Q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/HL/m74LS194_0/inst/Q1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.186ns (47.434%)  route 0.206ns (52.566%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.546     0.882    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y77         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/Q
                         net (fo=2, routed)           0.206     1.229    design_int_1_i/HL/m74LS194_0/inst/D1
    SLICE_X44Y77         LUT5 (Prop_lut5_I0_O)        0.045     1.274 r  design_int_1_i/HL/m74LS194_0/inst/Q1__0/O
                         net (fo=1, routed)           0.000     1.274    design_int_1_i/HL/m74LS194_0/inst/Q1__0_n_0
    SLICE_X44Y77         FDCE                                         r  design_int_1_i/HL/m74LS194_0/inst/Q1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/HL/m74LS194_1/inst/Q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.186ns (46.218%)  route 0.216ns (53.782%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.544     0.880    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y76         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.141     1.021 f  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/Q
                         net (fo=2, routed)           0.216     1.237    design_int_1_i/HL/m74LS194_1/inst/D2
    SLICE_X44Y76         LUT5 (Prop_lut5_I0_O)        0.045     1.282 r  design_int_1_i/HL/m74LS194_1/inst/Q2__0/O
                         net (fo=1, routed)           0.000     1.282    design_int_1_i/HL/m74LS194_1/inst/Q2__0_n_0
    SLICE_X44Y76         FDCE                                         r  design_int_1_i/HL/m74LS194_1/inst/Q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/HL/m74LS194_0/inst/Q0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.227ns (50.490%)  route 0.223ns (49.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.546     0.882    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y77         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.128     1.010 f  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=2, routed)           0.223     1.232    design_int_1_i/HL/m74LS194_0/inst/D0
    SLICE_X44Y77         LUT5 (Prop_lut5_I0_O)        0.099     1.331 r  design_int_1_i/HL/m74LS194_0/inst/Q0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     1.331    design_int_1_i/HL/m74LS194_0/inst/Q0_inferred__0/i__n_0
    SLICE_X44Y77         FDCE                                         r  design_int_1_i/HL/m74LS194_0/inst/Q0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/HL/m74LS194_1/inst/Q1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.186ns (38.920%)  route 0.292ns (61.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.544     0.880    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y76         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.141     1.021 f  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/Q
                         net (fo=2, routed)           0.292     1.313    design_int_1_i/HL/m74LS194_1/inst/D1
    SLICE_X44Y76         LUT5 (Prop_lut5_I0_O)        0.045     1.358 r  design_int_1_i/HL/m74LS194_1/inst/Q1__0/O
                         net (fo=1, routed)           0.000     1.358    design_int_1_i/HL/m74LS194_1/inst/Q1__0_n_0
    SLICE_X44Y76         FDCE                                         r  design_int_1_i/HL/m74LS194_1/inst/Q1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/HL/m74LS194_1/inst/Q0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.485ns  (logic 0.186ns (38.316%)  route 0.299ns (61.684%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.546     0.882    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y77         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.299     1.322    design_int_1_i/HL/m74LS194_1/inst/D0
    SLICE_X44Y76         LUT5 (Prop_lut5_I0_O)        0.045     1.367 r  design_int_1_i/HL/m74LS194_1/inst/Q0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     1.367    design_int_1_i/HL/m74LS194_1/inst/Q0_inferred__0/i__n_0
    SLICE_X44Y76         FDCE                                         r  design_int_1_i/HL/m74LS194_1/inst/Q0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/HL/m74LS194_0/inst/Q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.527ns  (logic 0.186ns (35.279%)  route 0.341ns (64.721%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.546     0.882    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y77         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/Q
                         net (fo=2, routed)           0.341     1.364    design_int_1_i/HL/m74LS194_0/inst/D3
    SLICE_X45Y77         LUT5 (Prop_lut5_I0_O)        0.045     1.409 r  design_int_1_i/HL/m74LS194_0/inst/Q3__0/O
                         net (fo=1, routed)           0.000     1.409    design_int_1_i/HL/m74LS194_0/inst/Q3__0_n_0
    SLICE_X45Y77         FDCE                                         r  design_int_1_i/HL/m74LS194_0/inst/Q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/HL/m74LS194_1/inst/Q0_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.657ns  (logic 0.208ns (31.642%)  route 0.449ns (68.358%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.544     0.880    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y76         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.164     1.044 r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=10, routed)          0.322     1.366    design_int_1_i/HL/m74LS194_1/inst/CLR_n
    SLICE_X44Y77         LUT1 (Prop_lut1_I0_O)        0.044     1.410 f  design_int_1_i/HL/m74LS194_1/inst/Q3_i_1/O
                         net (fo=4, routed)           0.127     1.537    design_int_1_i/HL/m74LS194_1/inst/Q3_i_1_n_0
    SLICE_X44Y76         FDCE                                         f  design_int_1_i/HL/m74LS194_1/inst/Q0_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_int_1_i/HL/m74LS194_1/inst/Q1_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.657ns  (logic 0.208ns (31.642%)  route 0.449ns (68.358%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_int_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6961, routed)        0.544     0.880    design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y76         FDRE                                         r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76         FDRE (Prop_fdre_C_Q)         0.164     1.044 r  design_int_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=10, routed)          0.322     1.366    design_int_1_i/HL/m74LS194_1/inst/CLR_n
    SLICE_X44Y77         LUT1 (Prop_lut1_I0_O)        0.044     1.410 f  design_int_1_i/HL/m74LS194_1/inst/Q3_i_1/O
                         net (fo=4, routed)           0.127     1.537    design_int_1_i/HL/m74LS194_1/inst/Q3_i_1_n_0
    SLICE_X44Y76         FDCE                                         f  design_int_1_i/HL/m74LS194_1/inst/Q1_reg/CLR
  -------------------------------------------------------------------    -------------------





