
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000dc  00800200  00001df4  00001e88  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001df4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000043  008002dc  008002dc  00001f64  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001f64  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000338  00000000  00000000  00001fc0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000023a1  00000000  00000000  000022f8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001292  00000000  00000000  00004699  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001a9b  00000000  00000000  0000592b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000798  00000000  00000000  000073c8  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000810  00000000  00000000  00007b60  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000011cb  00000000  00000000  00008370  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000258  00000000  00000000  0000953b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	e6 c1       	rjmp	.+972    	; 0x3f2 <__vector_9>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	16 c2       	rjmp	.+1068   	; 0x4a2 <__vector_29>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	b6 c3       	rjmp	.+1900   	; 0x7fa <__vector_35>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	a1 c7       	rjmp	.+3906   	; 0xfe0 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	0b 08       	sbc	r0, r11
      e6:	5d 08       	sbc	r5, r13
      e8:	5d 08       	sbc	r5, r13
      ea:	5d 08       	sbc	r5, r13
      ec:	5d 08       	sbc	r5, r13
      ee:	5d 08       	sbc	r5, r13
      f0:	5d 08       	sbc	r5, r13
      f2:	5d 08       	sbc	r5, r13
      f4:	0b 08       	sbc	r0, r11
      f6:	5d 08       	sbc	r5, r13
      f8:	5d 08       	sbc	r5, r13
      fa:	5d 08       	sbc	r5, r13
      fc:	5d 08       	sbc	r5, r13
      fe:	5d 08       	sbc	r5, r13
     100:	5d 08       	sbc	r5, r13
     102:	5d 08       	sbc	r5, r13
     104:	0d 08       	sbc	r0, r13
     106:	5d 08       	sbc	r5, r13
     108:	5d 08       	sbc	r5, r13
     10a:	5d 08       	sbc	r5, r13
     10c:	5d 08       	sbc	r5, r13
     10e:	5d 08       	sbc	r5, r13
     110:	5d 08       	sbc	r5, r13
     112:	5d 08       	sbc	r5, r13
     114:	5d 08       	sbc	r5, r13
     116:	5d 08       	sbc	r5, r13
     118:	5d 08       	sbc	r5, r13
     11a:	5d 08       	sbc	r5, r13
     11c:	5d 08       	sbc	r5, r13
     11e:	5d 08       	sbc	r5, r13
     120:	5d 08       	sbc	r5, r13
     122:	5d 08       	sbc	r5, r13
     124:	0d 08       	sbc	r0, r13
     126:	5d 08       	sbc	r5, r13
     128:	5d 08       	sbc	r5, r13
     12a:	5d 08       	sbc	r5, r13
     12c:	5d 08       	sbc	r5, r13
     12e:	5d 08       	sbc	r5, r13
     130:	5d 08       	sbc	r5, r13
     132:	5d 08       	sbc	r5, r13
     134:	5d 08       	sbc	r5, r13
     136:	5d 08       	sbc	r5, r13
     138:	5d 08       	sbc	r5, r13
     13a:	5d 08       	sbc	r5, r13
     13c:	5d 08       	sbc	r5, r13
     13e:	5d 08       	sbc	r5, r13
     140:	5d 08       	sbc	r5, r13
     142:	5d 08       	sbc	r5, r13
     144:	59 08       	sbc	r5, r9
     146:	5d 08       	sbc	r5, r13
     148:	5d 08       	sbc	r5, r13
     14a:	5d 08       	sbc	r5, r13
     14c:	5d 08       	sbc	r5, r13
     14e:	5d 08       	sbc	r5, r13
     150:	5d 08       	sbc	r5, r13
     152:	5d 08       	sbc	r5, r13
     154:	36 08       	sbc	r3, r6
     156:	5d 08       	sbc	r5, r13
     158:	5d 08       	sbc	r5, r13
     15a:	5d 08       	sbc	r5, r13
     15c:	5d 08       	sbc	r5, r13
     15e:	5d 08       	sbc	r5, r13
     160:	5d 08       	sbc	r5, r13
     162:	5d 08       	sbc	r5, r13
     164:	5d 08       	sbc	r5, r13
     166:	5d 08       	sbc	r5, r13
     168:	5d 08       	sbc	r5, r13
     16a:	5d 08       	sbc	r5, r13
     16c:	5d 08       	sbc	r5, r13
     16e:	5d 08       	sbc	r5, r13
     170:	5d 08       	sbc	r5, r13
     172:	5d 08       	sbc	r5, r13
     174:	2a 08       	sbc	r2, r10
     176:	5d 08       	sbc	r5, r13
     178:	5d 08       	sbc	r5, r13
     17a:	5d 08       	sbc	r5, r13
     17c:	5d 08       	sbc	r5, r13
     17e:	5d 08       	sbc	r5, r13
     180:	5d 08       	sbc	r5, r13
     182:	5d 08       	sbc	r5, r13
     184:	48 08       	sbc	r4, r8

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e4 ef       	ldi	r30, 0xF4	; 244
     19e:	fd e1       	ldi	r31, 0x1D	; 29
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	ac 3d       	cpi	r26, 0xDC	; 220
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	23 e0       	ldi	r18, 0x03	; 3
     1b2:	ac ed       	ldi	r26, 0xDC	; 220
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	af 31       	cpi	r26, 0x1F	; 31
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	f1 d5       	rcall	.+3042   	; 0xda4 <main>
     1c2:	0c 94 f8 0e 	jmp	0x1df0	; 0x1df0 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <CAN_init>:
		return -1;
	} else if (test_bit(MCP2515_read(MCP_TXB0CTRL), 5)){
		return -2;
	}
	return 0; 
}
     1c8:	cf 93       	push	r28
     1ca:	df 93       	push	r29
     1cc:	1f 92       	push	r1
     1ce:	cd b7       	in	r28, 0x3d	; 61
     1d0:	de b7       	in	r29, 0x3e	; 62
     1d2:	6a d6       	rcall	.+3284   	; 0xea8 <SPI_init>
     1d4:	a3 d5       	rcall	.+2886   	; 0xd1c <MCP2515_reset>
     1d6:	8f e9       	ldi	r24, 0x9F	; 159
     1d8:	9f e0       	ldi	r25, 0x0F	; 15
     1da:	01 97       	sbiw	r24, 0x01	; 1
     1dc:	f1 f7       	brne	.-4      	; 0x1da <CAN_init+0x12>
     1de:	00 c0       	rjmp	.+0      	; 0x1e0 <CAN_init+0x18>
     1e0:	00 00       	nop
     1e2:	8e e0       	ldi	r24, 0x0E	; 14
     1e4:	a0 d5       	rcall	.+2880   	; 0xd26 <MCP2515_read>
     1e6:	89 83       	std	Y+1, r24	; 0x01
     1e8:	89 81       	ldd	r24, Y+1	; 0x01
     1ea:	80 7e       	andi	r24, 0xE0	; 224
     1ec:	80 38       	cpi	r24, 0x80	; 128
     1ee:	39 f0       	breq	.+14     	; 0x1fe <CAN_init+0x36>
     1f0:	87 e0       	ldi	r24, 0x07	; 7
     1f2:	92 e0       	ldi	r25, 0x02	; 2
     1f4:	0e 94 ef 0a 	call	0x15de	; 0x15de <puts>
     1f8:	81 e0       	ldi	r24, 0x01	; 1
     1fa:	90 e0       	ldi	r25, 0x00	; 0
     1fc:	2d c0       	rjmp	.+90     	; 0x258 <CAN_init+0x90>
     1fe:	41 e0       	ldi	r20, 0x01	; 1
     200:	61 e0       	ldi	r22, 0x01	; 1
     202:	8b e2       	ldi	r24, 0x2B	; 43
     204:	bb d5       	rcall	.+2934   	; 0xd7c <MCP2515_bit_modify>
     206:	4f ef       	ldi	r20, 0xFF	; 255
     208:	60 e6       	ldi	r22, 0x60	; 96
     20a:	80 e6       	ldi	r24, 0x60	; 96
     20c:	b7 d5       	rcall	.+2926   	; 0xd7c <MCP2515_bit_modify>
     20e:	40 e0       	ldi	r20, 0x00	; 0
     210:	60 ee       	ldi	r22, 0xE0	; 224
     212:	8f e0       	ldi	r24, 0x0F	; 15
     214:	b3 d5       	rcall	.+2918   	; 0xd7c <MCP2515_bit_modify>
     216:	8e e0       	ldi	r24, 0x0E	; 14
     218:	86 d5       	rcall	.+2828   	; 0xd26 <MCP2515_read>
     21a:	89 83       	std	Y+1, r24	; 0x01
     21c:	89 81       	ldd	r24, Y+1	; 0x01
     21e:	80 7e       	andi	r24, 0xE0	; 224
     220:	39 f0       	breq	.+14     	; 0x230 <CAN_init+0x68>
     222:	82 e3       	ldi	r24, 0x32	; 50
     224:	92 e0       	ldi	r25, 0x02	; 2
     226:	0e 94 ef 0a 	call	0x15de	; 0x15de <puts>
     22a:	81 e0       	ldi	r24, 0x01	; 1
     22c:	90 e0       	ldi	r25, 0x00	; 0
     22e:	14 c0       	rjmp	.+40     	; 0x258 <CAN_init+0x90>
     230:	eb e6       	ldi	r30, 0x6B	; 107
     232:	f0 e0       	ldi	r31, 0x00	; 0
     234:	80 81       	ld	r24, Z
     236:	80 64       	ori	r24, 0x40	; 64
     238:	80 83       	st	Z, r24
     23a:	e8 e6       	ldi	r30, 0x68	; 104
     23c:	f0 e0       	ldi	r31, 0x00	; 0
     23e:	80 81       	ld	r24, Z
     240:	81 60       	ori	r24, 0x01	; 1
     242:	80 83       	st	Z, r24
     244:	e9 e6       	ldi	r30, 0x69	; 105
     246:	f0 e0       	ldi	r31, 0x00	; 0
     248:	80 81       	ld	r24, Z
     24a:	8d 7f       	andi	r24, 0xFD	; 253
     24c:	80 83       	st	Z, r24
     24e:	80 81       	ld	r24, Z
     250:	8e 7f       	andi	r24, 0xFE	; 254
     252:	80 83       	st	Z, r24
     254:	80 e0       	ldi	r24, 0x00	; 0
     256:	90 e0       	ldi	r25, 0x00	; 0
     258:	0f 90       	pop	r0
     25a:	df 91       	pop	r29
     25c:	cf 91       	pop	r28
     25e:	08 95       	ret

00000260 <CAN_transmit_complete>:
     260:	80 e3       	ldi	r24, 0x30	; 48
     262:	61 d5       	rcall	.+2754   	; 0xd26 <MCP2515_read>
     264:	86 95       	lsr	r24
     266:	86 95       	lsr	r24
     268:	86 95       	lsr	r24
     26a:	91 e0       	ldi	r25, 0x01	; 1
     26c:	89 27       	eor	r24, r25
     26e:	81 70       	andi	r24, 0x01	; 1
     270:	90 e0       	ldi	r25, 0x00	; 0
     272:	08 95       	ret

00000274 <CAN_send>:
     274:	ef 92       	push	r14
     276:	ff 92       	push	r15
     278:	0f 93       	push	r16
     27a:	1f 93       	push	r17
     27c:	cf 93       	push	r28
     27e:	df 93       	push	r29
     280:	7c 01       	movw	r14, r24
     282:	ee df       	rcall	.-36     	; 0x260 <CAN_transmit_complete>
     284:	89 2b       	or	r24, r25
     286:	b1 f1       	breq	.+108    	; 0x2f4 <CAN_send+0x80>
     288:	f7 01       	movw	r30, r14
     28a:	60 81       	ld	r22, Z
     28c:	66 95       	lsr	r22
     28e:	66 95       	lsr	r22
     290:	66 95       	lsr	r22
     292:	81 e3       	ldi	r24, 0x31	; 49
     294:	56 d5       	rcall	.+2732   	; 0xd42 <MCP2515_write>
     296:	f7 01       	movw	r30, r14
     298:	60 81       	ld	r22, Z
     29a:	62 95       	swap	r22
     29c:	66 0f       	add	r22, r22
     29e:	60 7e       	andi	r22, 0xE0	; 224
     2a0:	82 e3       	ldi	r24, 0x32	; 50
     2a2:	4f d5       	rcall	.+2718   	; 0xd42 <MCP2515_write>
     2a4:	f7 01       	movw	r30, r14
     2a6:	62 81       	ldd	r22, Z+2	; 0x02
     2a8:	6f 70       	andi	r22, 0x0F	; 15
     2aa:	85 e3       	ldi	r24, 0x35	; 53
     2ac:	4a d5       	rcall	.+2708   	; 0xd42 <MCP2515_write>
     2ae:	f7 01       	movw	r30, r14
     2b0:	82 81       	ldd	r24, Z+2	; 0x02
     2b2:	93 81       	ldd	r25, Z+3	; 0x03
     2b4:	89 30       	cpi	r24, 0x09	; 9
     2b6:	91 05       	cpc	r25, r1
     2b8:	54 f0       	brlt	.+20     	; 0x2ce <CAN_send+0x5a>
     2ba:	88 e0       	ldi	r24, 0x08	; 8
     2bc:	90 e0       	ldi	r25, 0x00	; 0
     2be:	93 83       	std	Z+3, r25	; 0x03
     2c0:	82 83       	std	Z+2, r24	; 0x02
     2c2:	87 01       	movw	r16, r14
     2c4:	0c 5f       	subi	r16, 0xFC	; 252
     2c6:	1f 4f       	sbci	r17, 0xFF	; 255
     2c8:	c0 e0       	ldi	r28, 0x00	; 0
     2ca:	d0 e0       	ldi	r29, 0x00	; 0
     2cc:	04 c0       	rjmp	.+8      	; 0x2d6 <CAN_send+0x62>
     2ce:	18 16       	cp	r1, r24
     2d0:	19 06       	cpc	r1, r25
     2d2:	bc f3       	brlt	.-18     	; 0x2c2 <CAN_send+0x4e>
     2d4:	0d c0       	rjmp	.+26     	; 0x2f0 <CAN_send+0x7c>
     2d6:	f8 01       	movw	r30, r16
     2d8:	61 91       	ld	r22, Z+
     2da:	8f 01       	movw	r16, r30
     2dc:	8c 2f       	mov	r24, r28
     2de:	8a 5c       	subi	r24, 0xCA	; 202
     2e0:	30 d5       	rcall	.+2656   	; 0xd42 <MCP2515_write>
     2e2:	21 96       	adiw	r28, 0x01	; 1
     2e4:	f7 01       	movw	r30, r14
     2e6:	22 81       	ldd	r18, Z+2	; 0x02
     2e8:	33 81       	ldd	r19, Z+3	; 0x03
     2ea:	c2 17       	cp	r28, r18
     2ec:	d3 07       	cpc	r29, r19
     2ee:	9c f3       	brlt	.-26     	; 0x2d6 <CAN_send+0x62>
     2f0:	81 e0       	ldi	r24, 0x01	; 1
     2f2:	36 d5       	rcall	.+2668   	; 0xd60 <MCP2515_request_to_send>
     2f4:	df 91       	pop	r29
     2f6:	cf 91       	pop	r28
     2f8:	1f 91       	pop	r17
     2fa:	0f 91       	pop	r16
     2fc:	ff 90       	pop	r15
     2fe:	ef 90       	pop	r14
     300:	08 95       	ret

00000302 <CAN_recieve>:
     302:	7f 92       	push	r7
     304:	8f 92       	push	r8
     306:	9f 92       	push	r9
     308:	af 92       	push	r10
     30a:	bf 92       	push	r11
     30c:	cf 92       	push	r12
     30e:	df 92       	push	r13
     310:	ef 92       	push	r14
     312:	ff 92       	push	r15
     314:	0f 93       	push	r16
     316:	1f 93       	push	r17
     318:	cf 93       	push	r28
     31a:	df 93       	push	r29
     31c:	cd b7       	in	r28, 0x3d	; 61
     31e:	de b7       	in	r29, 0x3e	; 62
     320:	2c 97       	sbiw	r28, 0x0c	; 12
     322:	0f b6       	in	r0, 0x3f	; 63
     324:	f8 94       	cli
     326:	de bf       	out	0x3e, r29	; 62
     328:	0f be       	out	0x3f, r0	; 63
     32a:	cd bf       	out	0x3d, r28	; 61
     32c:	5c 01       	movw	r10, r24
     32e:	81 e6       	ldi	r24, 0x61	; 97
     330:	fa d4       	rcall	.+2548   	; 0xd26 <MCP2515_read>
     332:	88 2e       	mov	r8, r24
     334:	82 e6       	ldi	r24, 0x62	; 98
     336:	f7 d4       	rcall	.+2542   	; 0xd26 <MCP2515_read>
     338:	82 95       	swap	r24
     33a:	86 95       	lsr	r24
     33c:	87 70       	andi	r24, 0x07	; 7
     33e:	91 2c       	mov	r9, r1
     340:	88 0c       	add	r8, r8
     342:	99 1c       	adc	r9, r9
     344:	88 0c       	add	r8, r8
     346:	99 1c       	adc	r9, r9
     348:	88 0c       	add	r8, r8
     34a:	99 1c       	adc	r9, r9
     34c:	88 2a       	or	r8, r24
     34e:	85 e6       	ldi	r24, 0x65	; 101
     350:	ea d4       	rcall	.+2516   	; 0xd26 <MCP2515_read>
     352:	8f 70       	andi	r24, 0x0F	; 15
     354:	c8 2e       	mov	r12, r24
     356:	d1 2c       	mov	r13, r1
     358:	89 e0       	ldi	r24, 0x09	; 9
     35a:	c8 16       	cp	r12, r24
     35c:	d1 04       	cpc	r13, r1
     35e:	24 f0       	brlt	.+8      	; 0x368 <CAN_recieve+0x66>
     360:	68 94       	set
     362:	cc 24       	eor	r12, r12
     364:	c3 f8       	bld	r12, 3
     366:	d1 2c       	mov	r13, r1
     368:	1c 14       	cp	r1, r12
     36a:	1d 04       	cpc	r1, r13
     36c:	9c f4       	brge	.+38     	; 0x394 <CAN_recieve+0x92>
     36e:	8e 01       	movw	r16, r28
     370:	0b 5f       	subi	r16, 0xFB	; 251
     372:	1f 4f       	sbci	r17, 0xFF	; 255
     374:	78 01       	movw	r14, r16
     376:	ec 0c       	add	r14, r12
     378:	fd 1c       	adc	r15, r13
     37a:	0f 2e       	mov	r0, r31
     37c:	f6 e6       	ldi	r31, 0x66	; 102
     37e:	7f 2e       	mov	r7, r31
     380:	f0 2d       	mov	r31, r0
     382:	87 2d       	mov	r24, r7
     384:	d0 d4       	rcall	.+2464   	; 0xd26 <MCP2515_read>
     386:	f8 01       	movw	r30, r16
     388:	81 93       	st	Z+, r24
     38a:	8f 01       	movw	r16, r30
     38c:	73 94       	inc	r7
     38e:	ee 15       	cp	r30, r14
     390:	ff 05       	cpc	r31, r15
     392:	b9 f7       	brne	.-18     	; 0x382 <CAN_recieve+0x80>
     394:	10 92 ea 02 	sts	0x02EA, r1
     398:	9a 82       	std	Y+2, r9	; 0x02
     39a:	89 82       	std	Y+1, r8	; 0x01
     39c:	dc 82       	std	Y+4, r13	; 0x04
     39e:	cb 82       	std	Y+3, r12	; 0x03
     3a0:	8c e0       	ldi	r24, 0x0C	; 12
     3a2:	fe 01       	movw	r30, r28
     3a4:	31 96       	adiw	r30, 0x01	; 1
     3a6:	d5 01       	movw	r26, r10
     3a8:	01 90       	ld	r0, Z+
     3aa:	0d 92       	st	X+, r0
     3ac:	8a 95       	dec	r24
     3ae:	e1 f7       	brne	.-8      	; 0x3a8 <CAN_recieve+0xa6>
     3b0:	c5 01       	movw	r24, r10
     3b2:	2c 96       	adiw	r28, 0x0c	; 12
     3b4:	0f b6       	in	r0, 0x3f	; 63
     3b6:	f8 94       	cli
     3b8:	de bf       	out	0x3e, r29	; 62
     3ba:	0f be       	out	0x3f, r0	; 63
     3bc:	cd bf       	out	0x3d, r28	; 61
     3be:	df 91       	pop	r29
     3c0:	cf 91       	pop	r28
     3c2:	1f 91       	pop	r17
     3c4:	0f 91       	pop	r16
     3c6:	ff 90       	pop	r15
     3c8:	ef 90       	pop	r14
     3ca:	df 90       	pop	r13
     3cc:	cf 90       	pop	r12
     3ce:	bf 90       	pop	r11
     3d0:	af 90       	pop	r10
     3d2:	9f 90       	pop	r9
     3d4:	8f 90       	pop	r8
     3d6:	7f 90       	pop	r7
     3d8:	08 95       	ret

000003da <CAN_int_vect>:

void CAN_int_vect(){
	//set recieve flag to 0
	MCP2515_bit_modify(MCP_CANINTF, 0x01, 0x00);
     3da:	40 e0       	ldi	r20, 0x00	; 0
     3dc:	61 e0       	ldi	r22, 0x01	; 1
     3de:	8c e2       	ldi	r24, 0x2C	; 44
     3e0:	cd d4       	rcall	.+2458   	; 0xd7c <MCP2515_bit_modify>
	//set transmit flag to 0 
	MCP2515_bit_modify(MCP_CANINTF, 0x04, 0x00);
     3e2:	40 e0       	ldi	r20, 0x00	; 0
     3e4:	64 e0       	ldi	r22, 0x04	; 4
     3e6:	8c e2       	ldi	r24, 0x2C	; 44
     3e8:	c9 d4       	rcall	.+2450   	; 0xd7c <MCP2515_bit_modify>
	rx_int_flag = 1;
     3ea:	81 e0       	ldi	r24, 0x01	; 1
     3ec:	80 93 ea 02 	sts	0x02EA, r24
     3f0:	08 95       	ret

000003f2 <__vector_9>:
	
}

ISR(PCINT0_vect){
     3f2:	1f 92       	push	r1
     3f4:	0f 92       	push	r0
     3f6:	0f b6       	in	r0, 0x3f	; 63
     3f8:	0f 92       	push	r0
     3fa:	11 24       	eor	r1, r1
     3fc:	0b b6       	in	r0, 0x3b	; 59
     3fe:	0f 92       	push	r0
     400:	2f 93       	push	r18
     402:	3f 93       	push	r19
     404:	4f 93       	push	r20
     406:	5f 93       	push	r21
     408:	6f 93       	push	r22
     40a:	7f 93       	push	r23
     40c:	8f 93       	push	r24
     40e:	9f 93       	push	r25
     410:	af 93       	push	r26
     412:	bf 93       	push	r27
     414:	ef 93       	push	r30
     416:	ff 93       	push	r31
	//RX0 interrupt flag set to 0
	CAN_int_vect();
     418:	e0 df       	rcall	.-64     	; 0x3da <CAN_int_vect>
     41a:	ff 91       	pop	r31
     41c:	ef 91       	pop	r30
     41e:	bf 91       	pop	r27
     420:	af 91       	pop	r26
     422:	9f 91       	pop	r25
     424:	8f 91       	pop	r24
     426:	7f 91       	pop	r23
     428:	6f 91       	pop	r22
     42a:	5f 91       	pop	r21
     42c:	4f 91       	pop	r20
     42e:	3f 91       	pop	r19
     430:	2f 91       	pop	r18
     432:	0f 90       	pop	r0
     434:	0b be       	out	0x3b, r0	; 59
     436:	0f 90       	pop	r0
     438:	0f be       	out	0x3f, r0	; 63
     43a:	0f 90       	pop	r0
     43c:	1f 90       	pop	r1
     43e:	18 95       	reti

00000440 <ADC_init>:
volatile int ADC_ready;


void ADC_init(void){
	//Set PF0 to input
	clr_bit(DDRF, PF0);
     440:	80 98       	cbi	0x10, 0	; 16
	//enable ADC
	set_bit(ADCSRA, ADEN);
     442:	ea e7       	ldi	r30, 0x7A	; 122
     444:	f0 e0       	ldi	r31, 0x00	; 0
     446:	80 81       	ld	r24, Z
     448:	80 68       	ori	r24, 0x80	; 128
     44a:	80 83       	st	Z, r24
	//set prescaler to 128
	set_bit(ADCSRA, ADPS2);
     44c:	80 81       	ld	r24, Z
     44e:	84 60       	ori	r24, 0x04	; 4
     450:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS1);
     452:	80 81       	ld	r24, Z
     454:	82 60       	ori	r24, 0x02	; 2
     456:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS0);
     458:	80 81       	ld	r24, Z
     45a:	81 60       	ori	r24, 0x01	; 1
     45c:	80 83       	st	Z, r24

	set_bit(ADMUX, REFS1);
     45e:	ac e7       	ldi	r26, 0x7C	; 124
     460:	b0 e0       	ldi	r27, 0x00	; 0
     462:	8c 91       	ld	r24, X
     464:	80 68       	ori	r24, 0x80	; 128
     466:	8c 93       	st	X, r24
	set_bit(ADMUX, REFS0);
     468:	8c 91       	ld	r24, X
     46a:	80 64       	ori	r24, 0x40	; 64
     46c:	8c 93       	st	X, r24
	//enable interrupt
	set_bit(ADCSRA, ADIE);
     46e:	80 81       	ld	r24, Z
     470:	88 60       	ori	r24, 0x08	; 8
     472:	80 83       	st	Z, r24
     474:	08 95       	ret

00000476 <ADC_read>:
}

uint16_t ADC_read(void){
	//ADC0 is default channel
	//start conversion, when done automatically set to 0
	set_bit(ADCSRA, ADSC);
     476:	ea e7       	ldi	r30, 0x7A	; 122
     478:	f0 e0       	ldi	r31, 0x00	; 0
     47a:	80 81       	ld	r24, Z
     47c:	80 64       	ori	r24, 0x40	; 64
     47e:	80 83       	st	Z, r24
	
	while(!ADC_ready);
     480:	80 91 f2 02 	lds	r24, 0x02F2
     484:	90 91 f3 02 	lds	r25, 0x02F3
     488:	89 2b       	or	r24, r25
     48a:	d1 f3       	breq	.-12     	; 0x480 <ADC_read+0xa>
	ADC_ready = 0;
     48c:	10 92 f3 02 	sts	0x02F3, r1
     490:	10 92 f2 02 	sts	0x02F2, r1
	uint16_t data = ADCL | ADCH << 8;
     494:	80 91 78 00 	lds	r24, 0x0078
     498:	20 91 79 00 	lds	r18, 0x0079
     49c:	90 e0       	ldi	r25, 0x00	; 0

	return data;
}
     49e:	92 2b       	or	r25, r18
     4a0:	08 95       	ret

000004a2 <__vector_29>:



ISR(ADC_vect){
     4a2:	1f 92       	push	r1
     4a4:	0f 92       	push	r0
     4a6:	0f b6       	in	r0, 0x3f	; 63
     4a8:	0f 92       	push	r0
     4aa:	11 24       	eor	r1, r1
     4ac:	8f 93       	push	r24
     4ae:	9f 93       	push	r25
	ADC_ready = 1;
     4b0:	81 e0       	ldi	r24, 0x01	; 1
     4b2:	90 e0       	ldi	r25, 0x00	; 0
     4b4:	90 93 f3 02 	sts	0x02F3, r25
     4b8:	80 93 f2 02 	sts	0x02F2, r24
	//wake up the CPU
}
     4bc:	9f 91       	pop	r25
     4be:	8f 91       	pop	r24
     4c0:	0f 90       	pop	r0
     4c2:	0f be       	out	0x3f, r0	; 63
     4c4:	0f 90       	pop	r0
     4c6:	1f 90       	pop	r1
     4c8:	18 95       	reti

000004ca <DAC_init>:
#include <avr/io.h>
#include "bit_functions.h"
#include <avr/interrupt.h>

void DAC_init(void){
	sei();
     4ca:	78 94       	sei
	TWI_Master_Initialise();
     4cc:	5d d5       	rcall	.+2746   	; 0xf88 <TWI_Master_Initialise>
	cli();
     4ce:	f8 94       	cli
	//set_bit(TWSR, TWPS1); 
	//set_bit(TWSR, TWPS0);
	
	
	//Set SDA og SCK til output
	set_bit(DDRD, PD0);
     4d0:	50 9a       	sbi	0x0a, 0	; 10
	set_bit(DDRD, PD1);
     4d2:	51 9a       	sbi	0x0a, 1	; 10
     4d4:	08 95       	ret

000004d6 <DAC_send_data>:
}

void DAC_send_data(uint8_t data){
     4d6:	cf 93       	push	r28
     4d8:	df 93       	push	r29
     4da:	00 d0       	rcall	.+0      	; 0x4dc <DAC_send_data+0x6>
     4dc:	cd b7       	in	r28, 0x3d	; 61
     4de:	de b7       	in	r29, 0x3e	; 62
	//Send motor voltage to DAC
	
	uint8_t address = 0b01010000; //8 bits slave address - OUT0
	uint8_t command = 0b00000000;		  //command choose DAC0
	
	uint8_t msg[3] = {address, command, data};
     4e0:	90 e5       	ldi	r25, 0x50	; 80
     4e2:	99 83       	std	Y+1, r25	; 0x01
     4e4:	1a 82       	std	Y+2, r1	; 0x02
     4e6:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(msg, 3);
     4e8:	63 e0       	ldi	r22, 0x03	; 3
     4ea:	ce 01       	movw	r24, r28
     4ec:	01 96       	adiw	r24, 0x01	; 1
     4ee:	56 d5       	rcall	.+2732   	; 0xf9c <TWI_Start_Transceiver_With_Data>
}
     4f0:	0f 90       	pop	r0
     4f2:	0f 90       	pop	r0
     4f4:	0f 90       	pop	r0
     4f6:	df 91       	pop	r29
     4f8:	cf 91       	pop	r28
     4fa:	08 95       	ret

000004fc <update_control_values>:
#define SPEED_MEDIUM 200
#define SPEED_HARD 255
extern int max_motor_value; 

void update_control_values(void)
{
     4fc:	0f 93       	push	r16
     4fe:	1f 93       	push	r17
     500:	cf 93       	push	r28
     502:	df 93       	push	r29
     504:	cd b7       	in	r28, 0x3d	; 61
     506:	de b7       	in	r29, 0x3e	; 62
     508:	2c 97       	sbiw	r28, 0x0c	; 12
     50a:	0f b6       	in	r0, 0x3f	; 63
     50c:	f8 94       	cli
     50e:	de bf       	out	0x3e, r29	; 62
     510:	0f be       	out	0x3f, r0	; 63
     512:	cd bf       	out	0x3d, r28	; 61
	Message recieve_msg = CAN_recieve();
     514:	ce 01       	movw	r24, r28
     516:	01 96       	adiw	r24, 0x01	; 1
     518:	f4 de       	rcall	.-536    	; 0x302 <CAN_recieve>
	servo_controller = recieve_msg.data[0];
     51a:	8d 81       	ldd	r24, Y+5	; 0x05
     51c:	80 93 f8 02 	sts	0x02F8, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     520:	83 ec       	ldi	r24, 0xC3	; 195
     522:	99 e0       	ldi	r25, 0x09	; 9
     524:	01 97       	sbiw	r24, 0x01	; 1
     526:	f1 f7       	brne	.-4      	; 0x524 <update_control_values+0x28>
     528:	00 c0       	rjmp	.+0      	; 0x52a <update_control_values+0x2e>
     52a:	00 00       	nop
	_delay_ms(10);
	motor_controller = recieve_msg.data[1];
     52c:	8e 81       	ldd	r24, Y+6	; 0x06
     52e:	80 93 f9 02 	sts	0x02F9, r24
	int shooter = recieve_msg.data[2];
     532:	0f 81       	ldd	r16, Y+7	; 0x07
     534:	10 e0       	ldi	r17, 0x00	; 0
	printf("right joystick %d\t, left_joystick %d\n", servo_controller, motor_controller);
     536:	1f 92       	push	r1
     538:	8f 93       	push	r24
     53a:	80 91 f8 02 	lds	r24, 0x02F8
     53e:	1f 92       	push	r1
     540:	8f 93       	push	r24
     542:	81 e5       	ldi	r24, 0x51	; 81
     544:	92 e0       	ldi	r25, 0x02	; 2
     546:	9f 93       	push	r25
     548:	8f 93       	push	r24
     54a:	0e 94 de 0a 	call	0x15bc	; 0x15bc <printf>
	if (shooter == 0){
     54e:	0f 90       	pop	r0
     550:	0f 90       	pop	r0
     552:	0f 90       	pop	r0
     554:	0f 90       	pop	r0
     556:	0f 90       	pop	r0
     558:	0f 90       	pop	r0
     55a:	01 15       	cp	r16, r1
     55c:	11 05       	cpc	r17, r1
     55e:	29 f4       	brne	.+10     	; 0x56a <update_control_values+0x6e>
		last_shooter = 0;
     560:	10 92 dd 02 	sts	0x02DD, r1
     564:	10 92 dc 02 	sts	0x02DC, r1
     568:	12 c0       	rjmp	.+36     	; 0x58e <update_control_values+0x92>
	} if (shooter != last_shooter){
     56a:	80 91 dc 02 	lds	r24, 0x02DC
     56e:	90 91 dd 02 	lds	r25, 0x02DD
     572:	08 17       	cp	r16, r24
     574:	19 07       	cpc	r17, r25
     576:	59 f0       	breq	.+22     	; 0x58e <update_control_values+0x92>
		printf("shoot\n");
     578:	87 e7       	ldi	r24, 0x77	; 119
     57a:	92 e0       	ldi	r25, 0x02	; 2
     57c:	0e 94 ef 0a 	call	0x15de	; 0x15de <puts>
		solenoid_shoot();
     580:	9e d3       	rcall	.+1852   	; 0xcbe <solenoid_shoot>
		last_shooter = 1;
     582:	81 e0       	ldi	r24, 0x01	; 1
     584:	90 e0       	ldi	r25, 0x00	; 0
     586:	90 93 dd 02 	sts	0x02DD, r25
     58a:	80 93 dc 02 	sts	0x02DC, r24
	}
}
     58e:	2c 96       	adiw	r28, 0x0c	; 12
     590:	0f b6       	in	r0, 0x3f	; 63
     592:	f8 94       	cli
     594:	de bf       	out	0x3e, r29	; 62
     596:	0f be       	out	0x3f, r0	; 63
     598:	cd bf       	out	0x3d, r28	; 61
     59a:	df 91       	pop	r29
     59c:	cf 91       	pop	r28
     59e:	1f 91       	pop	r17
     5a0:	0f 91       	pop	r16
     5a2:	08 95       	ret

000005a4 <update_input>:

void update_input(void)
{
     5a4:	cf 92       	push	r12
     5a6:	df 92       	push	r13
     5a8:	ef 92       	push	r14
     5aa:	ff 92       	push	r15
     5ac:	0f 93       	push	r16
     5ae:	1f 93       	push	r17
     5b0:	cf 93       	push	r28
     5b2:	df 93       	push	r29
	clr_bit(TIMSK3, TOIE3);
     5b4:	c1 e7       	ldi	r28, 0x71	; 113
     5b6:	d0 e0       	ldi	r29, 0x00	; 0
     5b8:	88 81       	ld	r24, Y
     5ba:	8e 7f       	andi	r24, 0xFE	; 254
     5bc:	88 83       	st	Y, r24
	motor_power(motor_PID(motor_controller, Kp, Ki, Kd));
     5be:	c0 90 fa 02 	lds	r12, 0x02FA
     5c2:	d0 90 fb 02 	lds	r13, 0x02FB
     5c6:	e0 90 fc 02 	lds	r14, 0x02FC
     5ca:	f0 90 fd 02 	lds	r15, 0x02FD
     5ce:	00 91 f4 02 	lds	r16, 0x02F4
     5d2:	10 91 f5 02 	lds	r17, 0x02F5
     5d6:	20 91 f6 02 	lds	r18, 0x02F6
     5da:	30 91 f7 02 	lds	r19, 0x02F7
     5de:	40 91 fe 02 	lds	r20, 0x02FE
     5e2:	50 91 ff 02 	lds	r21, 0x02FF
     5e6:	60 91 00 03 	lds	r22, 0x0300
     5ea:	70 91 01 03 	lds	r23, 0x0301
     5ee:	80 91 f9 02 	lds	r24, 0x02F9
     5f2:	90 e0       	ldi	r25, 0x00	; 0
     5f4:	3a d2       	rcall	.+1140   	; 0xa6a <motor_PID>
     5f6:	47 d1       	rcall	.+654    	; 0x886 <motor_power>
	servo_set_pos(servo_controller);
     5f8:	80 91 f8 02 	lds	r24, 0x02F8
     5fc:	2d d3       	rcall	.+1626   	; 0xc58 <servo_set_pos>
	set_bit(TIMSK3, TOIE3);
     5fe:	88 81       	ld	r24, Y
     600:	81 60       	ori	r24, 0x01	; 1
     602:	88 83       	st	Y, r24
	timer_flag = 0;
     604:	10 92 df 02 	sts	0x02DF, r1
     608:	10 92 de 02 	sts	0x02DE, r1
}
     60c:	df 91       	pop	r29
     60e:	cf 91       	pop	r28
     610:	1f 91       	pop	r17
     612:	0f 91       	pop	r16
     614:	ff 90       	pop	r15
     616:	ef 90       	pop	r14
     618:	df 90       	pop	r13
     61a:	cf 90       	pop	r12
     61c:	08 95       	ret

0000061e <end_game>:

void end_game(void)
{
     61e:	cf 93       	push	r28
     620:	df 93       	push	r29
     622:	cd b7       	in	r28, 0x3d	; 61
     624:	de b7       	in	r29, 0x3e	; 62
     626:	2c 97       	sbiw	r28, 0x0c	; 12
     628:	0f b6       	in	r0, 0x3f	; 63
     62a:	f8 94       	cli
     62c:	de bf       	out	0x3e, r29	; 62
     62e:	0f be       	out	0x3f, r0	; 63
     630:	cd bf       	out	0x3d, r28	; 61
	printf("Node 2: spill over\n");
     632:	8d e7       	ldi	r24, 0x7D	; 125
     634:	92 e0       	ldi	r25, 0x02	; 2
     636:	d3 d7       	rcall	.+4006   	; 0x15de <puts>
	Message end_game_msg = {0, 1, {0}};
     638:	ce 01       	movw	r24, r28
     63a:	01 96       	adiw	r24, 0x01	; 1
     63c:	2c e0       	ldi	r18, 0x0C	; 12
     63e:	fc 01       	movw	r30, r24
     640:	11 92       	st	Z+, r1
     642:	2a 95       	dec	r18
     644:	e9 f7       	brne	.-6      	; 0x640 <end_game+0x22>
     646:	21 e0       	ldi	r18, 0x01	; 1
     648:	30 e0       	ldi	r19, 0x00	; 0
     64a:	3c 83       	std	Y+4, r19	; 0x04
     64c:	2b 83       	std	Y+3, r18	; 0x03
	CAN_send(&end_game_msg);
     64e:	12 de       	rcall	.-988    	; 0x274 <CAN_send>
}
     650:	2c 96       	adiw	r28, 0x0c	; 12
     652:	0f b6       	in	r0, 0x3f	; 63
     654:	f8 94       	cli
     656:	de bf       	out	0x3e, r29	; 62
     658:	0f be       	out	0x3f, r0	; 63
     65a:	cd bf       	out	0x3d, r28	; 61
     65c:	df 91       	pop	r29
     65e:	cf 91       	pop	r28
     660:	08 95       	ret

00000662 <USB_play_game>:

void USB_play_game()
{
	if(rx_int_flag){
     662:	80 91 ea 02 	lds	r24, 0x02EA
     666:	81 11       	cpse	r24, r1
		update_control_values();
     668:	49 df       	rcall	.-366    	; 0x4fc <update_control_values>
	}if(timer_flag == 1){
     66a:	80 91 de 02 	lds	r24, 0x02DE
     66e:	90 91 df 02 	lds	r25, 0x02DF
     672:	01 97       	sbiw	r24, 0x01	; 1
     674:	09 f4       	brne	.+2      	; 0x678 <USB_play_game+0x16>
		update_input();
     676:	96 df       	rcall	.-212    	; 0x5a4 <update_input>
	}if(IR_score()){
     678:	ec d0       	rcall	.+472    	; 0x852 <IR_score>
     67a:	89 2b       	or	r24, r25
     67c:	19 f0       	breq	.+6      	; 0x684 <USB_play_game+0x22>
		end_game();
     67e:	cf df       	rcall	.-98     	; 0x61e <end_game>
		current_state = IDLE;  //waiting for message about new game
     680:	10 92 e9 02 	sts	0x02E9, r1
     684:	08 95       	ret

00000686 <set_USB_mode>:
	}
}

void set_USB_mode(difficulty mode)
{
	if(mode == EASY){
     686:	81 11       	cpse	r24, r1
     688:	25 c0       	rjmp	.+74     	; 0x6d4 <set_USB_mode+0x4e>
		Kp = 0.9;
     68a:	86 e6       	ldi	r24, 0x66	; 102
     68c:	96 e6       	ldi	r25, 0x66	; 102
     68e:	a6 e6       	ldi	r26, 0x66	; 102
     690:	bf e3       	ldi	r27, 0x3F	; 63
     692:	80 93 fe 02 	sts	0x02FE, r24
     696:	90 93 ff 02 	sts	0x02FF, r25
     69a:	a0 93 00 03 	sts	0x0300, r26
     69e:	b0 93 01 03 	sts	0x0301, r27
		Kd = 0.07;
     6a2:	89 e2       	ldi	r24, 0x29	; 41
     6a4:	9c e5       	ldi	r25, 0x5C	; 92
     6a6:	af e8       	ldi	r26, 0x8F	; 143
     6a8:	bd e3       	ldi	r27, 0x3D	; 61
     6aa:	80 93 fa 02 	sts	0x02FA, r24
     6ae:	90 93 fb 02 	sts	0x02FB, r25
     6b2:	a0 93 fc 02 	sts	0x02FC, r26
     6b6:	b0 93 fd 02 	sts	0x02FD, r27
		Ki = 0.1;
     6ba:	8d ec       	ldi	r24, 0xCD	; 205
     6bc:	9c ec       	ldi	r25, 0xCC	; 204
     6be:	ac ec       	ldi	r26, 0xCC	; 204
     6c0:	bd e3       	ldi	r27, 0x3D	; 61
     6c2:	80 93 f4 02 	sts	0x02F4, r24
     6c6:	90 93 f5 02 	sts	0x02F5, r25
     6ca:	a0 93 f6 02 	sts	0x02F6, r26
     6ce:	b0 93 f7 02 	sts	0x02F7, r27
     6d2:	08 95       	ret
	}else if(mode == MEDIUM){
     6d4:	81 30       	cpi	r24, 0x01	; 1
     6d6:	29 f5       	brne	.+74     	; 0x722 <set_USB_mode+0x9c>
		Kp = 0.95;
     6d8:	83 e3       	ldi	r24, 0x33	; 51
     6da:	93 e3       	ldi	r25, 0x33	; 51
     6dc:	a3 e7       	ldi	r26, 0x73	; 115
     6de:	bf e3       	ldi	r27, 0x3F	; 63
     6e0:	80 93 fe 02 	sts	0x02FE, r24
     6e4:	90 93 ff 02 	sts	0x02FF, r25
     6e8:	a0 93 00 03 	sts	0x0300, r26
     6ec:	b0 93 01 03 	sts	0x0301, r27
		Kd = 0.1;
     6f0:	8d ec       	ldi	r24, 0xCD	; 205
     6f2:	9c ec       	ldi	r25, 0xCC	; 204
     6f4:	ac ec       	ldi	r26, 0xCC	; 204
     6f6:	bd e3       	ldi	r27, 0x3D	; 61
     6f8:	80 93 fa 02 	sts	0x02FA, r24
     6fc:	90 93 fb 02 	sts	0x02FB, r25
     700:	a0 93 fc 02 	sts	0x02FC, r26
     704:	b0 93 fd 02 	sts	0x02FD, r27
		Ki = 0.05;
     708:	8d ec       	ldi	r24, 0xCD	; 205
     70a:	9c ec       	ldi	r25, 0xCC	; 204
     70c:	ac e4       	ldi	r26, 0x4C	; 76
     70e:	bd e3       	ldi	r27, 0x3D	; 61
     710:	80 93 f4 02 	sts	0x02F4, r24
     714:	90 93 f5 02 	sts	0x02F5, r25
     718:	a0 93 f6 02 	sts	0x02F6, r26
     71c:	b0 93 f7 02 	sts	0x02F7, r27
     720:	08 95       	ret
	}else if(mode == HARD){
     722:	82 30       	cpi	r24, 0x02	; 2
     724:	21 f5       	brne	.+72     	; 0x76e <set_USB_mode+0xe8>
		Kp = 1;
     726:	80 e0       	ldi	r24, 0x00	; 0
     728:	90 e0       	ldi	r25, 0x00	; 0
     72a:	a0 e8       	ldi	r26, 0x80	; 128
     72c:	bf e3       	ldi	r27, 0x3F	; 63
     72e:	80 93 fe 02 	sts	0x02FE, r24
     732:	90 93 ff 02 	sts	0x02FF, r25
     736:	a0 93 00 03 	sts	0x0300, r26
     73a:	b0 93 01 03 	sts	0x0301, r27
		Kd = 0.1;
     73e:	8d ec       	ldi	r24, 0xCD	; 205
     740:	9c ec       	ldi	r25, 0xCC	; 204
     742:	ac ec       	ldi	r26, 0xCC	; 204
     744:	bd e3       	ldi	r27, 0x3D	; 61
     746:	80 93 fa 02 	sts	0x02FA, r24
     74a:	90 93 fb 02 	sts	0x02FB, r25
     74e:	a0 93 fc 02 	sts	0x02FC, r26
     752:	b0 93 fd 02 	sts	0x02FD, r27
		Ki = 0.01;
     756:	8a e0       	ldi	r24, 0x0A	; 10
     758:	97 ed       	ldi	r25, 0xD7	; 215
     75a:	a3 e2       	ldi	r26, 0x23	; 35
     75c:	bc e3       	ldi	r27, 0x3C	; 60
     75e:	80 93 f4 02 	sts	0x02F4, r24
     762:	90 93 f5 02 	sts	0x02F5, r25
     766:	a0 93 f6 02 	sts	0x02F6, r26
     76a:	b0 93 f7 02 	sts	0x02F7, r27
     76e:	08 95       	ret

00000770 <set_PS2_mode>:
	}
}

void set_PS2_mode(difficulty mode){
	if(mode == EASY){
     770:	81 11       	cpse	r24, r1
     772:	07 c0       	rjmp	.+14     	; 0x782 <set_PS2_mode+0x12>
		max_motor_value = SPEED_EASY;
     774:	8a ea       	ldi	r24, 0xAA	; 170
     776:	90 e0       	ldi	r25, 0x00	; 0
     778:	90 93 e7 02 	sts	0x02E7, r25
     77c:	80 93 e6 02 	sts	0x02E6, r24
     780:	08 95       	ret
	}else if(mode == MEDIUM){
     782:	81 30       	cpi	r24, 0x01	; 1
     784:	39 f4       	brne	.+14     	; 0x794 <set_PS2_mode+0x24>
		max_motor_value = SPEED_MEDIUM;
     786:	88 ec       	ldi	r24, 0xC8	; 200
     788:	90 e0       	ldi	r25, 0x00	; 0
     78a:	90 93 e7 02 	sts	0x02E7, r25
     78e:	80 93 e6 02 	sts	0x02E6, r24
     792:	08 95       	ret
	}else if(mode == HARD){
     794:	82 30       	cpi	r24, 0x02	; 2
     796:	31 f4       	brne	.+12     	; 0x7a4 <set_PS2_mode+0x34>
		max_motor_value = SPEED_HARD;
     798:	8f ef       	ldi	r24, 0xFF	; 255
     79a:	90 e0       	ldi	r25, 0x00	; 0
     79c:	90 93 e7 02 	sts	0x02E7, r25
     7a0:	80 93 e6 02 	sts	0x02E6, r24
     7a4:	08 95       	ret

000007a6 <PS2_update_input>:
	}
}


void PS2_update_input(void)
{
     7a6:	cf 93       	push	r28
     7a8:	df 93       	push	r29
	clr_bit(TIMSK3, TOIE3);
     7aa:	c1 e7       	ldi	r28, 0x71	; 113
     7ac:	d0 e0       	ldi	r29, 0x00	; 0
     7ae:	88 81       	ld	r24, Y
     7b0:	8e 7f       	andi	r24, 0xFE	; 254
     7b2:	88 83       	st	Y, r24
	motor_velocity_control(motor_controller);
     7b4:	80 91 f9 02 	lds	r24, 0x02F9
     7b8:	90 e0       	ldi	r25, 0x00	; 0
     7ba:	f9 d1       	rcall	.+1010   	; 0xbae <motor_velocity_control>
	servo_set_pos(servo_controller);
     7bc:	80 91 f8 02 	lds	r24, 0x02F8
     7c0:	4b d2       	rcall	.+1174   	; 0xc58 <servo_set_pos>
	set_bit(TIMSK3, TOIE3);
     7c2:	88 81       	ld	r24, Y
     7c4:	81 60       	ori	r24, 0x01	; 1
     7c6:	88 83       	st	Y, r24
	timer_flag = 0;
     7c8:	10 92 df 02 	sts	0x02DF, r1
     7cc:	10 92 de 02 	sts	0x02DE, r1
}
     7d0:	df 91       	pop	r29
     7d2:	cf 91       	pop	r28
     7d4:	08 95       	ret

000007d6 <PS2_play_game>:


void PS2_play_game()
{
	if(rx_int_flag){
     7d6:	80 91 ea 02 	lds	r24, 0x02EA
     7da:	81 11       	cpse	r24, r1
		update_control_values();
     7dc:	8f de       	rcall	.-738    	; 0x4fc <update_control_values>
	}if(timer_flag == 1){
     7de:	80 91 de 02 	lds	r24, 0x02DE
     7e2:	90 91 df 02 	lds	r25, 0x02DF
     7e6:	01 97       	sbiw	r24, 0x01	; 1
     7e8:	09 f4       	brne	.+2      	; 0x7ec <PS2_play_game+0x16>
		PS2_update_input();
     7ea:	dd df       	rcall	.-70     	; 0x7a6 <PS2_update_input>
	}if(IR_score()){
     7ec:	32 d0       	rcall	.+100    	; 0x852 <IR_score>
     7ee:	89 2b       	or	r24, r25
     7f0:	19 f0       	breq	.+6      	; 0x7f8 <PS2_play_game+0x22>
		end_game();
     7f2:	15 df       	rcall	.-470    	; 0x61e <end_game>
		current_state = IDLE;  //waiting for message about new game
     7f4:	10 92 e9 02 	sts	0x02E9, r1
     7f8:	08 95       	ret

000007fa <__vector_35>:
	}
}



ISR(TIMER3_OVF_vect){
     7fa:	1f 92       	push	r1
     7fc:	0f 92       	push	r0
     7fe:	0f b6       	in	r0, 0x3f	; 63
     800:	0f 92       	push	r0
     802:	11 24       	eor	r1, r1
     804:	8f 93       	push	r24
     806:	9f 93       	push	r25
	timer_flag = 1;
     808:	81 e0       	ldi	r24, 0x01	; 1
     80a:	90 e0       	ldi	r25, 0x00	; 0
     80c:	90 93 df 02 	sts	0x02DF, r25
     810:	80 93 de 02 	sts	0x02DE, r24
}
     814:	9f 91       	pop	r25
     816:	8f 91       	pop	r24
     818:	0f 90       	pop	r0
     81a:	0f be       	out	0x3f, r0	; 63
     81c:	0f 90       	pop	r0
     81e:	1f 90       	pop	r1
     820:	18 95       	reti

00000822 <IR_digital_filter>:
#include "ADC_driver.h"
#include <stdio.h>



int IR_digital_filter(void){
     822:	0f 93       	push	r16
     824:	1f 93       	push	r17
     826:	cf 93       	push	r28
     828:	df 93       	push	r29
     82a:	c4 e0       	ldi	r28, 0x04	; 4
     82c:	d0 e0       	ldi	r29, 0x00	; 0
	uint16_t total_read_value = 0;
     82e:	00 e0       	ldi	r16, 0x00	; 0
     830:	10 e0       	ldi	r17, 0x00	; 0
	
	for(int i = 0 ; i < 4 ; i++){
		total_read_value += ADC_read();
     832:	21 de       	rcall	.-958    	; 0x476 <ADC_read>
     834:	08 0f       	add	r16, r24
     836:	19 1f       	adc	r17, r25
     838:	21 97       	sbiw	r28, 0x01	; 1


int IR_digital_filter(void){
	uint16_t total_read_value = 0;
	
	for(int i = 0 ; i < 4 ; i++){
     83a:	20 97       	sbiw	r28, 0x00	; 0
     83c:	d1 f7       	brne	.-12     	; 0x832 <IR_digital_filter+0x10>
		total_read_value += ADC_read();
	}
	return total_read_value/4;
}
     83e:	c8 01       	movw	r24, r16
     840:	96 95       	lsr	r25
     842:	87 95       	ror	r24
     844:	96 95       	lsr	r25
     846:	87 95       	ror	r24
     848:	df 91       	pop	r29
     84a:	cf 91       	pop	r28
     84c:	1f 91       	pop	r17
     84e:	0f 91       	pop	r16
     850:	08 95       	ret

00000852 <IR_score>:

int IR_score(){
	if(IR_digital_filter() < 250){
     852:	e7 df       	rcall	.-50     	; 0x822 <IR_digital_filter>
     854:	21 e0       	ldi	r18, 0x01	; 1
     856:	30 e0       	ldi	r19, 0x00	; 0
     858:	8a 3f       	cpi	r24, 0xFA	; 250
     85a:	91 05       	cpc	r25, r1
     85c:	14 f0       	brlt	.+4      	; 0x862 <IR_score+0x10>
     85e:	20 e0       	ldi	r18, 0x00	; 0
     860:	30 e0       	ldi	r19, 0x00	; 0
		return 1;
	}
	return 0;
	
}
     862:	c9 01       	movw	r24, r18
     864:	08 95       	ret

00000866 <motor_set_dir>:
	motor_set_dir();
	DAC_send_data(motor_input);
}

void motor_set_dir(void){
	if (dir == LEFT){
     866:	80 91 04 03 	lds	r24, 0x0304
     86a:	81 30       	cpi	r24, 0x01	; 1
     86c:	31 f4       	brne	.+12     	; 0x87a <motor_set_dir+0x14>
		clr_bit(PORTH, PH1);
     86e:	e2 e0       	ldi	r30, 0x02	; 2
     870:	f1 e0       	ldi	r31, 0x01	; 1
     872:	80 81       	ld	r24, Z
     874:	8d 7f       	andi	r24, 0xFD	; 253
     876:	80 83       	st	Z, r24
     878:	08 95       	ret
	}
	else{
		set_bit(PORTH, PH1);
     87a:	e2 e0       	ldi	r30, 0x02	; 2
     87c:	f1 e0       	ldi	r31, 0x01	; 1
     87e:	80 81       	ld	r24, Z
     880:	82 60       	ori	r24, 0x02	; 2
     882:	80 83       	st	Z, r24
     884:	08 95       	ret

00000886 <motor_power>:
	set_bit(TIMSK3, TOIE3);
	
}


void motor_power(int motor_input){
     886:	cf 93       	push	r28
     888:	c8 2f       	mov	r28, r24
	motor_set_dir();
     88a:	ed df       	rcall	.-38     	; 0x866 <motor_set_dir>
	DAC_send_data(motor_input);
     88c:	8c 2f       	mov	r24, r28
     88e:	23 de       	rcall	.-954    	; 0x4d6 <DAC_send_data>
}
     890:	cf 91       	pop	r28
     892:	08 95       	ret

00000894 <motor_reset_encoder>:
		set_bit(PORTH, PH1);
	}
}

void motor_reset_encoder(void){
	clr_bit(PORTH, PH6);
     894:	e2 e0       	ldi	r30, 0x02	; 2
     896:	f1 e0       	ldi	r31, 0x01	; 1
     898:	80 81       	ld	r24, Z
     89a:	8f 7b       	andi	r24, 0xBF	; 191
     89c:	80 83       	st	Z, r24
     89e:	2f ef       	ldi	r18, 0xFF	; 255
     8a0:	8a e6       	ldi	r24, 0x6A	; 106
     8a2:	93 e0       	ldi	r25, 0x03	; 3
     8a4:	21 50       	subi	r18, 0x01	; 1
     8a6:	80 40       	sbci	r24, 0x00	; 0
     8a8:	90 40       	sbci	r25, 0x00	; 0
     8aa:	e1 f7       	brne	.-8      	; 0x8a4 <motor_reset_encoder+0x10>
     8ac:	00 c0       	rjmp	.+0      	; 0x8ae <motor_reset_encoder+0x1a>
     8ae:	00 00       	nop
	_delay_ms(70);	
	set_bit(PORTH, PH6);
     8b0:	80 81       	ld	r24, Z
     8b2:	80 64       	ori	r24, 0x40	; 64
     8b4:	80 83       	st	Z, r24
     8b6:	08 95       	ret

000008b8 <motor_init>:
int prev_error = 0; 

 

void motor_init(void){
	DAC_init();
     8b8:	08 de       	rcall	.-1008   	; 0x4ca <DAC_init>
	//declare output pins
	set_bit(DDRH, PH4);				//EN as output
     8ba:	e1 e0       	ldi	r30, 0x01	; 1
     8bc:	f1 e0       	ldi	r31, 0x01	; 1
     8be:	80 81       	ld	r24, Z
     8c0:	80 61       	ori	r24, 0x10	; 16
     8c2:	80 83       	st	Z, r24
	//enable motor
	set_bit(PORTH, PH4);
     8c4:	a2 e0       	ldi	r26, 0x02	; 2
     8c6:	b1 e0       	ldi	r27, 0x01	; 1
     8c8:	8c 91       	ld	r24, X
     8ca:	80 61       	ori	r24, 0x10	; 16
     8cc:	8c 93       	st	X, r24
	set_bit(DDRH, PH1);				//DIR as output
     8ce:	80 81       	ld	r24, Z
     8d0:	82 60       	ori	r24, 0x02	; 2
     8d2:	80 83       	st	Z, r24
	set_bit(DDRH, PH5);				//!OE as output
     8d4:	80 81       	ld	r24, Z
     8d6:	80 62       	ori	r24, 0x20	; 32
     8d8:	80 83       	st	Z, r24
	set_bit(DDRH, PH3);				//SEL as output
     8da:	80 81       	ld	r24, Z
     8dc:	88 60       	ori	r24, 0x08	; 8
     8de:	80 83       	st	Z, r24
	set_bit(DDRH, PH6);				//!RST as output
     8e0:	80 81       	ld	r24, Z
     8e2:	80 64       	ori	r24, 0x40	; 64
     8e4:	80 83       	st	Z, r24
	
	set_bit(PORTH, PH5);			//Output enables
     8e6:	8c 91       	ld	r24, X
     8e8:	80 62       	ori	r24, 0x20	; 32
     8ea:	8c 93       	st	X, r24
	set_bit(PORTH, PH6);			//set restart to pin
     8ec:	8c 91       	ld	r24, X
     8ee:	80 64       	ori	r24, 0x40	; 64
     8f0:	8c 93       	st	X, r24
	
	
	
	DDRK = 0x00;
     8f2:	10 92 07 01 	sts	0x0107, r1
	motor_reset_encoder();
     8f6:	ce df       	rcall	.-100    	; 0x894 <motor_reset_encoder>
	
	
	//Set timer/counter0 interrupt
	//Normal mode
	clr_bit(TCCR3A, WGM31);
     8f8:	e0 e9       	ldi	r30, 0x90	; 144
     8fa:	f0 e0       	ldi	r31, 0x00	; 0
     8fc:	80 81       	ld	r24, Z
     8fe:	8d 7f       	andi	r24, 0xFD	; 253
     900:	80 83       	st	Z, r24
	clr_bit(TCCR3A, WGM30);
     902:	80 81       	ld	r24, Z
     904:	8e 7f       	andi	r24, 0xFE	; 254
     906:	80 83       	st	Z, r24
	
	//Prescaler Fosc/8
	set_bit(TCCR3B, CS31);
     908:	e1 e9       	ldi	r30, 0x91	; 145
     90a:	f0 e0       	ldi	r31, 0x00	; 0
     90c:	80 81       	ld	r24, Z
     90e:	82 60       	ori	r24, 0x02	; 2
     910:	80 83       	st	Z, r24

	//Interrupt enable overflow
	set_bit(TIMSK3, TOIE3);
     912:	e1 e7       	ldi	r30, 0x71	; 113
     914:	f0 e0       	ldi	r31, 0x00	; 0
     916:	80 81       	ld	r24, Z
     918:	81 60       	ori	r24, 0x01	; 1
     91a:	80 83       	st	Z, r24
     91c:	08 95       	ret

0000091e <motor_read_encoder_unscaled>:
	//Reset
}


int16_t motor_read_encoder_unscaled(void){
	clr_bit(PORTH, PH5);		//!OE low
     91e:	e2 e0       	ldi	r30, 0x02	; 2
     920:	f1 e0       	ldi	r31, 0x01	; 1
     922:	80 81       	ld	r24, Z
     924:	8f 7d       	andi	r24, 0xDF	; 223
     926:	80 83       	st	Z, r24
	clr_bit(PORTH, PH3);		//SEL low
     928:	80 81       	ld	r24, Z
     92a:	87 7f       	andi	r24, 0xF7	; 247
     92c:	80 83       	st	Z, r24
     92e:	2f ef       	ldi	r18, 0xFF	; 255
     930:	39 ef       	ldi	r19, 0xF9	; 249
     932:	40 e0       	ldi	r20, 0x00	; 0
     934:	21 50       	subi	r18, 0x01	; 1
     936:	30 40       	sbci	r19, 0x00	; 0
     938:	40 40       	sbci	r20, 0x00	; 0
     93a:	e1 f7       	brne	.-8      	; 0x934 <motor_read_encoder_unscaled+0x16>
     93c:	00 c0       	rjmp	.+0      	; 0x93e <motor_read_encoder_unscaled+0x20>
     93e:	00 00       	nop
	_delay_ms(20);
	int16_t data = PINK << 8;	//Read MSB
     940:	80 91 06 01 	lds	r24, 0x0106
     944:	90 e0       	ldi	r25, 0x00	; 0
     946:	98 2f       	mov	r25, r24
     948:	88 27       	eor	r24, r24
	set_bit(PORTH, PH3);		//SEL high
     94a:	20 81       	ld	r18, Z
     94c:	28 60       	ori	r18, 0x08	; 8
     94e:	20 83       	st	Z, r18
     950:	2f ef       	ldi	r18, 0xFF	; 255
     952:	39 ef       	ldi	r19, 0xF9	; 249
     954:	40 e0       	ldi	r20, 0x00	; 0
     956:	21 50       	subi	r18, 0x01	; 1
     958:	30 40       	sbci	r19, 0x00	; 0
     95a:	40 40       	sbci	r20, 0x00	; 0
     95c:	e1 f7       	brne	.-8      	; 0x956 <motor_read_encoder_unscaled+0x38>
     95e:	00 c0       	rjmp	.+0      	; 0x960 <motor_read_encoder_unscaled+0x42>
     960:	00 00       	nop
	_delay_ms(20);
	
	//printf("K = %d\n", PINK);
	data = PINK | data;
     962:	20 91 06 01 	lds	r18, 0x0106
	//motor_reset_encoder();
	set_bit(PORTH, PH5);		//!OE high
     966:	30 81       	ld	r19, Z
     968:	30 62       	ori	r19, 0x20	; 32
     96a:	30 83       	st	Z, r19
	
	return data;
}
     96c:	82 2b       	or	r24, r18
     96e:	08 95       	ret

00000970 <motor_read_encoder>:

int16_t motor_read_encoder(void){
     970:	cf 92       	push	r12
     972:	df 92       	push	r13
     974:	ef 92       	push	r14
     976:	ff 92       	push	r15
     978:	cf 93       	push	r28
     97a:	df 93       	push	r29
	int data = motor_read_encoder_unscaled();
     97c:	d0 df       	rcall	.-96     	; 0x91e <motor_read_encoder_unscaled>
     97e:	ec 01       	movw	r28, r24

	return -((double)(255)/(0-right_pos))*data;
     980:	60 91 05 03 	lds	r22, 0x0305
     984:	70 91 06 03 	lds	r23, 0x0306
     988:	71 95       	neg	r23
     98a:	61 95       	neg	r22
     98c:	71 09       	sbc	r23, r1
     98e:	88 27       	eor	r24, r24
     990:	77 fd       	sbrc	r23, 7
     992:	80 95       	com	r24
     994:	98 2f       	mov	r25, r24
     996:	ab d4       	rcall	.+2390   	; 0x12ee <__floatsisf>
     998:	9b 01       	movw	r18, r22
     99a:	ac 01       	movw	r20, r24
     99c:	60 e0       	ldi	r22, 0x00	; 0
     99e:	70 e0       	ldi	r23, 0x00	; 0
     9a0:	8f e7       	ldi	r24, 0x7F	; 127
     9a2:	93 e4       	ldi	r25, 0x43	; 67
     9a4:	09 d4       	rcall	.+2066   	; 0x11b8 <__divsf3>
     9a6:	6b 01       	movw	r12, r22
     9a8:	7c 01       	movw	r14, r24
     9aa:	f7 fa       	bst	r15, 7
     9ac:	f0 94       	com	r15
     9ae:	f7 f8       	bld	r15, 7
     9b0:	f0 94       	com	r15
     9b2:	be 01       	movw	r22, r28
     9b4:	88 27       	eor	r24, r24
     9b6:	77 fd       	sbrc	r23, 7
     9b8:	80 95       	com	r24
     9ba:	98 2f       	mov	r25, r24
     9bc:	98 d4       	rcall	.+2352   	; 0x12ee <__floatsisf>
     9be:	9b 01       	movw	r18, r22
     9c0:	ac 01       	movw	r20, r24
     9c2:	c7 01       	movw	r24, r14
     9c4:	b6 01       	movw	r22, r12
     9c6:	47 d5       	rcall	.+2702   	; 0x1456 <__mulsf3>
     9c8:	5f d4       	rcall	.+2238   	; 0x1288 <__fixsfsi>
}
     9ca:	cb 01       	movw	r24, r22
     9cc:	df 91       	pop	r29
     9ce:	cf 91       	pop	r28
     9d0:	ff 90       	pop	r15
     9d2:	ef 90       	pop	r14
     9d4:	df 90       	pop	r13
     9d6:	cf 90       	pop	r12
     9d8:	08 95       	ret

000009da <motor_calibration>:

void motor_calibration(void){
	//drive to left corner
	dir = LEFT;
     9da:	81 e0       	ldi	r24, 0x01	; 1
     9dc:	80 93 04 03 	sts	0x0304, r24
	motor_power(150);
     9e0:	86 e9       	ldi	r24, 0x96	; 150
     9e2:	90 e0       	ldi	r25, 0x00	; 0
     9e4:	50 df       	rcall	.-352    	; 0x886 <motor_power>
     9e6:	2f ef       	ldi	r18, 0xFF	; 255
     9e8:	8d e2       	ldi	r24, 0x2D	; 45
     9ea:	92 e2       	ldi	r25, 0x22	; 34
     9ec:	21 50       	subi	r18, 0x01	; 1
     9ee:	80 40       	sbci	r24, 0x00	; 0
     9f0:	90 40       	sbci	r25, 0x00	; 0
     9f2:	e1 f7       	brne	.-8      	; 0x9ec <motor_calibration+0x12>
     9f4:	00 c0       	rjmp	.+0      	; 0x9f6 <motor_calibration+0x1c>
     9f6:	00 00       	nop
	_delay_ms(700);
	
	//choose zero-position
	motor_reset_encoder();
     9f8:	4d df       	rcall	.-358    	; 0x894 <motor_reset_encoder>
	
	dir = RIGHT;
     9fa:	10 92 04 03 	sts	0x0304, r1
	motor_power(150);
     9fe:	86 e9       	ldi	r24, 0x96	; 150
     a00:	90 e0       	ldi	r25, 0x00	; 0
     a02:	41 df       	rcall	.-382    	; 0x886 <motor_power>
     a04:	2f ef       	ldi	r18, 0xFF	; 255
     a06:	8d e2       	ldi	r24, 0x2D	; 45
     a08:	92 e2       	ldi	r25, 0x22	; 34
     a0a:	21 50       	subi	r18, 0x01	; 1
     a0c:	80 40       	sbci	r24, 0x00	; 0
     a0e:	90 40       	sbci	r25, 0x00	; 0
     a10:	e1 f7       	brne	.-8      	; 0xa0a <motor_calibration+0x30>
     a12:	00 c0       	rjmp	.+0      	; 0xa14 <motor_calibration+0x3a>
     a14:	00 00       	nop
	_delay_ms(700);
	right_pos = motor_read_encoder_unscaled();
     a16:	83 df       	rcall	.-250    	; 0x91e <motor_read_encoder_unscaled>
     a18:	90 93 06 03 	sts	0x0306, r25
     a1c:	80 93 05 03 	sts	0x0305, r24
	printf("right encoder value %d\n", motor_read_encoder_unscaled());
     a20:	7e df       	rcall	.-260    	; 0x91e <motor_read_encoder_unscaled>
     a22:	9f 93       	push	r25
     a24:	8f 93       	push	r24
     a26:	80 e9       	ldi	r24, 0x90	; 144
     a28:	92 e0       	ldi	r25, 0x02	; 2
     a2a:	9f 93       	push	r25
     a2c:	8f 93       	push	r24
     a2e:	c6 d5       	rcall	.+2956   	; 0x15bc <printf>
	motor_power(STOP);
     a30:	80 e0       	ldi	r24, 0x00	; 0
     a32:	90 e0       	ldi	r25, 0x00	; 0
     a34:	28 df       	rcall	.-432    	; 0x886 <motor_power>
	
	dir = LEFT;
     a36:	81 e0       	ldi	r24, 0x01	; 1
     a38:	80 93 04 03 	sts	0x0304, r24
	motor_power(150);
     a3c:	86 e9       	ldi	r24, 0x96	; 150
     a3e:	90 e0       	ldi	r25, 0x00	; 0
     a40:	22 df       	rcall	.-444    	; 0x886 <motor_power>
	left_pos = motor_read_encoder_unscaled();
     a42:	6d df       	rcall	.-294    	; 0x91e <motor_read_encoder_unscaled>
     a44:	90 93 03 03 	sts	0x0303, r25
     a48:	80 93 02 03 	sts	0x0302, r24
     a4c:	2f ef       	ldi	r18, 0xFF	; 255
     a4e:	87 e9       	ldi	r24, 0x97	; 151
     a50:	9a e3       	ldi	r25, 0x3A	; 58
     a52:	21 50       	subi	r18, 0x01	; 1
     a54:	80 40       	sbci	r24, 0x00	; 0
     a56:	90 40       	sbci	r25, 0x00	; 0
     a58:	e1 f7       	brne	.-8      	; 0xa52 <motor_calibration+0x78>
     a5a:	00 c0       	rjmp	.+0      	; 0xa5c <motor_calibration+0x82>
     a5c:	00 00       	nop
	_delay_ms(1200);
	motor_reset_encoder();
     a5e:	1a df       	rcall	.-460    	; 0x894 <motor_reset_encoder>
     a60:	0f 90       	pop	r0
     a62:	0f 90       	pop	r0
     a64:	0f 90       	pop	r0
     a66:	0f 90       	pop	r0
     a68:	08 95       	ret

00000a6a <motor_PID>:
}


int motor_PID(int slider_value, float Kp, float Ki, float Kd){
     a6a:	4f 92       	push	r4
     a6c:	5f 92       	push	r5
     a6e:	6f 92       	push	r6
     a70:	7f 92       	push	r7
     a72:	8f 92       	push	r8
     a74:	9f 92       	push	r9
     a76:	af 92       	push	r10
     a78:	bf 92       	push	r11
     a7a:	cf 92       	push	r12
     a7c:	df 92       	push	r13
     a7e:	ef 92       	push	r14
     a80:	ff 92       	push	r15
     a82:	0f 93       	push	r16
     a84:	1f 93       	push	r17
     a86:	cf 93       	push	r28
     a88:	df 93       	push	r29
     a8a:	ec 01       	movw	r28, r24
     a8c:	4a 01       	movw	r8, r20
     a8e:	5b 01       	movw	r10, r22
     a90:	28 01       	movw	r4, r16
     a92:	39 01       	movw	r6, r18
	
	static float integral = 0; 
	int data = motor_read_encoder();
     a94:	6d df       	rcall	.-294    	; 0x970 <motor_read_encoder>
	int error = slider_value - data; 
     a96:	c8 1b       	sub	r28, r24
     a98:	d9 0b       	sbc	r29, r25
	//printf("encoder: %d\n", data);
	if (error > 0){
     a9a:	1c 16       	cp	r1, r28
     a9c:	1d 06       	cpc	r1, r29
     a9e:	1c f4       	brge	.+6      	; 0xaa6 <motor_PID+0x3c>
		dir = RIGHT;
     aa0:	10 92 04 03 	sts	0x0304, r1
     aa4:	03 c0       	rjmp	.+6      	; 0xaac <motor_PID+0x42>
	} 
	else{
		dir = LEFT; 
     aa6:	81 e0       	ldi	r24, 0x01	; 1
     aa8:	80 93 04 03 	sts	0x0304, r24
	}
	//in case of error ti small, stop integration
	if(abs(error) > epsilon){
     aac:	8e 01       	movw	r16, r28
     aae:	dd 23       	and	r29, r29
     ab0:	24 f4       	brge	.+8      	; 0xaba <motor_PID+0x50>
     ab2:	00 27       	eor	r16, r16
     ab4:	11 27       	eor	r17, r17
     ab6:	0c 1b       	sub	r16, r28
     ab8:	1d 0b       	sbc	r17, r29
     aba:	02 30       	cpi	r16, 0x02	; 2
     abc:	11 05       	cpc	r17, r1
     abe:	f4 f0       	brlt	.+60     	; 0xafc <motor_PID+0x92>
		integral = integral + error*dt;
     ac0:	be 01       	movw	r22, r28
     ac2:	88 27       	eor	r24, r24
     ac4:	77 fd       	sbrc	r23, 7
     ac6:	80 95       	com	r24
     ac8:	98 2f       	mov	r25, r24
     aca:	11 d4       	rcall	.+2082   	; 0x12ee <__floatsisf>
     acc:	2f e6       	ldi	r18, 0x6F	; 111
     ace:	32 e1       	ldi	r19, 0x12	; 18
     ad0:	43 e0       	ldi	r20, 0x03	; 3
     ad2:	5d e3       	ldi	r21, 0x3D	; 61
     ad4:	c0 d4       	rcall	.+2432   	; 0x1456 <__mulsf3>
     ad6:	9b 01       	movw	r18, r22
     ad8:	ac 01       	movw	r20, r24
     ada:	60 91 e0 02 	lds	r22, 0x02E0
     ade:	70 91 e1 02 	lds	r23, 0x02E1
     ae2:	80 91 e2 02 	lds	r24, 0x02E2
     ae6:	90 91 e3 02 	lds	r25, 0x02E3
     aea:	fe d2       	rcall	.+1532   	; 0x10e8 <__addsf3>
     aec:	60 93 e0 02 	sts	0x02E0, r22
     af0:	70 93 e1 02 	sts	0x02E1, r23
     af4:	80 93 e2 02 	sts	0x02E2, r24
     af8:	90 93 e3 02 	sts	0x02E3, r25
	} 
	float derivate = (error - prev_error)/dt;
	int output = Kp*abs(error) + Ki*integral + Kd*derivate;
     afc:	b8 01       	movw	r22, r16
     afe:	88 27       	eor	r24, r24
     b00:	77 fd       	sbrc	r23, 7
     b02:	80 95       	com	r24
     b04:	98 2f       	mov	r25, r24
     b06:	f3 d3       	rcall	.+2022   	; 0x12ee <__floatsisf>
     b08:	a5 01       	movw	r20, r10
     b0a:	94 01       	movw	r18, r8
     b0c:	a4 d4       	rcall	.+2376   	; 0x1456 <__mulsf3>
     b0e:	4b 01       	movw	r8, r22
     b10:	5c 01       	movw	r10, r24
     b12:	20 91 e0 02 	lds	r18, 0x02E0
     b16:	30 91 e1 02 	lds	r19, 0x02E1
     b1a:	40 91 e2 02 	lds	r20, 0x02E2
     b1e:	50 91 e3 02 	lds	r21, 0x02E3
     b22:	c3 01       	movw	r24, r6
     b24:	b2 01       	movw	r22, r4
     b26:	97 d4       	rcall	.+2350   	; 0x1456 <__mulsf3>
     b28:	9b 01       	movw	r18, r22
     b2a:	ac 01       	movw	r20, r24
     b2c:	c5 01       	movw	r24, r10
     b2e:	b4 01       	movw	r22, r8
     b30:	db d2       	rcall	.+1462   	; 0x10e8 <__addsf3>
     b32:	4b 01       	movw	r8, r22
     b34:	5c 01       	movw	r10, r24
	}
	//in case of error ti small, stop integration
	if(abs(error) > epsilon){
		integral = integral + error*dt;
	} 
	float derivate = (error - prev_error)/dt;
     b36:	80 91 e4 02 	lds	r24, 0x02E4
     b3a:	90 91 e5 02 	lds	r25, 0x02E5
     b3e:	be 01       	movw	r22, r28
     b40:	68 1b       	sub	r22, r24
     b42:	79 0b       	sbc	r23, r25
     b44:	88 27       	eor	r24, r24
     b46:	77 fd       	sbrc	r23, 7
     b48:	80 95       	com	r24
     b4a:	98 2f       	mov	r25, r24
     b4c:	d0 d3       	rcall	.+1952   	; 0x12ee <__floatsisf>
     b4e:	2f e6       	ldi	r18, 0x6F	; 111
     b50:	32 e1       	ldi	r19, 0x12	; 18
     b52:	43 e0       	ldi	r20, 0x03	; 3
     b54:	5d e3       	ldi	r21, 0x3D	; 61
     b56:	30 d3       	rcall	.+1632   	; 0x11b8 <__divsf3>
     b58:	9b 01       	movw	r18, r22
     b5a:	ac 01       	movw	r20, r24
	int output = Kp*abs(error) + Ki*integral + Kd*derivate;
     b5c:	c7 01       	movw	r24, r14
     b5e:	b6 01       	movw	r22, r12
     b60:	7a d4       	rcall	.+2292   	; 0x1456 <__mulsf3>
     b62:	9b 01       	movw	r18, r22
     b64:	ac 01       	movw	r20, r24
     b66:	c5 01       	movw	r24, r10
     b68:	b4 01       	movw	r22, r8
     b6a:	be d2       	rcall	.+1404   	; 0x10e8 <__addsf3>
     b6c:	8d d3       	rcall	.+1818   	; 0x1288 <__fixsfsi>
     b6e:	77 23       	and	r23, r23
     b70:	14 f4       	brge	.+4      	; 0xb76 <motor_PID+0x10c>
     b72:	60 e0       	ldi	r22, 0x00	; 0
     b74:	70 e0       	ldi	r23, 0x00	; 0
	} 
	else if (output < MIN){
		output = MIN;
	} 
	
	prev_error = error;
     b76:	d0 93 e5 02 	sts	0x02E5, r29
     b7a:	c0 93 e4 02 	sts	0x02E4, r28
     b7e:	cb 01       	movw	r24, r22
     b80:	6f 3f       	cpi	r22, 0xFF	; 255
     b82:	71 05       	cpc	r23, r1
     b84:	19 f0       	breq	.+6      	; 0xb8c <motor_PID+0x122>
     b86:	14 f0       	brlt	.+4      	; 0xb8c <motor_PID+0x122>
     b88:	8f ef       	ldi	r24, 0xFF	; 255
     b8a:	90 e0       	ldi	r25, 0x00	; 0
	return output;
}
     b8c:	df 91       	pop	r29
     b8e:	cf 91       	pop	r28
     b90:	1f 91       	pop	r17
     b92:	0f 91       	pop	r16
     b94:	ff 90       	pop	r15
     b96:	ef 90       	pop	r14
     b98:	df 90       	pop	r13
     b9a:	cf 90       	pop	r12
     b9c:	bf 90       	pop	r11
     b9e:	af 90       	pop	r10
     ba0:	9f 90       	pop	r9
     ba2:	8f 90       	pop	r8
     ba4:	7f 90       	pop	r7
     ba6:	6f 90       	pop	r6
     ba8:	5f 90       	pop	r5
     baa:	4f 90       	pop	r4
     bac:	08 95       	ret

00000bae <motor_velocity_control>:

void motor_velocity_control(int joystick_value){
     bae:	cf 93       	push	r28
     bb0:	df 93       	push	r29
     bb2:	ec 01       	movw	r28, r24
	if (joystick_value < 150){
     bb4:	86 39       	cpi	r24, 0x96	; 150
     bb6:	91 05       	cpc	r25, r1
     bb8:	24 f4       	brge	.+8      	; 0xbc2 <motor_velocity_control+0x14>
		dir = LEFT;
     bba:	81 e0       	ldi	r24, 0x01	; 1
     bbc:	80 93 04 03 	sts	0x0304, r24
     bc0:	05 c0       	rjmp	.+10     	; 0xbcc <motor_velocity_control+0x1e>
	}else if (joystick_value > 100){
     bc2:	85 36       	cpi	r24, 0x65	; 101
     bc4:	91 05       	cpc	r25, r1
     bc6:	14 f0       	brlt	.+4      	; 0xbcc <motor_velocity_control+0x1e>
		dir = RIGHT;
     bc8:	10 92 04 03 	sts	0x0304, r1
	}
	int input;
	motor_set_dir();
     bcc:	4c de       	rcall	.-872    	; 0x866 <motor_set_dir>
	if(joystick_value > 135){
     bce:	c8 38       	cpi	r28, 0x88	; 136
     bd0:	d1 05       	cpc	r29, r1
     bd2:	8c f0       	brlt	.+34     	; 0xbf6 <motor_velocity_control+0x48>
		input = (int)(joystick_value-135)*2.125;
     bd4:	be 01       	movw	r22, r28
     bd6:	67 58       	subi	r22, 0x87	; 135
     bd8:	71 09       	sbc	r23, r1
     bda:	88 27       	eor	r24, r24
     bdc:	77 fd       	sbrc	r23, 7
     bde:	80 95       	com	r24
     be0:	98 2f       	mov	r25, r24
     be2:	85 d3       	rcall	.+1802   	; 0x12ee <__floatsisf>
     be4:	20 e0       	ldi	r18, 0x00	; 0
     be6:	30 e0       	ldi	r19, 0x00	; 0
     be8:	48 e0       	ldi	r20, 0x08	; 8
     bea:	50 e4       	ldi	r21, 0x40	; 64
     bec:	34 d4       	rcall	.+2152   	; 0x1456 <__mulsf3>
     bee:	4c d3       	rcall	.+1688   	; 0x1288 <__fixsfsi>
     bf0:	56 2f       	mov	r21, r22
     bf2:	47 2f       	mov	r20, r23
     bf4:	1c c0       	rjmp	.+56     	; 0xc2e <motor_velocity_control+0x80>
	}
	else if(joystick_value < 130){
     bf6:	c2 38       	cpi	r28, 0x82	; 130
     bf8:	d1 05       	cpc	r29, r1
     bfa:	bc f4       	brge	.+46     	; 0xc2a <motor_velocity_control+0x7c>
		input = (int)(130-joystick_value)*(double)255/130;
     bfc:	62 e8       	ldi	r22, 0x82	; 130
     bfe:	70 e0       	ldi	r23, 0x00	; 0
     c00:	6c 1b       	sub	r22, r28
     c02:	7d 0b       	sbc	r23, r29
     c04:	88 27       	eor	r24, r24
     c06:	77 fd       	sbrc	r23, 7
     c08:	80 95       	com	r24
     c0a:	98 2f       	mov	r25, r24
     c0c:	70 d3       	rcall	.+1760   	; 0x12ee <__floatsisf>
     c0e:	20 e0       	ldi	r18, 0x00	; 0
     c10:	30 e0       	ldi	r19, 0x00	; 0
     c12:	4f e7       	ldi	r20, 0x7F	; 127
     c14:	53 e4       	ldi	r21, 0x43	; 67
     c16:	1f d4       	rcall	.+2110   	; 0x1456 <__mulsf3>
     c18:	20 e0       	ldi	r18, 0x00	; 0
     c1a:	30 e0       	ldi	r19, 0x00	; 0
     c1c:	42 e0       	ldi	r20, 0x02	; 2
     c1e:	53 e4       	ldi	r21, 0x43	; 67
     c20:	cb d2       	rcall	.+1430   	; 0x11b8 <__divsf3>
     c22:	32 d3       	rcall	.+1636   	; 0x1288 <__fixsfsi>
     c24:	56 2f       	mov	r21, r22
     c26:	47 2f       	mov	r20, r23
     c28:	02 c0       	rjmp	.+4      	; 0xc2e <motor_velocity_control+0x80>
	}
	else{
		input = 0;
     c2a:	50 e0       	ldi	r21, 0x00	; 0
     c2c:	40 e0       	ldi	r20, 0x00	; 0
	}
	if(input > max_motor_value){
     c2e:	20 91 e6 02 	lds	r18, 0x02E6
     c32:	30 91 e7 02 	lds	r19, 0x02E7
     c36:	85 2f       	mov	r24, r21
     c38:	94 2f       	mov	r25, r20
     c3a:	28 17       	cp	r18, r24
     c3c:	39 07       	cpc	r19, r25
     c3e:	0c f4       	brge	.+2      	; 0xc42 <motor_velocity_control+0x94>
     c40:	c9 01       	movw	r24, r18
		input = max_motor_value;
	}
	DAC_send_data(input);
     c42:	49 dc       	rcall	.-1902   	; 0x4d6 <DAC_send_data>
	
}
     c44:	df 91       	pop	r29
     c46:	cf 91       	pop	r28
     c48:	08 95       	ret

00000c4a <servo_init>:
#include "SERVO_driver.h"
#include "UART_driver.h"


void servo_init(void){
	pwm_init();
     c4a:	43 d1       	rcall	.+646    	; 0xed2 <pwm_init>
	//initialize to center position
	pwm_set_pulse_width(0.0015);
     c4c:	66 ea       	ldi	r22, 0xA6	; 166
     c4e:	7b e9       	ldi	r23, 0x9B	; 155
     c50:	84 ec       	ldi	r24, 0xC4	; 196
     c52:	9a e3       	ldi	r25, 0x3A	; 58
     c54:	65 c1       	rjmp	.+714    	; 0xf20 <pwm_set_pulse_width>
     c56:	08 95       	ret

00000c58 <servo_set_pos>:


void servo_set_pos(uint8_t dir){
	

	if(dir > 135){					//dir is scaled from 0 to 100
     c58:	88 38       	cpi	r24, 0x88	; 136
     c5a:	a8 f0       	brcs	.+42     	; 0xc86 <servo_set_pos+0x2e>
		pwm_set_pulse_width(0.0015 + (dir-132)*0.000004);
     c5c:	68 2f       	mov	r22, r24
     c5e:	70 e0       	ldi	r23, 0x00	; 0
     c60:	64 58       	subi	r22, 0x84	; 132
     c62:	71 09       	sbc	r23, r1
     c64:	88 27       	eor	r24, r24
     c66:	77 fd       	sbrc	r23, 7
     c68:	80 95       	com	r24
     c6a:	98 2f       	mov	r25, r24
     c6c:	40 d3       	rcall	.+1664   	; 0x12ee <__floatsisf>
     c6e:	2d eb       	ldi	r18, 0xBD	; 189
     c70:	37 e3       	ldi	r19, 0x37	; 55
     c72:	46 e8       	ldi	r20, 0x86	; 134
     c74:	56 e3       	ldi	r21, 0x36	; 54
     c76:	ef d3       	rcall	.+2014   	; 0x1456 <__mulsf3>
     c78:	26 ea       	ldi	r18, 0xA6	; 166
     c7a:	3b e9       	ldi	r19, 0x9B	; 155
     c7c:	44 ec       	ldi	r20, 0xC4	; 196
     c7e:	5a e3       	ldi	r21, 0x3A	; 58
     c80:	33 d2       	rcall	.+1126   	; 0x10e8 <__addsf3>
     c82:	4e c1       	rjmp	.+668    	; 0xf20 <pwm_set_pulse_width>
     c84:	08 95       	ret
	}
	else if (dir < 130){
     c86:	82 38       	cpi	r24, 0x82	; 130
     c88:	88 f4       	brcc	.+34     	; 0xcac <servo_set_pos+0x54>
		pwm_set_pulse_width(0.0009 + dir*0.000004);
     c8a:	68 2f       	mov	r22, r24
     c8c:	70 e0       	ldi	r23, 0x00	; 0
     c8e:	80 e0       	ldi	r24, 0x00	; 0
     c90:	90 e0       	ldi	r25, 0x00	; 0
     c92:	2d d3       	rcall	.+1626   	; 0x12ee <__floatsisf>
     c94:	2d eb       	ldi	r18, 0xBD	; 189
     c96:	37 e3       	ldi	r19, 0x37	; 55
     c98:	46 e8       	ldi	r20, 0x86	; 134
     c9a:	56 e3       	ldi	r21, 0x36	; 54
     c9c:	dc d3       	rcall	.+1976   	; 0x1456 <__mulsf3>
     c9e:	2a ef       	ldi	r18, 0xFA	; 250
     ca0:	3d ee       	ldi	r19, 0xED	; 237
     ca2:	4b e6       	ldi	r20, 0x6B	; 107
     ca4:	5a e3       	ldi	r21, 0x3A	; 58
     ca6:	20 d2       	rcall	.+1088   	; 0x10e8 <__addsf3>
     ca8:	3b c1       	rjmp	.+630    	; 0xf20 <pwm_set_pulse_width>
     caa:	08 95       	ret
	}
	else{
		pwm_set_pulse_width(0.0015);
     cac:	66 ea       	ldi	r22, 0xA6	; 166
     cae:	7b e9       	ldi	r23, 0x9B	; 155
     cb0:	84 ec       	ldi	r24, 0xC4	; 196
     cb2:	9a e3       	ldi	r25, 0x3A	; 58
     cb4:	35 c1       	rjmp	.+618    	; 0xf20 <pwm_set_pulse_width>
     cb6:	08 95       	ret

00000cb8 <solenoid_init>:



void solenoid_init(void){
	//Set solenoidpin(A1 == PF1) to output
	set_bit(DDRF, PF1);
     cb8:	81 9a       	sbi	0x10, 1	; 16
	set_bit(PORTF, PF1);
     cba:	89 9a       	sbi	0x11, 1	; 17
     cbc:	08 95       	ret

00000cbe <solenoid_shoot>:
}

void solenoid_shoot(void){
	clr_bit(PORTF, PF1);
     cbe:	89 98       	cbi	0x11, 1	; 17
     cc0:	2f ef       	ldi	r18, 0xFF	; 255
     cc2:	81 ee       	ldi	r24, 0xE1	; 225
     cc4:	94 e0       	ldi	r25, 0x04	; 4
     cc6:	21 50       	subi	r18, 0x01	; 1
     cc8:	80 40       	sbci	r24, 0x00	; 0
     cca:	90 40       	sbci	r25, 0x00	; 0
     ccc:	e1 f7       	brne	.-8      	; 0xcc6 <solenoid_shoot+0x8>
     cce:	00 c0       	rjmp	.+0      	; 0xcd0 <solenoid_shoot+0x12>
     cd0:	00 00       	nop
	_delay_ms(100); 
	set_bit(PORTF, PF1);
     cd2:	89 9a       	sbi	0x11, 1	; 17
     cd4:	08 95       	ret

00000cd6 <UART_transmit>:

int UART_transmit(unsigned char data, FILE *stream){
	
	//Wait for empty transmit buffer
	
	while(!( UCSR0A & (1<<UDRE0)) );
     cd6:	e0 ec       	ldi	r30, 0xC0	; 192
     cd8:	f0 e0       	ldi	r31, 0x00	; 0
     cda:	90 81       	ld	r25, Z
     cdc:	95 ff       	sbrs	r25, 5
     cde:	fd cf       	rjmp	.-6      	; 0xcda <UART_transmit+0x4>
 
	//Put data into buffer, sends the data
 
	UDR0 = data;
     ce0:	80 93 c6 00 	sts	0x00C6, r24
	return 0; 
}
     ce4:	80 e0       	ldi	r24, 0x00	; 0
     ce6:	90 e0       	ldi	r25, 0x00	; 0
     ce8:	08 95       	ret

00000cea <UART_receive>:

unsigned char UART_receive(){

	//Wait for data to be received

	while( !(UCSR0A & (1<<RXC0)) );
     cea:	e0 ec       	ldi	r30, 0xC0	; 192
     cec:	f0 e0       	ldi	r31, 0x00	; 0
     cee:	80 81       	ld	r24, Z
     cf0:	88 23       	and	r24, r24
     cf2:	ec f7       	brge	.-6      	; 0xcee <UART_receive+0x4>
 
	//Get and return received data from buffer
 
	return UDR0;
     cf4:	80 91 c6 00 	lds	r24, 0x00C6
}
     cf8:	08 95       	ret

00000cfa <UART_init>:

int UART_init(unsigned int ubrr){
/* 
Set baud rate
 */
	UBRR0L = ubrr;
     cfa:	80 93 c4 00 	sts	0x00C4, r24

/* 
Enable receiver and transmitter
 */
	UCSR0B =(1<<RXEN0)|(1<<TXEN0);
     cfe:	88 e1       	ldi	r24, 0x18	; 24
     d00:	80 93 c1 00 	sts	0x00C1, r24
	
	uart = fdevopen(&UART_transmit, &UART_receive);
     d04:	65 e7       	ldi	r22, 0x75	; 117
     d06:	76 e0       	ldi	r23, 0x06	; 6
     d08:	8b e6       	ldi	r24, 0x6B	; 107
     d0a:	96 e0       	ldi	r25, 0x06	; 6
     d0c:	0d d4       	rcall	.+2074   	; 0x1528 <fdevopen>
     d0e:	90 93 08 03 	sts	0x0308, r25
     d12:	80 93 07 03 	sts	0x0307, r24
	
	
	return 0; 
}
     d16:	80 e0       	ldi	r24, 0x00	; 0
     d18:	90 e0       	ldi	r25, 0x00	; 0
     d1a:	08 95       	ret

00000d1c <MCP2515_reset>:
	SPI_read_write(MCP_READ_STATUS);
	status = SPI_read_write(0xFF);
	status = SPI_read_write(0xFF);		//send same data two times
	SPI_deactivate_SS();	
	return status;
}
     d1c:	c1 d0       	rcall	.+386    	; 0xea0 <SPI_activate_SS>
     d1e:	80 ec       	ldi	r24, 0xC0	; 192
     d20:	b9 d0       	rcall	.+370    	; 0xe94 <SPI_read_write>
     d22:	c0 c0       	rjmp	.+384    	; 0xea4 <SPI_deactivate_SS>
     d24:	08 95       	ret

00000d26 <MCP2515_read>:
     d26:	cf 93       	push	r28
     d28:	c8 2f       	mov	r28, r24
     d2a:	ba d0       	rcall	.+372    	; 0xea0 <SPI_activate_SS>
     d2c:	83 e0       	ldi	r24, 0x03	; 3
     d2e:	b2 d0       	rcall	.+356    	; 0xe94 <SPI_read_write>
     d30:	8c 2f       	mov	r24, r28
     d32:	b0 d0       	rcall	.+352    	; 0xe94 <SPI_read_write>
     d34:	80 e0       	ldi	r24, 0x00	; 0
     d36:	ae d0       	rcall	.+348    	; 0xe94 <SPI_read_write>
     d38:	c8 2f       	mov	r28, r24
     d3a:	b4 d0       	rcall	.+360    	; 0xea4 <SPI_deactivate_SS>
     d3c:	8c 2f       	mov	r24, r28
     d3e:	cf 91       	pop	r28
     d40:	08 95       	ret

00000d42 <MCP2515_write>:
     d42:	cf 93       	push	r28
     d44:	df 93       	push	r29
     d46:	d8 2f       	mov	r29, r24
     d48:	c6 2f       	mov	r28, r22
     d4a:	aa d0       	rcall	.+340    	; 0xea0 <SPI_activate_SS>
     d4c:	82 e0       	ldi	r24, 0x02	; 2
     d4e:	a2 d0       	rcall	.+324    	; 0xe94 <SPI_read_write>
     d50:	8d 2f       	mov	r24, r29
     d52:	a0 d0       	rcall	.+320    	; 0xe94 <SPI_read_write>
     d54:	8c 2f       	mov	r24, r28
     d56:	9e d0       	rcall	.+316    	; 0xe94 <SPI_read_write>
     d58:	a5 d0       	rcall	.+330    	; 0xea4 <SPI_deactivate_SS>
     d5a:	df 91       	pop	r29
     d5c:	cf 91       	pop	r28
     d5e:	08 95       	ret

00000d60 <MCP2515_request_to_send>:
     d60:	cf 93       	push	r28
     d62:	c8 2f       	mov	r28, r24
     d64:	9d d0       	rcall	.+314    	; 0xea0 <SPI_activate_SS>
     d66:	c8 30       	cpi	r28, 0x08	; 8
     d68:	20 f4       	brcc	.+8      	; 0xd72 <MCP2515_request_to_send+0x12>
     d6a:	8c 2f       	mov	r24, r28
     d6c:	80 68       	ori	r24, 0x80	; 128
     d6e:	92 d0       	rcall	.+292    	; 0xe94 <SPI_read_write>
     d70:	02 c0       	rjmp	.+4      	; 0xd76 <MCP2515_request_to_send+0x16>
     d72:	80 e8       	ldi	r24, 0x80	; 128
     d74:	8f d0       	rcall	.+286    	; 0xe94 <SPI_read_write>
     d76:	96 d0       	rcall	.+300    	; 0xea4 <SPI_deactivate_SS>
     d78:	cf 91       	pop	r28
     d7a:	08 95       	ret

00000d7c <MCP2515_bit_modify>:


void MCP2515_bit_modify(uint8_t address, uint8_t mask_byte, uint8_t data_byte){
     d7c:	1f 93       	push	r17
     d7e:	cf 93       	push	r28
     d80:	df 93       	push	r29
     d82:	18 2f       	mov	r17, r24
     d84:	d6 2f       	mov	r29, r22
     d86:	c4 2f       	mov	r28, r20
	SPI_activate_SS();
     d88:	8b d0       	rcall	.+278    	; 0xea0 <SPI_activate_SS>
	SPI_read_write(MCP_BITMOD);
     d8a:	85 e0       	ldi	r24, 0x05	; 5
     d8c:	83 d0       	rcall	.+262    	; 0xe94 <SPI_read_write>
	SPI_read_write(address);
     d8e:	81 2f       	mov	r24, r17
     d90:	81 d0       	rcall	.+258    	; 0xe94 <SPI_read_write>
	SPI_read_write(mask_byte);
     d92:	8d 2f       	mov	r24, r29
     d94:	7f d0       	rcall	.+254    	; 0xe94 <SPI_read_write>
	SPI_read_write(data_byte);
     d96:	8c 2f       	mov	r24, r28
     d98:	7d d0       	rcall	.+250    	; 0xe94 <SPI_read_write>
	SPI_deactivate_SS();
     d9a:	84 d0       	rcall	.+264    	; 0xea4 <SPI_deactivate_SS>
     d9c:	df 91       	pop	r29
     d9e:	cf 91       	pop	r28
     da0:	1f 91       	pop	r17
     da2:	08 95       	ret

00000da4 <main>:
Message config_msg;



int main(void)
{
     da4:	cf 93       	push	r28
     da6:	df 93       	push	r29
     da8:	cd b7       	in	r28, 0x3d	; 61
     daa:	de b7       	in	r29, 0x3e	; 62
     dac:	68 97       	sbiw	r28, 0x18	; 24
     dae:	0f b6       	in	r0, 0x3f	; 63
     db0:	f8 94       	cli
     db2:	de bf       	out	0x3e, r29	; 62
     db4:	0f be       	out	0x3f, r0	; 63
     db6:	cd bf       	out	0x3d, r28	; 61
	
	cli();
     db8:	f8 94       	cli
	UART_init(MYUBRR);
     dba:	87 e6       	ldi	r24, 0x67	; 103
     dbc:	90 e0       	ldi	r25, 0x00	; 0
     dbe:	9d df       	rcall	.-198    	; 0xcfa <UART_init>
	CAN_init();
     dc0:	03 da       	rcall	.-3066   	; 0x1c8 <CAN_init>
	servo_init();
     dc2:	43 df       	rcall	.-378    	; 0xc4a <servo_init>
	ADC_init();
     dc4:	3d db       	rcall	.-2438   	; 0x440 <ADC_init>
	solenoid_init();
     dc6:	78 df       	rcall	.-272    	; 0xcb8 <solenoid_init>
	motor_init();
     dc8:	77 dd       	rcall	.-1298   	; 0x8b8 <motor_init>
	sei();
     dca:	78 94       	sei
	
	while (!rx_int_flag);
     dcc:	80 91 ea 02 	lds	r24, 0x02EA
     dd0:	88 23       	and	r24, r24
     dd2:	e1 f3       	breq	.-8      	; 0xdcc <main+0x28>
	config_msg = CAN_recieve();
     dd4:	ce 01       	movw	r24, r28
     dd6:	0d 96       	adiw	r24, 0x0d	; 13
     dd8:	94 da       	rcall	.-2776   	; 0x302 <CAN_recieve>
     dda:	8c e0       	ldi	r24, 0x0C	; 12
     ddc:	fe 01       	movw	r30, r28
     dde:	3d 96       	adiw	r30, 0x0d	; 13
     de0:	a9 e0       	ldi	r26, 0x09	; 9
     de2:	b3 e0       	ldi	r27, 0x03	; 3
     de4:	01 90       	ld	r0, Z+
     de6:	0d 92       	st	X+, r0
     de8:	8a 95       	dec	r24
     dea:	e1 f7       	brne	.-8      	; 0xde4 <main+0x40>
	motor_calibration();
     dec:	f6 dd       	rcall	.-1044   	; 0x9da <motor_calibration>
	if(config_msg.data[0] > -1 && config_msg.data[0] < 3){
     dee:	80 91 0d 03 	lds	r24, 0x030D
     df2:	83 30       	cpi	r24, 0x03	; 3
     df4:	b8 f4       	brcc	.+46     	; 0xe24 <main+0x80>
		Message init_succeeded = {0, 1, {0}};
     df6:	ce 01       	movw	r24, r28
     df8:	01 96       	adiw	r24, 0x01	; 1
     dfa:	2c e0       	ldi	r18, 0x0C	; 12
     dfc:	fc 01       	movw	r30, r24
     dfe:	11 92       	st	Z+, r1
     e00:	2a 95       	dec	r18
     e02:	e9 f7       	brne	.-6      	; 0xdfe <main+0x5a>
     e04:	21 e0       	ldi	r18, 0x01	; 1
     e06:	30 e0       	ldi	r19, 0x00	; 0
     e08:	3c 83       	std	Y+4, r19	; 0x04
     e0a:	2b 83       	std	Y+3, r18	; 0x03
		CAN_send(&init_succeeded);
     e0c:	33 da       	rcall	.-2970   	; 0x274 <CAN_send>
		printf("MELDING sent til node 1\n");
     e0e:	88 ea       	ldi	r24, 0xA8	; 168
     e10:	92 e0       	ldi	r25, 0x02	; 2
     e12:	e5 d3       	rcall	.+1994   	; 0x15de <puts>
		current_state = config_msg.data[0];
     e14:	80 91 0d 03 	lds	r24, 0x030D
     e18:	80 93 e9 02 	sts	0x02E9, r24
		mode = config_msg.data[1];
     e1c:	80 91 0e 03 	lds	r24, 0x030E
     e20:	80 93 e8 02 	sts	0x02E8, r24
		//LEGG TIL FAILED TO INIT
	}
	
	
	
	printf("CONFIG state %d \t mode %d \n", config_msg.data[0], config_msg.data[1]);
     e24:	80 91 0e 03 	lds	r24, 0x030E
     e28:	1f 92       	push	r1
     e2a:	8f 93       	push	r24
     e2c:	80 91 0d 03 	lds	r24, 0x030D
     e30:	1f 92       	push	r1
     e32:	8f 93       	push	r24
     e34:	80 ec       	ldi	r24, 0xC0	; 192
     e36:	92 e0       	ldi	r25, 0x02	; 2
     e38:	9f 93       	push	r25
     e3a:	8f 93       	push	r24
     e3c:	bf d3       	rcall	.+1918   	; 0x15bc <printf>
     e3e:	0f 90       	pop	r0
     e40:	0f 90       	pop	r0
     e42:	0f 90       	pop	r0
     e44:	0f 90       	pop	r0
     e46:	0f 90       	pop	r0
     e48:	0f 90       	pop	r0
	{
		switch (current_state)
		{
			printf("Current state: %d\n", current_state);
			case IDLE:
				if(config_msg.data[0] > -1 && config_msg.data[0] < 3){
     e4a:	0d e0       	ldi	r16, 0x0D	; 13
     e4c:	13 e0       	ldi	r17, 0x03	; 3
					current_state = config_msg.data[0];
					mode = config_msg.data[1];
     e4e:	0f 2e       	mov	r0, r31
     e50:	fe e0       	ldi	r31, 0x0E	; 14
     e52:	ef 2e       	mov	r14, r31
     e54:	f3 e0       	ldi	r31, 0x03	; 3
     e56:	ff 2e       	mov	r15, r31
     e58:	f0 2d       	mov	r31, r0
	
	
	printf("CONFIG state %d \t mode %d \n", config_msg.data[0], config_msg.data[1]);
	while(1)
	{
		switch (current_state)
     e5a:	80 91 e9 02 	lds	r24, 0x02E9
     e5e:	81 30       	cpi	r24, 0x01	; 1
     e60:	79 f0       	breq	.+30     	; 0xe80 <main+0xdc>
     e62:	18 f0       	brcs	.+6      	; 0xe6a <main+0xc6>
     e64:	82 30       	cpi	r24, 0x02	; 2
     e66:	89 f0       	breq	.+34     	; 0xe8a <main+0xe6>
     e68:	fa cf       	rjmp	.-12     	; 0xe5e <main+0xba>
		{
			printf("Current state: %d\n", current_state);
			case IDLE:
				if(config_msg.data[0] > -1 && config_msg.data[0] < 3){
     e6a:	f8 01       	movw	r30, r16
     e6c:	80 81       	ld	r24, Z
     e6e:	83 30       	cpi	r24, 0x03	; 3
     e70:	a0 f7       	brcc	.-24     	; 0xe5a <main+0xb6>
					current_state = config_msg.data[0];
     e72:	80 93 e9 02 	sts	0x02E9, r24
					mode = config_msg.data[1];
     e76:	f7 01       	movw	r30, r14
     e78:	80 81       	ld	r24, Z
     e7a:	80 93 e8 02 	sts	0x02E8, r24
     e7e:	ed cf       	rjmp	.-38     	; 0xe5a <main+0xb6>
					//LEGG TIL FAILED TO INIT
				}
				break;
			case USB:
				set_USB_mode(mode);
     e80:	80 91 e8 02 	lds	r24, 0x02E8
     e84:	00 dc       	rcall	.-2048   	; 0x686 <set_USB_mode>
				USB_play_game();
     e86:	ed db       	rcall	.-2086   	; 0x662 <USB_play_game>
				break;
     e88:	e8 cf       	rjmp	.-48     	; 0xe5a <main+0xb6>
			case PS2:
				set_PS2_mode(mode);
     e8a:	80 91 e8 02 	lds	r24, 0x02E8
     e8e:	70 dc       	rcall	.-1824   	; 0x770 <set_PS2_mode>
				PS2_play_game();
     e90:	a2 dc       	rcall	.-1724   	; 0x7d6 <PS2_play_game>
				break;
     e92:	e3 cf       	rjmp	.-58     	; 0xe5a <main+0xb6>

00000e94 <SPI_read_write>:

} 

uint8_t SPI_read_write(char cData){
	/* Start transmission */
	SPDR = cData;
     e94:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(test_bit(SPSR, SPIF)));   //wait until SPIF-flag is set. 
     e96:	0d b4       	in	r0, 0x2d	; 45
     e98:	07 fe       	sbrs	r0, 7
     e9a:	fd cf       	rjmp	.-6      	; 0xe96 <SPI_read_write+0x2>
	
	return SPDR;
     e9c:	8e b5       	in	r24, 0x2e	; 46
}
     e9e:	08 95       	ret

00000ea0 <SPI_activate_SS>:

void SPI_activate_SS(){
	clr_bit(PORTB, SS);
     ea0:	2f 98       	cbi	0x05, 7	; 5
     ea2:	08 95       	ret

00000ea4 <SPI_deactivate_SS>:
}

void SPI_deactivate_SS(){
	set_bit(PORTB, SS);
     ea4:	2f 9a       	sbi	0x05, 7	; 5
     ea6:	08 95       	ret

00000ea8 <SPI_init>:

void SPI_init(void){
	
	
	//Set SPI to master mode
	set_bit(SPCR, MSTR);
     ea8:	8c b5       	in	r24, 0x2c	; 44
     eaa:	80 61       	ori	r24, 0x10	; 16
     eac:	8c bd       	out	0x2c, r24	; 44
	//set SPI clock rate = Fosc/16 
	set_bit(SPCR, SPR0);
     eae:	8c b5       	in	r24, 0x2c	; 44
     eb0:	81 60       	ori	r24, 0x01	; 1
     eb2:	8c bd       	out	0x2c, r24	; 44
	
	////Clock polarity SCK is high when idle
	set_bit(SPCR, CPOL);
     eb4:	8c b5       	in	r24, 0x2c	; 44
     eb6:	88 60       	ori	r24, 0x08	; 8
     eb8:	8c bd       	out	0x2c, r24	; 44
	////Clock phase transmit
	set_bit(SPCR, CPHA);
     eba:	8c b5       	in	r24, 0x2c	; 44
     ebc:	84 60       	ori	r24, 0x04	; 4
     ebe:	8c bd       	out	0x2c, r24	; 44
	
	
	//set MOSI and SCK to output, all others input
	set_bit(DDRB, MOSI);
     ec0:	22 9a       	sbi	0x04, 2	; 4
	set_bit(DDRB, SCK);
     ec2:	21 9a       	sbi	0x04, 1	; 4
	set_bit(DDRB, SS);
     ec4:	27 9a       	sbi	0x04, 7	; 4
	set_bit(DDRB, PB0);
     ec6:	20 9a       	sbi	0x04, 0	; 4


	//SPI enable
	set_bit(SPCR, SPE);
     ec8:	8c b5       	in	r24, 0x2c	; 44
     eca:	80 64       	ori	r24, 0x40	; 64
     ecc:	8c bd       	out	0x2c, r24	; 44
	SPI_deactivate_SS();
     ece:	ea cf       	rjmp	.-44     	; 0xea4 <SPI_deactivate_SS>
     ed0:	08 95       	ret

00000ed2 <pwm_init>:
void pwm_set_period(float sec){
	if ((sec < 0.021) & (sec > 0.009)){
		uint16_t period = (PWM_FREQ)*sec -0.5;
		ICR1 = period;  
	}
}
     ed2:	e0 e8       	ldi	r30, 0x80	; 128
     ed4:	f0 e0       	ldi	r31, 0x00	; 0
     ed6:	80 81       	ld	r24, Z
     ed8:	80 68       	ori	r24, 0x80	; 128
     eda:	80 83       	st	Z, r24
     edc:	80 81       	ld	r24, Z
     ede:	8f 7b       	andi	r24, 0xBF	; 191
     ee0:	80 83       	st	Z, r24
     ee2:	80 81       	ld	r24, Z
     ee4:	82 60       	ori	r24, 0x02	; 2
     ee6:	80 83       	st	Z, r24
     ee8:	80 81       	ld	r24, Z
     eea:	8e 7f       	andi	r24, 0xFE	; 254
     eec:	80 83       	st	Z, r24
     eee:	e1 e8       	ldi	r30, 0x81	; 129
     ef0:	f0 e0       	ldi	r31, 0x00	; 0
     ef2:	80 81       	ld	r24, Z
     ef4:	88 60       	ori	r24, 0x08	; 8
     ef6:	80 83       	st	Z, r24
     ef8:	80 81       	ld	r24, Z
     efa:	80 61       	ori	r24, 0x10	; 16
     efc:	80 83       	st	Z, r24
     efe:	80 81       	ld	r24, Z
     f00:	84 60       	ori	r24, 0x04	; 4
     f02:	80 83       	st	Z, r24
     f04:	80 81       	ld	r24, Z
     f06:	8d 7f       	andi	r24, 0xFD	; 253
     f08:	80 83       	st	Z, r24
     f0a:	80 81       	ld	r24, Z
     f0c:	8e 7f       	andi	r24, 0xFE	; 254
     f0e:	80 83       	st	Z, r24
     f10:	25 9a       	sbi	0x04, 5	; 4
     f12:	81 ee       	ldi	r24, 0xE1	; 225
     f14:	94 e0       	ldi	r25, 0x04	; 4
     f16:	90 93 87 00 	sts	0x0087, r25
     f1a:	80 93 86 00 	sts	0x0086, r24
     f1e:	08 95       	ret

00000f20 <pwm_set_pulse_width>:

void pwm_set_pulse_width(float sec){
     f20:	cf 92       	push	r12
     f22:	df 92       	push	r13
     f24:	ef 92       	push	r14
     f26:	ff 92       	push	r15
     f28:	cf 93       	push	r28
     f2a:	6b 01       	movw	r12, r22
     f2c:	7c 01       	movw	r14, r24
	cli();
     f2e:	f8 94       	cli
	if ((sec < 0.0021) & (sec > 0.0009)){
     f30:	c1 e0       	ldi	r28, 0x01	; 1
     f32:	2a ef       	ldi	r18, 0xFA	; 250
     f34:	3d ee       	ldi	r19, 0xED	; 237
     f36:	4b e6       	ldi	r20, 0x6B	; 107
     f38:	5a e3       	ldi	r21, 0x3A	; 58
     f3a:	89 d2       	rcall	.+1298   	; 0x144e <__gesf2>
     f3c:	18 16       	cp	r1, r24
     f3e:	0c f0       	brlt	.+2      	; 0xf42 <pwm_set_pulse_width+0x22>
     f40:	c0 e0       	ldi	r28, 0x00	; 0
     f42:	cc 23       	and	r28, r28
     f44:	d1 f0       	breq	.+52     	; 0xf7a <pwm_set_pulse_width+0x5a>
     f46:	27 e2       	ldi	r18, 0x27	; 39
     f48:	30 ea       	ldi	r19, 0xA0	; 160
     f4a:	49 e0       	ldi	r20, 0x09	; 9
     f4c:	5b e3       	ldi	r21, 0x3B	; 59
     f4e:	c7 01       	movw	r24, r14
     f50:	b6 01       	movw	r22, r12
     f52:	2e d1       	rcall	.+604    	; 0x11b0 <__cmpsf2>
     f54:	88 23       	and	r24, r24
     f56:	8c f4       	brge	.+34     	; 0xf7a <pwm_set_pulse_width+0x5a>
		
		uint16_t pulse = PWM_FREQ*sec -0.5;
     f58:	20 e0       	ldi	r18, 0x00	; 0
     f5a:	34 e2       	ldi	r19, 0x24	; 36
     f5c:	44 e7       	ldi	r20, 0x74	; 116
     f5e:	57 e4       	ldi	r21, 0x47	; 71
     f60:	c7 01       	movw	r24, r14
     f62:	b6 01       	movw	r22, r12
     f64:	78 d2       	rcall	.+1264   	; 0x1456 <__mulsf3>
     f66:	20 e0       	ldi	r18, 0x00	; 0
     f68:	30 e0       	ldi	r19, 0x00	; 0
     f6a:	40 e0       	ldi	r20, 0x00	; 0
     f6c:	5f e3       	ldi	r21, 0x3F	; 63
     f6e:	bb d0       	rcall	.+374    	; 0x10e6 <__subsf3>
     f70:	90 d1       	rcall	.+800    	; 0x1292 <__fixunssfsi>
		OCR1A = pulse;
     f72:	70 93 89 00 	sts	0x0089, r23
     f76:	60 93 88 00 	sts	0x0088, r22
	}

	sei();
     f7a:	78 94       	sei
}
     f7c:	cf 91       	pop	r28
     f7e:	ff 90       	pop	r15
     f80:	ef 90       	pop	r14
     f82:	df 90       	pop	r13
     f84:	cf 90       	pop	r12
     f86:	08 95       	ret

00000f88 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     f88:	8c e0       	ldi	r24, 0x0C	; 12
     f8a:	80 93 b8 00 	sts	0x00B8, r24
     f8e:	8f ef       	ldi	r24, 0xFF	; 255
     f90:	80 93 bb 00 	sts	0x00BB, r24
     f94:	84 e0       	ldi	r24, 0x04	; 4
     f96:	80 93 bc 00 	sts	0x00BC, r24
     f9a:	08 95       	ret

00000f9c <TWI_Start_Transceiver_With_Data>:
     f9c:	ec eb       	ldi	r30, 0xBC	; 188
     f9e:	f0 e0       	ldi	r31, 0x00	; 0
     fa0:	20 81       	ld	r18, Z
     fa2:	20 fd       	sbrc	r18, 0
     fa4:	fd cf       	rjmp	.-6      	; 0xfa0 <TWI_Start_Transceiver_With_Data+0x4>
     fa6:	60 93 ed 02 	sts	0x02ED, r22
     faa:	fc 01       	movw	r30, r24
     fac:	20 81       	ld	r18, Z
     fae:	20 93 ee 02 	sts	0x02EE, r18
     fb2:	20 fd       	sbrc	r18, 0
     fb4:	0c c0       	rjmp	.+24     	; 0xfce <TWI_Start_Transceiver_With_Data+0x32>
     fb6:	62 30       	cpi	r22, 0x02	; 2
     fb8:	50 f0       	brcs	.+20     	; 0xfce <TWI_Start_Transceiver_With_Data+0x32>
     fba:	dc 01       	movw	r26, r24
     fbc:	11 96       	adiw	r26, 0x01	; 1
     fbe:	ef ee       	ldi	r30, 0xEF	; 239
     fc0:	f2 e0       	ldi	r31, 0x02	; 2
     fc2:	81 e0       	ldi	r24, 0x01	; 1
     fc4:	9d 91       	ld	r25, X+
     fc6:	91 93       	st	Z+, r25
     fc8:	8f 5f       	subi	r24, 0xFF	; 255
     fca:	86 13       	cpse	r24, r22
     fcc:	fb cf       	rjmp	.-10     	; 0xfc4 <TWI_Start_Transceiver_With_Data+0x28>
     fce:	10 92 ec 02 	sts	0x02EC, r1
     fd2:	88 ef       	ldi	r24, 0xF8	; 248
     fd4:	80 93 06 02 	sts	0x0206, r24
     fd8:	85 ea       	ldi	r24, 0xA5	; 165
     fda:	80 93 bc 00 	sts	0x00BC, r24
     fde:	08 95       	ret

00000fe0 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     fe0:	1f 92       	push	r1
     fe2:	0f 92       	push	r0
     fe4:	0f b6       	in	r0, 0x3f	; 63
     fe6:	0f 92       	push	r0
     fe8:	11 24       	eor	r1, r1
     fea:	0b b6       	in	r0, 0x3b	; 59
     fec:	0f 92       	push	r0
     fee:	2f 93       	push	r18
     ff0:	3f 93       	push	r19
     ff2:	8f 93       	push	r24
     ff4:	9f 93       	push	r25
     ff6:	af 93       	push	r26
     ff8:	bf 93       	push	r27
     ffa:	ef 93       	push	r30
     ffc:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     ffe:	80 91 b9 00 	lds	r24, 0x00B9
    1002:	90 e0       	ldi	r25, 0x00	; 0
    1004:	fc 01       	movw	r30, r24
    1006:	38 97       	sbiw	r30, 0x08	; 8
    1008:	e1 35       	cpi	r30, 0x51	; 81
    100a:	f1 05       	cpc	r31, r1
    100c:	08 f0       	brcs	.+2      	; 0x1010 <__vector_39+0x30>
    100e:	55 c0       	rjmp	.+170    	; 0x10ba <__vector_39+0xda>
    1010:	ee 58       	subi	r30, 0x8E	; 142
    1012:	ff 4f       	sbci	r31, 0xFF	; 255
    1014:	83 c2       	rjmp	.+1286   	; 0x151c <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
    1016:	10 92 eb 02 	sts	0x02EB, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
    101a:	e0 91 eb 02 	lds	r30, 0x02EB
    101e:	80 91 ed 02 	lds	r24, 0x02ED
    1022:	e8 17       	cp	r30, r24
    1024:	70 f4       	brcc	.+28     	; 0x1042 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
    1026:	81 e0       	ldi	r24, 0x01	; 1
    1028:	8e 0f       	add	r24, r30
    102a:	80 93 eb 02 	sts	0x02EB, r24
    102e:	f0 e0       	ldi	r31, 0x00	; 0
    1030:	e2 51       	subi	r30, 0x12	; 18
    1032:	fd 4f       	sbci	r31, 0xFD	; 253
    1034:	80 81       	ld	r24, Z
    1036:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    103a:	85 e8       	ldi	r24, 0x85	; 133
    103c:	80 93 bc 00 	sts	0x00BC, r24
    1040:	43 c0       	rjmp	.+134    	; 0x10c8 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    1042:	80 91 ec 02 	lds	r24, 0x02EC
    1046:	81 60       	ori	r24, 0x01	; 1
    1048:	80 93 ec 02 	sts	0x02EC, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    104c:	84 e9       	ldi	r24, 0x94	; 148
    104e:	80 93 bc 00 	sts	0x00BC, r24
    1052:	3a c0       	rjmp	.+116    	; 0x10c8 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
    1054:	e0 91 eb 02 	lds	r30, 0x02EB
    1058:	81 e0       	ldi	r24, 0x01	; 1
    105a:	8e 0f       	add	r24, r30
    105c:	80 93 eb 02 	sts	0x02EB, r24
    1060:	80 91 bb 00 	lds	r24, 0x00BB
    1064:	f0 e0       	ldi	r31, 0x00	; 0
    1066:	e2 51       	subi	r30, 0x12	; 18
    1068:	fd 4f       	sbci	r31, 0xFD	; 253
    106a:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
    106c:	20 91 eb 02 	lds	r18, 0x02EB
    1070:	30 e0       	ldi	r19, 0x00	; 0
    1072:	80 91 ed 02 	lds	r24, 0x02ED
    1076:	90 e0       	ldi	r25, 0x00	; 0
    1078:	01 97       	sbiw	r24, 0x01	; 1
    107a:	28 17       	cp	r18, r24
    107c:	39 07       	cpc	r19, r25
    107e:	24 f4       	brge	.+8      	; 0x1088 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1080:	85 ec       	ldi	r24, 0xC5	; 197
    1082:	80 93 bc 00 	sts	0x00BC, r24
    1086:	20 c0       	rjmp	.+64     	; 0x10c8 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1088:	85 e8       	ldi	r24, 0x85	; 133
    108a:	80 93 bc 00 	sts	0x00BC, r24
    108e:	1c c0       	rjmp	.+56     	; 0x10c8 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
    1090:	80 91 bb 00 	lds	r24, 0x00BB
    1094:	e0 91 eb 02 	lds	r30, 0x02EB
    1098:	f0 e0       	ldi	r31, 0x00	; 0
    109a:	e2 51       	subi	r30, 0x12	; 18
    109c:	fd 4f       	sbci	r31, 0xFD	; 253
    109e:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    10a0:	80 91 ec 02 	lds	r24, 0x02EC
    10a4:	81 60       	ori	r24, 0x01	; 1
    10a6:	80 93 ec 02 	sts	0x02EC, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    10aa:	84 e9       	ldi	r24, 0x94	; 148
    10ac:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
    10b0:	0b c0       	rjmp	.+22     	; 0x10c8 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    10b2:	85 ea       	ldi	r24, 0xA5	; 165
    10b4:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
    10b8:	07 c0       	rjmp	.+14     	; 0x10c8 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
    10ba:	80 91 b9 00 	lds	r24, 0x00B9
    10be:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
    10c2:	84 e0       	ldi	r24, 0x04	; 4
    10c4:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
    10c8:	ff 91       	pop	r31
    10ca:	ef 91       	pop	r30
    10cc:	bf 91       	pop	r27
    10ce:	af 91       	pop	r26
    10d0:	9f 91       	pop	r25
    10d2:	8f 91       	pop	r24
    10d4:	3f 91       	pop	r19
    10d6:	2f 91       	pop	r18
    10d8:	0f 90       	pop	r0
    10da:	0b be       	out	0x3b, r0	; 59
    10dc:	0f 90       	pop	r0
    10de:	0f be       	out	0x3f, r0	; 63
    10e0:	0f 90       	pop	r0
    10e2:	1f 90       	pop	r1
    10e4:	18 95       	reti

000010e6 <__subsf3>:
    10e6:	50 58       	subi	r21, 0x80	; 128

000010e8 <__addsf3>:
    10e8:	bb 27       	eor	r27, r27
    10ea:	aa 27       	eor	r26, r26
    10ec:	0e d0       	rcall	.+28     	; 0x110a <__addsf3x>
    10ee:	75 c1       	rjmp	.+746    	; 0x13da <__fp_round>
    10f0:	66 d1       	rcall	.+716    	; 0x13be <__fp_pscA>
    10f2:	30 f0       	brcs	.+12     	; 0x1100 <__addsf3+0x18>
    10f4:	6b d1       	rcall	.+726    	; 0x13cc <__fp_pscB>
    10f6:	20 f0       	brcs	.+8      	; 0x1100 <__addsf3+0x18>
    10f8:	31 f4       	brne	.+12     	; 0x1106 <__addsf3+0x1e>
    10fa:	9f 3f       	cpi	r25, 0xFF	; 255
    10fc:	11 f4       	brne	.+4      	; 0x1102 <__addsf3+0x1a>
    10fe:	1e f4       	brtc	.+6      	; 0x1106 <__addsf3+0x1e>
    1100:	5b c1       	rjmp	.+694    	; 0x13b8 <__fp_nan>
    1102:	0e f4       	brtc	.+2      	; 0x1106 <__addsf3+0x1e>
    1104:	e0 95       	com	r30
    1106:	e7 fb       	bst	r30, 7
    1108:	51 c1       	rjmp	.+674    	; 0x13ac <__fp_inf>

0000110a <__addsf3x>:
    110a:	e9 2f       	mov	r30, r25
    110c:	77 d1       	rcall	.+750    	; 0x13fc <__fp_split3>
    110e:	80 f3       	brcs	.-32     	; 0x10f0 <__addsf3+0x8>
    1110:	ba 17       	cp	r27, r26
    1112:	62 07       	cpc	r22, r18
    1114:	73 07       	cpc	r23, r19
    1116:	84 07       	cpc	r24, r20
    1118:	95 07       	cpc	r25, r21
    111a:	18 f0       	brcs	.+6      	; 0x1122 <__addsf3x+0x18>
    111c:	71 f4       	brne	.+28     	; 0x113a <__addsf3x+0x30>
    111e:	9e f5       	brtc	.+102    	; 0x1186 <__addsf3x+0x7c>
    1120:	8f c1       	rjmp	.+798    	; 0x1440 <__fp_zero>
    1122:	0e f4       	brtc	.+2      	; 0x1126 <__addsf3x+0x1c>
    1124:	e0 95       	com	r30
    1126:	0b 2e       	mov	r0, r27
    1128:	ba 2f       	mov	r27, r26
    112a:	a0 2d       	mov	r26, r0
    112c:	0b 01       	movw	r0, r22
    112e:	b9 01       	movw	r22, r18
    1130:	90 01       	movw	r18, r0
    1132:	0c 01       	movw	r0, r24
    1134:	ca 01       	movw	r24, r20
    1136:	a0 01       	movw	r20, r0
    1138:	11 24       	eor	r1, r1
    113a:	ff 27       	eor	r31, r31
    113c:	59 1b       	sub	r21, r25
    113e:	99 f0       	breq	.+38     	; 0x1166 <__addsf3x+0x5c>
    1140:	59 3f       	cpi	r21, 0xF9	; 249
    1142:	50 f4       	brcc	.+20     	; 0x1158 <__addsf3x+0x4e>
    1144:	50 3e       	cpi	r21, 0xE0	; 224
    1146:	68 f1       	brcs	.+90     	; 0x11a2 <__addsf3x+0x98>
    1148:	1a 16       	cp	r1, r26
    114a:	f0 40       	sbci	r31, 0x00	; 0
    114c:	a2 2f       	mov	r26, r18
    114e:	23 2f       	mov	r18, r19
    1150:	34 2f       	mov	r19, r20
    1152:	44 27       	eor	r20, r20
    1154:	58 5f       	subi	r21, 0xF8	; 248
    1156:	f3 cf       	rjmp	.-26     	; 0x113e <__addsf3x+0x34>
    1158:	46 95       	lsr	r20
    115a:	37 95       	ror	r19
    115c:	27 95       	ror	r18
    115e:	a7 95       	ror	r26
    1160:	f0 40       	sbci	r31, 0x00	; 0
    1162:	53 95       	inc	r21
    1164:	c9 f7       	brne	.-14     	; 0x1158 <__addsf3x+0x4e>
    1166:	7e f4       	brtc	.+30     	; 0x1186 <__addsf3x+0x7c>
    1168:	1f 16       	cp	r1, r31
    116a:	ba 0b       	sbc	r27, r26
    116c:	62 0b       	sbc	r22, r18
    116e:	73 0b       	sbc	r23, r19
    1170:	84 0b       	sbc	r24, r20
    1172:	ba f0       	brmi	.+46     	; 0x11a2 <__addsf3x+0x98>
    1174:	91 50       	subi	r25, 0x01	; 1
    1176:	a1 f0       	breq	.+40     	; 0x11a0 <__addsf3x+0x96>
    1178:	ff 0f       	add	r31, r31
    117a:	bb 1f       	adc	r27, r27
    117c:	66 1f       	adc	r22, r22
    117e:	77 1f       	adc	r23, r23
    1180:	88 1f       	adc	r24, r24
    1182:	c2 f7       	brpl	.-16     	; 0x1174 <__addsf3x+0x6a>
    1184:	0e c0       	rjmp	.+28     	; 0x11a2 <__addsf3x+0x98>
    1186:	ba 0f       	add	r27, r26
    1188:	62 1f       	adc	r22, r18
    118a:	73 1f       	adc	r23, r19
    118c:	84 1f       	adc	r24, r20
    118e:	48 f4       	brcc	.+18     	; 0x11a2 <__addsf3x+0x98>
    1190:	87 95       	ror	r24
    1192:	77 95       	ror	r23
    1194:	67 95       	ror	r22
    1196:	b7 95       	ror	r27
    1198:	f7 95       	ror	r31
    119a:	9e 3f       	cpi	r25, 0xFE	; 254
    119c:	08 f0       	brcs	.+2      	; 0x11a0 <__addsf3x+0x96>
    119e:	b3 cf       	rjmp	.-154    	; 0x1106 <__addsf3+0x1e>
    11a0:	93 95       	inc	r25
    11a2:	88 0f       	add	r24, r24
    11a4:	08 f0       	brcs	.+2      	; 0x11a8 <__addsf3x+0x9e>
    11a6:	99 27       	eor	r25, r25
    11a8:	ee 0f       	add	r30, r30
    11aa:	97 95       	ror	r25
    11ac:	87 95       	ror	r24
    11ae:	08 95       	ret

000011b0 <__cmpsf2>:
    11b0:	d9 d0       	rcall	.+434    	; 0x1364 <__fp_cmp>
    11b2:	08 f4       	brcc	.+2      	; 0x11b6 <__cmpsf2+0x6>
    11b4:	81 e0       	ldi	r24, 0x01	; 1
    11b6:	08 95       	ret

000011b8 <__divsf3>:
    11b8:	0c d0       	rcall	.+24     	; 0x11d2 <__divsf3x>
    11ba:	0f c1       	rjmp	.+542    	; 0x13da <__fp_round>
    11bc:	07 d1       	rcall	.+526    	; 0x13cc <__fp_pscB>
    11be:	40 f0       	brcs	.+16     	; 0x11d0 <__divsf3+0x18>
    11c0:	fe d0       	rcall	.+508    	; 0x13be <__fp_pscA>
    11c2:	30 f0       	brcs	.+12     	; 0x11d0 <__divsf3+0x18>
    11c4:	21 f4       	brne	.+8      	; 0x11ce <__divsf3+0x16>
    11c6:	5f 3f       	cpi	r21, 0xFF	; 255
    11c8:	19 f0       	breq	.+6      	; 0x11d0 <__divsf3+0x18>
    11ca:	f0 c0       	rjmp	.+480    	; 0x13ac <__fp_inf>
    11cc:	51 11       	cpse	r21, r1
    11ce:	39 c1       	rjmp	.+626    	; 0x1442 <__fp_szero>
    11d0:	f3 c0       	rjmp	.+486    	; 0x13b8 <__fp_nan>

000011d2 <__divsf3x>:
    11d2:	14 d1       	rcall	.+552    	; 0x13fc <__fp_split3>
    11d4:	98 f3       	brcs	.-26     	; 0x11bc <__divsf3+0x4>

000011d6 <__divsf3_pse>:
    11d6:	99 23       	and	r25, r25
    11d8:	c9 f3       	breq	.-14     	; 0x11cc <__divsf3+0x14>
    11da:	55 23       	and	r21, r21
    11dc:	b1 f3       	breq	.-20     	; 0x11ca <__divsf3+0x12>
    11de:	95 1b       	sub	r25, r21
    11e0:	55 0b       	sbc	r21, r21
    11e2:	bb 27       	eor	r27, r27
    11e4:	aa 27       	eor	r26, r26
    11e6:	62 17       	cp	r22, r18
    11e8:	73 07       	cpc	r23, r19
    11ea:	84 07       	cpc	r24, r20
    11ec:	38 f0       	brcs	.+14     	; 0x11fc <__divsf3_pse+0x26>
    11ee:	9f 5f       	subi	r25, 0xFF	; 255
    11f0:	5f 4f       	sbci	r21, 0xFF	; 255
    11f2:	22 0f       	add	r18, r18
    11f4:	33 1f       	adc	r19, r19
    11f6:	44 1f       	adc	r20, r20
    11f8:	aa 1f       	adc	r26, r26
    11fa:	a9 f3       	breq	.-22     	; 0x11e6 <__divsf3_pse+0x10>
    11fc:	33 d0       	rcall	.+102    	; 0x1264 <__divsf3_pse+0x8e>
    11fe:	0e 2e       	mov	r0, r30
    1200:	3a f0       	brmi	.+14     	; 0x1210 <__divsf3_pse+0x3a>
    1202:	e0 e8       	ldi	r30, 0x80	; 128
    1204:	30 d0       	rcall	.+96     	; 0x1266 <__divsf3_pse+0x90>
    1206:	91 50       	subi	r25, 0x01	; 1
    1208:	50 40       	sbci	r21, 0x00	; 0
    120a:	e6 95       	lsr	r30
    120c:	00 1c       	adc	r0, r0
    120e:	ca f7       	brpl	.-14     	; 0x1202 <__divsf3_pse+0x2c>
    1210:	29 d0       	rcall	.+82     	; 0x1264 <__divsf3_pse+0x8e>
    1212:	fe 2f       	mov	r31, r30
    1214:	27 d0       	rcall	.+78     	; 0x1264 <__divsf3_pse+0x8e>
    1216:	66 0f       	add	r22, r22
    1218:	77 1f       	adc	r23, r23
    121a:	88 1f       	adc	r24, r24
    121c:	bb 1f       	adc	r27, r27
    121e:	26 17       	cp	r18, r22
    1220:	37 07       	cpc	r19, r23
    1222:	48 07       	cpc	r20, r24
    1224:	ab 07       	cpc	r26, r27
    1226:	b0 e8       	ldi	r27, 0x80	; 128
    1228:	09 f0       	breq	.+2      	; 0x122c <__divsf3_pse+0x56>
    122a:	bb 0b       	sbc	r27, r27
    122c:	80 2d       	mov	r24, r0
    122e:	bf 01       	movw	r22, r30
    1230:	ff 27       	eor	r31, r31
    1232:	93 58       	subi	r25, 0x83	; 131
    1234:	5f 4f       	sbci	r21, 0xFF	; 255
    1236:	2a f0       	brmi	.+10     	; 0x1242 <__divsf3_pse+0x6c>
    1238:	9e 3f       	cpi	r25, 0xFE	; 254
    123a:	51 05       	cpc	r21, r1
    123c:	68 f0       	brcs	.+26     	; 0x1258 <__divsf3_pse+0x82>
    123e:	b6 c0       	rjmp	.+364    	; 0x13ac <__fp_inf>
    1240:	00 c1       	rjmp	.+512    	; 0x1442 <__fp_szero>
    1242:	5f 3f       	cpi	r21, 0xFF	; 255
    1244:	ec f3       	brlt	.-6      	; 0x1240 <__divsf3_pse+0x6a>
    1246:	98 3e       	cpi	r25, 0xE8	; 232
    1248:	dc f3       	brlt	.-10     	; 0x1240 <__divsf3_pse+0x6a>
    124a:	86 95       	lsr	r24
    124c:	77 95       	ror	r23
    124e:	67 95       	ror	r22
    1250:	b7 95       	ror	r27
    1252:	f7 95       	ror	r31
    1254:	9f 5f       	subi	r25, 0xFF	; 255
    1256:	c9 f7       	brne	.-14     	; 0x124a <__divsf3_pse+0x74>
    1258:	88 0f       	add	r24, r24
    125a:	91 1d       	adc	r25, r1
    125c:	96 95       	lsr	r25
    125e:	87 95       	ror	r24
    1260:	97 f9       	bld	r25, 7
    1262:	08 95       	ret
    1264:	e1 e0       	ldi	r30, 0x01	; 1
    1266:	66 0f       	add	r22, r22
    1268:	77 1f       	adc	r23, r23
    126a:	88 1f       	adc	r24, r24
    126c:	bb 1f       	adc	r27, r27
    126e:	62 17       	cp	r22, r18
    1270:	73 07       	cpc	r23, r19
    1272:	84 07       	cpc	r24, r20
    1274:	ba 07       	cpc	r27, r26
    1276:	20 f0       	brcs	.+8      	; 0x1280 <__divsf3_pse+0xaa>
    1278:	62 1b       	sub	r22, r18
    127a:	73 0b       	sbc	r23, r19
    127c:	84 0b       	sbc	r24, r20
    127e:	ba 0b       	sbc	r27, r26
    1280:	ee 1f       	adc	r30, r30
    1282:	88 f7       	brcc	.-30     	; 0x1266 <__divsf3_pse+0x90>
    1284:	e0 95       	com	r30
    1286:	08 95       	ret

00001288 <__fixsfsi>:
    1288:	04 d0       	rcall	.+8      	; 0x1292 <__fixunssfsi>
    128a:	68 94       	set
    128c:	b1 11       	cpse	r27, r1
    128e:	d9 c0       	rjmp	.+434    	; 0x1442 <__fp_szero>
    1290:	08 95       	ret

00001292 <__fixunssfsi>:
    1292:	bc d0       	rcall	.+376    	; 0x140c <__fp_splitA>
    1294:	88 f0       	brcs	.+34     	; 0x12b8 <__fixunssfsi+0x26>
    1296:	9f 57       	subi	r25, 0x7F	; 127
    1298:	90 f0       	brcs	.+36     	; 0x12be <__fixunssfsi+0x2c>
    129a:	b9 2f       	mov	r27, r25
    129c:	99 27       	eor	r25, r25
    129e:	b7 51       	subi	r27, 0x17	; 23
    12a0:	a0 f0       	brcs	.+40     	; 0x12ca <__fixunssfsi+0x38>
    12a2:	d1 f0       	breq	.+52     	; 0x12d8 <__fixunssfsi+0x46>
    12a4:	66 0f       	add	r22, r22
    12a6:	77 1f       	adc	r23, r23
    12a8:	88 1f       	adc	r24, r24
    12aa:	99 1f       	adc	r25, r25
    12ac:	1a f0       	brmi	.+6      	; 0x12b4 <__fixunssfsi+0x22>
    12ae:	ba 95       	dec	r27
    12b0:	c9 f7       	brne	.-14     	; 0x12a4 <__fixunssfsi+0x12>
    12b2:	12 c0       	rjmp	.+36     	; 0x12d8 <__fixunssfsi+0x46>
    12b4:	b1 30       	cpi	r27, 0x01	; 1
    12b6:	81 f0       	breq	.+32     	; 0x12d8 <__fixunssfsi+0x46>
    12b8:	c3 d0       	rcall	.+390    	; 0x1440 <__fp_zero>
    12ba:	b1 e0       	ldi	r27, 0x01	; 1
    12bc:	08 95       	ret
    12be:	c0 c0       	rjmp	.+384    	; 0x1440 <__fp_zero>
    12c0:	67 2f       	mov	r22, r23
    12c2:	78 2f       	mov	r23, r24
    12c4:	88 27       	eor	r24, r24
    12c6:	b8 5f       	subi	r27, 0xF8	; 248
    12c8:	39 f0       	breq	.+14     	; 0x12d8 <__fixunssfsi+0x46>
    12ca:	b9 3f       	cpi	r27, 0xF9	; 249
    12cc:	cc f3       	brlt	.-14     	; 0x12c0 <__fixunssfsi+0x2e>
    12ce:	86 95       	lsr	r24
    12d0:	77 95       	ror	r23
    12d2:	67 95       	ror	r22
    12d4:	b3 95       	inc	r27
    12d6:	d9 f7       	brne	.-10     	; 0x12ce <__fixunssfsi+0x3c>
    12d8:	3e f4       	brtc	.+14     	; 0x12e8 <__fixunssfsi+0x56>
    12da:	90 95       	com	r25
    12dc:	80 95       	com	r24
    12de:	70 95       	com	r23
    12e0:	61 95       	neg	r22
    12e2:	7f 4f       	sbci	r23, 0xFF	; 255
    12e4:	8f 4f       	sbci	r24, 0xFF	; 255
    12e6:	9f 4f       	sbci	r25, 0xFF	; 255
    12e8:	08 95       	ret

000012ea <__floatunsisf>:
    12ea:	e8 94       	clt
    12ec:	09 c0       	rjmp	.+18     	; 0x1300 <__floatsisf+0x12>

000012ee <__floatsisf>:
    12ee:	97 fb       	bst	r25, 7
    12f0:	3e f4       	brtc	.+14     	; 0x1300 <__floatsisf+0x12>
    12f2:	90 95       	com	r25
    12f4:	80 95       	com	r24
    12f6:	70 95       	com	r23
    12f8:	61 95       	neg	r22
    12fa:	7f 4f       	sbci	r23, 0xFF	; 255
    12fc:	8f 4f       	sbci	r24, 0xFF	; 255
    12fe:	9f 4f       	sbci	r25, 0xFF	; 255
    1300:	99 23       	and	r25, r25
    1302:	a9 f0       	breq	.+42     	; 0x132e <__floatsisf+0x40>
    1304:	f9 2f       	mov	r31, r25
    1306:	96 e9       	ldi	r25, 0x96	; 150
    1308:	bb 27       	eor	r27, r27
    130a:	93 95       	inc	r25
    130c:	f6 95       	lsr	r31
    130e:	87 95       	ror	r24
    1310:	77 95       	ror	r23
    1312:	67 95       	ror	r22
    1314:	b7 95       	ror	r27
    1316:	f1 11       	cpse	r31, r1
    1318:	f8 cf       	rjmp	.-16     	; 0x130a <__floatsisf+0x1c>
    131a:	fa f4       	brpl	.+62     	; 0x135a <__floatsisf+0x6c>
    131c:	bb 0f       	add	r27, r27
    131e:	11 f4       	brne	.+4      	; 0x1324 <__floatsisf+0x36>
    1320:	60 ff       	sbrs	r22, 0
    1322:	1b c0       	rjmp	.+54     	; 0x135a <__floatsisf+0x6c>
    1324:	6f 5f       	subi	r22, 0xFF	; 255
    1326:	7f 4f       	sbci	r23, 0xFF	; 255
    1328:	8f 4f       	sbci	r24, 0xFF	; 255
    132a:	9f 4f       	sbci	r25, 0xFF	; 255
    132c:	16 c0       	rjmp	.+44     	; 0x135a <__floatsisf+0x6c>
    132e:	88 23       	and	r24, r24
    1330:	11 f0       	breq	.+4      	; 0x1336 <__floatsisf+0x48>
    1332:	96 e9       	ldi	r25, 0x96	; 150
    1334:	11 c0       	rjmp	.+34     	; 0x1358 <__floatsisf+0x6a>
    1336:	77 23       	and	r23, r23
    1338:	21 f0       	breq	.+8      	; 0x1342 <__floatsisf+0x54>
    133a:	9e e8       	ldi	r25, 0x8E	; 142
    133c:	87 2f       	mov	r24, r23
    133e:	76 2f       	mov	r23, r22
    1340:	05 c0       	rjmp	.+10     	; 0x134c <__floatsisf+0x5e>
    1342:	66 23       	and	r22, r22
    1344:	71 f0       	breq	.+28     	; 0x1362 <__floatsisf+0x74>
    1346:	96 e8       	ldi	r25, 0x86	; 134
    1348:	86 2f       	mov	r24, r22
    134a:	70 e0       	ldi	r23, 0x00	; 0
    134c:	60 e0       	ldi	r22, 0x00	; 0
    134e:	2a f0       	brmi	.+10     	; 0x135a <__floatsisf+0x6c>
    1350:	9a 95       	dec	r25
    1352:	66 0f       	add	r22, r22
    1354:	77 1f       	adc	r23, r23
    1356:	88 1f       	adc	r24, r24
    1358:	da f7       	brpl	.-10     	; 0x1350 <__floatsisf+0x62>
    135a:	88 0f       	add	r24, r24
    135c:	96 95       	lsr	r25
    135e:	87 95       	ror	r24
    1360:	97 f9       	bld	r25, 7
    1362:	08 95       	ret

00001364 <__fp_cmp>:
    1364:	99 0f       	add	r25, r25
    1366:	00 08       	sbc	r0, r0
    1368:	55 0f       	add	r21, r21
    136a:	aa 0b       	sbc	r26, r26
    136c:	e0 e8       	ldi	r30, 0x80	; 128
    136e:	fe ef       	ldi	r31, 0xFE	; 254
    1370:	16 16       	cp	r1, r22
    1372:	17 06       	cpc	r1, r23
    1374:	e8 07       	cpc	r30, r24
    1376:	f9 07       	cpc	r31, r25
    1378:	c0 f0       	brcs	.+48     	; 0x13aa <__fp_cmp+0x46>
    137a:	12 16       	cp	r1, r18
    137c:	13 06       	cpc	r1, r19
    137e:	e4 07       	cpc	r30, r20
    1380:	f5 07       	cpc	r31, r21
    1382:	98 f0       	brcs	.+38     	; 0x13aa <__fp_cmp+0x46>
    1384:	62 1b       	sub	r22, r18
    1386:	73 0b       	sbc	r23, r19
    1388:	84 0b       	sbc	r24, r20
    138a:	95 0b       	sbc	r25, r21
    138c:	39 f4       	brne	.+14     	; 0x139c <__fp_cmp+0x38>
    138e:	0a 26       	eor	r0, r26
    1390:	61 f0       	breq	.+24     	; 0x13aa <__fp_cmp+0x46>
    1392:	23 2b       	or	r18, r19
    1394:	24 2b       	or	r18, r20
    1396:	25 2b       	or	r18, r21
    1398:	21 f4       	brne	.+8      	; 0x13a2 <__fp_cmp+0x3e>
    139a:	08 95       	ret
    139c:	0a 26       	eor	r0, r26
    139e:	09 f4       	brne	.+2      	; 0x13a2 <__fp_cmp+0x3e>
    13a0:	a1 40       	sbci	r26, 0x01	; 1
    13a2:	a6 95       	lsr	r26
    13a4:	8f ef       	ldi	r24, 0xFF	; 255
    13a6:	81 1d       	adc	r24, r1
    13a8:	81 1d       	adc	r24, r1
    13aa:	08 95       	ret

000013ac <__fp_inf>:
    13ac:	97 f9       	bld	r25, 7
    13ae:	9f 67       	ori	r25, 0x7F	; 127
    13b0:	80 e8       	ldi	r24, 0x80	; 128
    13b2:	70 e0       	ldi	r23, 0x00	; 0
    13b4:	60 e0       	ldi	r22, 0x00	; 0
    13b6:	08 95       	ret

000013b8 <__fp_nan>:
    13b8:	9f ef       	ldi	r25, 0xFF	; 255
    13ba:	80 ec       	ldi	r24, 0xC0	; 192
    13bc:	08 95       	ret

000013be <__fp_pscA>:
    13be:	00 24       	eor	r0, r0
    13c0:	0a 94       	dec	r0
    13c2:	16 16       	cp	r1, r22
    13c4:	17 06       	cpc	r1, r23
    13c6:	18 06       	cpc	r1, r24
    13c8:	09 06       	cpc	r0, r25
    13ca:	08 95       	ret

000013cc <__fp_pscB>:
    13cc:	00 24       	eor	r0, r0
    13ce:	0a 94       	dec	r0
    13d0:	12 16       	cp	r1, r18
    13d2:	13 06       	cpc	r1, r19
    13d4:	14 06       	cpc	r1, r20
    13d6:	05 06       	cpc	r0, r21
    13d8:	08 95       	ret

000013da <__fp_round>:
    13da:	09 2e       	mov	r0, r25
    13dc:	03 94       	inc	r0
    13de:	00 0c       	add	r0, r0
    13e0:	11 f4       	brne	.+4      	; 0x13e6 <__fp_round+0xc>
    13e2:	88 23       	and	r24, r24
    13e4:	52 f0       	brmi	.+20     	; 0x13fa <__fp_round+0x20>
    13e6:	bb 0f       	add	r27, r27
    13e8:	40 f4       	brcc	.+16     	; 0x13fa <__fp_round+0x20>
    13ea:	bf 2b       	or	r27, r31
    13ec:	11 f4       	brne	.+4      	; 0x13f2 <__fp_round+0x18>
    13ee:	60 ff       	sbrs	r22, 0
    13f0:	04 c0       	rjmp	.+8      	; 0x13fa <__fp_round+0x20>
    13f2:	6f 5f       	subi	r22, 0xFF	; 255
    13f4:	7f 4f       	sbci	r23, 0xFF	; 255
    13f6:	8f 4f       	sbci	r24, 0xFF	; 255
    13f8:	9f 4f       	sbci	r25, 0xFF	; 255
    13fa:	08 95       	ret

000013fc <__fp_split3>:
    13fc:	57 fd       	sbrc	r21, 7
    13fe:	90 58       	subi	r25, 0x80	; 128
    1400:	44 0f       	add	r20, r20
    1402:	55 1f       	adc	r21, r21
    1404:	59 f0       	breq	.+22     	; 0x141c <__fp_splitA+0x10>
    1406:	5f 3f       	cpi	r21, 0xFF	; 255
    1408:	71 f0       	breq	.+28     	; 0x1426 <__fp_splitA+0x1a>
    140a:	47 95       	ror	r20

0000140c <__fp_splitA>:
    140c:	88 0f       	add	r24, r24
    140e:	97 fb       	bst	r25, 7
    1410:	99 1f       	adc	r25, r25
    1412:	61 f0       	breq	.+24     	; 0x142c <__fp_splitA+0x20>
    1414:	9f 3f       	cpi	r25, 0xFF	; 255
    1416:	79 f0       	breq	.+30     	; 0x1436 <__fp_splitA+0x2a>
    1418:	87 95       	ror	r24
    141a:	08 95       	ret
    141c:	12 16       	cp	r1, r18
    141e:	13 06       	cpc	r1, r19
    1420:	14 06       	cpc	r1, r20
    1422:	55 1f       	adc	r21, r21
    1424:	f2 cf       	rjmp	.-28     	; 0x140a <__fp_split3+0xe>
    1426:	46 95       	lsr	r20
    1428:	f1 df       	rcall	.-30     	; 0x140c <__fp_splitA>
    142a:	08 c0       	rjmp	.+16     	; 0x143c <__fp_splitA+0x30>
    142c:	16 16       	cp	r1, r22
    142e:	17 06       	cpc	r1, r23
    1430:	18 06       	cpc	r1, r24
    1432:	99 1f       	adc	r25, r25
    1434:	f1 cf       	rjmp	.-30     	; 0x1418 <__fp_splitA+0xc>
    1436:	86 95       	lsr	r24
    1438:	71 05       	cpc	r23, r1
    143a:	61 05       	cpc	r22, r1
    143c:	08 94       	sec
    143e:	08 95       	ret

00001440 <__fp_zero>:
    1440:	e8 94       	clt

00001442 <__fp_szero>:
    1442:	bb 27       	eor	r27, r27
    1444:	66 27       	eor	r22, r22
    1446:	77 27       	eor	r23, r23
    1448:	cb 01       	movw	r24, r22
    144a:	97 f9       	bld	r25, 7
    144c:	08 95       	ret

0000144e <__gesf2>:
    144e:	8a df       	rcall	.-236    	; 0x1364 <__fp_cmp>
    1450:	08 f4       	brcc	.+2      	; 0x1454 <__gesf2+0x6>
    1452:	8f ef       	ldi	r24, 0xFF	; 255
    1454:	08 95       	ret

00001456 <__mulsf3>:
    1456:	0b d0       	rcall	.+22     	; 0x146e <__mulsf3x>
    1458:	c0 cf       	rjmp	.-128    	; 0x13da <__fp_round>
    145a:	b1 df       	rcall	.-158    	; 0x13be <__fp_pscA>
    145c:	28 f0       	brcs	.+10     	; 0x1468 <__mulsf3+0x12>
    145e:	b6 df       	rcall	.-148    	; 0x13cc <__fp_pscB>
    1460:	18 f0       	brcs	.+6      	; 0x1468 <__mulsf3+0x12>
    1462:	95 23       	and	r25, r21
    1464:	09 f0       	breq	.+2      	; 0x1468 <__mulsf3+0x12>
    1466:	a2 cf       	rjmp	.-188    	; 0x13ac <__fp_inf>
    1468:	a7 cf       	rjmp	.-178    	; 0x13b8 <__fp_nan>
    146a:	11 24       	eor	r1, r1
    146c:	ea cf       	rjmp	.-44     	; 0x1442 <__fp_szero>

0000146e <__mulsf3x>:
    146e:	c6 df       	rcall	.-116    	; 0x13fc <__fp_split3>
    1470:	a0 f3       	brcs	.-24     	; 0x145a <__mulsf3+0x4>

00001472 <__mulsf3_pse>:
    1472:	95 9f       	mul	r25, r21
    1474:	d1 f3       	breq	.-12     	; 0x146a <__mulsf3+0x14>
    1476:	95 0f       	add	r25, r21
    1478:	50 e0       	ldi	r21, 0x00	; 0
    147a:	55 1f       	adc	r21, r21
    147c:	62 9f       	mul	r22, r18
    147e:	f0 01       	movw	r30, r0
    1480:	72 9f       	mul	r23, r18
    1482:	bb 27       	eor	r27, r27
    1484:	f0 0d       	add	r31, r0
    1486:	b1 1d       	adc	r27, r1
    1488:	63 9f       	mul	r22, r19
    148a:	aa 27       	eor	r26, r26
    148c:	f0 0d       	add	r31, r0
    148e:	b1 1d       	adc	r27, r1
    1490:	aa 1f       	adc	r26, r26
    1492:	64 9f       	mul	r22, r20
    1494:	66 27       	eor	r22, r22
    1496:	b0 0d       	add	r27, r0
    1498:	a1 1d       	adc	r26, r1
    149a:	66 1f       	adc	r22, r22
    149c:	82 9f       	mul	r24, r18
    149e:	22 27       	eor	r18, r18
    14a0:	b0 0d       	add	r27, r0
    14a2:	a1 1d       	adc	r26, r1
    14a4:	62 1f       	adc	r22, r18
    14a6:	73 9f       	mul	r23, r19
    14a8:	b0 0d       	add	r27, r0
    14aa:	a1 1d       	adc	r26, r1
    14ac:	62 1f       	adc	r22, r18
    14ae:	83 9f       	mul	r24, r19
    14b0:	a0 0d       	add	r26, r0
    14b2:	61 1d       	adc	r22, r1
    14b4:	22 1f       	adc	r18, r18
    14b6:	74 9f       	mul	r23, r20
    14b8:	33 27       	eor	r19, r19
    14ba:	a0 0d       	add	r26, r0
    14bc:	61 1d       	adc	r22, r1
    14be:	23 1f       	adc	r18, r19
    14c0:	84 9f       	mul	r24, r20
    14c2:	60 0d       	add	r22, r0
    14c4:	21 1d       	adc	r18, r1
    14c6:	82 2f       	mov	r24, r18
    14c8:	76 2f       	mov	r23, r22
    14ca:	6a 2f       	mov	r22, r26
    14cc:	11 24       	eor	r1, r1
    14ce:	9f 57       	subi	r25, 0x7F	; 127
    14d0:	50 40       	sbci	r21, 0x00	; 0
    14d2:	8a f0       	brmi	.+34     	; 0x14f6 <__mulsf3_pse+0x84>
    14d4:	e1 f0       	breq	.+56     	; 0x150e <__mulsf3_pse+0x9c>
    14d6:	88 23       	and	r24, r24
    14d8:	4a f0       	brmi	.+18     	; 0x14ec <__mulsf3_pse+0x7a>
    14da:	ee 0f       	add	r30, r30
    14dc:	ff 1f       	adc	r31, r31
    14de:	bb 1f       	adc	r27, r27
    14e0:	66 1f       	adc	r22, r22
    14e2:	77 1f       	adc	r23, r23
    14e4:	88 1f       	adc	r24, r24
    14e6:	91 50       	subi	r25, 0x01	; 1
    14e8:	50 40       	sbci	r21, 0x00	; 0
    14ea:	a9 f7       	brne	.-22     	; 0x14d6 <__mulsf3_pse+0x64>
    14ec:	9e 3f       	cpi	r25, 0xFE	; 254
    14ee:	51 05       	cpc	r21, r1
    14f0:	70 f0       	brcs	.+28     	; 0x150e <__mulsf3_pse+0x9c>
    14f2:	5c cf       	rjmp	.-328    	; 0x13ac <__fp_inf>
    14f4:	a6 cf       	rjmp	.-180    	; 0x1442 <__fp_szero>
    14f6:	5f 3f       	cpi	r21, 0xFF	; 255
    14f8:	ec f3       	brlt	.-6      	; 0x14f4 <__mulsf3_pse+0x82>
    14fa:	98 3e       	cpi	r25, 0xE8	; 232
    14fc:	dc f3       	brlt	.-10     	; 0x14f4 <__mulsf3_pse+0x82>
    14fe:	86 95       	lsr	r24
    1500:	77 95       	ror	r23
    1502:	67 95       	ror	r22
    1504:	b7 95       	ror	r27
    1506:	f7 95       	ror	r31
    1508:	e7 95       	ror	r30
    150a:	9f 5f       	subi	r25, 0xFF	; 255
    150c:	c1 f7       	brne	.-16     	; 0x14fe <__mulsf3_pse+0x8c>
    150e:	fe 2b       	or	r31, r30
    1510:	88 0f       	add	r24, r24
    1512:	91 1d       	adc	r25, r1
    1514:	96 95       	lsr	r25
    1516:	87 95       	ror	r24
    1518:	97 f9       	bld	r25, 7
    151a:	08 95       	ret

0000151c <__tablejump2__>:
    151c:	ee 0f       	add	r30, r30
    151e:	ff 1f       	adc	r31, r31

00001520 <__tablejump__>:
    1520:	05 90       	lpm	r0, Z+
    1522:	f4 91       	lpm	r31, Z
    1524:	e0 2d       	mov	r30, r0
    1526:	19 94       	eijmp

00001528 <fdevopen>:
    1528:	0f 93       	push	r16
    152a:	1f 93       	push	r17
    152c:	cf 93       	push	r28
    152e:	df 93       	push	r29
    1530:	ec 01       	movw	r28, r24
    1532:	8b 01       	movw	r16, r22
    1534:	00 97       	sbiw	r24, 0x00	; 0
    1536:	31 f4       	brne	.+12     	; 0x1544 <fdevopen+0x1c>
    1538:	61 15       	cp	r22, r1
    153a:	71 05       	cpc	r23, r1
    153c:	19 f4       	brne	.+6      	; 0x1544 <fdevopen+0x1c>
    153e:	80 e0       	ldi	r24, 0x00	; 0
    1540:	90 e0       	ldi	r25, 0x00	; 0
    1542:	37 c0       	rjmp	.+110    	; 0x15b2 <fdevopen+0x8a>
    1544:	6e e0       	ldi	r22, 0x0E	; 14
    1546:	70 e0       	ldi	r23, 0x00	; 0
    1548:	81 e0       	ldi	r24, 0x01	; 1
    154a:	90 e0       	ldi	r25, 0x00	; 0
    154c:	63 d2       	rcall	.+1222   	; 0x1a14 <calloc>
    154e:	fc 01       	movw	r30, r24
    1550:	00 97       	sbiw	r24, 0x00	; 0
    1552:	a9 f3       	breq	.-22     	; 0x153e <fdevopen+0x16>
    1554:	80 e8       	ldi	r24, 0x80	; 128
    1556:	83 83       	std	Z+3, r24	; 0x03
    1558:	01 15       	cp	r16, r1
    155a:	11 05       	cpc	r17, r1
    155c:	71 f0       	breq	.+28     	; 0x157a <fdevopen+0x52>
    155e:	13 87       	std	Z+11, r17	; 0x0b
    1560:	02 87       	std	Z+10, r16	; 0x0a
    1562:	81 e8       	ldi	r24, 0x81	; 129
    1564:	83 83       	std	Z+3, r24	; 0x03
    1566:	80 91 15 03 	lds	r24, 0x0315
    156a:	90 91 16 03 	lds	r25, 0x0316
    156e:	89 2b       	or	r24, r25
    1570:	21 f4       	brne	.+8      	; 0x157a <fdevopen+0x52>
    1572:	f0 93 16 03 	sts	0x0316, r31
    1576:	e0 93 15 03 	sts	0x0315, r30
    157a:	20 97       	sbiw	r28, 0x00	; 0
    157c:	c9 f0       	breq	.+50     	; 0x15b0 <fdevopen+0x88>
    157e:	d1 87       	std	Z+9, r29	; 0x09
    1580:	c0 87       	std	Z+8, r28	; 0x08
    1582:	83 81       	ldd	r24, Z+3	; 0x03
    1584:	82 60       	ori	r24, 0x02	; 2
    1586:	83 83       	std	Z+3, r24	; 0x03
    1588:	80 91 17 03 	lds	r24, 0x0317
    158c:	90 91 18 03 	lds	r25, 0x0318
    1590:	89 2b       	or	r24, r25
    1592:	71 f4       	brne	.+28     	; 0x15b0 <fdevopen+0x88>
    1594:	f0 93 18 03 	sts	0x0318, r31
    1598:	e0 93 17 03 	sts	0x0317, r30
    159c:	80 91 19 03 	lds	r24, 0x0319
    15a0:	90 91 1a 03 	lds	r25, 0x031A
    15a4:	89 2b       	or	r24, r25
    15a6:	21 f4       	brne	.+8      	; 0x15b0 <fdevopen+0x88>
    15a8:	f0 93 1a 03 	sts	0x031A, r31
    15ac:	e0 93 19 03 	sts	0x0319, r30
    15b0:	cf 01       	movw	r24, r30
    15b2:	df 91       	pop	r29
    15b4:	cf 91       	pop	r28
    15b6:	1f 91       	pop	r17
    15b8:	0f 91       	pop	r16
    15ba:	08 95       	ret

000015bc <printf>:
    15bc:	cf 93       	push	r28
    15be:	df 93       	push	r29
    15c0:	cd b7       	in	r28, 0x3d	; 61
    15c2:	de b7       	in	r29, 0x3e	; 62
    15c4:	fe 01       	movw	r30, r28
    15c6:	36 96       	adiw	r30, 0x06	; 6
    15c8:	61 91       	ld	r22, Z+
    15ca:	71 91       	ld	r23, Z+
    15cc:	af 01       	movw	r20, r30
    15ce:	80 91 17 03 	lds	r24, 0x0317
    15d2:	90 91 18 03 	lds	r25, 0x0318
    15d6:	30 d0       	rcall	.+96     	; 0x1638 <vfprintf>
    15d8:	df 91       	pop	r29
    15da:	cf 91       	pop	r28
    15dc:	08 95       	ret

000015de <puts>:
    15de:	0f 93       	push	r16
    15e0:	1f 93       	push	r17
    15e2:	cf 93       	push	r28
    15e4:	df 93       	push	r29
    15e6:	e0 91 17 03 	lds	r30, 0x0317
    15ea:	f0 91 18 03 	lds	r31, 0x0318
    15ee:	23 81       	ldd	r18, Z+3	; 0x03
    15f0:	21 ff       	sbrs	r18, 1
    15f2:	1b c0       	rjmp	.+54     	; 0x162a <puts+0x4c>
    15f4:	ec 01       	movw	r28, r24
    15f6:	00 e0       	ldi	r16, 0x00	; 0
    15f8:	10 e0       	ldi	r17, 0x00	; 0
    15fa:	89 91       	ld	r24, Y+
    15fc:	60 91 17 03 	lds	r22, 0x0317
    1600:	70 91 18 03 	lds	r23, 0x0318
    1604:	db 01       	movw	r26, r22
    1606:	18 96       	adiw	r26, 0x08	; 8
    1608:	ed 91       	ld	r30, X+
    160a:	fc 91       	ld	r31, X
    160c:	19 97       	sbiw	r26, 0x09	; 9
    160e:	88 23       	and	r24, r24
    1610:	31 f0       	breq	.+12     	; 0x161e <puts+0x40>
    1612:	19 95       	eicall
    1614:	89 2b       	or	r24, r25
    1616:	89 f3       	breq	.-30     	; 0x15fa <puts+0x1c>
    1618:	0f ef       	ldi	r16, 0xFF	; 255
    161a:	1f ef       	ldi	r17, 0xFF	; 255
    161c:	ee cf       	rjmp	.-36     	; 0x15fa <puts+0x1c>
    161e:	8a e0       	ldi	r24, 0x0A	; 10
    1620:	19 95       	eicall
    1622:	89 2b       	or	r24, r25
    1624:	11 f4       	brne	.+4      	; 0x162a <puts+0x4c>
    1626:	c8 01       	movw	r24, r16
    1628:	02 c0       	rjmp	.+4      	; 0x162e <puts+0x50>
    162a:	8f ef       	ldi	r24, 0xFF	; 255
    162c:	9f ef       	ldi	r25, 0xFF	; 255
    162e:	df 91       	pop	r29
    1630:	cf 91       	pop	r28
    1632:	1f 91       	pop	r17
    1634:	0f 91       	pop	r16
    1636:	08 95       	ret

00001638 <vfprintf>:
    1638:	2f 92       	push	r2
    163a:	3f 92       	push	r3
    163c:	4f 92       	push	r4
    163e:	5f 92       	push	r5
    1640:	6f 92       	push	r6
    1642:	7f 92       	push	r7
    1644:	8f 92       	push	r8
    1646:	9f 92       	push	r9
    1648:	af 92       	push	r10
    164a:	bf 92       	push	r11
    164c:	cf 92       	push	r12
    164e:	df 92       	push	r13
    1650:	ef 92       	push	r14
    1652:	ff 92       	push	r15
    1654:	0f 93       	push	r16
    1656:	1f 93       	push	r17
    1658:	cf 93       	push	r28
    165a:	df 93       	push	r29
    165c:	cd b7       	in	r28, 0x3d	; 61
    165e:	de b7       	in	r29, 0x3e	; 62
    1660:	2c 97       	sbiw	r28, 0x0c	; 12
    1662:	0f b6       	in	r0, 0x3f	; 63
    1664:	f8 94       	cli
    1666:	de bf       	out	0x3e, r29	; 62
    1668:	0f be       	out	0x3f, r0	; 63
    166a:	cd bf       	out	0x3d, r28	; 61
    166c:	7c 01       	movw	r14, r24
    166e:	6b 01       	movw	r12, r22
    1670:	8a 01       	movw	r16, r20
    1672:	fc 01       	movw	r30, r24
    1674:	17 82       	std	Z+7, r1	; 0x07
    1676:	16 82       	std	Z+6, r1	; 0x06
    1678:	83 81       	ldd	r24, Z+3	; 0x03
    167a:	81 ff       	sbrs	r24, 1
    167c:	b0 c1       	rjmp	.+864    	; 0x19de <vfprintf+0x3a6>
    167e:	ce 01       	movw	r24, r28
    1680:	01 96       	adiw	r24, 0x01	; 1
    1682:	4c 01       	movw	r8, r24
    1684:	f7 01       	movw	r30, r14
    1686:	93 81       	ldd	r25, Z+3	; 0x03
    1688:	f6 01       	movw	r30, r12
    168a:	93 fd       	sbrc	r25, 3
    168c:	85 91       	lpm	r24, Z+
    168e:	93 ff       	sbrs	r25, 3
    1690:	81 91       	ld	r24, Z+
    1692:	6f 01       	movw	r12, r30
    1694:	88 23       	and	r24, r24
    1696:	09 f4       	brne	.+2      	; 0x169a <vfprintf+0x62>
    1698:	9e c1       	rjmp	.+828    	; 0x19d6 <vfprintf+0x39e>
    169a:	85 32       	cpi	r24, 0x25	; 37
    169c:	39 f4       	brne	.+14     	; 0x16ac <vfprintf+0x74>
    169e:	93 fd       	sbrc	r25, 3
    16a0:	85 91       	lpm	r24, Z+
    16a2:	93 ff       	sbrs	r25, 3
    16a4:	81 91       	ld	r24, Z+
    16a6:	6f 01       	movw	r12, r30
    16a8:	85 32       	cpi	r24, 0x25	; 37
    16aa:	21 f4       	brne	.+8      	; 0x16b4 <vfprintf+0x7c>
    16ac:	b7 01       	movw	r22, r14
    16ae:	90 e0       	ldi	r25, 0x00	; 0
    16b0:	0f d3       	rcall	.+1566   	; 0x1cd0 <fputc>
    16b2:	e8 cf       	rjmp	.-48     	; 0x1684 <vfprintf+0x4c>
    16b4:	51 2c       	mov	r5, r1
    16b6:	31 2c       	mov	r3, r1
    16b8:	20 e0       	ldi	r18, 0x00	; 0
    16ba:	20 32       	cpi	r18, 0x20	; 32
    16bc:	a0 f4       	brcc	.+40     	; 0x16e6 <vfprintf+0xae>
    16be:	8b 32       	cpi	r24, 0x2B	; 43
    16c0:	69 f0       	breq	.+26     	; 0x16dc <vfprintf+0xa4>
    16c2:	30 f4       	brcc	.+12     	; 0x16d0 <vfprintf+0x98>
    16c4:	80 32       	cpi	r24, 0x20	; 32
    16c6:	59 f0       	breq	.+22     	; 0x16de <vfprintf+0xa6>
    16c8:	83 32       	cpi	r24, 0x23	; 35
    16ca:	69 f4       	brne	.+26     	; 0x16e6 <vfprintf+0xae>
    16cc:	20 61       	ori	r18, 0x10	; 16
    16ce:	2c c0       	rjmp	.+88     	; 0x1728 <vfprintf+0xf0>
    16d0:	8d 32       	cpi	r24, 0x2D	; 45
    16d2:	39 f0       	breq	.+14     	; 0x16e2 <vfprintf+0xaa>
    16d4:	80 33       	cpi	r24, 0x30	; 48
    16d6:	39 f4       	brne	.+14     	; 0x16e6 <vfprintf+0xae>
    16d8:	21 60       	ori	r18, 0x01	; 1
    16da:	26 c0       	rjmp	.+76     	; 0x1728 <vfprintf+0xf0>
    16dc:	22 60       	ori	r18, 0x02	; 2
    16de:	24 60       	ori	r18, 0x04	; 4
    16e0:	23 c0       	rjmp	.+70     	; 0x1728 <vfprintf+0xf0>
    16e2:	28 60       	ori	r18, 0x08	; 8
    16e4:	21 c0       	rjmp	.+66     	; 0x1728 <vfprintf+0xf0>
    16e6:	27 fd       	sbrc	r18, 7
    16e8:	27 c0       	rjmp	.+78     	; 0x1738 <vfprintf+0x100>
    16ea:	30 ed       	ldi	r19, 0xD0	; 208
    16ec:	38 0f       	add	r19, r24
    16ee:	3a 30       	cpi	r19, 0x0A	; 10
    16f0:	78 f4       	brcc	.+30     	; 0x1710 <vfprintf+0xd8>
    16f2:	26 ff       	sbrs	r18, 6
    16f4:	06 c0       	rjmp	.+12     	; 0x1702 <vfprintf+0xca>
    16f6:	fa e0       	ldi	r31, 0x0A	; 10
    16f8:	5f 9e       	mul	r5, r31
    16fa:	30 0d       	add	r19, r0
    16fc:	11 24       	eor	r1, r1
    16fe:	53 2e       	mov	r5, r19
    1700:	13 c0       	rjmp	.+38     	; 0x1728 <vfprintf+0xf0>
    1702:	8a e0       	ldi	r24, 0x0A	; 10
    1704:	38 9e       	mul	r3, r24
    1706:	30 0d       	add	r19, r0
    1708:	11 24       	eor	r1, r1
    170a:	33 2e       	mov	r3, r19
    170c:	20 62       	ori	r18, 0x20	; 32
    170e:	0c c0       	rjmp	.+24     	; 0x1728 <vfprintf+0xf0>
    1710:	8e 32       	cpi	r24, 0x2E	; 46
    1712:	21 f4       	brne	.+8      	; 0x171c <vfprintf+0xe4>
    1714:	26 fd       	sbrc	r18, 6
    1716:	5f c1       	rjmp	.+702    	; 0x19d6 <vfprintf+0x39e>
    1718:	20 64       	ori	r18, 0x40	; 64
    171a:	06 c0       	rjmp	.+12     	; 0x1728 <vfprintf+0xf0>
    171c:	8c 36       	cpi	r24, 0x6C	; 108
    171e:	11 f4       	brne	.+4      	; 0x1724 <vfprintf+0xec>
    1720:	20 68       	ori	r18, 0x80	; 128
    1722:	02 c0       	rjmp	.+4      	; 0x1728 <vfprintf+0xf0>
    1724:	88 36       	cpi	r24, 0x68	; 104
    1726:	41 f4       	brne	.+16     	; 0x1738 <vfprintf+0x100>
    1728:	f6 01       	movw	r30, r12
    172a:	93 fd       	sbrc	r25, 3
    172c:	85 91       	lpm	r24, Z+
    172e:	93 ff       	sbrs	r25, 3
    1730:	81 91       	ld	r24, Z+
    1732:	6f 01       	movw	r12, r30
    1734:	81 11       	cpse	r24, r1
    1736:	c1 cf       	rjmp	.-126    	; 0x16ba <vfprintf+0x82>
    1738:	98 2f       	mov	r25, r24
    173a:	9f 7d       	andi	r25, 0xDF	; 223
    173c:	95 54       	subi	r25, 0x45	; 69
    173e:	93 30       	cpi	r25, 0x03	; 3
    1740:	28 f4       	brcc	.+10     	; 0x174c <vfprintf+0x114>
    1742:	0c 5f       	subi	r16, 0xFC	; 252
    1744:	1f 4f       	sbci	r17, 0xFF	; 255
    1746:	ff e3       	ldi	r31, 0x3F	; 63
    1748:	f9 83       	std	Y+1, r31	; 0x01
    174a:	0d c0       	rjmp	.+26     	; 0x1766 <vfprintf+0x12e>
    174c:	83 36       	cpi	r24, 0x63	; 99
    174e:	31 f0       	breq	.+12     	; 0x175c <vfprintf+0x124>
    1750:	83 37       	cpi	r24, 0x73	; 115
    1752:	71 f0       	breq	.+28     	; 0x1770 <vfprintf+0x138>
    1754:	83 35       	cpi	r24, 0x53	; 83
    1756:	09 f0       	breq	.+2      	; 0x175a <vfprintf+0x122>
    1758:	57 c0       	rjmp	.+174    	; 0x1808 <vfprintf+0x1d0>
    175a:	21 c0       	rjmp	.+66     	; 0x179e <vfprintf+0x166>
    175c:	f8 01       	movw	r30, r16
    175e:	80 81       	ld	r24, Z
    1760:	89 83       	std	Y+1, r24	; 0x01
    1762:	0e 5f       	subi	r16, 0xFE	; 254
    1764:	1f 4f       	sbci	r17, 0xFF	; 255
    1766:	44 24       	eor	r4, r4
    1768:	43 94       	inc	r4
    176a:	51 2c       	mov	r5, r1
    176c:	54 01       	movw	r10, r8
    176e:	14 c0       	rjmp	.+40     	; 0x1798 <vfprintf+0x160>
    1770:	38 01       	movw	r6, r16
    1772:	f2 e0       	ldi	r31, 0x02	; 2
    1774:	6f 0e       	add	r6, r31
    1776:	71 1c       	adc	r7, r1
    1778:	f8 01       	movw	r30, r16
    177a:	a0 80       	ld	r10, Z
    177c:	b1 80       	ldd	r11, Z+1	; 0x01
    177e:	26 ff       	sbrs	r18, 6
    1780:	03 c0       	rjmp	.+6      	; 0x1788 <vfprintf+0x150>
    1782:	65 2d       	mov	r22, r5
    1784:	70 e0       	ldi	r23, 0x00	; 0
    1786:	02 c0       	rjmp	.+4      	; 0x178c <vfprintf+0x154>
    1788:	6f ef       	ldi	r22, 0xFF	; 255
    178a:	7f ef       	ldi	r23, 0xFF	; 255
    178c:	c5 01       	movw	r24, r10
    178e:	2c 87       	std	Y+12, r18	; 0x0c
    1790:	94 d2       	rcall	.+1320   	; 0x1cba <strnlen>
    1792:	2c 01       	movw	r4, r24
    1794:	83 01       	movw	r16, r6
    1796:	2c 85       	ldd	r18, Y+12	; 0x0c
    1798:	2f 77       	andi	r18, 0x7F	; 127
    179a:	22 2e       	mov	r2, r18
    179c:	16 c0       	rjmp	.+44     	; 0x17ca <vfprintf+0x192>
    179e:	38 01       	movw	r6, r16
    17a0:	f2 e0       	ldi	r31, 0x02	; 2
    17a2:	6f 0e       	add	r6, r31
    17a4:	71 1c       	adc	r7, r1
    17a6:	f8 01       	movw	r30, r16
    17a8:	a0 80       	ld	r10, Z
    17aa:	b1 80       	ldd	r11, Z+1	; 0x01
    17ac:	26 ff       	sbrs	r18, 6
    17ae:	03 c0       	rjmp	.+6      	; 0x17b6 <vfprintf+0x17e>
    17b0:	65 2d       	mov	r22, r5
    17b2:	70 e0       	ldi	r23, 0x00	; 0
    17b4:	02 c0       	rjmp	.+4      	; 0x17ba <vfprintf+0x182>
    17b6:	6f ef       	ldi	r22, 0xFF	; 255
    17b8:	7f ef       	ldi	r23, 0xFF	; 255
    17ba:	c5 01       	movw	r24, r10
    17bc:	2c 87       	std	Y+12, r18	; 0x0c
    17be:	6b d2       	rcall	.+1238   	; 0x1c96 <strnlen_P>
    17c0:	2c 01       	movw	r4, r24
    17c2:	2c 85       	ldd	r18, Y+12	; 0x0c
    17c4:	20 68       	ori	r18, 0x80	; 128
    17c6:	22 2e       	mov	r2, r18
    17c8:	83 01       	movw	r16, r6
    17ca:	23 fc       	sbrc	r2, 3
    17cc:	19 c0       	rjmp	.+50     	; 0x1800 <vfprintf+0x1c8>
    17ce:	83 2d       	mov	r24, r3
    17d0:	90 e0       	ldi	r25, 0x00	; 0
    17d2:	48 16       	cp	r4, r24
    17d4:	59 06       	cpc	r5, r25
    17d6:	a0 f4       	brcc	.+40     	; 0x1800 <vfprintf+0x1c8>
    17d8:	b7 01       	movw	r22, r14
    17da:	80 e2       	ldi	r24, 0x20	; 32
    17dc:	90 e0       	ldi	r25, 0x00	; 0
    17de:	78 d2       	rcall	.+1264   	; 0x1cd0 <fputc>
    17e0:	3a 94       	dec	r3
    17e2:	f5 cf       	rjmp	.-22     	; 0x17ce <vfprintf+0x196>
    17e4:	f5 01       	movw	r30, r10
    17e6:	27 fc       	sbrc	r2, 7
    17e8:	85 91       	lpm	r24, Z+
    17ea:	27 fe       	sbrs	r2, 7
    17ec:	81 91       	ld	r24, Z+
    17ee:	5f 01       	movw	r10, r30
    17f0:	b7 01       	movw	r22, r14
    17f2:	90 e0       	ldi	r25, 0x00	; 0
    17f4:	6d d2       	rcall	.+1242   	; 0x1cd0 <fputc>
    17f6:	31 10       	cpse	r3, r1
    17f8:	3a 94       	dec	r3
    17fa:	f1 e0       	ldi	r31, 0x01	; 1
    17fc:	4f 1a       	sub	r4, r31
    17fe:	51 08       	sbc	r5, r1
    1800:	41 14       	cp	r4, r1
    1802:	51 04       	cpc	r5, r1
    1804:	79 f7       	brne	.-34     	; 0x17e4 <vfprintf+0x1ac>
    1806:	de c0       	rjmp	.+444    	; 0x19c4 <vfprintf+0x38c>
    1808:	84 36       	cpi	r24, 0x64	; 100
    180a:	11 f0       	breq	.+4      	; 0x1810 <vfprintf+0x1d8>
    180c:	89 36       	cpi	r24, 0x69	; 105
    180e:	31 f5       	brne	.+76     	; 0x185c <vfprintf+0x224>
    1810:	f8 01       	movw	r30, r16
    1812:	27 ff       	sbrs	r18, 7
    1814:	07 c0       	rjmp	.+14     	; 0x1824 <vfprintf+0x1ec>
    1816:	60 81       	ld	r22, Z
    1818:	71 81       	ldd	r23, Z+1	; 0x01
    181a:	82 81       	ldd	r24, Z+2	; 0x02
    181c:	93 81       	ldd	r25, Z+3	; 0x03
    181e:	0c 5f       	subi	r16, 0xFC	; 252
    1820:	1f 4f       	sbci	r17, 0xFF	; 255
    1822:	08 c0       	rjmp	.+16     	; 0x1834 <vfprintf+0x1fc>
    1824:	60 81       	ld	r22, Z
    1826:	71 81       	ldd	r23, Z+1	; 0x01
    1828:	88 27       	eor	r24, r24
    182a:	77 fd       	sbrc	r23, 7
    182c:	80 95       	com	r24
    182e:	98 2f       	mov	r25, r24
    1830:	0e 5f       	subi	r16, 0xFE	; 254
    1832:	1f 4f       	sbci	r17, 0xFF	; 255
    1834:	2f 76       	andi	r18, 0x6F	; 111
    1836:	b2 2e       	mov	r11, r18
    1838:	97 ff       	sbrs	r25, 7
    183a:	09 c0       	rjmp	.+18     	; 0x184e <vfprintf+0x216>
    183c:	90 95       	com	r25
    183e:	80 95       	com	r24
    1840:	70 95       	com	r23
    1842:	61 95       	neg	r22
    1844:	7f 4f       	sbci	r23, 0xFF	; 255
    1846:	8f 4f       	sbci	r24, 0xFF	; 255
    1848:	9f 4f       	sbci	r25, 0xFF	; 255
    184a:	20 68       	ori	r18, 0x80	; 128
    184c:	b2 2e       	mov	r11, r18
    184e:	2a e0       	ldi	r18, 0x0A	; 10
    1850:	30 e0       	ldi	r19, 0x00	; 0
    1852:	a4 01       	movw	r20, r8
    1854:	6f d2       	rcall	.+1246   	; 0x1d34 <__ultoa_invert>
    1856:	a8 2e       	mov	r10, r24
    1858:	a8 18       	sub	r10, r8
    185a:	43 c0       	rjmp	.+134    	; 0x18e2 <vfprintf+0x2aa>
    185c:	85 37       	cpi	r24, 0x75	; 117
    185e:	29 f4       	brne	.+10     	; 0x186a <vfprintf+0x232>
    1860:	2f 7e       	andi	r18, 0xEF	; 239
    1862:	b2 2e       	mov	r11, r18
    1864:	2a e0       	ldi	r18, 0x0A	; 10
    1866:	30 e0       	ldi	r19, 0x00	; 0
    1868:	25 c0       	rjmp	.+74     	; 0x18b4 <vfprintf+0x27c>
    186a:	f2 2f       	mov	r31, r18
    186c:	f9 7f       	andi	r31, 0xF9	; 249
    186e:	bf 2e       	mov	r11, r31
    1870:	8f 36       	cpi	r24, 0x6F	; 111
    1872:	c1 f0       	breq	.+48     	; 0x18a4 <vfprintf+0x26c>
    1874:	18 f4       	brcc	.+6      	; 0x187c <vfprintf+0x244>
    1876:	88 35       	cpi	r24, 0x58	; 88
    1878:	79 f0       	breq	.+30     	; 0x1898 <vfprintf+0x260>
    187a:	ad c0       	rjmp	.+346    	; 0x19d6 <vfprintf+0x39e>
    187c:	80 37       	cpi	r24, 0x70	; 112
    187e:	19 f0       	breq	.+6      	; 0x1886 <vfprintf+0x24e>
    1880:	88 37       	cpi	r24, 0x78	; 120
    1882:	21 f0       	breq	.+8      	; 0x188c <vfprintf+0x254>
    1884:	a8 c0       	rjmp	.+336    	; 0x19d6 <vfprintf+0x39e>
    1886:	2f 2f       	mov	r18, r31
    1888:	20 61       	ori	r18, 0x10	; 16
    188a:	b2 2e       	mov	r11, r18
    188c:	b4 fe       	sbrs	r11, 4
    188e:	0d c0       	rjmp	.+26     	; 0x18aa <vfprintf+0x272>
    1890:	8b 2d       	mov	r24, r11
    1892:	84 60       	ori	r24, 0x04	; 4
    1894:	b8 2e       	mov	r11, r24
    1896:	09 c0       	rjmp	.+18     	; 0x18aa <vfprintf+0x272>
    1898:	24 ff       	sbrs	r18, 4
    189a:	0a c0       	rjmp	.+20     	; 0x18b0 <vfprintf+0x278>
    189c:	9f 2f       	mov	r25, r31
    189e:	96 60       	ori	r25, 0x06	; 6
    18a0:	b9 2e       	mov	r11, r25
    18a2:	06 c0       	rjmp	.+12     	; 0x18b0 <vfprintf+0x278>
    18a4:	28 e0       	ldi	r18, 0x08	; 8
    18a6:	30 e0       	ldi	r19, 0x00	; 0
    18a8:	05 c0       	rjmp	.+10     	; 0x18b4 <vfprintf+0x27c>
    18aa:	20 e1       	ldi	r18, 0x10	; 16
    18ac:	30 e0       	ldi	r19, 0x00	; 0
    18ae:	02 c0       	rjmp	.+4      	; 0x18b4 <vfprintf+0x27c>
    18b0:	20 e1       	ldi	r18, 0x10	; 16
    18b2:	32 e0       	ldi	r19, 0x02	; 2
    18b4:	f8 01       	movw	r30, r16
    18b6:	b7 fe       	sbrs	r11, 7
    18b8:	07 c0       	rjmp	.+14     	; 0x18c8 <vfprintf+0x290>
    18ba:	60 81       	ld	r22, Z
    18bc:	71 81       	ldd	r23, Z+1	; 0x01
    18be:	82 81       	ldd	r24, Z+2	; 0x02
    18c0:	93 81       	ldd	r25, Z+3	; 0x03
    18c2:	0c 5f       	subi	r16, 0xFC	; 252
    18c4:	1f 4f       	sbci	r17, 0xFF	; 255
    18c6:	06 c0       	rjmp	.+12     	; 0x18d4 <vfprintf+0x29c>
    18c8:	60 81       	ld	r22, Z
    18ca:	71 81       	ldd	r23, Z+1	; 0x01
    18cc:	80 e0       	ldi	r24, 0x00	; 0
    18ce:	90 e0       	ldi	r25, 0x00	; 0
    18d0:	0e 5f       	subi	r16, 0xFE	; 254
    18d2:	1f 4f       	sbci	r17, 0xFF	; 255
    18d4:	a4 01       	movw	r20, r8
    18d6:	2e d2       	rcall	.+1116   	; 0x1d34 <__ultoa_invert>
    18d8:	a8 2e       	mov	r10, r24
    18da:	a8 18       	sub	r10, r8
    18dc:	fb 2d       	mov	r31, r11
    18de:	ff 77       	andi	r31, 0x7F	; 127
    18e0:	bf 2e       	mov	r11, r31
    18e2:	b6 fe       	sbrs	r11, 6
    18e4:	0b c0       	rjmp	.+22     	; 0x18fc <vfprintf+0x2c4>
    18e6:	2b 2d       	mov	r18, r11
    18e8:	2e 7f       	andi	r18, 0xFE	; 254
    18ea:	a5 14       	cp	r10, r5
    18ec:	50 f4       	brcc	.+20     	; 0x1902 <vfprintf+0x2ca>
    18ee:	b4 fe       	sbrs	r11, 4
    18f0:	0a c0       	rjmp	.+20     	; 0x1906 <vfprintf+0x2ce>
    18f2:	b2 fc       	sbrc	r11, 2
    18f4:	08 c0       	rjmp	.+16     	; 0x1906 <vfprintf+0x2ce>
    18f6:	2b 2d       	mov	r18, r11
    18f8:	2e 7e       	andi	r18, 0xEE	; 238
    18fa:	05 c0       	rjmp	.+10     	; 0x1906 <vfprintf+0x2ce>
    18fc:	7a 2c       	mov	r7, r10
    18fe:	2b 2d       	mov	r18, r11
    1900:	03 c0       	rjmp	.+6      	; 0x1908 <vfprintf+0x2d0>
    1902:	7a 2c       	mov	r7, r10
    1904:	01 c0       	rjmp	.+2      	; 0x1908 <vfprintf+0x2d0>
    1906:	75 2c       	mov	r7, r5
    1908:	24 ff       	sbrs	r18, 4
    190a:	0d c0       	rjmp	.+26     	; 0x1926 <vfprintf+0x2ee>
    190c:	fe 01       	movw	r30, r28
    190e:	ea 0d       	add	r30, r10
    1910:	f1 1d       	adc	r31, r1
    1912:	80 81       	ld	r24, Z
    1914:	80 33       	cpi	r24, 0x30	; 48
    1916:	11 f4       	brne	.+4      	; 0x191c <vfprintf+0x2e4>
    1918:	29 7e       	andi	r18, 0xE9	; 233
    191a:	09 c0       	rjmp	.+18     	; 0x192e <vfprintf+0x2f6>
    191c:	22 ff       	sbrs	r18, 2
    191e:	06 c0       	rjmp	.+12     	; 0x192c <vfprintf+0x2f4>
    1920:	73 94       	inc	r7
    1922:	73 94       	inc	r7
    1924:	04 c0       	rjmp	.+8      	; 0x192e <vfprintf+0x2f6>
    1926:	82 2f       	mov	r24, r18
    1928:	86 78       	andi	r24, 0x86	; 134
    192a:	09 f0       	breq	.+2      	; 0x192e <vfprintf+0x2f6>
    192c:	73 94       	inc	r7
    192e:	23 fd       	sbrc	r18, 3
    1930:	12 c0       	rjmp	.+36     	; 0x1956 <vfprintf+0x31e>
    1932:	20 ff       	sbrs	r18, 0
    1934:	06 c0       	rjmp	.+12     	; 0x1942 <vfprintf+0x30a>
    1936:	5a 2c       	mov	r5, r10
    1938:	73 14       	cp	r7, r3
    193a:	18 f4       	brcc	.+6      	; 0x1942 <vfprintf+0x30a>
    193c:	53 0c       	add	r5, r3
    193e:	57 18       	sub	r5, r7
    1940:	73 2c       	mov	r7, r3
    1942:	73 14       	cp	r7, r3
    1944:	60 f4       	brcc	.+24     	; 0x195e <vfprintf+0x326>
    1946:	b7 01       	movw	r22, r14
    1948:	80 e2       	ldi	r24, 0x20	; 32
    194a:	90 e0       	ldi	r25, 0x00	; 0
    194c:	2c 87       	std	Y+12, r18	; 0x0c
    194e:	c0 d1       	rcall	.+896    	; 0x1cd0 <fputc>
    1950:	73 94       	inc	r7
    1952:	2c 85       	ldd	r18, Y+12	; 0x0c
    1954:	f6 cf       	rjmp	.-20     	; 0x1942 <vfprintf+0x30a>
    1956:	73 14       	cp	r7, r3
    1958:	10 f4       	brcc	.+4      	; 0x195e <vfprintf+0x326>
    195a:	37 18       	sub	r3, r7
    195c:	01 c0       	rjmp	.+2      	; 0x1960 <vfprintf+0x328>
    195e:	31 2c       	mov	r3, r1
    1960:	24 ff       	sbrs	r18, 4
    1962:	11 c0       	rjmp	.+34     	; 0x1986 <vfprintf+0x34e>
    1964:	b7 01       	movw	r22, r14
    1966:	80 e3       	ldi	r24, 0x30	; 48
    1968:	90 e0       	ldi	r25, 0x00	; 0
    196a:	2c 87       	std	Y+12, r18	; 0x0c
    196c:	b1 d1       	rcall	.+866    	; 0x1cd0 <fputc>
    196e:	2c 85       	ldd	r18, Y+12	; 0x0c
    1970:	22 ff       	sbrs	r18, 2
    1972:	16 c0       	rjmp	.+44     	; 0x19a0 <vfprintf+0x368>
    1974:	21 ff       	sbrs	r18, 1
    1976:	03 c0       	rjmp	.+6      	; 0x197e <vfprintf+0x346>
    1978:	88 e5       	ldi	r24, 0x58	; 88
    197a:	90 e0       	ldi	r25, 0x00	; 0
    197c:	02 c0       	rjmp	.+4      	; 0x1982 <vfprintf+0x34a>
    197e:	88 e7       	ldi	r24, 0x78	; 120
    1980:	90 e0       	ldi	r25, 0x00	; 0
    1982:	b7 01       	movw	r22, r14
    1984:	0c c0       	rjmp	.+24     	; 0x199e <vfprintf+0x366>
    1986:	82 2f       	mov	r24, r18
    1988:	86 78       	andi	r24, 0x86	; 134
    198a:	51 f0       	breq	.+20     	; 0x19a0 <vfprintf+0x368>
    198c:	21 fd       	sbrc	r18, 1
    198e:	02 c0       	rjmp	.+4      	; 0x1994 <vfprintf+0x35c>
    1990:	80 e2       	ldi	r24, 0x20	; 32
    1992:	01 c0       	rjmp	.+2      	; 0x1996 <vfprintf+0x35e>
    1994:	8b e2       	ldi	r24, 0x2B	; 43
    1996:	27 fd       	sbrc	r18, 7
    1998:	8d e2       	ldi	r24, 0x2D	; 45
    199a:	b7 01       	movw	r22, r14
    199c:	90 e0       	ldi	r25, 0x00	; 0
    199e:	98 d1       	rcall	.+816    	; 0x1cd0 <fputc>
    19a0:	a5 14       	cp	r10, r5
    19a2:	30 f4       	brcc	.+12     	; 0x19b0 <vfprintf+0x378>
    19a4:	b7 01       	movw	r22, r14
    19a6:	80 e3       	ldi	r24, 0x30	; 48
    19a8:	90 e0       	ldi	r25, 0x00	; 0
    19aa:	92 d1       	rcall	.+804    	; 0x1cd0 <fputc>
    19ac:	5a 94       	dec	r5
    19ae:	f8 cf       	rjmp	.-16     	; 0x19a0 <vfprintf+0x368>
    19b0:	aa 94       	dec	r10
    19b2:	f4 01       	movw	r30, r8
    19b4:	ea 0d       	add	r30, r10
    19b6:	f1 1d       	adc	r31, r1
    19b8:	80 81       	ld	r24, Z
    19ba:	b7 01       	movw	r22, r14
    19bc:	90 e0       	ldi	r25, 0x00	; 0
    19be:	88 d1       	rcall	.+784    	; 0x1cd0 <fputc>
    19c0:	a1 10       	cpse	r10, r1
    19c2:	f6 cf       	rjmp	.-20     	; 0x19b0 <vfprintf+0x378>
    19c4:	33 20       	and	r3, r3
    19c6:	09 f4       	brne	.+2      	; 0x19ca <vfprintf+0x392>
    19c8:	5d ce       	rjmp	.-838    	; 0x1684 <vfprintf+0x4c>
    19ca:	b7 01       	movw	r22, r14
    19cc:	80 e2       	ldi	r24, 0x20	; 32
    19ce:	90 e0       	ldi	r25, 0x00	; 0
    19d0:	7f d1       	rcall	.+766    	; 0x1cd0 <fputc>
    19d2:	3a 94       	dec	r3
    19d4:	f7 cf       	rjmp	.-18     	; 0x19c4 <vfprintf+0x38c>
    19d6:	f7 01       	movw	r30, r14
    19d8:	86 81       	ldd	r24, Z+6	; 0x06
    19da:	97 81       	ldd	r25, Z+7	; 0x07
    19dc:	02 c0       	rjmp	.+4      	; 0x19e2 <vfprintf+0x3aa>
    19de:	8f ef       	ldi	r24, 0xFF	; 255
    19e0:	9f ef       	ldi	r25, 0xFF	; 255
    19e2:	2c 96       	adiw	r28, 0x0c	; 12
    19e4:	0f b6       	in	r0, 0x3f	; 63
    19e6:	f8 94       	cli
    19e8:	de bf       	out	0x3e, r29	; 62
    19ea:	0f be       	out	0x3f, r0	; 63
    19ec:	cd bf       	out	0x3d, r28	; 61
    19ee:	df 91       	pop	r29
    19f0:	cf 91       	pop	r28
    19f2:	1f 91       	pop	r17
    19f4:	0f 91       	pop	r16
    19f6:	ff 90       	pop	r15
    19f8:	ef 90       	pop	r14
    19fa:	df 90       	pop	r13
    19fc:	cf 90       	pop	r12
    19fe:	bf 90       	pop	r11
    1a00:	af 90       	pop	r10
    1a02:	9f 90       	pop	r9
    1a04:	8f 90       	pop	r8
    1a06:	7f 90       	pop	r7
    1a08:	6f 90       	pop	r6
    1a0a:	5f 90       	pop	r5
    1a0c:	4f 90       	pop	r4
    1a0e:	3f 90       	pop	r3
    1a10:	2f 90       	pop	r2
    1a12:	08 95       	ret

00001a14 <calloc>:
    1a14:	0f 93       	push	r16
    1a16:	1f 93       	push	r17
    1a18:	cf 93       	push	r28
    1a1a:	df 93       	push	r29
    1a1c:	86 9f       	mul	r24, r22
    1a1e:	80 01       	movw	r16, r0
    1a20:	87 9f       	mul	r24, r23
    1a22:	10 0d       	add	r17, r0
    1a24:	96 9f       	mul	r25, r22
    1a26:	10 0d       	add	r17, r0
    1a28:	11 24       	eor	r1, r1
    1a2a:	c8 01       	movw	r24, r16
    1a2c:	0d d0       	rcall	.+26     	; 0x1a48 <malloc>
    1a2e:	ec 01       	movw	r28, r24
    1a30:	00 97       	sbiw	r24, 0x00	; 0
    1a32:	21 f0       	breq	.+8      	; 0x1a3c <calloc+0x28>
    1a34:	a8 01       	movw	r20, r16
    1a36:	60 e0       	ldi	r22, 0x00	; 0
    1a38:	70 e0       	ldi	r23, 0x00	; 0
    1a3a:	38 d1       	rcall	.+624    	; 0x1cac <memset>
    1a3c:	ce 01       	movw	r24, r28
    1a3e:	df 91       	pop	r29
    1a40:	cf 91       	pop	r28
    1a42:	1f 91       	pop	r17
    1a44:	0f 91       	pop	r16
    1a46:	08 95       	ret

00001a48 <malloc>:
    1a48:	cf 93       	push	r28
    1a4a:	df 93       	push	r29
    1a4c:	82 30       	cpi	r24, 0x02	; 2
    1a4e:	91 05       	cpc	r25, r1
    1a50:	10 f4       	brcc	.+4      	; 0x1a56 <malloc+0xe>
    1a52:	82 e0       	ldi	r24, 0x02	; 2
    1a54:	90 e0       	ldi	r25, 0x00	; 0
    1a56:	e0 91 1d 03 	lds	r30, 0x031D
    1a5a:	f0 91 1e 03 	lds	r31, 0x031E
    1a5e:	20 e0       	ldi	r18, 0x00	; 0
    1a60:	30 e0       	ldi	r19, 0x00	; 0
    1a62:	a0 e0       	ldi	r26, 0x00	; 0
    1a64:	b0 e0       	ldi	r27, 0x00	; 0
    1a66:	30 97       	sbiw	r30, 0x00	; 0
    1a68:	39 f1       	breq	.+78     	; 0x1ab8 <malloc+0x70>
    1a6a:	40 81       	ld	r20, Z
    1a6c:	51 81       	ldd	r21, Z+1	; 0x01
    1a6e:	48 17       	cp	r20, r24
    1a70:	59 07       	cpc	r21, r25
    1a72:	b8 f0       	brcs	.+46     	; 0x1aa2 <malloc+0x5a>
    1a74:	48 17       	cp	r20, r24
    1a76:	59 07       	cpc	r21, r25
    1a78:	71 f4       	brne	.+28     	; 0x1a96 <malloc+0x4e>
    1a7a:	82 81       	ldd	r24, Z+2	; 0x02
    1a7c:	93 81       	ldd	r25, Z+3	; 0x03
    1a7e:	10 97       	sbiw	r26, 0x00	; 0
    1a80:	29 f0       	breq	.+10     	; 0x1a8c <malloc+0x44>
    1a82:	13 96       	adiw	r26, 0x03	; 3
    1a84:	9c 93       	st	X, r25
    1a86:	8e 93       	st	-X, r24
    1a88:	12 97       	sbiw	r26, 0x02	; 2
    1a8a:	2c c0       	rjmp	.+88     	; 0x1ae4 <malloc+0x9c>
    1a8c:	90 93 1e 03 	sts	0x031E, r25
    1a90:	80 93 1d 03 	sts	0x031D, r24
    1a94:	27 c0       	rjmp	.+78     	; 0x1ae4 <malloc+0x9c>
    1a96:	21 15       	cp	r18, r1
    1a98:	31 05       	cpc	r19, r1
    1a9a:	31 f0       	breq	.+12     	; 0x1aa8 <malloc+0x60>
    1a9c:	42 17       	cp	r20, r18
    1a9e:	53 07       	cpc	r21, r19
    1aa0:	18 f0       	brcs	.+6      	; 0x1aa8 <malloc+0x60>
    1aa2:	a9 01       	movw	r20, r18
    1aa4:	db 01       	movw	r26, r22
    1aa6:	01 c0       	rjmp	.+2      	; 0x1aaa <malloc+0x62>
    1aa8:	ef 01       	movw	r28, r30
    1aaa:	9a 01       	movw	r18, r20
    1aac:	bd 01       	movw	r22, r26
    1aae:	df 01       	movw	r26, r30
    1ab0:	02 80       	ldd	r0, Z+2	; 0x02
    1ab2:	f3 81       	ldd	r31, Z+3	; 0x03
    1ab4:	e0 2d       	mov	r30, r0
    1ab6:	d7 cf       	rjmp	.-82     	; 0x1a66 <malloc+0x1e>
    1ab8:	21 15       	cp	r18, r1
    1aba:	31 05       	cpc	r19, r1
    1abc:	f9 f0       	breq	.+62     	; 0x1afc <malloc+0xb4>
    1abe:	28 1b       	sub	r18, r24
    1ac0:	39 0b       	sbc	r19, r25
    1ac2:	24 30       	cpi	r18, 0x04	; 4
    1ac4:	31 05       	cpc	r19, r1
    1ac6:	80 f4       	brcc	.+32     	; 0x1ae8 <malloc+0xa0>
    1ac8:	8a 81       	ldd	r24, Y+2	; 0x02
    1aca:	9b 81       	ldd	r25, Y+3	; 0x03
    1acc:	61 15       	cp	r22, r1
    1ace:	71 05       	cpc	r23, r1
    1ad0:	21 f0       	breq	.+8      	; 0x1ada <malloc+0x92>
    1ad2:	fb 01       	movw	r30, r22
    1ad4:	93 83       	std	Z+3, r25	; 0x03
    1ad6:	82 83       	std	Z+2, r24	; 0x02
    1ad8:	04 c0       	rjmp	.+8      	; 0x1ae2 <malloc+0x9a>
    1ada:	90 93 1e 03 	sts	0x031E, r25
    1ade:	80 93 1d 03 	sts	0x031D, r24
    1ae2:	fe 01       	movw	r30, r28
    1ae4:	32 96       	adiw	r30, 0x02	; 2
    1ae6:	44 c0       	rjmp	.+136    	; 0x1b70 <malloc+0x128>
    1ae8:	fe 01       	movw	r30, r28
    1aea:	e2 0f       	add	r30, r18
    1aec:	f3 1f       	adc	r31, r19
    1aee:	81 93       	st	Z+, r24
    1af0:	91 93       	st	Z+, r25
    1af2:	22 50       	subi	r18, 0x02	; 2
    1af4:	31 09       	sbc	r19, r1
    1af6:	39 83       	std	Y+1, r19	; 0x01
    1af8:	28 83       	st	Y, r18
    1afa:	3a c0       	rjmp	.+116    	; 0x1b70 <malloc+0x128>
    1afc:	20 91 1b 03 	lds	r18, 0x031B
    1b00:	30 91 1c 03 	lds	r19, 0x031C
    1b04:	23 2b       	or	r18, r19
    1b06:	41 f4       	brne	.+16     	; 0x1b18 <malloc+0xd0>
    1b08:	20 91 02 02 	lds	r18, 0x0202
    1b0c:	30 91 03 02 	lds	r19, 0x0203
    1b10:	30 93 1c 03 	sts	0x031C, r19
    1b14:	20 93 1b 03 	sts	0x031B, r18
    1b18:	20 91 00 02 	lds	r18, 0x0200
    1b1c:	30 91 01 02 	lds	r19, 0x0201
    1b20:	21 15       	cp	r18, r1
    1b22:	31 05       	cpc	r19, r1
    1b24:	41 f4       	brne	.+16     	; 0x1b36 <malloc+0xee>
    1b26:	2d b7       	in	r18, 0x3d	; 61
    1b28:	3e b7       	in	r19, 0x3e	; 62
    1b2a:	40 91 04 02 	lds	r20, 0x0204
    1b2e:	50 91 05 02 	lds	r21, 0x0205
    1b32:	24 1b       	sub	r18, r20
    1b34:	35 0b       	sbc	r19, r21
    1b36:	e0 91 1b 03 	lds	r30, 0x031B
    1b3a:	f0 91 1c 03 	lds	r31, 0x031C
    1b3e:	e2 17       	cp	r30, r18
    1b40:	f3 07       	cpc	r31, r19
    1b42:	a0 f4       	brcc	.+40     	; 0x1b6c <malloc+0x124>
    1b44:	2e 1b       	sub	r18, r30
    1b46:	3f 0b       	sbc	r19, r31
    1b48:	28 17       	cp	r18, r24
    1b4a:	39 07       	cpc	r19, r25
    1b4c:	78 f0       	brcs	.+30     	; 0x1b6c <malloc+0x124>
    1b4e:	ac 01       	movw	r20, r24
    1b50:	4e 5f       	subi	r20, 0xFE	; 254
    1b52:	5f 4f       	sbci	r21, 0xFF	; 255
    1b54:	24 17       	cp	r18, r20
    1b56:	35 07       	cpc	r19, r21
    1b58:	48 f0       	brcs	.+18     	; 0x1b6c <malloc+0x124>
    1b5a:	4e 0f       	add	r20, r30
    1b5c:	5f 1f       	adc	r21, r31
    1b5e:	50 93 1c 03 	sts	0x031C, r21
    1b62:	40 93 1b 03 	sts	0x031B, r20
    1b66:	81 93       	st	Z+, r24
    1b68:	91 93       	st	Z+, r25
    1b6a:	02 c0       	rjmp	.+4      	; 0x1b70 <malloc+0x128>
    1b6c:	e0 e0       	ldi	r30, 0x00	; 0
    1b6e:	f0 e0       	ldi	r31, 0x00	; 0
    1b70:	cf 01       	movw	r24, r30
    1b72:	df 91       	pop	r29
    1b74:	cf 91       	pop	r28
    1b76:	08 95       	ret

00001b78 <free>:
    1b78:	cf 93       	push	r28
    1b7a:	df 93       	push	r29
    1b7c:	00 97       	sbiw	r24, 0x00	; 0
    1b7e:	09 f4       	brne	.+2      	; 0x1b82 <free+0xa>
    1b80:	87 c0       	rjmp	.+270    	; 0x1c90 <free+0x118>
    1b82:	fc 01       	movw	r30, r24
    1b84:	32 97       	sbiw	r30, 0x02	; 2
    1b86:	13 82       	std	Z+3, r1	; 0x03
    1b88:	12 82       	std	Z+2, r1	; 0x02
    1b8a:	c0 91 1d 03 	lds	r28, 0x031D
    1b8e:	d0 91 1e 03 	lds	r29, 0x031E
    1b92:	20 97       	sbiw	r28, 0x00	; 0
    1b94:	81 f4       	brne	.+32     	; 0x1bb6 <free+0x3e>
    1b96:	20 81       	ld	r18, Z
    1b98:	31 81       	ldd	r19, Z+1	; 0x01
    1b9a:	28 0f       	add	r18, r24
    1b9c:	39 1f       	adc	r19, r25
    1b9e:	80 91 1b 03 	lds	r24, 0x031B
    1ba2:	90 91 1c 03 	lds	r25, 0x031C
    1ba6:	82 17       	cp	r24, r18
    1ba8:	93 07       	cpc	r25, r19
    1baa:	79 f5       	brne	.+94     	; 0x1c0a <free+0x92>
    1bac:	f0 93 1c 03 	sts	0x031C, r31
    1bb0:	e0 93 1b 03 	sts	0x031B, r30
    1bb4:	6d c0       	rjmp	.+218    	; 0x1c90 <free+0x118>
    1bb6:	de 01       	movw	r26, r28
    1bb8:	20 e0       	ldi	r18, 0x00	; 0
    1bba:	30 e0       	ldi	r19, 0x00	; 0
    1bbc:	ae 17       	cp	r26, r30
    1bbe:	bf 07       	cpc	r27, r31
    1bc0:	50 f4       	brcc	.+20     	; 0x1bd6 <free+0x5e>
    1bc2:	12 96       	adiw	r26, 0x02	; 2
    1bc4:	4d 91       	ld	r20, X+
    1bc6:	5c 91       	ld	r21, X
    1bc8:	13 97       	sbiw	r26, 0x03	; 3
    1bca:	9d 01       	movw	r18, r26
    1bcc:	41 15       	cp	r20, r1
    1bce:	51 05       	cpc	r21, r1
    1bd0:	09 f1       	breq	.+66     	; 0x1c14 <free+0x9c>
    1bd2:	da 01       	movw	r26, r20
    1bd4:	f3 cf       	rjmp	.-26     	; 0x1bbc <free+0x44>
    1bd6:	b3 83       	std	Z+3, r27	; 0x03
    1bd8:	a2 83       	std	Z+2, r26	; 0x02
    1bda:	40 81       	ld	r20, Z
    1bdc:	51 81       	ldd	r21, Z+1	; 0x01
    1bde:	84 0f       	add	r24, r20
    1be0:	95 1f       	adc	r25, r21
    1be2:	8a 17       	cp	r24, r26
    1be4:	9b 07       	cpc	r25, r27
    1be6:	71 f4       	brne	.+28     	; 0x1c04 <free+0x8c>
    1be8:	8d 91       	ld	r24, X+
    1bea:	9c 91       	ld	r25, X
    1bec:	11 97       	sbiw	r26, 0x01	; 1
    1bee:	84 0f       	add	r24, r20
    1bf0:	95 1f       	adc	r25, r21
    1bf2:	02 96       	adiw	r24, 0x02	; 2
    1bf4:	91 83       	std	Z+1, r25	; 0x01
    1bf6:	80 83       	st	Z, r24
    1bf8:	12 96       	adiw	r26, 0x02	; 2
    1bfa:	8d 91       	ld	r24, X+
    1bfc:	9c 91       	ld	r25, X
    1bfe:	13 97       	sbiw	r26, 0x03	; 3
    1c00:	93 83       	std	Z+3, r25	; 0x03
    1c02:	82 83       	std	Z+2, r24	; 0x02
    1c04:	21 15       	cp	r18, r1
    1c06:	31 05       	cpc	r19, r1
    1c08:	29 f4       	brne	.+10     	; 0x1c14 <free+0x9c>
    1c0a:	f0 93 1e 03 	sts	0x031E, r31
    1c0e:	e0 93 1d 03 	sts	0x031D, r30
    1c12:	3e c0       	rjmp	.+124    	; 0x1c90 <free+0x118>
    1c14:	d9 01       	movw	r26, r18
    1c16:	13 96       	adiw	r26, 0x03	; 3
    1c18:	fc 93       	st	X, r31
    1c1a:	ee 93       	st	-X, r30
    1c1c:	12 97       	sbiw	r26, 0x02	; 2
    1c1e:	4d 91       	ld	r20, X+
    1c20:	5d 91       	ld	r21, X+
    1c22:	a4 0f       	add	r26, r20
    1c24:	b5 1f       	adc	r27, r21
    1c26:	ea 17       	cp	r30, r26
    1c28:	fb 07       	cpc	r31, r27
    1c2a:	79 f4       	brne	.+30     	; 0x1c4a <free+0xd2>
    1c2c:	80 81       	ld	r24, Z
    1c2e:	91 81       	ldd	r25, Z+1	; 0x01
    1c30:	84 0f       	add	r24, r20
    1c32:	95 1f       	adc	r25, r21
    1c34:	02 96       	adiw	r24, 0x02	; 2
    1c36:	d9 01       	movw	r26, r18
    1c38:	11 96       	adiw	r26, 0x01	; 1
    1c3a:	9c 93       	st	X, r25
    1c3c:	8e 93       	st	-X, r24
    1c3e:	82 81       	ldd	r24, Z+2	; 0x02
    1c40:	93 81       	ldd	r25, Z+3	; 0x03
    1c42:	13 96       	adiw	r26, 0x03	; 3
    1c44:	9c 93       	st	X, r25
    1c46:	8e 93       	st	-X, r24
    1c48:	12 97       	sbiw	r26, 0x02	; 2
    1c4a:	e0 e0       	ldi	r30, 0x00	; 0
    1c4c:	f0 e0       	ldi	r31, 0x00	; 0
    1c4e:	8a 81       	ldd	r24, Y+2	; 0x02
    1c50:	9b 81       	ldd	r25, Y+3	; 0x03
    1c52:	00 97       	sbiw	r24, 0x00	; 0
    1c54:	19 f0       	breq	.+6      	; 0x1c5c <free+0xe4>
    1c56:	fe 01       	movw	r30, r28
    1c58:	ec 01       	movw	r28, r24
    1c5a:	f9 cf       	rjmp	.-14     	; 0x1c4e <free+0xd6>
    1c5c:	ce 01       	movw	r24, r28
    1c5e:	02 96       	adiw	r24, 0x02	; 2
    1c60:	28 81       	ld	r18, Y
    1c62:	39 81       	ldd	r19, Y+1	; 0x01
    1c64:	82 0f       	add	r24, r18
    1c66:	93 1f       	adc	r25, r19
    1c68:	20 91 1b 03 	lds	r18, 0x031B
    1c6c:	30 91 1c 03 	lds	r19, 0x031C
    1c70:	28 17       	cp	r18, r24
    1c72:	39 07       	cpc	r19, r25
    1c74:	69 f4       	brne	.+26     	; 0x1c90 <free+0x118>
    1c76:	30 97       	sbiw	r30, 0x00	; 0
    1c78:	29 f4       	brne	.+10     	; 0x1c84 <free+0x10c>
    1c7a:	10 92 1e 03 	sts	0x031E, r1
    1c7e:	10 92 1d 03 	sts	0x031D, r1
    1c82:	02 c0       	rjmp	.+4      	; 0x1c88 <free+0x110>
    1c84:	13 82       	std	Z+3, r1	; 0x03
    1c86:	12 82       	std	Z+2, r1	; 0x02
    1c88:	d0 93 1c 03 	sts	0x031C, r29
    1c8c:	c0 93 1b 03 	sts	0x031B, r28
    1c90:	df 91       	pop	r29
    1c92:	cf 91       	pop	r28
    1c94:	08 95       	ret

00001c96 <strnlen_P>:
    1c96:	fc 01       	movw	r30, r24
    1c98:	05 90       	lpm	r0, Z+
    1c9a:	61 50       	subi	r22, 0x01	; 1
    1c9c:	70 40       	sbci	r23, 0x00	; 0
    1c9e:	01 10       	cpse	r0, r1
    1ca0:	d8 f7       	brcc	.-10     	; 0x1c98 <strnlen_P+0x2>
    1ca2:	80 95       	com	r24
    1ca4:	90 95       	com	r25
    1ca6:	8e 0f       	add	r24, r30
    1ca8:	9f 1f       	adc	r25, r31
    1caa:	08 95       	ret

00001cac <memset>:
    1cac:	dc 01       	movw	r26, r24
    1cae:	01 c0       	rjmp	.+2      	; 0x1cb2 <memset+0x6>
    1cb0:	6d 93       	st	X+, r22
    1cb2:	41 50       	subi	r20, 0x01	; 1
    1cb4:	50 40       	sbci	r21, 0x00	; 0
    1cb6:	e0 f7       	brcc	.-8      	; 0x1cb0 <memset+0x4>
    1cb8:	08 95       	ret

00001cba <strnlen>:
    1cba:	fc 01       	movw	r30, r24
    1cbc:	61 50       	subi	r22, 0x01	; 1
    1cbe:	70 40       	sbci	r23, 0x00	; 0
    1cc0:	01 90       	ld	r0, Z+
    1cc2:	01 10       	cpse	r0, r1
    1cc4:	d8 f7       	brcc	.-10     	; 0x1cbc <strnlen+0x2>
    1cc6:	80 95       	com	r24
    1cc8:	90 95       	com	r25
    1cca:	8e 0f       	add	r24, r30
    1ccc:	9f 1f       	adc	r25, r31
    1cce:	08 95       	ret

00001cd0 <fputc>:
    1cd0:	0f 93       	push	r16
    1cd2:	1f 93       	push	r17
    1cd4:	cf 93       	push	r28
    1cd6:	df 93       	push	r29
    1cd8:	18 2f       	mov	r17, r24
    1cda:	09 2f       	mov	r16, r25
    1cdc:	eb 01       	movw	r28, r22
    1cde:	8b 81       	ldd	r24, Y+3	; 0x03
    1ce0:	81 fd       	sbrc	r24, 1
    1ce2:	03 c0       	rjmp	.+6      	; 0x1cea <fputc+0x1a>
    1ce4:	8f ef       	ldi	r24, 0xFF	; 255
    1ce6:	9f ef       	ldi	r25, 0xFF	; 255
    1ce8:	20 c0       	rjmp	.+64     	; 0x1d2a <fputc+0x5a>
    1cea:	82 ff       	sbrs	r24, 2
    1cec:	10 c0       	rjmp	.+32     	; 0x1d0e <fputc+0x3e>
    1cee:	4e 81       	ldd	r20, Y+6	; 0x06
    1cf0:	5f 81       	ldd	r21, Y+7	; 0x07
    1cf2:	2c 81       	ldd	r18, Y+4	; 0x04
    1cf4:	3d 81       	ldd	r19, Y+5	; 0x05
    1cf6:	42 17       	cp	r20, r18
    1cf8:	53 07       	cpc	r21, r19
    1cfa:	7c f4       	brge	.+30     	; 0x1d1a <fputc+0x4a>
    1cfc:	e8 81       	ld	r30, Y
    1cfe:	f9 81       	ldd	r31, Y+1	; 0x01
    1d00:	9f 01       	movw	r18, r30
    1d02:	2f 5f       	subi	r18, 0xFF	; 255
    1d04:	3f 4f       	sbci	r19, 0xFF	; 255
    1d06:	39 83       	std	Y+1, r19	; 0x01
    1d08:	28 83       	st	Y, r18
    1d0a:	10 83       	st	Z, r17
    1d0c:	06 c0       	rjmp	.+12     	; 0x1d1a <fputc+0x4a>
    1d0e:	e8 85       	ldd	r30, Y+8	; 0x08
    1d10:	f9 85       	ldd	r31, Y+9	; 0x09
    1d12:	81 2f       	mov	r24, r17
    1d14:	19 95       	eicall
    1d16:	89 2b       	or	r24, r25
    1d18:	29 f7       	brne	.-54     	; 0x1ce4 <fputc+0x14>
    1d1a:	2e 81       	ldd	r18, Y+6	; 0x06
    1d1c:	3f 81       	ldd	r19, Y+7	; 0x07
    1d1e:	2f 5f       	subi	r18, 0xFF	; 255
    1d20:	3f 4f       	sbci	r19, 0xFF	; 255
    1d22:	3f 83       	std	Y+7, r19	; 0x07
    1d24:	2e 83       	std	Y+6, r18	; 0x06
    1d26:	81 2f       	mov	r24, r17
    1d28:	90 2f       	mov	r25, r16
    1d2a:	df 91       	pop	r29
    1d2c:	cf 91       	pop	r28
    1d2e:	1f 91       	pop	r17
    1d30:	0f 91       	pop	r16
    1d32:	08 95       	ret

00001d34 <__ultoa_invert>:
    1d34:	fa 01       	movw	r30, r20
    1d36:	aa 27       	eor	r26, r26
    1d38:	28 30       	cpi	r18, 0x08	; 8
    1d3a:	51 f1       	breq	.+84     	; 0x1d90 <__ultoa_invert+0x5c>
    1d3c:	20 31       	cpi	r18, 0x10	; 16
    1d3e:	81 f1       	breq	.+96     	; 0x1da0 <__ultoa_invert+0x6c>
    1d40:	e8 94       	clt
    1d42:	6f 93       	push	r22
    1d44:	6e 7f       	andi	r22, 0xFE	; 254
    1d46:	6e 5f       	subi	r22, 0xFE	; 254
    1d48:	7f 4f       	sbci	r23, 0xFF	; 255
    1d4a:	8f 4f       	sbci	r24, 0xFF	; 255
    1d4c:	9f 4f       	sbci	r25, 0xFF	; 255
    1d4e:	af 4f       	sbci	r26, 0xFF	; 255
    1d50:	b1 e0       	ldi	r27, 0x01	; 1
    1d52:	3e d0       	rcall	.+124    	; 0x1dd0 <__ultoa_invert+0x9c>
    1d54:	b4 e0       	ldi	r27, 0x04	; 4
    1d56:	3c d0       	rcall	.+120    	; 0x1dd0 <__ultoa_invert+0x9c>
    1d58:	67 0f       	add	r22, r23
    1d5a:	78 1f       	adc	r23, r24
    1d5c:	89 1f       	adc	r24, r25
    1d5e:	9a 1f       	adc	r25, r26
    1d60:	a1 1d       	adc	r26, r1
    1d62:	68 0f       	add	r22, r24
    1d64:	79 1f       	adc	r23, r25
    1d66:	8a 1f       	adc	r24, r26
    1d68:	91 1d       	adc	r25, r1
    1d6a:	a1 1d       	adc	r26, r1
    1d6c:	6a 0f       	add	r22, r26
    1d6e:	71 1d       	adc	r23, r1
    1d70:	81 1d       	adc	r24, r1
    1d72:	91 1d       	adc	r25, r1
    1d74:	a1 1d       	adc	r26, r1
    1d76:	20 d0       	rcall	.+64     	; 0x1db8 <__ultoa_invert+0x84>
    1d78:	09 f4       	brne	.+2      	; 0x1d7c <__ultoa_invert+0x48>
    1d7a:	68 94       	set
    1d7c:	3f 91       	pop	r19
    1d7e:	2a e0       	ldi	r18, 0x0A	; 10
    1d80:	26 9f       	mul	r18, r22
    1d82:	11 24       	eor	r1, r1
    1d84:	30 19       	sub	r19, r0
    1d86:	30 5d       	subi	r19, 0xD0	; 208
    1d88:	31 93       	st	Z+, r19
    1d8a:	de f6       	brtc	.-74     	; 0x1d42 <__ultoa_invert+0xe>
    1d8c:	cf 01       	movw	r24, r30
    1d8e:	08 95       	ret
    1d90:	46 2f       	mov	r20, r22
    1d92:	47 70       	andi	r20, 0x07	; 7
    1d94:	40 5d       	subi	r20, 0xD0	; 208
    1d96:	41 93       	st	Z+, r20
    1d98:	b3 e0       	ldi	r27, 0x03	; 3
    1d9a:	0f d0       	rcall	.+30     	; 0x1dba <__ultoa_invert+0x86>
    1d9c:	c9 f7       	brne	.-14     	; 0x1d90 <__ultoa_invert+0x5c>
    1d9e:	f6 cf       	rjmp	.-20     	; 0x1d8c <__ultoa_invert+0x58>
    1da0:	46 2f       	mov	r20, r22
    1da2:	4f 70       	andi	r20, 0x0F	; 15
    1da4:	40 5d       	subi	r20, 0xD0	; 208
    1da6:	4a 33       	cpi	r20, 0x3A	; 58
    1da8:	18 f0       	brcs	.+6      	; 0x1db0 <__ultoa_invert+0x7c>
    1daa:	49 5d       	subi	r20, 0xD9	; 217
    1dac:	31 fd       	sbrc	r19, 1
    1dae:	40 52       	subi	r20, 0x20	; 32
    1db0:	41 93       	st	Z+, r20
    1db2:	02 d0       	rcall	.+4      	; 0x1db8 <__ultoa_invert+0x84>
    1db4:	a9 f7       	brne	.-22     	; 0x1da0 <__ultoa_invert+0x6c>
    1db6:	ea cf       	rjmp	.-44     	; 0x1d8c <__ultoa_invert+0x58>
    1db8:	b4 e0       	ldi	r27, 0x04	; 4
    1dba:	a6 95       	lsr	r26
    1dbc:	97 95       	ror	r25
    1dbe:	87 95       	ror	r24
    1dc0:	77 95       	ror	r23
    1dc2:	67 95       	ror	r22
    1dc4:	ba 95       	dec	r27
    1dc6:	c9 f7       	brne	.-14     	; 0x1dba <__ultoa_invert+0x86>
    1dc8:	00 97       	sbiw	r24, 0x00	; 0
    1dca:	61 05       	cpc	r22, r1
    1dcc:	71 05       	cpc	r23, r1
    1dce:	08 95       	ret
    1dd0:	9b 01       	movw	r18, r22
    1dd2:	ac 01       	movw	r20, r24
    1dd4:	0a 2e       	mov	r0, r26
    1dd6:	06 94       	lsr	r0
    1dd8:	57 95       	ror	r21
    1dda:	47 95       	ror	r20
    1ddc:	37 95       	ror	r19
    1dde:	27 95       	ror	r18
    1de0:	ba 95       	dec	r27
    1de2:	c9 f7       	brne	.-14     	; 0x1dd6 <__ultoa_invert+0xa2>
    1de4:	62 0f       	add	r22, r18
    1de6:	73 1f       	adc	r23, r19
    1de8:	84 1f       	adc	r24, r20
    1dea:	95 1f       	adc	r25, r21
    1dec:	a0 1d       	adc	r26, r0
    1dee:	08 95       	ret

00001df0 <_exit>:
    1df0:	f8 94       	cli

00001df2 <__stop_program>:
    1df2:	ff cf       	rjmp	.-2      	; 0x1df2 <__stop_program>
