# æŒ‡ä»¤é›†æ·»åŠ æŒ‡å—

æœ¬æŒ‡å—è¯¦ç»†è¯´æ˜å¦‚ä½•åœ¨ç³»ç»Ÿçš„ä¸åŒå±‚æ¬¡æ·»åŠ æ–°çš„æŒ‡ä»¤é›†ã€‚

## ğŸ¯ **æŒ‡ä»¤é›†å±‚æ¬¡ç»“æ„**

```
1. IRæ“ä½œç±»å‹ (OperationType) - æŠ½è±¡æ“ä½œ
   â†“
2. ç›®æ ‡æ¶æ„èƒ½åŠ› (TargetCapability) - æ¶æ„æ”¯æŒçš„æ“ä½œ
   â†“
3. æŒ‡ä»¤é€‰æ‹©æ¨¡å¼ (InstructionPattern) - IRåˆ°æœºå™¨æŒ‡ä»¤çš„æ˜ å°„
   â†“
4. å­—èŠ‚ç ç¼–ç  (Assembler) - æœºå™¨æŒ‡ä»¤åˆ°å­—èŠ‚ç 
```

## ğŸ“ **1. æ·»åŠ æ–°çš„IRæ“ä½œç±»å‹**

**ä½ç½®**: `src/ir/base.py` ä¸­çš„ `OperationType` æšä¸¾

```python
class OperationType(Enum):
    # ç°æœ‰æ“ä½œ...

    # æ·»åŠ æ–°æ“ä½œ
    ROTATE_LEFT = auto()    # å¾ªç¯å·¦ç§»
    ROTATE_RIGHT = auto()   # å¾ªç¯å³ç§»
    POPCOUNT = auto()       # è®¡ç®—1çš„ä¸ªæ•°
    BSWAP = auto()         # å­—èŠ‚åºäº¤æ¢

    # å‘é‡æ“ä½œ
    VECTOR_ADD = auto()
    VECTOR_MUL = auto()

    # ç‰¹æ®Šæ“ä½œ
    SYSCALL = auto()       # ç³»ç»Ÿè°ƒç”¨
    ATOMIC_LOAD = auto()   # åŸå­åŠ è½½
    ATOMIC_STORE = auto()  # åŸå­å­˜å‚¨
```

## ğŸ“ **2. æ·»åŠ æ–°ç›®æ ‡æ¶æ„**

**ä½ç½®**: `src/target/capability.py`

### ç¤ºä¾‹ï¼šæ·»åŠ RISC-Væ¶æ„

```python
class RISCVCapability(TargetCapability):
    """RISC-V architecture capability model"""

    def __init__(self):
        super().__init__("riscv")
        self.pointer_size = 8  # RV64
        self.word_size = 8

        # RISC-Vå¯„å­˜å™¨
        self.add_register_class(RegisterClass(
            "general", 32, 8,
            [DataType.INT64, DataType.POINTER],
            [f"x{i}" for i in range(32)]
        ))

        # æµ®ç‚¹å¯„å­˜å™¨
        self.add_register_class(RegisterClass(
            "float", 32, 8,
            [DataType.FLOAT64],
            [f"f{i}" for i in range(32)]
        ))

        # ç‰¹æ®Šå¯„å­˜å™¨
        self.special_registers = {
            "zero": "x0",
            "ra": "x1",
            "sp": "x2",
            "gp": "x3",
            "tp": "x4"
        }

        # RISC-VæŒ‡ä»¤èƒ½åŠ›
        self._add_riscv_instructions()

    def _add_riscv_instructions(self):
        """æ·»åŠ RISC-Vç‰¹å®šæŒ‡ä»¤"""

        # åŸºç¡€ç®—æœ¯æŒ‡ä»¤
        self.add_instruction_capability(InstructionCapability(
            OperationType.ADD,
            [DataType.INT32, DataType.INT64],
            [AddressingMode.REGISTER, AddressingMode.IMMEDIATE],
            latency=1, throughput=1
        ))

        # æ–°å¢ï¼šä½æ“ä½œæŒ‡ä»¤
        self.add_instruction_capability(InstructionCapability(
            OperationType.ROTATE_LEFT,
            [DataType.INT32, DataType.INT64],
            [AddressingMode.REGISTER, AddressingMode.IMMEDIATE],
            latency=1, throughput=1
        ))

        # æ–°å¢ï¼šåŸå­æ“ä½œæŒ‡ä»¤
        self.add_instruction_capability(InstructionCapability(
            OperationType.ATOMIC_LOAD,
            [DataType.INT32, DataType.INT64],
            [AddressingMode.MEMORY],
            latency=5, throughput=1, has_side_effects=True
        ))

# æ³¨å†Œæ–°æ¶æ„
TARGET_CAPABILITIES["riscv"] = RISCVCapability()
```

## ğŸ“ **3. æ·»åŠ æŒ‡ä»¤é€‰æ‹©æ¨¡å¼**

**ä½ç½®**: `src/target/instruction_selection.py`

### æ‰©å±•æŒ‡ä»¤é€‰æ‹©å™¨

```python
class InstructionSelector:
    def _add_riscv_patterns(self):
        """æ·»åŠ RISC-Vç‰¹å®šæ¨¡å¼"""

        # åŸºç¡€æŒ‡ä»¤æ¨¡å¼
        self.patterns.append(InstructionPattern(
            "riscv_add_immediate",
            lambda expr: (isinstance(expr, LLILBinaryOp) and
                         expr.operation == OperationType.ADD and
                         isinstance(expr.right, LLILConstant)),
            ["addi $dest $left ${right_imm}"],
            cost=1
        ))

        # æ–°å¢ï¼šä½æ“ä½œæ¨¡å¼
        self.patterns.append(InstructionPattern(
            "riscv_rotate_left",
            lambda expr: (isinstance(expr, LLILUnaryOp) and
                         expr.operation == OperationType.ROTATE_LEFT),
            ["rol $dest $operand $amount"],
            cost=1
        ))

        # æ–°å¢ï¼šåŸå­æ“ä½œæ¨¡å¼
        self.patterns.append(InstructionPattern(
            "riscv_atomic_load",
            lambda expr: (isinstance(expr, LLILLoad) and
                         hasattr(expr, 'is_atomic') and expr.is_atomic),
            ["lr.w $dest ($address)"],
            cost=5
        ))

    def _select_riscv_instruction(self, expr: LLILExpression) -> List[MachineInstruction]:
        """RISC-Vç‰¹å®šæŒ‡ä»¤é€‰æ‹©"""

        if isinstance(expr, LLILBinaryOp):
            if expr.operation == OperationType.ROTATE_LEFT:
                left_reg = self.resolve_operand("$left", expr)
                amount = self.resolve_operand("$right", expr)
                return [MachineInstruction("rol", [left_reg, amount])]

        elif isinstance(expr, LLILLoad) and getattr(expr, 'is_atomic', False):
            address_reg = self.resolve_operand("$address", expr)
            dest_reg = self.register_allocator.allocate_register()
            return [MachineInstruction("lr.w", [dest_reg, f"({address_reg})"])]

        return []
```

## ğŸ“ **4. æ·»åŠ å­—èŠ‚ç ç¼–ç **

**ä½ç½®**: `src/pipeline/compiler.py` ä¸­çš„æ±‡ç¼–å™¨

### æ‰©å±•å­—èŠ‚ç ç¼–ç 

```python
def _assemble_riscv_bytecode(self, instructions: List[MachineInstruction]) -> bytes:
    """æ±‡ç¼–RISC-Vå­—èŠ‚ç """
    bytecode = bytearray()

    # RISC-VæŒ‡ä»¤ç¼–ç æ˜ å°„
    opcode_map = {
        # Rå‹æŒ‡ä»¤ (å¯„å­˜å™¨-å¯„å­˜å™¨)
        "add": 0x33,      # ADD rd, rs1, rs2
        "sub": 0x33,      # SUB rd, rs1, rs2
        "rol": 0x33,      # è‡ªå®šä¹‰ï¼šå¾ªç¯å·¦ç§»

        # Iå‹æŒ‡ä»¤ (ç«‹å³æ•°)
        "addi": 0x13,     # ADDI rd, rs1, imm
        "lw": 0x03,       # LW rd, offset(rs1)

        # Så‹æŒ‡ä»¤ (å­˜å‚¨)
        "sw": 0x23,       # SW rs2, offset(rs1)

        # åŸå­æŒ‡ä»¤
        "lr.w": 0x2F,     # LR.W rd, (rs1)
        "sc.w": 0x2F,     # SC.W rd, rs2, (rs1)
    }

    for instruction in instructions:
        if instruction.opcode.endswith(":"):
            continue

        opcode = opcode_map.get(instruction.opcode, 0x00)

        if instruction.opcode in ["add", "sub", "rol"]:
            # Rå‹æŒ‡ä»¤ç¼–ç : [31:25]funct7 [24:20]rs2 [19:15]rs1 [14:12]funct3 [11:7]rd [6:0]opcode
            encoded = self._encode_r_type(opcode, instruction.operands)

        elif instruction.opcode in ["addi", "lw"]:
            # Iå‹æŒ‡ä»¤ç¼–ç : [31:20]imm [19:15]rs1 [14:12]funct3 [11:7]rd [6:0]opcode
            encoded = self._encode_i_type(opcode, instruction.operands)

        elif instruction.opcode == "sw":
            # Så‹æŒ‡ä»¤ç¼–ç : [31:25]imm[11:5] [24:20]rs2 [19:15]rs1 [14:12]funct3 [11:7]imm[4:0] [6:0]opcode
            encoded = self._encode_s_type(opcode, instruction.operands)

        else:
            # æœªçŸ¥æŒ‡ä»¤
            encoded = [0x00, 0x00, 0x00, 0x00]

        bytecode.extend(encoded)

    return bytes(bytecode)

def _encode_r_type(self, opcode: int, operands: List[str]) -> List[int]:
    """ç¼–ç Rå‹æŒ‡ä»¤"""
    if len(operands) < 3:
        return [0x00, 0x00, 0x00, 0x00]

    rd = self._reg_to_num(operands[0])
    rs1 = self._reg_to_num(operands[1])
    rs2 = self._reg_to_num(operands[2])

    # RISC-V Rå‹æŒ‡ä»¤æ ¼å¼
    instruction = (
        (0 << 25) |        # funct7
        (rs2 << 20) |      # rs2
        (rs1 << 15) |      # rs1
        (0 << 12) |        # funct3
        (rd << 7) |        # rd
        opcode             # opcode
    )

    return [(instruction >> i) & 0xFF for i in [0, 8, 16, 24]]
```

## ğŸ“ **5. æ·»åŠ è™šæ‹ŸæœºæŒ‡ä»¤é›†**

**ä½ç½®**: ç›´æ¥åœ¨ç›®æ ‡æ¶æ„ä¸­å®šä¹‰

### ç¤ºä¾‹ï¼šæ‰©å±•Falcom VMæŒ‡ä»¤é›†

```python
class ExtendedFalcomVMCapability(TargetCapability):
    """æ‰©å±•çš„Falcom VMæŒ‡ä»¤é›†"""

    def _add_extended_instructions(self):
        """æ·»åŠ æ‰©å±•æŒ‡ä»¤"""

        # æ–°å¢ï¼šå­—ç¬¦ä¸²æ“ä½œæŒ‡ä»¤
        self.add_instruction_capability(InstructionCapability(
            OperationType.STRING_CONCAT,
            [DataType.POINTER],
            [AddressingMode.STACK_RELATIVE],
            latency=5, throughput=1, has_side_effects=True
        ))

        # æ–°å¢ï¼šå›¾å½¢æ“ä½œæŒ‡ä»¤
        self.add_instruction_capability(InstructionCapability(
            OperationType.DRAW_SPRITE,
            [DataType.INT32, DataType.INT32, DataType.POINTER],
            [AddressingMode.IMMEDIATE, AddressingMode.STACK_RELATIVE],
            latency=10, throughput=1, has_side_effects=True
        ))

# å¯¹åº”çš„å­—èŠ‚ç ç¼–ç 
def _assemble_extended_falcom_bytecode(self, instructions):
    opcode_map = {
        # ç°æœ‰æŒ‡ä»¤...

        # æ–°å¢æŒ‡ä»¤
        "STR_CONCAT": 0x30,    # å­—ç¬¦ä¸²è¿æ¥
        "DRAW_SPRITE": 0x40,   # ç»˜åˆ¶ç²¾çµ
        "PLAY_BGM": 0x41,      # æ’­æ”¾èƒŒæ™¯éŸ³ä¹
        "LOAD_SCENE": 0x42,    # åŠ è½½åœºæ™¯
        "SAVE_GAME": 0x43,     # ä¿å­˜æ¸¸æˆ
    }

    # æŒ‰ç›¸åŒæ¨¡å¼ç¼–ç ...
```

## ğŸ”§ **å®é™…æ·»åŠ æ­¥éª¤**

### æ­¥éª¤1ï¼šå®šä¹‰æ–°æ“ä½œç±»å‹
åœ¨ `src/ir/base.py` ä¸­æ·»åŠ åˆ° `OperationType`

### æ­¥éª¤2ï¼šæ‰©å±•ç›®æ ‡èƒ½åŠ›
åœ¨ `src/target/capability.py` ä¸­æ·»åŠ åˆ°å¯¹åº”çš„æ¶æ„ç±»

### æ­¥éª¤3ï¼šæ·»åŠ æŒ‡ä»¤é€‰æ‹©
åœ¨ `src/target/instruction_selection.py` ä¸­æ·»åŠ é€‰æ‹©æ¨¡å¼

### æ­¥éª¤4ï¼šå®ç°å­—èŠ‚ç ç¼–ç 
åœ¨ `src/pipeline/compiler.py` ä¸­æ·»åŠ ç¼–ç é€»è¾‘

### æ­¥éª¤5ï¼šæ›´æ–°Built-inæ˜ å°„
åœ¨ `src/builtin/registry.py` ä¸­æ·»åŠ ç›®æ ‡ç‰¹å®šæ˜ å°„

### æ­¥éª¤6ï¼šæµ‹è¯•éªŒè¯
åˆ›å»ºæµ‹è¯•ç”¨ä¾‹éªŒè¯æ–°æŒ‡ä»¤é›†å·¥ä½œæ­£å¸¸

## ğŸ“‹ **å®Œæ•´ç¤ºä¾‹**

è®©æˆ‘åˆ›å»ºä¸€ä¸ªå®Œæ•´çš„ç¤ºä¾‹ï¼Œå±•ç¤ºå¦‚ä½•æ·»åŠ ä¸€ä¸ªæ–°çš„ä½æ“ä½œæŒ‡ä»¤ï¼š