#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Sep  9 14:01:04 2018
# Process ID: 33232
# Current directory: C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.runs/system_bram_0_0_synth_1
# Command line: vivado.exe -log system_bram_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_bram_0_0.tcl
# Log file: C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.runs/system_bram_0_0_synth_1/system_bram_0_0.vds
# Journal file: C:/Users/VLSILAB/Documents/FPGA_Design/Lab06/vivado_prj/vivado_prj.runs/system_bram_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source system_bram_0_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP system_bram_0_0, cache-ID = cbda9009fce56579.
INFO: [Common 17-206] Exiting Vivado at Sun Sep  9 14:01:10 2018...
