Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Tue Jun 27 16:43:28 2017
| Host         : DESKTOP-Q69KUU3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CORDICAtan2_control_sets_placed.rpt
| Design       : CORDICAtan2
| Device       : xc7z010
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     2 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              33 |           20 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              12 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------------+------------------+------------------+----------------+
|   Clock Signal   |         Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+-------------------------------+------------------+------------------+----------------+
|  clock_IBUF_BUFG | counter/registerInstance/E[0] | reset_IBUF       |                7 |             12 |
|  clock_IBUF_BUFG |                               | reset_IBUF       |               20 |             33 |
+------------------+-------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 12     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


