// Seed: 1989121093
module module_0 (
    input  tri1 id_0,
    input  tri0 id_1,
    output wor  id_2,
    input  wor  id_3,
    input  wire id_4,
    output tri0 id_5,
    input  tri  id_6,
    output wand id_7
);
  assign id_2 = id_4 | id_4 | "";
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    output logic id_0,
    input tri id_1,
    input tri0 id_2,
    input wor id_3,
    output supply0 id_4,
    input tri0 id_5,
    input tri0 id_6,
    output supply1 id_7
);
  always @((1 ? 1 : 1) + id_6) begin : LABEL_0
    id_0 <= 1;
    assert (~id_5);
  end
  module_0 modCall_1 (
      id_2,
      id_5,
      id_4,
      id_1,
      id_6,
      id_4,
      id_5,
      id_4
  );
endmodule
