{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1560093503842 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Fitter" 0 -1 1560093503842 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "openMSP430_fpga EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"openMSP430_fpga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1560093503862 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560093503968 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560093503969 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for pll:pll_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 1127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1560093504032 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2 25 180 125000 " "Implementing clock multiplication of 2, clock division of 25, and phase shift of 180 degrees (125000 ps) for pll:pll_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 1128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1560093504032 ""}  } { { "db/pll_altpll.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 1127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1560093504032 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1560093504181 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1560093504191 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560093504335 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560093504335 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560093504335 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1560093504335 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 8709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560093504353 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 8711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560093504353 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 8713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560093504353 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 8715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560093504353 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 8717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560093504353 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1560093504353 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1560093504356 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1560093504576 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 22 " "No exact pin location assignment(s) for 4 pins of 22 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1560093504983 ""}
{ "Info" "ISTA_SDC_FOUND" "../scripts/design.sdc " "Reading SDC File: '../scripts/design.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1560093505640 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560093505701 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560093505701 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1560093505701 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1560093505702 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1560093505705 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1560093505705 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1000.000 FPGA_CLK1_50 " "1000.000 FPGA_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1560093505705 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1560093505705 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node pll:pll_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560093506404 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL4E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL4E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560093506404 ""}  } { { "db/pll_altpll.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/db/pll_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 1127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560093506404 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node pll:pll_0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560093506404 ""}  } { { "db/pll_altpll.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/db/pll_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 1127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560093506404 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dco_clk  " "Automatically promoted node dco_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560093506404 ""}  } { { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 101 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 3100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560093506404 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mclk2  " "Automatically promoted node mclk2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560093506405 ""}  } { { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 106 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 3101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560093506405 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openMSP430:openmsp430_0\|omsp_clock_module:clock_module_0\|omsp_sync_cell:sync_cell_puc\|data_sync\[1\]  " "Automatically promoted node openMSP430:openmsp430_0\|omsp_clock_module:clock_module_0\|omsp_sync_cell:sync_cell_puc\|data_sync\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560093506405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|irq_flag " "Destination node omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|irq_flag" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 302 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560093506405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|wr_buff_wr_en " "Destination node omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|wr_buff_wr_en" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 113 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560093506405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|rd_buff_wr_en " "Destination node omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|rd_buff_wr_en" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 112 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560093506405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|read_address\[14\] " "Destination node omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|read_address\[14\]" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 333 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560093506405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openMSP430:openmsp430_0\|omsp_dbg:dbg_0\|dbg_halt_cmd~1 " "Destination node openMSP430:openmsp430_0\|omsp_dbg:dbg_0\|dbg_halt_cmd~1" {  } { { "../../../rtl/verilog/openmsp430/omsp_dbg.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v" 91 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 4427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560093506405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|rd_buff~60 " "Destination node omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|rd_buff~60" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 441 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 6422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560093506405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|always16~0 " "Destination node omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|always16~0" {  } { { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 6423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560093506405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|rd_buff~61 " "Destination node omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|rd_buff~61" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 441 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 6426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560093506405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|rd_buff~62 " "Destination node omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|rd_buff~62" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 441 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 6427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560093506405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|rd_buff~63 " "Destination node omsp_qwark_periph:qwark_periph_0\|omsp_qwark:qwark_0\|rd_buff~63" {  } { { "../../../rtl/verilog/openmsp430/omsp_qwark.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v" 441 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 6428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560093506405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1560093506405 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1560093506405 ""}  } { { "../../../rtl/verilog/openmsp430/omsp_sync_cell.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_sync_cell.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 3250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560093506405 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openMSP430:openmsp430_0\|omsp_clock_module:clock_module_0\|dbg_rst_noscan  " "Automatically promoted node openMSP430:openmsp430_0\|omsp_clock_module:clock_module_0\|dbg_rst_noscan " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560093506405 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openMSP430:openmsp430_0\|omsp_clock_module:clock_module_0\|puc_s " "Destination node openMSP430:openmsp430_0\|omsp_clock_module:clock_module_0\|puc_s" {  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 1276 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 3062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560093506405 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1560093506405 ""}  } { { "../../../rtl/verilog/openmsp430/omsp_clock_module.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v" 1245 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 3058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560093506405 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_in_n  " "Automatically promoted node reset_in_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560093506405 ""}  } { { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 142 -1 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 3102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560093506405 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1560093506938 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560093506944 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560093506945 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560093506955 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560093506965 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1560093506976 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1560093507228 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1560093507235 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1560093507235 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 2 1 0 " "Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 2 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1560093507242 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1560093507242 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1560093507242 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 8 6 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560093507243 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 2 14 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560093507243 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 23 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560093507243 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 1 19 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560093507243 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 4 14 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560093507243 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560093507243 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 4 20 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560093507243 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 2 22 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560093507243 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1560093507243 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1560093507243 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[1\] OUT_PLL_4MHZ~output " "PLL \"pll:pll_0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"OUT_PLL_4MHZ~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/db/pll_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "/home/hiram/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../../../rtl/verilog/mega/pll.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/pll.v" 98 0 0 } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 362 0 0 } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 59 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1560093507280 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADDR\[0\] " "Node \"ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560093507504 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADDR\[1\] " "Node \"ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560093507504 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADDR_CE " "Node \"ADDR_CE\" is assigned to location or region, but does not exist in design" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADDR_CE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560093507504 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OUT_PLL " "Node \"OUT_PLL\" is assigned to location or region, but does not exist in design" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OUT_PLL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560093507504 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TL_ADDR\[0\] " "Node \"TL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560093507504 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TL_ADDR\[1\] " "Node \"TL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560093507504 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "WAR " "Node \"WAR\" is assigned to location or region, but does not exist in design" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "WAR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1560093507504 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1560093507504 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560093507504 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1560093507516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1560093508699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560093510670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1560093510725 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1560093512911 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560093512911 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1560093513704 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1560093517053 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1560093517053 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1560093517619 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1560093517619 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1560093517619 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560093517620 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.78 " "Total time spent on timing analysis during the Fitter is 1.78 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1560093517851 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560093517893 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560093518939 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560093518942 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560093520127 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560093521286 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1560093521851 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "10 Cyclone IV E " "10 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_CLK2_50 2.5 V N16 " "Pin FPGA_CLK2_50 uses I/O standard 2.5 V at N16" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { FPGA_CLK2_50 } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560093521863 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_CLK1_50 3.3-V LVTTL R8 " "Pin FPGA_CLK1_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { FPGA_CLK1_50 } } } { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK1_50" } } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560093521863 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_RST 2.5 V J13 " "Pin EX_RST uses I/O standard 2.5 V at J13" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { EX_RST } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560093521863 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560093521863 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RX 3.3-V LVTTL B5 " "Pin UART_RX uses I/O standard 3.3-V LVTTL at B5" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { UART_RX } } } { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RX" } } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560093521863 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560093521863 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560093521863 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560093521863 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560093521863 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/hiram/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "../../../rtl/verilog/openMSP430_fpga.v" "" { Text "/home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1560093521863 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1560093521863 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/output_files/openMSP430_fpga.fit.smsg " "Generated suppressed messages file /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/output_files/openMSP430_fpga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1560093522142 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1213 " "Peak virtual memory: 1213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560093522934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun  9 08:18:42 2019 " "Processing ended: Sun Jun  9 08:18:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560093522934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560093522934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560093522934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1560093522934 ""}
