<details>
<summary>DAY 3 : Digital Logic With TL Verilog in Makerchip IDE</summary>
<br>

# Example 
Navigate to [makerchip](https://makerchip.com)

### Inverter
- Learn -> Examples -> Makerchip Default Template

#### A) Inverter in TLV using command

- under TLV Section type ```$out = ! $in1```
- Now compile ``` press E -> compile```

#### B) Xor gate using operators

![image](https://github.com/yagnavivek/PES_YAGNAVIVEK_RISCV/assets/93475824/8b29750b-b133-4ce8-8326-5ccfd7d87d5a)

#### C) Vectors

![image](https://github.com/yagnavivek/PES_YAGNAVIVEK_RISCV/assets/93475824/402438eb-b996-4782-945a-9df8a89030fa)

#### D) Mux (with and without vectors)

![image](https://github.com/yagnavivek/PES_YAGNAVIVEK_RISCV/assets/93475824/7795306d-10ba-48f4-a9e8-e490e5fcb102)

#### E) Simple Claculator

![image](https://github.com/yagnavivek/PES_YAGNAVIVEK_RISCV/assets/93475824/a09cf5b0-3202-42e0-8762-97cb3581bc61)

### Sequential Logic

- Sequential logic is sequenced by a clock signal
- A D-flip-flop transitions next state to current state on a rising clock edge
- Reset signal helps the circuit come to a known state

#### F) Fibonacci series

![image](https://github.com/yagnavivek/PES_YAGNAVIVEK_RISCV/assets/93475824/0e78f120-fb9f-4d24-ba6d-5b3e2485bd61)

#### G) Up-Counter

![image](https://github.com/yagnavivek/PES_YAGNAVIVEK_RISCV/assets/93475824/647f822d-008f-48ec-ae93-ade2da37db85)


</details>
