$date
	Sat Oct 22 20:05:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#889555
b10 !
1"
#889558
b10 &
b10 %
1$
#889559
0"
#889562
b1 &
b1 %
1#
#889566
b0 &
0#
b0 %
0$
#1897739
b100 !
1"
#1897742
b100 &
b100 %
1$
#1897743
0"
#1897746
b10 &
b10 %
#1897750
b1 &
1#
b1 %
#1897754
b0 &
b0 %
0#
0$
#2816315
b1101 !
1"
#2816318
b1101 &
b1101 %
1$
#2816319
0"
#2816322
b101000 &
b101000 %
#2816326
b10100 &
b10100 %
#2816330
b1010 &
b1010 %
#2816334
b101 &
b101 %
#2816338
b10000 &
b10000 %
#2816342
b1000 &
b1000 %
#2816346
b100 &
b100 %
#2816350
b10 &
b10 %
#2816354
b1 &
b1 %
1#
#2816358
b0 &
0#
b0 %
0$
#4500012
