###############################################################
#  Generated by:      Cadence Encounter 13.10-p003_1
#  OS:                Linux i686(Host ID cadence)
#  Generated on:      Wed Dec  4 17:01:01 2024
#  Design:            hybrid_mac
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix hybrid_mac_preCTS -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin acc/accumulated_result_reg[27]/CK 
Endpoint:   acc/accumulated_result_reg[27]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[17]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.131
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.859
- Arrival Time                  1.743
= Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |              Net              |   Cell   | Delay | Arrival | Required | 
     |                                   |       |                               |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------------------------------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk                           |          |       |   0.000 |    0.117 | 
     | acc/accumulated_result_reg[17]/CK |   ^   | clk                           | DFFRHQX1 | 0.000 |   0.000 |    0.117 | 
     | acc/accumulated_result_reg[17]/Q  |   v   | mac_result[17]                | DFFRHQX1 | 0.385 |   0.385 |    0.502 | 
     | acc/add_17_54/g1179/B             |   v   | mac_result[17]                | NOR2XL   | 0.000 |   0.385 |    0.502 | 
     | acc/add_17_54/g1179/Y             |   ^   | acc/add_17_54/n_83            | NOR2XL   | 0.190 |   0.575 |    0.691 | 
     | acc/add_17_54/g1118/A1            |   ^   | acc/add_17_54/n_83            | OAI21X1  | 0.000 |   0.575 |    0.691 | 
     | acc/add_17_54/g1118/Y             |   v   | acc/add_17_54/n_135           | OAI21X1  | 0.163 |   0.738 |    0.855 | 
     | acc/add_17_54/g1066/A1            |   v   | acc/add_17_54/n_135           | AOI21X1  | 0.000 |   0.738 |    0.855 | 
     | acc/add_17_54/g1066/Y             |   ^   | acc/add_17_54/n_182           | AOI21X1  | 0.216 |   0.954 |    1.071 | 
     | acc/add_17_54/g1039/A1            |   ^   | acc/add_17_54/n_182           | OAI21X1  | 0.000 |   0.954 |    1.071 | 
     | acc/add_17_54/g1039/Y             |   v   | acc/add_17_54/n_204           | OAI21X1  | 0.103 |   1.058 |    1.174 | 
     | acc/add_17_54/FE_OCPC15_n_204/A   |   v   | acc/add_17_54/n_204           | CLKBUFX3 | 0.000 |   1.058 |    1.174 | 
     | acc/add_17_54/FE_OCPC15_n_204/Y   |   v   | acc/add_17_54/FE_OCPN15_n_204 | CLKBUFX3 | 0.145 |   1.203 |    1.320 | 
     | acc/add_17_54/g1024/B             |   v   | acc/add_17_54/FE_OCPN15_n_204 | NAND2XL  | 0.000 |   1.203 |    1.320 | 
     | acc/add_17_54/g1024/Y             |   ^   | acc/add_17_54/n_217           | NAND2XL  | 0.071 |   1.275 |    1.391 | 
     | acc/add_17_54/g1022/C0            |   ^   | acc/add_17_54/n_217           | OAI211X1 | 0.000 |   1.275 |    1.391 | 
     | acc/add_17_54/g1022/Y             |   v   | acc/add_17_54/n_219           | OAI211X1 | 0.178 |   1.453 |    1.570 | 
     | acc/add_17_54/g979/B0             |   v   | acc/add_17_54/n_219           | AOI31X2  | 0.000 |   1.453 |    1.570 | 
     | acc/add_17_54/g979/Y              |   ^   | acc/add_17_54/n_246           | AOI31X2  | 0.140 |   1.593 |    1.709 | 
     | acc/add_17_54/FE_RC_76_0/B        |   ^   | acc/add_17_54/n_246           | NAND2BX1 | 0.000 |   1.593 |    1.709 | 
     | acc/add_17_54/FE_RC_76_0/Y        |   v   | acc/add_17_54/FE_RN_38_0      | NAND2BX1 | 0.087 |   1.679 |    1.796 | 
     | acc/add_17_54/FE_RC_75_0/B0       |   v   | acc/add_17_54/FE_RN_38_0      | OAI21X1  | 0.000 |   1.679 |    1.796 | 
     | acc/add_17_54/FE_RC_75_0/Y        |   ^   | acc/n_68                      | OAI21X1  | 0.063 |   1.743 |    1.859 | 
     | acc/accumulated_result_reg[27]/D  |   ^   | acc/n_68                      | DFFRHQX1 | 0.000 |   1.743 |    1.859 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.117 | 
     | acc/accumulated_result_reg[27]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.117 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin acc/accumulated_result_reg[17]/CK 
Endpoint:   acc/accumulated_result_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[12]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.131
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.859
- Arrival Time                  1.732
= Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                 Net                 |   Cell   | Delay | Arrival | Required | 
     |                                       |       |                                     |          |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------------------------------------+----------+-------+---------+----------| 
     | clk                                   |   ^   | clk                                 |          |       |   0.000 |    0.127 | 
     | acc/accumulated_result_reg[12]/CK     |   ^   | clk                                 | DFFRHQX1 | 0.000 |   0.000 |    0.127 | 
     | acc/accumulated_result_reg[12]/Q      |   ^   | mac_result[12]                      | DFFRHQX1 | 0.372 |   0.372 |    0.498 | 
     | acc/add_17_54/g1188/B                 |   ^   | mac_result[12]                      | NOR2XL   | 0.000 |   0.372 |    0.498 | 
     | acc/add_17_54/g1188/Y                 |   v   | acc/add_17_54/n_74                  | NOR2XL   | 0.107 |   0.479 |    0.605 | 
     | acc/add_17_54/g1135/A                 |   v   | acc/add_17_54/n_74                  | NOR2XL   | 0.000 |   0.479 |    0.605 | 
     | acc/add_17_54/g1135/Y                 |   ^   | acc/add_17_54/n_119                 | NOR2XL   | 0.256 |   0.735 |    0.861 | 
     | acc/add_17_54/g1103/A                 |   ^   | acc/add_17_54/n_119                 | NAND2XL  | 0.000 |   0.735 |    0.861 | 
     | acc/add_17_54/g1103/Y                 |   v   | acc/add_17_54/n_150                 | NAND2XL  | 0.296 |   1.030 |    1.157 | 
     | acc/add_17_54/FE_RC_192_0/A           |   v   | acc/add_17_54/n_150                 | NOR2X2   | 0.000 |   1.030 |    1.157 | 
     | acc/add_17_54/FE_RC_192_0/Y           |   ^   | acc/add_17_54/FE_RN_114_0           | NOR2X2   | 0.167 |   1.197 |    1.324 | 
     | acc/add_17_54/FE_RC_186_0/A0          |   ^   | acc/add_17_54/FE_RN_114_0           | AOI21X4  | 0.000 |   1.197 |    1.324 | 
     | acc/add_17_54/FE_RC_186_0/Y           |   v   | acc/add_17_54/FE_RN_119_0           | AOI21X4  | 0.116 |   1.313 |    1.440 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/A |   v   | acc/add_17_54/FE_RN_119_0           | INVX4    | 0.000 |   1.313 |    1.440 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/Y |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX4    | 0.079 |   1.392 |    1.519 | 
     | acc/add_17_54/FE_OCPC32_FE_RN_119_0/A |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX2    | 0.000 |   1.392 |    1.519 | 
     | acc/add_17_54/FE_OCPC32_FE_RN_119_0/Y |   v   | acc/add_17_54/FE_OCPN32_FE_RN_119_0 | INVX2    | 0.065 |   1.457 |    1.584 | 
     | acc/add_17_54/g971/A1                 |   v   | acc/add_17_54/FE_OCPN32_FE_RN_119_0 | OAI21X1  | 0.000 |   1.457 |    1.584 | 
     | acc/add_17_54/g971/Y                  |   ^   | acc/add_17_54/n_250                 | OAI21X1  | 0.127 |   1.584 |    1.711 | 
     | acc/add_17_54/FE_RC_81_0/B            |   ^   | acc/add_17_54/n_250                 | NAND2X1  | 0.000 |   1.584 |    1.711 | 
     | acc/add_17_54/FE_RC_81_0/Y            |   v   | acc/add_17_54/FE_RN_40_0            | NAND2X1  | 0.084 |   1.668 |    1.795 | 
     | acc/add_17_54/FE_RC_80_0/B0           |   v   | acc/add_17_54/FE_RN_40_0            | OAI21X1  | 0.000 |   1.668 |    1.795 | 
     | acc/add_17_54/FE_RC_80_0/Y            |   ^   | acc/n_79                            | OAI21X1  | 0.064 |   1.732 |    1.859 | 
     | acc/accumulated_result_reg[17]/D      |   ^   | acc/n_79                            | DFFRHQX1 | 0.000 |   1.732 |    1.859 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.127 | 
     | acc/accumulated_result_reg[17]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.127 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin acc/accumulated_result_reg[21]/CK 
Endpoint:   acc/accumulated_result_reg[21]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[12]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.129
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.861
- Arrival Time                  1.732
= Slack Time                    0.130
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                 Net                 |   Cell   | Delay | Arrival | Required | 
     |                                       |       |                                     |          |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------------------------------------+----------+-------+---------+----------| 
     | clk                                   |   ^   | clk                                 |          |       |   0.000 |    0.130 | 
     | acc/accumulated_result_reg[12]/CK     |   ^   | clk                                 | DFFRHQX1 | 0.000 |   0.000 |    0.130 | 
     | acc/accumulated_result_reg[12]/Q      |   ^   | mac_result[12]                      | DFFRHQX1 | 0.372 |   0.372 |    0.502 | 
     | acc/add_17_54/g1188/B                 |   ^   | mac_result[12]                      | NOR2XL   | 0.000 |   0.372 |    0.502 | 
     | acc/add_17_54/g1188/Y                 |   v   | acc/add_17_54/n_74                  | NOR2XL   | 0.107 |   0.479 |    0.609 | 
     | acc/add_17_54/g1135/A                 |   v   | acc/add_17_54/n_74                  | NOR2XL   | 0.000 |   0.479 |    0.609 | 
     | acc/add_17_54/g1135/Y                 |   ^   | acc/add_17_54/n_119                 | NOR2XL   | 0.256 |   0.735 |    0.864 | 
     | acc/add_17_54/g1103/A                 |   ^   | acc/add_17_54/n_119                 | NAND2XL  | 0.000 |   0.735 |    0.864 | 
     | acc/add_17_54/g1103/Y                 |   v   | acc/add_17_54/n_150                 | NAND2XL  | 0.296 |   1.030 |    1.160 | 
     | acc/add_17_54/FE_RC_192_0/A           |   v   | acc/add_17_54/n_150                 | NOR2X2   | 0.000 |   1.030 |    1.160 | 
     | acc/add_17_54/FE_RC_192_0/Y           |   ^   | acc/add_17_54/FE_RN_114_0           | NOR2X2   | 0.167 |   1.197 |    1.327 | 
     | acc/add_17_54/FE_RC_186_0/A0          |   ^   | acc/add_17_54/FE_RN_114_0           | AOI21X4  | 0.000 |   1.197 |    1.327 | 
     | acc/add_17_54/FE_RC_186_0/Y           |   v   | acc/add_17_54/FE_RN_119_0           | AOI21X4  | 0.116 |   1.313 |    1.443 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/A |   v   | acc/add_17_54/FE_RN_119_0           | INVX4    | 0.000 |   1.313 |    1.443 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/Y |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX4    | 0.079 |   1.392 |    1.522 | 
     | acc/add_17_54/FE_OCPC32_FE_RN_119_0/A |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX2    | 0.000 |   1.392 |    1.522 | 
     | acc/add_17_54/FE_OCPC32_FE_RN_119_0/Y |   v   | acc/add_17_54/FE_OCPN32_FE_RN_119_0 | INVX2    | 0.065 |   1.457 |    1.587 | 
     | acc/add_17_54/g977/A1                 |   v   | acc/add_17_54/FE_OCPN32_FE_RN_119_0 | OAI21X1  | 0.000 |   1.457 |    1.587 | 
     | acc/add_17_54/g977/Y                  |   ^   | acc/add_17_54/n_247                 | OAI21X1  | 0.125 |   1.582 |    1.712 | 
     | acc/add_17_54/FE_RC_100_0/B           |   ^   | acc/add_17_54/n_247                 | NAND2X1  | 0.000 |   1.582 |    1.712 | 
     | acc/add_17_54/FE_RC_100_0/Y           |   v   | acc/add_17_54/FE_RN_50_0            | NAND2X1  | 0.085 |   1.667 |    1.797 | 
     | acc/add_17_54/FE_RC_99_0/B0           |   v   | acc/add_17_54/FE_RN_50_0            | OAI21X1  | 0.000 |   1.667 |    1.797 | 
     | acc/add_17_54/FE_RC_99_0/Y            |   ^   | acc/n_75                            | OAI21X1  | 0.065 |   1.732 |    1.861 | 
     | acc/accumulated_result_reg[21]/D      |   ^   | acc/n_75                            | DFFRHQX1 | 0.000 |   1.732 |    1.861 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.130 | 
     | acc/accumulated_result_reg[21]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.130 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin acc/accumulated_result_reg[25]/CK 
Endpoint:   acc/accumulated_result_reg[25]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[12]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.128
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.862
- Arrival Time                  1.732
= Slack Time                    0.130
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                 Net                 |   Cell   | Delay | Arrival | Required | 
     |                                       |       |                                     |          |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------------------------------------+----------+-------+---------+----------| 
     | clk                                   |   ^   | clk                                 |          |       |   0.000 |    0.130 | 
     | acc/accumulated_result_reg[12]/CK     |   ^   | clk                                 | DFFRHQX1 | 0.000 |   0.000 |    0.130 | 
     | acc/accumulated_result_reg[12]/Q      |   ^   | mac_result[12]                      | DFFRHQX1 | 0.372 |   0.372 |    0.502 | 
     | acc/add_17_54/g1188/B                 |   ^   | mac_result[12]                      | NOR2XL   | 0.000 |   0.372 |    0.502 | 
     | acc/add_17_54/g1188/Y                 |   v   | acc/add_17_54/n_74                  | NOR2XL   | 0.107 |   0.479 |    0.609 | 
     | acc/add_17_54/g1135/A                 |   v   | acc/add_17_54/n_74                  | NOR2XL   | 0.000 |   0.479 |    0.609 | 
     | acc/add_17_54/g1135/Y                 |   ^   | acc/add_17_54/n_119                 | NOR2XL   | 0.256 |   0.735 |    0.864 | 
     | acc/add_17_54/g1103/A                 |   ^   | acc/add_17_54/n_119                 | NAND2XL  | 0.000 |   0.735 |    0.864 | 
     | acc/add_17_54/g1103/Y                 |   v   | acc/add_17_54/n_150                 | NAND2XL  | 0.296 |   1.030 |    1.160 | 
     | acc/add_17_54/FE_RC_192_0/A           |   v   | acc/add_17_54/n_150                 | NOR2X2   | 0.000 |   1.030 |    1.160 | 
     | acc/add_17_54/FE_RC_192_0/Y           |   ^   | acc/add_17_54/FE_RN_114_0           | NOR2X2   | 0.167 |   1.197 |    1.327 | 
     | acc/add_17_54/FE_RC_186_0/A0          |   ^   | acc/add_17_54/FE_RN_114_0           | AOI21X4  | 0.000 |   1.197 |    1.327 | 
     | acc/add_17_54/FE_RC_186_0/Y           |   v   | acc/add_17_54/FE_RN_119_0           | AOI21X4  | 0.116 |   1.313 |    1.443 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/A |   v   | acc/add_17_54/FE_RN_119_0           | INVX4    | 0.000 |   1.313 |    1.443 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/Y |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX4    | 0.079 |   1.392 |    1.522 | 
     | acc/add_17_54/FE_OCPC32_FE_RN_119_0/A |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX2    | 0.000 |   1.392 |    1.522 | 
     | acc/add_17_54/FE_OCPC32_FE_RN_119_0/Y |   v   | acc/add_17_54/FE_OCPN32_FE_RN_119_0 | INVX2    | 0.065 |   1.457 |    1.587 | 
     | acc/add_17_54/g983/A1                 |   v   | acc/add_17_54/FE_OCPN32_FE_RN_119_0 | OAI21X1  | 0.000 |   1.457 |    1.587 | 
     | acc/add_17_54/g983/Y                  |   ^   | acc/add_17_54/n_244                 | OAI21X1  | 0.124 |   1.581 |    1.711 | 
     | acc/add_17_54/FE_RC_102_0/B           |   ^   | acc/add_17_54/n_244                 | NAND2X1  | 0.000 |   1.581 |    1.711 | 
     | acc/add_17_54/FE_RC_102_0/Y           |   v   | acc/add_17_54/FE_RN_51_0            | NAND2X1  | 0.086 |   1.667 |    1.797 | 
     | acc/add_17_54/FE_RC_101_0/B0          |   v   | acc/add_17_54/FE_RN_51_0            | OAI21X1  | 0.000 |   1.667 |    1.797 | 
     | acc/add_17_54/FE_RC_101_0/Y           |   ^   | acc/n_71                            | OAI21X1  | 0.065 |   1.732 |    1.862 | 
     | acc/accumulated_result_reg[25]/D      |   ^   | acc/n_71                            | DFFRHQX1 | 0.000 |   1.732 |    1.862 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.130 | 
     | acc/accumulated_result_reg[25]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.130 | 
     +-------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin acc/accumulated_result_reg[29]/CK 
Endpoint:   acc/accumulated_result_reg[29]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[8]/Q  (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.138
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.852
- Arrival Time                  1.721
= Slack Time                    0.131
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                 Net                 |   Cell   | Delay | Arrival | Required | 
     |                                       |       |                                     |          |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------------------------------------+----------+-------+---------+----------| 
     | clk                                   |   ^   | clk                                 |          |       |   0.000 |    0.131 | 
     | acc/accumulated_result_reg[8]/CK      |   ^   | clk                                 | DFFRHQX1 | 0.000 |   0.000 |    0.131 | 
     | acc/accumulated_result_reg[8]/Q       |   v   | mac_result[8]                       | DFFRHQX1 | 0.380 |   0.380 |    0.511 | 
     | acc/add_17_54/g1176/B                 |   v   | mac_result[8]                       | NAND2XL  | 0.000 |   0.380 |    0.511 | 
     | acc/add_17_54/g1176/Y                 |   ^   | acc/add_17_54/n_86                  | NAND2XL  | 0.127 |   0.508 |    0.638 | 
     | acc/add_17_54/g1117/A0                |   ^   | acc/add_17_54/n_86                  | OAI21X1  | 0.000 |   0.508 |    0.638 | 
     | acc/add_17_54/g1117/Y                 |   v   | acc/add_17_54/n_136                 | OAI21X1  | 0.120 |   0.628 |    0.758 | 
     | acc/add_17_54/g1077/A                 |   v   | acc/add_17_54/n_136                 | NAND2XL  | 0.000 |   0.628 |    0.758 | 
     | acc/add_17_54/g1077/Y                 |   ^   | acc/add_17_54/n_172                 | NAND2XL  | 0.089 |   0.717 |    0.848 | 
     | acc/add_17_54/g1069/C0                |   ^   | acc/add_17_54/n_172                 | OAI211X1 | 0.000 |   0.717 |    0.848 | 
     | acc/add_17_54/g1069/Y                 |   v   | acc/add_17_54/n_179                 | OAI211X1 | 0.226 |   0.943 |    1.073 | 
     | acc/add_17_54/g1068/A                 |   v   | acc/add_17_54/n_179                 | CLKINVX1 | 0.000 |   0.943 |    1.073 | 
     | acc/add_17_54/g1068/Y                 |   ^   | acc/add_17_54/n_178                 | CLKINVX1 | 0.175 |   1.117 |    1.248 | 
     | acc/add_17_54/FE_RC_188_0/A1          |   ^   | acc/add_17_54/n_178                 | OAI21X2  | 0.000 |   1.117 |    1.248 | 
     | acc/add_17_54/FE_RC_188_0/Y           |   v   | acc/add_17_54/FE_RN_118_0           | OAI21X2  | 0.115 |   1.233 |    1.363 | 
     | acc/add_17_54/FE_RC_186_0/B0          |   v   | acc/add_17_54/FE_RN_118_0           | AOI21X4  | 0.000 |   1.233 |    1.363 | 
     | acc/add_17_54/FE_RC_186_0/Y           |   ^   | acc/add_17_54/FE_RN_119_0           | AOI21X4  | 0.116 |   1.348 |    1.479 | 
     | acc/add_17_54/FE_OCPC29_FE_RN_119_0/A |   ^   | acc/add_17_54/FE_RN_119_0           | INVX1    | 0.000 |   1.348 |    1.479 | 
     | acc/add_17_54/FE_OCPC29_FE_RN_119_0/Y |   v   | acc/add_17_54/FE_OCPN29_FE_RN_119_0 | INVX1    | 0.109 |   1.458 |    1.588 | 
     | acc/add_17_54/g973/A2                 |   v   | acc/add_17_54/FE_OCPN29_FE_RN_119_0 | AOI31X2  | 0.000 |   1.458 |    1.588 | 
     | acc/add_17_54/g973/Y                  |   ^   | acc/add_17_54/n_249                 | AOI31X2  | 0.112 |   1.569 |    1.700 | 
     | acc/add_17_54/FE_RC_89_0/B            |   ^   | acc/add_17_54/n_249                 | NAND2BX1 | 0.000 |   1.569 |    1.700 | 
     | acc/add_17_54/FE_RC_89_0/Y            |   v   | acc/add_17_54/FE_RN_45_0            | NAND2BX1 | 0.082 |   1.651 |    1.782 | 
     | acc/add_17_54/FE_RC_88_0/B0           |   v   | acc/add_17_54/FE_RN_45_0            | OAI21X1  | 0.000 |   1.651 |    1.782 | 
     | acc/add_17_54/FE_RC_88_0/Y            |   ^   | acc/n_66                            | OAI21X1  | 0.070 |   1.721 |    1.852 | 
     | acc/accumulated_result_reg[29]/D      |   ^   | acc/n_66                            | DFFRHQX1 | 0.000 |   1.721 |    1.852 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.131 | 
     | acc/accumulated_result_reg[29]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.131 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin acc/accumulated_result_reg[28]/CK 
Endpoint:   acc/accumulated_result_reg[28]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[12]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.126
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.864
- Arrival Time                  1.733
= Slack Time                    0.131
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                 Net                 |   Cell   | Delay | Arrival | Required | 
     |                                       |       |                                     |          |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------------------------------------+----------+-------+---------+----------| 
     | clk                                   |   ^   | clk                                 |          |       |   0.000 |    0.131 | 
     | acc/accumulated_result_reg[12]/CK     |   ^   | clk                                 | DFFRHQX1 | 0.000 |   0.000 |    0.131 | 
     | acc/accumulated_result_reg[12]/Q      |   ^   | mac_result[12]                      | DFFRHQX1 | 0.372 |   0.372 |    0.503 | 
     | acc/add_17_54/g1188/B                 |   ^   | mac_result[12]                      | NOR2XL   | 0.000 |   0.372 |    0.503 | 
     | acc/add_17_54/g1188/Y                 |   v   | acc/add_17_54/n_74                  | NOR2XL   | 0.107 |   0.479 |    0.610 | 
     | acc/add_17_54/g1135/A                 |   v   | acc/add_17_54/n_74                  | NOR2XL   | 0.000 |   0.479 |    0.610 | 
     | acc/add_17_54/g1135/Y                 |   ^   | acc/add_17_54/n_119                 | NOR2XL   | 0.256 |   0.735 |    0.866 | 
     | acc/add_17_54/g1103/A                 |   ^   | acc/add_17_54/n_119                 | NAND2XL  | 0.000 |   0.735 |    0.866 | 
     | acc/add_17_54/g1103/Y                 |   v   | acc/add_17_54/n_150                 | NAND2XL  | 0.296 |   1.030 |    1.161 | 
     | acc/add_17_54/FE_RC_192_0/A           |   v   | acc/add_17_54/n_150                 | NOR2X2   | 0.000 |   1.030 |    1.161 | 
     | acc/add_17_54/FE_RC_192_0/Y           |   ^   | acc/add_17_54/FE_RN_114_0           | NOR2X2   | 0.167 |   1.197 |    1.328 | 
     | acc/add_17_54/FE_RC_186_0/A0          |   ^   | acc/add_17_54/FE_RN_114_0           | AOI21X4  | 0.000 |   1.197 |    1.328 | 
     | acc/add_17_54/FE_RC_186_0/Y           |   v   | acc/add_17_54/FE_RN_119_0           | AOI21X4  | 0.116 |   1.313 |    1.444 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/A |   v   | acc/add_17_54/FE_RN_119_0           | INVX4    | 0.000 |   1.313 |    1.444 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/Y |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX4    | 0.079 |   1.392 |    1.523 | 
     | acc/add_17_54/FE_OCPC32_FE_RN_119_0/A |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX2    | 0.000 |   1.392 |    1.523 | 
     | acc/add_17_54/FE_OCPC32_FE_RN_119_0/Y |   v   | acc/add_17_54/FE_OCPN32_FE_RN_119_0 | INVX2    | 0.065 |   1.457 |    1.588 | 
     | acc/add_17_54/g1004/A1                |   v   | acc/add_17_54/FE_OCPN32_FE_RN_119_0 | OAI21X1  | 0.000 |   1.457 |    1.588 | 
     | acc/add_17_54/g1004/Y                 |   ^   | acc/add_17_54/n_237                 | OAI21X1  | 0.122 |   1.579 |    1.711 | 
     | acc/add_17_54/FE_RC_94_0/A            |   ^   | acc/add_17_54/n_237                 | CLKINVX1 | 0.000 |   1.579 |    1.711 | 
     | acc/add_17_54/FE_RC_94_0/Y            |   v   | acc/add_17_54/FE_RN_47_0            | CLKINVX1 | 0.054 |   1.634 |    1.765 | 
     | acc/add_17_54/FE_RC_93_0/B            |   v   | acc/add_17_54/FE_RN_47_0            | MXI2X1   | 0.000 |   1.634 |    1.765 | 
     | acc/add_17_54/FE_RC_93_0/Y            |   ^   | acc/n_67                            | MXI2X1   | 0.099 |   1.733 |    1.864 | 
     | acc/accumulated_result_reg[28]/D      |   ^   | acc/n_67                            | DFFRHQX1 | 0.000 |   1.733 |    1.864 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.131 | 
     | acc/accumulated_result_reg[28]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.131 | 
     +-------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin acc/accumulated_result_reg[30]/CK 
Endpoint:   acc/accumulated_result_reg[30]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[16]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.132
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.858
- Arrival Time                  1.727
= Slack Time                    0.131
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |           Net            |   Cell   | Delay | Arrival | Required | 
     |                                   |       |                          |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+--------------------------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk                      |          |       |   0.000 |    0.131 | 
     | acc/accumulated_result_reg[16]/CK |   ^   | clk                      | DFFRHQX1 | 0.000 |   0.000 |    0.131 | 
     | acc/accumulated_result_reg[16]/Q  |   ^   | mac_result[16]           | DFFRHQX1 | 0.398 |   0.397 |    0.529 | 
     | acc/add_17_54/g1190/B             |   ^   | mac_result[16]           | NOR2XL   | 0.000 |   0.397 |    0.529 | 
     | acc/add_17_54/g1190/Y             |   v   | acc/add_17_54/n_72       | NOR2XL   | 0.117 |   0.515 |    0.646 | 
     | acc/add_17_54/g1156/A             |   v   | acc/add_17_54/n_72       | NOR2XL   | 0.000 |   0.515 |    0.646 | 
     | acc/add_17_54/g1156/Y             |   ^   | acc/add_17_54/n_103      | NOR2XL   | 0.292 |   0.807 |    0.939 | 
     | acc/add_17_54/g1112/A             |   ^   | acc/add_17_54/n_103      | NAND2X1  | 0.000 |   0.807 |    0.939 | 
     | acc/add_17_54/g1112/Y             |   v   | acc/add_17_54/n_142      | NAND2X1  | 0.220 |   1.028 |    1.159 | 
     | acc/add_17_54/g1091/B             |   v   | acc/add_17_54/n_142      | NOR2X2   | 0.000 |   1.028 |    1.159 | 
     | acc/add_17_54/g1091/Y             |   ^   | acc/add_17_54/n_159      | NOR2X2   | 0.238 |   1.265 |    1.397 | 
     | acc/add_17_54/g1056/A             |   ^   | acc/add_17_54/n_159      | NAND2XL  | 0.000 |   1.265 |    1.397 | 
     | acc/add_17_54/g1056/Y             |   v   | acc/add_17_54/n_187      | NAND2XL  | 0.176 |   1.441 |    1.573 | 
     | acc/add_17_54/g981/A0             |   v   | acc/add_17_54/n_187      | OAI21X2  | 0.000 |   1.441 |    1.573 | 
     | acc/add_17_54/g981/Y              |   ^   | acc/add_17_54/n_245      | OAI21X2  | 0.137 |   1.578 |    1.709 | 
     | acc/add_17_54/FE_RC_74_0/B        |   ^   | acc/add_17_54/n_245      | NAND2X1  | 0.000 |   1.578 |    1.709 | 
     | acc/add_17_54/FE_RC_74_0/Y        |   v   | acc/add_17_54/FE_RN_36_0 | NAND2X1  | 0.083 |   1.660 |    1.792 | 
     | acc/add_17_54/FE_RC_73_0/B0       |   v   | acc/add_17_54/FE_RN_36_0 | OAI21X1  | 0.000 |   1.660 |    1.792 | 
     | acc/add_17_54/FE_RC_73_0/Y        |   ^   | acc/n_65                 | OAI21X1  | 0.066 |   1.727 |    1.858 | 
     | acc/accumulated_result_reg[30]/D  |   ^   | acc/n_65                 | DFFRHQX1 | 0.000 |   1.727 |    1.858 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.131 | 
     | acc/accumulated_result_reg[30]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.131 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin acc/accumulated_result_reg[20]/CK 
Endpoint:   acc/accumulated_result_reg[20]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[12]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.131
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.859
- Arrival Time                  1.727
= Slack Time                    0.132
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                 Net                 |   Cell   | Delay | Arrival | Required | 
     |                                       |       |                                     |          |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------------------------------------+----------+-------+---------+----------| 
     | clk                                   |   ^   | clk                                 |          |       |   0.000 |    0.132 | 
     | acc/accumulated_result_reg[12]/CK     |   ^   | clk                                 | DFFRHQX1 | 0.000 |   0.000 |    0.132 | 
     | acc/accumulated_result_reg[12]/Q      |   ^   | mac_result[12]                      | DFFRHQX1 | 0.372 |   0.372 |    0.504 | 
     | acc/add_17_54/g1188/B                 |   ^   | mac_result[12]                      | NOR2XL   | 0.000 |   0.372 |    0.504 | 
     | acc/add_17_54/g1188/Y                 |   v   | acc/add_17_54/n_74                  | NOR2XL   | 0.107 |   0.479 |    0.611 | 
     | acc/add_17_54/g1135/A                 |   v   | acc/add_17_54/n_74                  | NOR2XL   | 0.000 |   0.479 |    0.611 | 
     | acc/add_17_54/g1135/Y                 |   ^   | acc/add_17_54/n_119                 | NOR2XL   | 0.256 |   0.735 |    0.867 | 
     | acc/add_17_54/g1103/A                 |   ^   | acc/add_17_54/n_119                 | NAND2XL  | 0.000 |   0.735 |    0.867 | 
     | acc/add_17_54/g1103/Y                 |   v   | acc/add_17_54/n_150                 | NAND2XL  | 0.296 |   1.030 |    1.163 | 
     | acc/add_17_54/FE_RC_192_0/A           |   v   | acc/add_17_54/n_150                 | NOR2X2   | 0.000 |   1.030 |    1.163 | 
     | acc/add_17_54/FE_RC_192_0/Y           |   ^   | acc/add_17_54/FE_RN_114_0           | NOR2X2   | 0.167 |   1.197 |    1.329 | 
     | acc/add_17_54/FE_RC_186_0/A0          |   ^   | acc/add_17_54/FE_RN_114_0           | AOI21X4  | 0.000 |   1.197 |    1.329 | 
     | acc/add_17_54/FE_RC_186_0/Y           |   v   | acc/add_17_54/FE_RN_119_0           | AOI21X4  | 0.116 |   1.313 |    1.445 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/A |   v   | acc/add_17_54/FE_RN_119_0           | INVX4    | 0.000 |   1.313 |    1.445 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/Y |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX4    | 0.079 |   1.392 |    1.524 | 
     | acc/add_17_54/FE_OCPC31_FE_RN_119_0/A |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX3    | 0.000 |   1.392 |    1.524 | 
     | acc/add_17_54/FE_OCPC31_FE_RN_119_0/Y |   v   | acc/add_17_54/FE_OCPN31_FE_RN_119_0 | INVX3    | 0.054 |   1.446 |    1.578 | 
     | acc/add_17_54/g991/A1                 |   v   | acc/add_17_54/FE_OCPN31_FE_RN_119_0 | OAI21X1  | 0.000 |   1.446 |    1.578 | 
     | acc/add_17_54/g991/Y                  |   ^   | acc/add_17_54/n_240                 | OAI21X1  | 0.125 |   1.572 |    1.704 | 
     | acc/add_17_54/FE_RC_85_0/A            |   ^   | acc/add_17_54/n_240                 | NAND2X1  | 0.000 |   1.572 |    1.704 | 
     | acc/add_17_54/FE_RC_85_0/Y            |   v   | acc/add_17_54/FE_RN_42_0            | NAND2X1  | 0.090 |   1.662 |    1.794 | 
     | acc/add_17_54/FE_RC_84_0/B0           |   v   | acc/add_17_54/FE_RN_42_0            | OAI21X1  | 0.000 |   1.662 |    1.794 | 
     | acc/add_17_54/FE_RC_84_0/Y            |   ^   | acc/n_76                            | OAI21X1  | 0.065 |   1.727 |    1.859 | 
     | acc/accumulated_result_reg[20]/D      |   ^   | acc/n_76                            | DFFRHQX1 | 0.000 |   1.727 |    1.859 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.132 | 
     | acc/accumulated_result_reg[20]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.132 | 
     +-------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin acc/accumulated_result_reg[26]/CK 
Endpoint:   acc/accumulated_result_reg[26]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[12]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.863
- Arrival Time                  1.730
= Slack Time                    0.132
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                 Net                 |   Cell   | Delay | Arrival | Required | 
     |                                       |       |                                     |          |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------------------------------------+----------+-------+---------+----------| 
     | clk                                   |   ^   | clk                                 |          |       |   0.000 |    0.132 | 
     | acc/accumulated_result_reg[12]/CK     |   ^   | clk                                 | DFFRHQX1 | 0.000 |   0.000 |    0.132 | 
     | acc/accumulated_result_reg[12]/Q      |   ^   | mac_result[12]                      | DFFRHQX1 | 0.372 |   0.372 |    0.504 | 
     | acc/add_17_54/g1188/B                 |   ^   | mac_result[12]                      | NOR2XL   | 0.000 |   0.372 |    0.504 | 
     | acc/add_17_54/g1188/Y                 |   v   | acc/add_17_54/n_74                  | NOR2XL   | 0.107 |   0.479 |    0.611 | 
     | acc/add_17_54/g1135/A                 |   v   | acc/add_17_54/n_74                  | NOR2XL   | 0.000 |   0.479 |    0.611 | 
     | acc/add_17_54/g1135/Y                 |   ^   | acc/add_17_54/n_119                 | NOR2XL   | 0.256 |   0.735 |    0.867 | 
     | acc/add_17_54/g1103/A                 |   ^   | acc/add_17_54/n_119                 | NAND2XL  | 0.000 |   0.735 |    0.867 | 
     | acc/add_17_54/g1103/Y                 |   v   | acc/add_17_54/n_150                 | NAND2XL  | 0.296 |   1.030 |    1.163 | 
     | acc/add_17_54/FE_RC_192_0/A           |   v   | acc/add_17_54/n_150                 | NOR2X2   | 0.000 |   1.030 |    1.163 | 
     | acc/add_17_54/FE_RC_192_0/Y           |   ^   | acc/add_17_54/FE_RN_114_0           | NOR2X2   | 0.167 |   1.197 |    1.329 | 
     | acc/add_17_54/FE_RC_186_0/A0          |   ^   | acc/add_17_54/FE_RN_114_0           | AOI21X4  | 0.000 |   1.197 |    1.329 | 
     | acc/add_17_54/FE_RC_186_0/Y           |   v   | acc/add_17_54/FE_RN_119_0           | AOI21X4  | 0.116 |   1.313 |    1.445 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/A |   v   | acc/add_17_54/FE_RN_119_0           | INVX4    | 0.000 |   1.313 |    1.445 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/Y |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX4    | 0.079 |   1.392 |    1.525 | 
     | acc/add_17_54/FE_OCPC31_FE_RN_119_0/A |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX3    | 0.000 |   1.392 |    1.525 | 
     | acc/add_17_54/FE_OCPC31_FE_RN_119_0/Y |   v   | acc/add_17_54/FE_OCPN31_FE_RN_119_0 | INVX3    | 0.054 |   1.446 |    1.579 | 
     | acc/add_17_54/g975/A1                 |   v   | acc/add_17_54/FE_OCPN31_FE_RN_119_0 | OAI21X1  | 0.000 |   1.446 |    1.579 | 
     | acc/add_17_54/g975/Y                  |   ^   | acc/add_17_54/n_248                 | OAI21X1  | 0.135 |   1.582 |    1.714 | 
     | acc/add_17_54/FE_RC_83_0/A            |   ^   | acc/add_17_54/n_248                 | NAND2X1  | 0.000 |   1.582 |    1.714 | 
     | acc/add_17_54/FE_RC_83_0/Y            |   v   | acc/add_17_54/FE_RN_41_0            | NAND2X1  | 0.088 |   1.670 |    1.802 | 
     | acc/add_17_54/FE_RC_82_0/B0           |   v   | acc/add_17_54/FE_RN_41_0            | OAI21X1  | 0.000 |   1.670 |    1.802 | 
     | acc/add_17_54/FE_RC_82_0/Y            |   ^   | acc/n_70                            | OAI21X1  | 0.060 |   1.730 |    1.863 | 
     | acc/accumulated_result_reg[26]/D      |   ^   | acc/n_70                            | DFFRHQX1 | 0.000 |   1.730 |    1.863 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.132 | 
     | acc/accumulated_result_reg[26]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.132 | 
     +-------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin acc/accumulated_result_reg[19]/CK 
Endpoint:   acc/accumulated_result_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[12]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.863
- Arrival Time                  1.729
= Slack Time                    0.134
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                 Net                 |   Cell   | Delay | Arrival | Required | 
     |                                       |       |                                     |          |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------------------------------------+----------+-------+---------+----------| 
     | clk                                   |   ^   | clk                                 |          |       |   0.000 |    0.134 | 
     | acc/accumulated_result_reg[12]/CK     |   ^   | clk                                 | DFFRHQX1 | 0.000 |   0.000 |    0.134 | 
     | acc/accumulated_result_reg[12]/Q      |   ^   | mac_result[12]                      | DFFRHQX1 | 0.372 |   0.372 |    0.506 | 
     | acc/add_17_54/g1188/B                 |   ^   | mac_result[12]                      | NOR2XL   | 0.000 |   0.372 |    0.506 | 
     | acc/add_17_54/g1188/Y                 |   v   | acc/add_17_54/n_74                  | NOR2XL   | 0.107 |   0.479 |    0.613 | 
     | acc/add_17_54/g1135/A                 |   v   | acc/add_17_54/n_74                  | NOR2XL   | 0.000 |   0.479 |    0.613 | 
     | acc/add_17_54/g1135/Y                 |   ^   | acc/add_17_54/n_119                 | NOR2XL   | 0.256 |   0.735 |    0.869 | 
     | acc/add_17_54/g1103/A                 |   ^   | acc/add_17_54/n_119                 | NAND2XL  | 0.000 |   0.735 |    0.869 | 
     | acc/add_17_54/g1103/Y                 |   v   | acc/add_17_54/n_150                 | NAND2XL  | 0.296 |   1.030 |    1.164 | 
     | acc/add_17_54/FE_RC_192_0/A           |   v   | acc/add_17_54/n_150                 | NOR2X2   | 0.000 |   1.030 |    1.164 | 
     | acc/add_17_54/FE_RC_192_0/Y           |   ^   | acc/add_17_54/FE_RN_114_0           | NOR2X2   | 0.167 |   1.197 |    1.331 | 
     | acc/add_17_54/FE_RC_186_0/A0          |   ^   | acc/add_17_54/FE_RN_114_0           | AOI21X4  | 0.000 |   1.197 |    1.331 | 
     | acc/add_17_54/FE_RC_186_0/Y           |   v   | acc/add_17_54/FE_RN_119_0           | AOI21X4  | 0.116 |   1.313 |    1.447 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/A |   v   | acc/add_17_54/FE_RN_119_0           | INVX4    | 0.000 |   1.313 |    1.447 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/Y |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX4    | 0.079 |   1.392 |    1.526 | 
     | acc/add_17_54/FE_OCPC31_FE_RN_119_0/A |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX3    | 0.000 |   1.392 |    1.526 | 
     | acc/add_17_54/FE_OCPC31_FE_RN_119_0/Y |   v   | acc/add_17_54/FE_OCPN31_FE_RN_119_0 | INVX3    | 0.054 |   1.446 |    1.580 | 
     | acc/add_17_54/g989/A1                 |   v   | acc/add_17_54/FE_OCPN31_FE_RN_119_0 | OAI21X1  | 0.000 |   1.446 |    1.580 | 
     | acc/add_17_54/g989/Y                  |   ^   | acc/add_17_54/n_241                 | OAI21X1  | 0.132 |   1.578 |    1.712 | 
     | acc/add_17_54/FE_RC_98_0/B            |   ^   | acc/add_17_54/n_241                 | NAND2X1  | 0.000 |   1.578 |    1.712 | 
     | acc/add_17_54/FE_RC_98_0/Y            |   v   | acc/add_17_54/FE_RN_49_0            | NAND2X1  | 0.088 |   1.666 |    1.800 | 
     | acc/add_17_54/FE_RC_97_0/B0           |   v   | acc/add_17_54/FE_RN_49_0            | OAI21X1  | 0.000 |   1.666 |    1.800 | 
     | acc/add_17_54/FE_RC_97_0/Y            |   ^   | acc/n_77                            | OAI21X1  | 0.063 |   1.729 |    1.863 | 
     | acc/accumulated_result_reg[19]/D      |   ^   | acc/n_77                            | DFFRHQX1 | 0.000 |   1.729 |    1.863 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.134 | 
     | acc/accumulated_result_reg[19]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.134 | 
     +-------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin acc/accumulated_result_reg[23]/CK 
Endpoint:   acc/accumulated_result_reg[23]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[12]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.126
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.864
- Arrival Time                  1.726
= Slack Time                    0.138
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                 Net                 |   Cell   | Delay | Arrival | Required | 
     |                                       |       |                                     |          |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------------------------------------+----------+-------+---------+----------| 
     | clk                                   |   ^   | clk                                 |          |       |   0.000 |    0.138 | 
     | acc/accumulated_result_reg[12]/CK     |   ^   | clk                                 | DFFRHQX1 | 0.000 |   0.000 |    0.138 | 
     | acc/accumulated_result_reg[12]/Q      |   ^   | mac_result[12]                      | DFFRHQX1 | 0.372 |   0.372 |    0.510 | 
     | acc/add_17_54/g1188/B                 |   ^   | mac_result[12]                      | NOR2XL   | 0.000 |   0.372 |    0.510 | 
     | acc/add_17_54/g1188/Y                 |   v   | acc/add_17_54/n_74                  | NOR2XL   | 0.107 |   0.479 |    0.617 | 
     | acc/add_17_54/g1135/A                 |   v   | acc/add_17_54/n_74                  | NOR2XL   | 0.000 |   0.479 |    0.617 | 
     | acc/add_17_54/g1135/Y                 |   ^   | acc/add_17_54/n_119                 | NOR2XL   | 0.256 |   0.735 |    0.873 | 
     | acc/add_17_54/g1103/A                 |   ^   | acc/add_17_54/n_119                 | NAND2XL  | 0.000 |   0.735 |    0.873 | 
     | acc/add_17_54/g1103/Y                 |   v   | acc/add_17_54/n_150                 | NAND2XL  | 0.296 |   1.030 |    1.169 | 
     | acc/add_17_54/FE_RC_192_0/A           |   v   | acc/add_17_54/n_150                 | NOR2X2   | 0.000 |   1.030 |    1.169 | 
     | acc/add_17_54/FE_RC_192_0/Y           |   ^   | acc/add_17_54/FE_RN_114_0           | NOR2X2   | 0.167 |   1.197 |    1.335 | 
     | acc/add_17_54/FE_RC_186_0/A0          |   ^   | acc/add_17_54/FE_RN_114_0           | AOI21X4  | 0.000 |   1.197 |    1.335 | 
     | acc/add_17_54/FE_RC_186_0/Y           |   v   | acc/add_17_54/FE_RN_119_0           | AOI21X4  | 0.116 |   1.313 |    1.451 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/A |   v   | acc/add_17_54/FE_RN_119_0           | INVX4    | 0.000 |   1.313 |    1.451 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/Y |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX4    | 0.079 |   1.392 |    1.530 | 
     | acc/add_17_54/FE_OCPC31_FE_RN_119_0/A |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX3    | 0.000 |   1.392 |    1.530 | 
     | acc/add_17_54/FE_OCPC31_FE_RN_119_0/Y |   v   | acc/add_17_54/FE_OCPN31_FE_RN_119_0 | INVX3    | 0.054 |   1.446 |    1.585 | 
     | acc/add_17_54/g987/A1                 |   v   | acc/add_17_54/FE_OCPN31_FE_RN_119_0 | OAI21X1  | 0.000 |   1.446 |    1.585 | 
     | acc/add_17_54/g987/Y                  |   ^   | acc/add_17_54/n_242                 | OAI21X1  | 0.124 |   1.570 |    1.708 | 
     | acc/add_17_54/FE_RC_96_0/A            |   ^   | acc/add_17_54/n_242                 | CLKINVX1 | 0.000 |   1.570 |    1.708 | 
     | acc/add_17_54/FE_RC_96_0/Y            |   v   | acc/add_17_54/FE_RN_48_0            | CLKINVX1 | 0.057 |   1.627 |    1.766 | 
     | acc/add_17_54/FE_RC_95_0/B            |   v   | acc/add_17_54/FE_RN_48_0            | MXI2X1   | 0.000 |   1.627 |    1.766 | 
     | acc/add_17_54/FE_RC_95_0/Y            |   ^   | acc/n_73                            | MXI2X1   | 0.098 |   1.726 |    1.864 | 
     | acc/accumulated_result_reg[23]/D      |   ^   | acc/n_73                            | DFFRHQX1 | 0.000 |   1.726 |    1.864 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.138 | 
     | acc/accumulated_result_reg[23]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.138 | 
     +-------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin acc/accumulated_result_reg[22]/CK 
Endpoint:   acc/accumulated_result_reg[22]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[12]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.129
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.861
- Arrival Time                  1.712
= Slack Time                    0.149
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                 Net                 |   Cell   | Delay | Arrival | Required | 
     |                                       |       |                                     |          |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------------------------------------+----------+-------+---------+----------| 
     | clk                                   |   ^   | clk                                 |          |       |   0.000 |    0.149 | 
     | acc/accumulated_result_reg[12]/CK     |   ^   | clk                                 | DFFRHQX1 | 0.000 |   0.000 |    0.149 | 
     | acc/accumulated_result_reg[12]/Q      |   ^   | mac_result[12]                      | DFFRHQX1 | 0.372 |   0.372 |    0.521 | 
     | acc/add_17_54/g1188/B                 |   ^   | mac_result[12]                      | NOR2XL   | 0.000 |   0.372 |    0.521 | 
     | acc/add_17_54/g1188/Y                 |   v   | acc/add_17_54/n_74                  | NOR2XL   | 0.107 |   0.479 |    0.628 | 
     | acc/add_17_54/g1135/A                 |   v   | acc/add_17_54/n_74                  | NOR2XL   | 0.000 |   0.479 |    0.628 | 
     | acc/add_17_54/g1135/Y                 |   ^   | acc/add_17_54/n_119                 | NOR2XL   | 0.256 |   0.735 |    0.884 | 
     | acc/add_17_54/g1103/A                 |   ^   | acc/add_17_54/n_119                 | NAND2XL  | 0.000 |   0.735 |    0.884 | 
     | acc/add_17_54/g1103/Y                 |   v   | acc/add_17_54/n_150                 | NAND2XL  | 0.296 |   1.030 |    1.179 | 
     | acc/add_17_54/FE_RC_192_0/A           |   v   | acc/add_17_54/n_150                 | NOR2X2   | 0.000 |   1.030 |    1.179 | 
     | acc/add_17_54/FE_RC_192_0/Y           |   ^   | acc/add_17_54/FE_RN_114_0           | NOR2X2   | 0.167 |   1.197 |    1.346 | 
     | acc/add_17_54/FE_RC_186_0/A0          |   ^   | acc/add_17_54/FE_RN_114_0           | AOI21X4  | 0.000 |   1.197 |    1.346 | 
     | acc/add_17_54/FE_RC_186_0/Y           |   v   | acc/add_17_54/FE_RN_119_0           | AOI21X4  | 0.116 |   1.313 |    1.462 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/A |   v   | acc/add_17_54/FE_RN_119_0           | INVX4    | 0.000 |   1.313 |    1.462 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/Y |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX4    | 0.079 |   1.392 |    1.541 | 
     | acc/add_17_54/FE_OCPC33_FE_RN_119_0/A |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX3    | 0.000 |   1.392 |    1.541 | 
     | acc/add_17_54/FE_OCPC33_FE_RN_119_0/Y |   v   | acc/add_17_54/FE_OCPN33_FE_RN_119_0 | INVX3    | 0.076 |   1.468 |    1.617 | 
     | acc/add_17_54/g985/A1                 |   v   | acc/add_17_54/FE_OCPN33_FE_RN_119_0 | OAI21X2  | 0.001 |   1.469 |    1.618 | 
     | acc/add_17_54/g985/Y                  |   ^   | acc/add_17_54/n_243                 | OAI21X2  | 0.102 |   1.571 |    1.720 | 
     | acc/add_17_54/FE_RC_87_0/B            |   ^   | acc/add_17_54/n_243                 | NAND2X1  | 0.000 |   1.571 |    1.720 | 
     | acc/add_17_54/FE_RC_87_0/Y            |   v   | acc/add_17_54/FE_RN_43_0            | NAND2X1  | 0.080 |   1.651 |    1.800 | 
     | acc/add_17_54/FE_RC_86_0/B0           |   v   | acc/add_17_54/FE_RN_43_0            | OAI21X1  | 0.000 |   1.651 |    1.800 | 
     | acc/add_17_54/FE_RC_86_0/Y            |   ^   | acc/n_74                            | OAI21X1  | 0.061 |   1.712 |    1.861 | 
     | acc/accumulated_result_reg[22]/D      |   ^   | acc/n_74                            | DFFRHQX1 | 0.000 |   1.712 |    1.861 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.149 | 
     | acc/accumulated_result_reg[22]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.149 | 
     +-------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin acc/accumulated_result_reg[31]/CK 
Endpoint:   acc/accumulated_result_reg[31]/D (v) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[26]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.092
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.898
- Arrival Time                  1.745
= Slack Time                    0.153
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |            Net            |   Cell   | Delay | Arrival | Required | 
     |                                   |       |                           |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+---------------------------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk                       |          |       |   0.000 |    0.153 | 
     | acc/accumulated_result_reg[26]/CK |   ^   | clk                       | DFFRHQX1 | 0.000 |   0.000 |    0.153 | 
     | acc/accumulated_result_reg[26]/Q  |   v   | mac_result[26]            | DFFRHQX1 | 0.376 |   0.376 |    0.529 | 
     | acc/add_17_54/g1210/B             |   v   | mac_result[26]            | NOR2XL   | 0.000 |   0.376 |    0.529 | 
     | acc/add_17_54/g1210/Y             |   ^   | acc/add_17_54/n_52        | NOR2XL   | 0.256 |   0.632 |    0.785 | 
     | acc/add_17_54/g1141/A             |   ^   | acc/add_17_54/n_52        | NOR2XL   | 0.000 |   0.632 |    0.785 | 
     | acc/add_17_54/g1141/Y             |   v   | acc/add_17_54/n_114       | NOR2XL   | 0.116 |   0.748 |    0.901 | 
     | acc/add_17_54/g1084/B             |   v   | acc/add_17_54/n_114       | NAND2XL  | 0.000 |   0.748 |    0.901 | 
     | acc/add_17_54/g1084/Y             |   ^   | acc/add_17_54/n_165       | NAND2XL  | 0.105 |   0.853 |    1.006 | 
     | acc/add_17_54/g1071/C0            |   ^   | acc/add_17_54/n_165       | OAI211X1 | 0.000 |   0.853 |    1.006 | 
     | acc/add_17_54/g1071/Y             |   v   | acc/add_17_54/n_177       | OAI211X1 | 0.207 |   1.060 |    1.213 | 
     | acc/add_17_54/g1070/A             |   v   | acc/add_17_54/n_177       | CLKINVX1 | 0.000 |   1.060 |    1.213 | 
     | acc/add_17_54/g1070/Y             |   ^   | acc/add_17_54/n_176       | CLKINVX1 | 0.131 |   1.191 |    1.344 | 
     | acc/add_17_54/g1042/A1            |   ^   | acc/add_17_54/n_176       | OAI211X1 | 0.000 |   1.191 |    1.344 | 
     | acc/add_17_54/g1042/Y             |   v   | acc/add_17_54/n_200       | OAI211X1 | 0.111 |   1.302 |    1.455 | 
     | acc/add_17_54/g1015/B0            |   v   | acc/add_17_54/n_200       | AOI21XL  | 0.000 |   1.302 |    1.455 | 
     | acc/add_17_54/g1015/Y             |   ^   | acc/add_17_54/n_226       | AOI21XL  | 0.189 |   1.491 |    1.644 | 
     | acc/add_17_54/g995/B0             |   ^   | acc/add_17_54/n_226       | OAI21X2  | 0.000 |   1.491 |    1.644 | 
     | acc/add_17_54/g995/Y              |   v   | acc/add_17_54/n_238       | OAI21X2  | 0.108 |   1.600 |    1.753 | 
     | acc/add_17_54/FE_RC_194_0/A       |   v   | acc/add_17_54/n_238       | NAND2X1  | 0.000 |   1.600 |    1.753 | 
     | acc/add_17_54/FE_RC_194_0/Y       |   ^   | acc/add_17_54/FE_RN_120_0 | NAND2X1  | 0.072 |   1.672 |    1.825 | 
     | acc/add_17_54/FE_RC_193_0/B0      |   ^   | acc/add_17_54/FE_RN_120_0 | OAI21X1  | 0.000 |   1.672 |    1.825 | 
     | acc/add_17_54/FE_RC_193_0/Y       |   v   | acc/n_64                  | OAI21X1  | 0.073 |   1.745 |    1.898 | 
     | acc/accumulated_result_reg[31]/D  |   v   | acc/n_64                  | DFFRHQX1 | 0.000 |   1.745 |    1.898 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.153 | 
     | acc/accumulated_result_reg[31]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.153 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin acc/accumulated_result_reg[18]/CK 
Endpoint:   acc/accumulated_result_reg[18]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[8]/Q  (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.130
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.860
- Arrival Time                  1.695
= Slack Time                    0.164
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                 Net                 |   Cell   | Delay | Arrival | Required | 
     |                                       |       |                                     |          |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------------------------------------+----------+-------+---------+----------| 
     | clk                                   |   ^   | clk                                 |          |       |   0.000 |    0.164 | 
     | acc/accumulated_result_reg[8]/CK      |   ^   | clk                                 | DFFRHQX1 | 0.000 |   0.000 |    0.164 | 
     | acc/accumulated_result_reg[8]/Q       |   v   | mac_result[8]                       | DFFRHQX1 | 0.380 |   0.380 |    0.545 | 
     | acc/add_17_54/g1176/B                 |   v   | mac_result[8]                       | NAND2XL  | 0.000 |   0.380 |    0.545 | 
     | acc/add_17_54/g1176/Y                 |   ^   | acc/add_17_54/n_86                  | NAND2XL  | 0.127 |   0.508 |    0.672 | 
     | acc/add_17_54/g1117/A0                |   ^   | acc/add_17_54/n_86                  | OAI21X1  | 0.000 |   0.508 |    0.672 | 
     | acc/add_17_54/g1117/Y                 |   v   | acc/add_17_54/n_136                 | OAI21X1  | 0.120 |   0.628 |    0.792 | 
     | acc/add_17_54/g1077/A                 |   v   | acc/add_17_54/n_136                 | NAND2XL  | 0.000 |   0.628 |    0.792 | 
     | acc/add_17_54/g1077/Y                 |   ^   | acc/add_17_54/n_172                 | NAND2XL  | 0.089 |   0.717 |    0.881 | 
     | acc/add_17_54/g1069/C0                |   ^   | acc/add_17_54/n_172                 | OAI211X1 | 0.000 |   0.717 |    0.881 | 
     | acc/add_17_54/g1069/Y                 |   v   | acc/add_17_54/n_179                 | OAI211X1 | 0.226 |   0.943 |    1.107 | 
     | acc/add_17_54/g1068/A                 |   v   | acc/add_17_54/n_179                 | CLKINVX1 | 0.000 |   0.943 |    1.107 | 
     | acc/add_17_54/g1068/Y                 |   ^   | acc/add_17_54/n_178                 | CLKINVX1 | 0.175 |   1.117 |    1.282 | 
     | acc/add_17_54/FE_RC_188_0/A1          |   ^   | acc/add_17_54/n_178                 | OAI21X2  | 0.000 |   1.117 |    1.282 | 
     | acc/add_17_54/FE_RC_188_0/Y           |   v   | acc/add_17_54/FE_RN_118_0           | OAI21X2  | 0.115 |   1.233 |    1.397 | 
     | acc/add_17_54/FE_RC_186_0/B0          |   v   | acc/add_17_54/FE_RN_118_0           | AOI21X4  | 0.000 |   1.233 |    1.397 | 
     | acc/add_17_54/FE_RC_186_0/Y           |   ^   | acc/add_17_54/FE_RN_119_0           | AOI21X4  | 0.116 |   1.348 |    1.513 | 
     | acc/add_17_54/FE_OCPC30_FE_RN_119_0/A |   ^   | acc/add_17_54/FE_RN_119_0           | INVXL    | 0.000 |   1.348 |    1.513 | 
     | acc/add_17_54/FE_OCPC30_FE_RN_119_0/Y |   v   | acc/add_17_54/FE_OCPN30_FE_RN_119_0 | INVXL    | 0.112 |   1.461 |    1.625 | 
     | acc/add_17_54/g969/A1                 |   v   | acc/add_17_54/FE_OCPN30_FE_RN_119_0 | AOI21X2  | 0.000 |   1.461 |    1.625 | 
     | acc/add_17_54/g969/Y                  |   ^   | acc/add_17_54/n_251                 | AOI21X2  | 0.117 |   1.578 |    1.743 | 
     | acc/add_17_54/FE_RC_42_0/B            |   ^   | acc/add_17_54/n_251                 | NAND2BX2 | 0.000 |   1.578 |    1.743 | 
     | acc/add_17_54/FE_RC_42_0/Y            |   v   | acc/add_17_54/FE_RN_19_0            | NAND2BX2 | 0.061 |   1.639 |    1.804 | 
     | acc/add_17_54/FE_RC_41_0/B0           |   v   | acc/add_17_54/FE_RN_19_0            | OAI21X1  | 0.000 |   1.639 |    1.804 | 
     | acc/add_17_54/FE_RC_41_0/Y            |   ^   | acc/n_78                            | OAI21X1  | 0.056 |   1.695 |    1.860 | 
     | acc/accumulated_result_reg[18]/D      |   ^   | acc/n_78                            | DFFRHQX1 | 0.000 |   1.695 |    1.860 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.164 | 
     | acc/accumulated_result_reg[18]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.164 | 
     +-------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin acc/accumulated_result_reg[24]/CK 
Endpoint:   acc/accumulated_result_reg[24]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[12]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.124
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.866
- Arrival Time                  1.698
= Slack Time                    0.169
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                 Net                 |   Cell   | Delay | Arrival | Required | 
     |                                       |       |                                     |          |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------------------------------------+----------+-------+---------+----------| 
     | clk                                   |   ^   | clk                                 |          |       |   0.000 |    0.169 | 
     | acc/accumulated_result_reg[12]/CK     |   ^   | clk                                 | DFFRHQX1 | 0.000 |   0.000 |    0.169 | 
     | acc/accumulated_result_reg[12]/Q      |   ^   | mac_result[12]                      | DFFRHQX1 | 0.372 |   0.372 |    0.540 | 
     | acc/add_17_54/g1188/B                 |   ^   | mac_result[12]                      | NOR2XL   | 0.000 |   0.372 |    0.540 | 
     | acc/add_17_54/g1188/Y                 |   v   | acc/add_17_54/n_74                  | NOR2XL   | 0.107 |   0.479 |    0.647 | 
     | acc/add_17_54/g1135/A                 |   v   | acc/add_17_54/n_74                  | NOR2XL   | 0.000 |   0.479 |    0.647 | 
     | acc/add_17_54/g1135/Y                 |   ^   | acc/add_17_54/n_119                 | NOR2XL   | 0.256 |   0.735 |    0.903 | 
     | acc/add_17_54/g1103/A                 |   ^   | acc/add_17_54/n_119                 | NAND2XL  | 0.000 |   0.735 |    0.903 | 
     | acc/add_17_54/g1103/Y                 |   v   | acc/add_17_54/n_150                 | NAND2XL  | 0.296 |   1.030 |    1.199 | 
     | acc/add_17_54/FE_RC_192_0/A           |   v   | acc/add_17_54/n_150                 | NOR2X2   | 0.000 |   1.030 |    1.199 | 
     | acc/add_17_54/FE_RC_192_0/Y           |   ^   | acc/add_17_54/FE_RN_114_0           | NOR2X2   | 0.167 |   1.197 |    1.366 | 
     | acc/add_17_54/FE_RC_186_0/A0          |   ^   | acc/add_17_54/FE_RN_114_0           | AOI21X4  | 0.000 |   1.197 |    1.366 | 
     | acc/add_17_54/FE_RC_186_0/Y           |   v   | acc/add_17_54/FE_RN_119_0           | AOI21X4  | 0.116 |   1.313 |    1.482 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/A |   v   | acc/add_17_54/FE_RN_119_0           | INVX4    | 0.000 |   1.313 |    1.482 | 
     | acc/add_17_54/FE_OCPC28_FE_RN_119_0/Y |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX4    | 0.079 |   1.392 |    1.561 | 
     | acc/add_17_54/FE_OCPC33_FE_RN_119_0/A |   ^   | acc/add_17_54/FE_OCPN28_FE_RN_119_0 | INVX3    | 0.000 |   1.392 |    1.561 | 
     | acc/add_17_54/FE_OCPC33_FE_RN_119_0/Y |   v   | acc/add_17_54/FE_OCPN33_FE_RN_119_0 | INVX3    | 0.076 |   1.468 |    1.637 | 
     | acc/add_17_54/g993/A1                 |   v   | acc/add_17_54/FE_OCPN33_FE_RN_119_0 | OAI21X2  | 0.001 |   1.469 |    1.637 | 
     | acc/add_17_54/g993/Y                  |   ^   | acc/add_17_54/n_239                 | OAI21X2  | 0.095 |   1.564 |    1.733 | 
     | acc/add_17_54/FE_RC_92_0/B            |   ^   | acc/add_17_54/n_239                 | NAND2X1  | 0.000 |   1.564 |    1.733 | 
     | acc/add_17_54/FE_RC_92_0/Y            |   v   | acc/add_17_54/FE_RN_46_0            | NAND2X1  | 0.076 |   1.641 |    1.809 | 
     | acc/add_17_54/FE_RC_91_0/B0           |   v   | acc/add_17_54/FE_RN_46_0            | OAI21X1  | 0.000 |   1.641 |    1.809 | 
     | acc/add_17_54/FE_RC_91_0/Y            |   ^   | acc/n_72                            | OAI21X1  | 0.057 |   1.698 |    1.866 | 
     | acc/accumulated_result_reg[24]/D      |   ^   | acc/n_72                            | DFFRHQX1 | 0.000 |   1.698 |    1.866 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.169 | 
     | acc/accumulated_result_reg[24]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.169 | 
     +-------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin acc/accumulated_result_reg[16]/CK 
Endpoint:   acc/accumulated_result_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[8]/Q  (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.138
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.852
- Arrival Time                  1.593
= Slack Time                    0.259
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                 Net                 |   Cell   | Delay | Arrival | Required | 
     |                                       |       |                                     |          |       |  Time   |   Time   | 
     |---------------------------------------+-------+-------------------------------------+----------+-------+---------+----------| 
     | clk                                   |   ^   | clk                                 |          |       |   0.000 |    0.259 | 
     | acc/accumulated_result_reg[8]/CK      |   ^   | clk                                 | DFFRHQX1 | 0.000 |   0.000 |    0.259 | 
     | acc/accumulated_result_reg[8]/Q       |   v   | mac_result[8]                       | DFFRHQX1 | 0.380 |   0.380 |    0.640 | 
     | acc/add_17_54/g1176/B                 |   v   | mac_result[8]                       | NAND2XL  | 0.000 |   0.380 |    0.640 | 
     | acc/add_17_54/g1176/Y                 |   ^   | acc/add_17_54/n_86                  | NAND2XL  | 0.127 |   0.508 |    0.767 | 
     | acc/add_17_54/g1117/A0                |   ^   | acc/add_17_54/n_86                  | OAI21X1  | 0.000 |   0.508 |    0.767 | 
     | acc/add_17_54/g1117/Y                 |   v   | acc/add_17_54/n_136                 | OAI21X1  | 0.120 |   0.628 |    0.887 | 
     | acc/add_17_54/g1077/A                 |   v   | acc/add_17_54/n_136                 | NAND2XL  | 0.000 |   0.628 |    0.887 | 
     | acc/add_17_54/g1077/Y                 |   ^   | acc/add_17_54/n_172                 | NAND2XL  | 0.089 |   0.717 |    0.976 | 
     | acc/add_17_54/g1069/C0                |   ^   | acc/add_17_54/n_172                 | OAI211X1 | 0.000 |   0.717 |    0.976 | 
     | acc/add_17_54/g1069/Y                 |   v   | acc/add_17_54/n_179                 | OAI211X1 | 0.226 |   0.943 |    1.202 | 
     | acc/add_17_54/g1068/A                 |   v   | acc/add_17_54/n_179                 | CLKINVX1 | 0.000 |   0.943 |    1.202 | 
     | acc/add_17_54/g1068/Y                 |   ^   | acc/add_17_54/n_178                 | CLKINVX1 | 0.175 |   1.117 |    1.377 | 
     | acc/add_17_54/FE_RC_188_0/A1          |   ^   | acc/add_17_54/n_178                 | OAI21X2  | 0.000 |   1.117 |    1.377 | 
     | acc/add_17_54/FE_RC_188_0/Y           |   v   | acc/add_17_54/FE_RN_118_0           | OAI21X2  | 0.115 |   1.233 |    1.492 | 
     | acc/add_17_54/FE_RC_186_0/B0          |   v   | acc/add_17_54/FE_RN_118_0           | AOI21X4  | 0.000 |   1.233 |    1.492 | 
     | acc/add_17_54/FE_RC_186_0/Y           |   ^   | acc/add_17_54/FE_RN_119_0           | AOI21X4  | 0.116 |   1.348 |    1.608 | 
     | acc/add_17_54/FE_OCPC30_FE_RN_119_0/A |   ^   | acc/add_17_54/FE_RN_119_0           | INVXL    | 0.000 |   1.348 |    1.608 | 
     | acc/add_17_54/FE_OCPC30_FE_RN_119_0/Y |   v   | acc/add_17_54/FE_OCPN30_FE_RN_119_0 | INVXL    | 0.112 |   1.461 |    1.720 | 
     | acc/add_17_54/g1005/B                 |   v   | acc/add_17_54/FE_OCPN30_FE_RN_119_0 | MXI2XL   | 0.000 |   1.461 |    1.720 | 
     | acc/add_17_54/g1005/Y                 |   ^   | acc/n_81                            | MXI2XL   | 0.132 |   1.593 |    1.852 | 
     | acc/accumulated_result_reg[16]/D      |   ^   | acc/n_81                            | DFFRHQX1 | 0.000 |   1.593 |    1.852 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.259 | 
     | acc/accumulated_result_reg[16]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.259 | 
     +-------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin acc/accumulated_result_reg[15]/CK 
Endpoint:   acc/accumulated_result_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[8]/Q  (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.132
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.858
- Arrival Time                  1.557
= Slack Time                    0.301
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |           Net            |   Cell   | Delay | Arrival | Required | 
     |                                  |       |                          |          |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk                      |          |       |   0.000 |    0.301 | 
     | acc/accumulated_result_reg[8]/CK |   ^   | clk                      | DFFRHQX1 | 0.000 |   0.000 |    0.301 | 
     | acc/accumulated_result_reg[8]/Q  |   ^   | mac_result[8]            | DFFRHQX1 | 0.375 |   0.375 |    0.676 | 
     | acc/add_17_54/g1184/B            |   ^   | mac_result[8]            | NOR2XL   | 0.000 |   0.375 |    0.676 | 
     | acc/add_17_54/g1184/Y            |   v   | acc/add_17_54/n_78       | NOR2XL   | 0.103 |   0.478 |    0.779 | 
     | acc/add_17_54/g1143/A            |   v   | acc/add_17_54/n_78       | NOR2XL   | 0.000 |   0.478 |    0.779 | 
     | acc/add_17_54/g1143/Y            |   ^   | acc/add_17_54/n_113      | NOR2XL   | 0.185 |   0.663 |    0.964 | 
     | acc/add_17_54/g1101/A            |   ^   | acc/add_17_54/n_113      | NAND2XL  | 0.000 |   0.663 |    0.964 | 
     | acc/add_17_54/g1101/Y            |   v   | acc/add_17_54/n_153      | NAND2XL  | 0.309 |   0.972 |    1.272 | 
     | acc/add_17_54/g1100/A            |   v   | acc/add_17_54/n_153      | CLKINVX1 | 0.000 |   0.972 |    1.272 | 
     | acc/add_17_54/g1100/Y            |   ^   | acc/add_17_54/n_152      | CLKINVX1 | 0.134 |   1.106 |    1.406 | 
     | acc/add_17_54/g1097/B            |   ^   | acc/add_17_54/n_152      | NAND2XL  | 0.000 |   1.106 |    1.406 | 
     | acc/add_17_54/g1097/Y            |   v   | acc/add_17_54/n_156      | NAND2XL  | 0.125 |   1.231 |    1.531 | 
     | acc/add_17_54/g1013/A0           |   v   | acc/add_17_54/n_156      | OAI21X1  | 0.000 |   1.231 |    1.531 | 
     | acc/add_17_54/g1013/Y            |   ^   | acc/add_17_54/n_228      | OAI21X1  | 0.163 |   1.394 |    1.695 | 
     | acc/add_17_54/FE_RC_112_0/B      |   ^   | acc/add_17_54/n_228      | NAND2X1  | 0.000 |   1.394 |    1.695 | 
     | acc/add_17_54/FE_RC_112_0/Y      |   v   | acc/add_17_54/FE_RN_56_0 | NAND2X1  | 0.094 |   1.488 |    1.789 | 
     | acc/add_17_54/FE_RC_111_0/B0     |   v   | acc/add_17_54/FE_RN_56_0 | OAI21X1  | 0.000 |   1.488 |    1.789 | 
     | acc/add_17_54/FE_RC_111_0/Y      |   ^   | acc/n_82                 | OAI21X1  | 0.069 |   1.557 |    1.858 | 
     | acc/accumulated_result_reg[15]/D |   ^   | acc/n_82                 | DFFRHQX1 | 0.000 |   1.557 |    1.858 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.301 | 
     | acc/accumulated_result_reg[15]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.301 | 
     +-------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin acc/accumulated_result_reg[13]/CK 
Endpoint:   acc/accumulated_result_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[8]/Q  (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.133
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.857
- Arrival Time                  1.516
= Slack Time                    0.342
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |           Net            |   Cell   | Delay | Arrival | Required | 
     |                                  |       |                          |          |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk                      |          |       |   0.000 |    0.342 | 
     | acc/accumulated_result_reg[8]/CK |   ^   | clk                      | DFFRHQX1 | 0.000 |   0.000 |    0.342 | 
     | acc/accumulated_result_reg[8]/Q  |   ^   | mac_result[8]            | DFFRHQX1 | 0.375 |   0.375 |    0.716 | 
     | acc/add_17_54/g1184/B            |   ^   | mac_result[8]            | NOR2XL   | 0.000 |   0.375 |    0.716 | 
     | acc/add_17_54/g1184/Y            |   v   | acc/add_17_54/n_78       | NOR2XL   | 0.103 |   0.478 |    0.820 | 
     | acc/add_17_54/g1143/A            |   v   | acc/add_17_54/n_78       | NOR2XL   | 0.000 |   0.478 |    0.820 | 
     | acc/add_17_54/g1143/Y            |   ^   | acc/add_17_54/n_113      | NOR2XL   | 0.185 |   0.663 |    1.005 | 
     | acc/add_17_54/g1101/A            |   ^   | acc/add_17_54/n_113      | NAND2XL  | 0.000 |   0.663 |    1.005 | 
     | acc/add_17_54/g1101/Y            |   v   | acc/add_17_54/n_153      | NAND2XL  | 0.309 |   0.972 |    1.313 | 
     | acc/add_17_54/g1100/A            |   v   | acc/add_17_54/n_153      | CLKINVX1 | 0.000 |   0.972 |    1.313 | 
     | acc/add_17_54/g1100/Y            |   ^   | acc/add_17_54/n_152      | CLKINVX1 | 0.134 |   1.106 |    1.447 | 
     | acc/add_17_54/g1086/B            |   ^   | acc/add_17_54/n_152      | NAND2BXL | 0.000 |   1.106 |    1.447 | 
     | acc/add_17_54/g1086/Y            |   v   | acc/add_17_54/n_163      | NAND2BXL | 0.104 |   1.210 |    1.551 | 
     | acc/add_17_54/g1010/A0           |   v   | acc/add_17_54/n_163      | OAI21X1  | 0.000 |   1.210 |    1.551 | 
     | acc/add_17_54/g1010/Y            |   ^   | acc/add_17_54/n_231      | OAI21X1  | 0.149 |   1.359 |    1.701 | 
     | acc/add_17_54/FE_RC_106_0/B      |   ^   | acc/add_17_54/n_231      | NAND2X1  | 0.000 |   1.359 |    1.701 | 
     | acc/add_17_54/FE_RC_106_0/Y      |   v   | acc/add_17_54/FE_RN_53_0 | NAND2X1  | 0.087 |   1.446 |    1.788 | 
     | acc/add_17_54/FE_RC_105_0/B0     |   v   | acc/add_17_54/FE_RN_53_0 | OAI21X1  | 0.000 |   1.446 |    1.788 | 
     | acc/add_17_54/FE_RC_105_0/Y      |   ^   | acc/n_84                 | OAI21X1  | 0.070 |   1.516 |    1.857 | 
     | acc/accumulated_result_reg[13]/D |   ^   | acc/n_84                 | DFFRHQX1 | 0.000 |   1.516 |    1.857 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.342 | 
     | acc/accumulated_result_reg[13]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.342 | 
     +-------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin acc/accumulated_result_reg[14]/CK 
Endpoint:   acc/accumulated_result_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[8]/Q  (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.126
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.864
- Arrival Time                  1.512
= Slack Time                    0.352
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |           Net            |   Cell   | Delay | Arrival | Required | 
     |                                  |       |                          |          |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk                      |          |       |   0.000 |    0.352 | 
     | acc/accumulated_result_reg[8]/CK |   ^   | clk                      | DFFRHQX1 | 0.000 |   0.000 |    0.352 | 
     | acc/accumulated_result_reg[8]/Q  |   ^   | mac_result[8]            | DFFRHQX1 | 0.375 |   0.375 |    0.727 | 
     | acc/add_17_54/g1184/B            |   ^   | mac_result[8]            | NOR2XL   | 0.000 |   0.375 |    0.727 | 
     | acc/add_17_54/g1184/Y            |   v   | acc/add_17_54/n_78       | NOR2XL   | 0.103 |   0.478 |    0.830 | 
     | acc/add_17_54/g1143/A            |   v   | acc/add_17_54/n_78       | NOR2XL   | 0.000 |   0.478 |    0.830 | 
     | acc/add_17_54/g1143/Y            |   ^   | acc/add_17_54/n_113      | NOR2XL   | 0.185 |   0.663 |    1.015 | 
     | acc/add_17_54/g1101/A            |   ^   | acc/add_17_54/n_113      | NAND2XL  | 0.000 |   0.663 |    1.015 | 
     | acc/add_17_54/g1101/Y            |   v   | acc/add_17_54/n_153      | NAND2XL  | 0.309 |   0.972 |    1.324 | 
     | acc/add_17_54/g1100/A            |   v   | acc/add_17_54/n_153      | CLKINVX1 | 0.000 |   0.972 |    1.324 | 
     | acc/add_17_54/g1100/Y            |   ^   | acc/add_17_54/n_152      | CLKINVX1 | 0.134 |   1.106 |    1.458 | 
     | acc/add_17_54/g1082/B            |   ^   | acc/add_17_54/n_152      | NAND2XL  | 0.000 |   1.106 |    1.458 | 
     | acc/add_17_54/g1082/Y            |   v   | acc/add_17_54/n_167      | NAND2XL  | 0.106 |   1.212 |    1.564 | 
     | acc/add_17_54/g1011/A0           |   v   | acc/add_17_54/n_167      | OAI21X1  | 0.000 |   1.212 |    1.564 | 
     | acc/add_17_54/g1011/Y            |   ^   | acc/add_17_54/n_230      | OAI21X1  | 0.156 |   1.368 |    1.720 | 
     | acc/add_17_54/FE_RC_114_0/A      |   ^   | acc/add_17_54/n_230      | NAND2X1  | 0.000 |   1.368 |    1.720 | 
     | acc/add_17_54/FE_RC_114_0/Y      |   v   | acc/add_17_54/FE_RN_57_0 | NAND2X1  | 0.085 |   1.453 |    1.805 | 
     | acc/add_17_54/FE_RC_113_0/B0     |   v   | acc/add_17_54/FE_RN_57_0 | OAI21X1  | 0.000 |   1.453 |    1.805 | 
     | acc/add_17_54/FE_RC_113_0/Y      |   ^   | acc/n_83                 | OAI21X1  | 0.059 |   1.512 |    1.864 | 
     | acc/accumulated_result_reg[14]/D |   ^   | acc/n_83                 | DFFRHQX1 | 0.000 |   1.512 |    1.864 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.352 | 
     | acc/accumulated_result_reg[14]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.352 | 
     +-------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin acc/accumulated_result_reg[12]/CK 
Endpoint:   acc/accumulated_result_reg[12]/D (v) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[8]/Q  (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.091
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.899
- Arrival Time                  1.403
= Slack Time                    0.496
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |           Net            |   Cell   | Delay | Arrival | Required | 
     |                                  |       |                          |          |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------------------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk                      |          |       |   0.000 |    0.496 | 
     | acc/accumulated_result_reg[8]/CK |   ^   | clk                      | DFFRHQX1 | 0.000 |   0.000 |    0.496 | 
     | acc/accumulated_result_reg[8]/Q  |   v   | mac_result[8]            | DFFRHQX1 | 0.380 |   0.380 |    0.876 | 
     | acc/add_17_54/g1176/B            |   v   | mac_result[8]            | NAND2XL  | 0.000 |   0.380 |    0.876 | 
     | acc/add_17_54/g1176/Y            |   ^   | acc/add_17_54/n_86       | NAND2XL  | 0.127 |   0.508 |    1.004 | 
     | acc/add_17_54/g1117/A0           |   ^   | acc/add_17_54/n_86       | OAI21X1  | 0.000 |   0.508 |    1.004 | 
     | acc/add_17_54/g1117/Y            |   v   | acc/add_17_54/n_136      | OAI21X1  | 0.120 |   0.628 |    1.124 | 
     | acc/add_17_54/g1077/A            |   v   | acc/add_17_54/n_136      | NAND2XL  | 0.000 |   0.628 |    1.124 | 
     | acc/add_17_54/g1077/Y            |   ^   | acc/add_17_54/n_172      | NAND2XL  | 0.089 |   0.717 |    1.213 | 
     | acc/add_17_54/g1069/C0           |   ^   | acc/add_17_54/n_172      | OAI211X1 | 0.000 |   0.717 |    1.213 | 
     | acc/add_17_54/g1069/Y            |   v   | acc/add_17_54/n_179      | OAI211X1 | 0.226 |   0.943 |    1.439 | 
     | acc/add_17_54/g1068/A            |   v   | acc/add_17_54/n_179      | CLKINVX1 | 0.000 |   0.943 |    1.439 | 
     | acc/add_17_54/g1068/Y            |   ^   | acc/add_17_54/n_178      | CLKINVX1 | 0.175 |   1.117 |    1.613 | 
     | acc/add_17_54/g1016/B0           |   ^   | acc/add_17_54/n_178      | OAI21X1  | 0.000 |   1.117 |    1.613 | 
     | acc/add_17_54/g1016/Y            |   v   | acc/add_17_54/n_225      | OAI21X1  | 0.129 |   1.246 |    1.742 | 
     | acc/add_17_54/FE_RC_110_0/A      |   v   | acc/add_17_54/n_225      | NAND2X1  | 0.000 |   1.246 |    1.742 | 
     | acc/add_17_54/FE_RC_110_0/Y      |   ^   | acc/add_17_54/FE_RN_55_0 | NAND2X1  | 0.080 |   1.326 |    1.822 | 
     | acc/add_17_54/FE_RC_109_0/B0     |   ^   | acc/add_17_54/FE_RN_55_0 | OAI21X1  | 0.000 |   1.326 |    1.822 | 
     | acc/add_17_54/FE_RC_109_0/Y      |   v   | acc/n_85                 | OAI21X1  | 0.077 |   1.403 |    1.899 | 
     | acc/accumulated_result_reg[12]/D |   v   | acc/n_85                 | DFFRHQX1 | 0.000 |   1.403 |    1.899 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.496 | 
     | acc/accumulated_result_reg[12]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.496 | 
     +-------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin acc/accumulated_result_reg[11]/CK 
Endpoint:   acc/accumulated_result_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[3]/Q  (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.122
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.868
- Arrival Time                  1.269
= Slack Time                    0.599
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |             Net              |   Cell   | Delay | Arrival | Required | 
     |                                  |       |                              |          |       |  Time   |   Time   | 
     |----------------------------------+-------+------------------------------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk                          |          |       |   0.000 |    0.599 | 
     | acc/accumulated_result_reg[3]/CK |   ^   | clk                          | DFFRHQX1 | 0.000 |   0.000 |    0.599 | 
     | acc/accumulated_result_reg[3]/Q  |   v   | mac_result[3]                | DFFRHQX1 | 0.397 |   0.397 |    0.997 | 
     | acc/add_17_54/g1236/A            |   v   | mac_result[3]                | NAND2X1  | 0.000 |   0.397 |    0.997 | 
     | acc/add_17_54/g1236/Y            |   ^   | acc/add_17_54/n_28           | NAND2X1  | 0.104 |   0.501 |    1.101 | 
     | acc/add_17_54/g1078/A            |   ^   | acc/add_17_54/n_28           | NAND2X2  | 0.000 |   0.501 |    1.101 | 
     | acc/add_17_54/g1078/Y            |   v   | acc/add_17_54/n_171          | NAND2X2  | 0.100 |   0.601 |    1.201 | 
     | acc/add_17_54/FE_RC_289_0/B      |   v   | acc/add_17_54/n_171          | NOR2X4   | 0.000 |   0.601 |    1.201 | 
     | acc/add_17_54/FE_RC_289_0/Y      |   ^   | acc/add_17_54/FE_OCPN2_n_183 | NOR2X4   | 0.109 |   0.710 |    1.310 | 
     | acc/add_17_54/FE_RC_371_0/A      |   ^   | acc/add_17_54/FE_OCPN2_n_183 | NAND3X6  | 0.000 |   0.710 |    1.310 | 
     | acc/add_17_54/FE_RC_371_0/Y      |   v   | acc/add_17_54/n_309          | NAND3X6  | 0.112 |   0.823 |    1.422 | 
     | acc/add_17_54/g1035/A            |   v   | acc/add_17_54/n_309          | CLKINVX1 | 0.000 |   0.823 |    1.422 | 
     | acc/add_17_54/g1035/Y            |   ^   | acc/add_17_54/n_206          | CLKINVX1 | 0.080 |   0.903 |    1.502 | 
     | acc/add_17_54/FE_OCPC8_n_206/A   |   ^   | acc/add_17_54/n_206          | CLKBUFX6 | 0.000 |   0.903 |    1.502 | 
     | acc/add_17_54/FE_OCPC8_n_206/Y   |   ^   | acc/add_17_54/FE_OCPN8_n_206 | CLKBUFX6 | 0.124 |   1.027 |    1.626 | 
     | acc/add_17_54/g1014/A1           |   ^   | acc/add_17_54/FE_OCPN8_n_206 | OAI21X2  | 0.000 |   1.027 |    1.626 | 
     | acc/add_17_54/g1014/Y            |   v   | acc/add_17_54/n_227          | OAI21X2  | 0.066 |   1.093 |    1.692 | 
     | acc/add_17_54/g1257/B            |   v   | acc/add_17_54/n_227          | XOR2XL   | 0.000 |   1.093 |    1.692 | 
     | acc/add_17_54/g1257/Y            |   ^   | acc/n_86                     | XOR2XL   | 0.176 |   1.269 |    1.868 | 
     | acc/accumulated_result_reg[11]/D |   ^   | acc/n_86                     | DFFRHQX1 | 0.000 |   1.269 |    1.868 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.599 | 
     | acc/accumulated_result_reg[11]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.599 | 
     +-------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin acc/accumulated_result_reg[9]/CK 
Endpoint:   acc/accumulated_result_reg[9]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[3]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.131
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.859
- Arrival Time                  1.247
= Slack Time                    0.612
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |             Net              |   Cell   | Delay | Arrival | Required | 
     |                                  |       |                              |          |       |  Time   |   Time   | 
     |----------------------------------+-------+------------------------------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk                          |          |       |   0.000 |    0.612 | 
     | acc/accumulated_result_reg[3]/CK |   ^   | clk                          | DFFRHQX1 | 0.000 |   0.000 |    0.612 | 
     | acc/accumulated_result_reg[3]/Q  |   v   | mac_result[3]                | DFFRHQX1 | 0.397 |   0.397 |    1.010 | 
     | acc/add_17_54/g1236/A            |   v   | mac_result[3]                | NAND2X1  | 0.000 |   0.397 |    1.010 | 
     | acc/add_17_54/g1236/Y            |   ^   | acc/add_17_54/n_28           | NAND2X1  | 0.104 |   0.501 |    1.114 | 
     | acc/add_17_54/g1078/A            |   ^   | acc/add_17_54/n_28           | NAND2X2  | 0.000 |   0.501 |    1.114 | 
     | acc/add_17_54/g1078/Y            |   v   | acc/add_17_54/n_171          | NAND2X2  | 0.100 |   0.601 |    1.214 | 
     | acc/add_17_54/FE_RC_289_0/B      |   v   | acc/add_17_54/n_171          | NOR2X4   | 0.000 |   0.601 |    1.214 | 
     | acc/add_17_54/FE_RC_289_0/Y      |   ^   | acc/add_17_54/FE_OCPN2_n_183 | NOR2X4   | 0.109 |   0.710 |    1.323 | 
     | acc/add_17_54/FE_RC_371_0/A      |   ^   | acc/add_17_54/FE_OCPN2_n_183 | NAND3X6  | 0.000 |   0.710 |    1.323 | 
     | acc/add_17_54/FE_RC_371_0/Y      |   v   | acc/add_17_54/n_309          | NAND3X6  | 0.112 |   0.823 |    1.435 | 
     | acc/add_17_54/g1035/A            |   v   | acc/add_17_54/n_309          | CLKINVX1 | 0.000 |   0.823 |    1.435 | 
     | acc/add_17_54/g1035/Y            |   ^   | acc/add_17_54/n_206          | CLKINVX1 | 0.080 |   0.903 |    1.515 | 
     | acc/add_17_54/FE_OCPC8_n_206/A   |   ^   | acc/add_17_54/n_206          | CLKBUFX6 | 0.000 |   0.903 |    1.515 | 
     | acc/add_17_54/FE_OCPC8_n_206/Y   |   ^   | acc/add_17_54/FE_OCPN8_n_206 | CLKBUFX6 | 0.124 |   1.027 |    1.639 | 
     | acc/add_17_54/g1007/A1           |   ^   | acc/add_17_54/FE_OCPN8_n_206 | OAI21X1  | 0.000 |   1.027 |    1.639 | 
     | acc/add_17_54/g1007/Y            |   v   | acc/add_17_54/n_234          | OAI21X1  | 0.101 |   1.128 |    1.740 | 
     | acc/add_17_54/FE_RC_103_0/A1     |   v   | acc/add_17_54/n_234          | OAI21X1  | 0.000 |   1.128 |    1.740 | 
     | acc/add_17_54/FE_RC_103_0/Y      |   ^   | acc/n_88                     | OAI21X1  | 0.119 |   1.247 |    1.859 | 
     | acc/accumulated_result_reg[9]/D  |   ^   | acc/n_88                     | DFFRHQX1 | 0.000 |   1.247 |    1.859 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                  |       |       |          |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |          |       |   0.000 |   -0.612 | 
     | acc/accumulated_result_reg[9]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.612 | 
     +------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin acc/accumulated_result_reg[10]/CK 
Endpoint:   acc/accumulated_result_reg[10]/D (v) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[3]/Q  (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.089
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.901
- Arrival Time                  1.274
= Slack Time                    0.627
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |             Net              |   Cell   | Delay | Arrival | Required | 
     |                                  |       |                              |          |       |  Time   |   Time   | 
     |----------------------------------+-------+------------------------------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk                          |          |       |   0.000 |    0.627 | 
     | acc/accumulated_result_reg[3]/CK |   ^   | clk                          | DFFRHQX1 | 0.000 |   0.000 |    0.627 | 
     | acc/accumulated_result_reg[3]/Q  |   v   | mac_result[3]                | DFFRHQX1 | 0.397 |   0.397 |    1.025 | 
     | acc/add_17_54/g1236/A            |   v   | mac_result[3]                | NAND2X1  | 0.000 |   0.397 |    1.025 | 
     | acc/add_17_54/g1236/Y            |   ^   | acc/add_17_54/n_28           | NAND2X1  | 0.104 |   0.501 |    1.129 | 
     | acc/add_17_54/g1078/A            |   ^   | acc/add_17_54/n_28           | NAND2X2  | 0.000 |   0.501 |    1.129 | 
     | acc/add_17_54/g1078/Y            |   v   | acc/add_17_54/n_171          | NAND2X2  | 0.100 |   0.601 |    1.229 | 
     | acc/add_17_54/FE_RC_289_0/B      |   v   | acc/add_17_54/n_171          | NOR2X4   | 0.000 |   0.601 |    1.229 | 
     | acc/add_17_54/FE_RC_289_0/Y      |   ^   | acc/add_17_54/FE_OCPN2_n_183 | NOR2X4   | 0.109 |   0.710 |    1.338 | 
     | acc/add_17_54/FE_RC_371_0/A      |   ^   | acc/add_17_54/FE_OCPN2_n_183 | NAND3X6  | 0.000 |   0.710 |    1.338 | 
     | acc/add_17_54/FE_RC_371_0/Y      |   v   | acc/add_17_54/n_309          | NAND3X6  | 0.112 |   0.823 |    1.450 | 
     | acc/add_17_54/g1035/A            |   v   | acc/add_17_54/n_309          | CLKINVX1 | 0.000 |   0.823 |    1.450 | 
     | acc/add_17_54/g1035/Y            |   ^   | acc/add_17_54/n_206          | CLKINVX1 | 0.080 |   0.903 |    1.530 | 
     | acc/add_17_54/FE_OCPC8_n_206/A   |   ^   | acc/add_17_54/n_206          | CLKBUFX6 | 0.000 |   0.903 |    1.530 | 
     | acc/add_17_54/FE_OCPC8_n_206/Y   |   ^   | acc/add_17_54/FE_OCPN8_n_206 | CLKBUFX6 | 0.124 |   1.027 |    1.654 | 
     | acc/add_17_54/g1006/A1           |   ^   | acc/add_17_54/FE_OCPN8_n_206 | OAI21X1  | 0.000 |   1.027 |    1.654 | 
     | acc/add_17_54/g1006/Y            |   v   | acc/add_17_54/n_235          | OAI21X1  | 0.100 |   1.127 |    1.754 | 
     | acc/add_17_54/FE_RC_108_0/A      |   v   | acc/add_17_54/n_235          | NAND2X1  | 0.000 |   1.127 |    1.754 | 
     | acc/add_17_54/FE_RC_108_0/Y      |   ^   | acc/add_17_54/FE_RN_54_0     | NAND2X1  | 0.073 |   1.199 |    1.827 | 
     | acc/add_17_54/FE_RC_107_0/B0     |   ^   | acc/add_17_54/FE_RN_54_0     | OAI21X1  | 0.000 |   1.199 |    1.827 | 
     | acc/add_17_54/FE_RC_107_0/Y      |   v   | acc/n_87                     | OAI21X1  | 0.075 |   1.274 |    1.901 | 
     | acc/accumulated_result_reg[10]/D |   v   | acc/n_87                     | DFFRHQX1 | 0.000 |   1.274 |    1.901 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                   |       |       |          |       |  Time   |   Time   | 
     |-----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                               |   ^   | clk   |          |       |   0.000 |   -0.627 | 
     | acc/accumulated_result_reg[10]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.627 | 
     +-------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin acc/accumulated_result_reg[6]/CK 
Endpoint:   acc/accumulated_result_reg[6]/D (v) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[3]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.085
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.905
- Arrival Time                  1.205
= Slack Time                    0.700
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |             Net              |   Cell   | Delay | Arrival | Required | 
     |                                  |       |                              |          |       |  Time   |   Time   | 
     |----------------------------------+-------+------------------------------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk                          |          |       |   0.000 |    0.700 | 
     | acc/accumulated_result_reg[3]/CK |   ^   | clk                          | DFFRHQX1 | 0.000 |   0.000 |    0.700 | 
     | acc/accumulated_result_reg[3]/Q  |   v   | mac_result[3]                | DFFRHQX1 | 0.397 |   0.397 |    1.098 | 
     | acc/add_17_54/g1236/A            |   v   | mac_result[3]                | NAND2X1  | 0.000 |   0.397 |    1.098 | 
     | acc/add_17_54/g1236/Y            |   ^   | acc/add_17_54/n_28           | NAND2X1  | 0.104 |   0.501 |    1.202 | 
     | acc/add_17_54/g1078/A            |   ^   | acc/add_17_54/n_28           | NAND2X2  | 0.000 |   0.501 |    1.202 | 
     | acc/add_17_54/g1078/Y            |   v   | acc/add_17_54/n_171          | NAND2X2  | 0.100 |   0.601 |    1.302 | 
     | acc/add_17_54/FE_RC_289_0/B      |   v   | acc/add_17_54/n_171          | NOR2X4   | 0.000 |   0.601 |    1.302 | 
     | acc/add_17_54/FE_RC_289_0/Y      |   ^   | acc/add_17_54/FE_OCPN2_n_183 | NOR2X4   | 0.109 |   0.710 |    1.411 | 
     | acc/add_17_54/FE_OCPC6_n_183/A   |   ^   | acc/add_17_54/FE_OCPN2_n_183 | CLKBUFX2 | 0.000 |   0.710 |    1.411 | 
     | acc/add_17_54/FE_OCPC6_n_183/Y   |   ^   | acc/add_17_54/FE_OCPN6_n_183 | CLKBUFX2 | 0.157 |   0.867 |    1.567 | 
     | acc/add_17_54/g1047/B            |   ^   | acc/add_17_54/FE_OCPN6_n_183 | AND2X1   | 0.000 |   0.867 |    1.567 | 
     | acc/add_17_54/g1047/Y            |   ^   | acc/add_17_54/n_196          | AND2X1   | 0.149 |   1.016 |    1.717 | 
     | acc/add_17_54/g1256/B            |   ^   | acc/add_17_54/n_196          | XOR2XL   | 0.000 |   1.016 |    1.717 | 
     | acc/add_17_54/g1256/Y            |   v   | acc/n_11                     | XOR2XL   | 0.189 |   1.205 |    1.905 | 
     | acc/accumulated_result_reg[6]/D  |   v   | acc/n_11                     | DFFRHQX1 | 0.000 |   1.205 |    1.905 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                  |       |       |          |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |          |       |   0.000 |   -0.700 | 
     | acc/accumulated_result_reg[6]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.700 | 
     +------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin acc/accumulated_result_reg[8]/CK 
Endpoint:   acc/accumulated_result_reg[8]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[3]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.169
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.821
- Arrival Time                  1.108
= Slack Time                    0.713
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |             Net              |   Cell   | Delay | Arrival | Required | 
     |                                  |       |                              |          |       |  Time   |   Time   | 
     |----------------------------------+-------+------------------------------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk                          |          |       |   0.000 |    0.713 | 
     | acc/accumulated_result_reg[3]/CK |   ^   | clk                          | DFFRHQX1 | 0.000 |   0.000 |    0.713 | 
     | acc/accumulated_result_reg[3]/Q  |   ^   | mac_result[3]                | DFFRHQX1 | 0.397 |   0.397 |    1.110 | 
     | acc/add_17_54/g1236/A            |   ^   | mac_result[3]                | NAND2X1  | 0.000 |   0.397 |    1.110 | 
     | acc/add_17_54/g1236/Y            |   v   | acc/add_17_54/n_28           | NAND2X1  | 0.140 |   0.537 |    1.250 | 
     | acc/add_17_54/g1078/A            |   v   | acc/add_17_54/n_28           | NAND2X2  | 0.000 |   0.537 |    1.250 | 
     | acc/add_17_54/g1078/Y            |   ^   | acc/add_17_54/n_171          | NAND2X2  | 0.102 |   0.639 |    1.352 | 
     | acc/add_17_54/FE_RC_289_0/B      |   ^   | acc/add_17_54/n_171          | NOR2X4   | 0.000 |   0.639 |    1.352 | 
     | acc/add_17_54/FE_RC_289_0/Y      |   v   | acc/add_17_54/FE_OCPN2_n_183 | NOR2X4   | 0.062 |   0.701 |    1.414 | 
     | acc/add_17_54/FE_RC_371_0/A      |   v   | acc/add_17_54/FE_OCPN2_n_183 | NAND3X6  | 0.000 |   0.701 |    1.414 | 
     | acc/add_17_54/FE_RC_371_0/Y      |   ^   | acc/add_17_54/n_309          | NAND3X6  | 0.062 |   0.762 |    1.475 | 
     | acc/add_17_54/g1035/A            |   ^   | acc/add_17_54/n_309          | CLKINVX1 | 0.000 |   0.762 |    1.475 | 
     | acc/add_17_54/g1035/Y            |   v   | acc/add_17_54/n_206          | CLKINVX1 | 0.053 |   0.815 |    1.528 | 
     | acc/add_17_54/FE_OCPC8_n_206/A   |   v   | acc/add_17_54/n_206          | CLKBUFX6 | 0.000 |   0.815 |    1.528 | 
     | acc/add_17_54/FE_OCPC8_n_206/Y   |   v   | acc/add_17_54/FE_OCPN8_n_206 | CLKBUFX6 | 0.121 |   0.936 |    1.650 | 
     | acc/add_17_54/g1021/A            |   v   | acc/add_17_54/FE_OCPN8_n_206 | MXI2XL   | 0.000 |   0.936 |    1.650 | 
     | acc/add_17_54/g1021/Y            |   ^   | acc/n_89                     | MXI2XL   | 0.172 |   1.108 |    1.821 | 
     | acc/accumulated_result_reg[8]/D  |   ^   | acc/n_89                     | DFFRHQX1 | 0.000 |   1.108 |    1.821 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                  |       |       |          |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |          |       |   0.000 |   -0.713 | 
     | acc/accumulated_result_reg[8]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.713 | 
     +------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin acc/accumulated_result_reg[5]/CK 
Endpoint:   acc/accumulated_result_reg[5]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[3]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.147
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.843
- Arrival Time                  1.121
= Slack Time                    0.722
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |             Net              |   Cell   | Delay | Arrival | Required | 
     |                                  |       |                              |          |       |  Time   |   Time   | 
     |----------------------------------+-------+------------------------------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk                          |          |       |   0.000 |    0.722 | 
     | acc/accumulated_result_reg[3]/CK |   ^   | clk                          | DFFRHQX1 | 0.000 |   0.000 |    0.722 | 
     | acc/accumulated_result_reg[3]/Q  |   v   | mac_result[3]                | DFFRHQX1 | 0.397 |   0.397 |    1.120 | 
     | acc/add_17_54/g1236/A            |   v   | mac_result[3]                | NAND2X1  | 0.000 |   0.397 |    1.120 | 
     | acc/add_17_54/g1236/Y            |   ^   | acc/add_17_54/n_28           | NAND2X1  | 0.104 |   0.501 |    1.224 | 
     | acc/add_17_54/g1078/A            |   ^   | acc/add_17_54/n_28           | NAND2X2  | 0.000 |   0.501 |    1.224 | 
     | acc/add_17_54/g1078/Y            |   v   | acc/add_17_54/n_171          | NAND2X2  | 0.100 |   0.601 |    1.324 | 
     | acc/add_17_54/FE_RC_289_0/B      |   v   | acc/add_17_54/n_171          | NOR2X4   | 0.000 |   0.601 |    1.324 | 
     | acc/add_17_54/FE_RC_289_0/Y      |   ^   | acc/add_17_54/FE_OCPN2_n_183 | NOR2X4   | 0.109 |   0.710 |    1.433 | 
     | acc/add_17_54/FE_OCPC6_n_183/A   |   ^   | acc/add_17_54/FE_OCPN2_n_183 | CLKBUFX2 | 0.000 |   0.710 |    1.433 | 
     | acc/add_17_54/FE_OCPC6_n_183/Y   |   ^   | acc/add_17_54/FE_OCPN6_n_183 | CLKBUFX2 | 0.157 |   0.867 |    1.589 | 
     | acc/add_17_54/g1045/B            |   ^   | acc/add_17_54/FE_OCPN6_n_183 | NAND2XL  | 0.000 |   0.867 |    1.589 | 
     | acc/add_17_54/g1045/Y            |   v   | acc/add_17_54/n_197          | NAND2XL  | 0.105 |   0.972 |    1.694 | 
     | acc/add_17_54/g1026/A0           |   v   | acc/add_17_54/n_197          | OAI21XL  | 0.000 |   0.972 |    1.694 | 
     | acc/add_17_54/g1026/Y            |   ^   | acc/n_22                     | OAI21XL  | 0.149 |   1.121 |    1.843 | 
     | acc/accumulated_result_reg[5]/D  |   ^   | acc/n_22                     | DFFRHQX1 | 0.000 |   1.121 |    1.843 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                  |       |       |          |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |          |       |   0.000 |   -0.722 | 
     | acc/accumulated_result_reg[5]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.722 | 
     +------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin acc/accumulated_result_reg[7]/CK 
Endpoint:   acc/accumulated_result_reg[7]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[3]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.141
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.849
- Arrival Time                  1.124
= Slack Time                    0.724
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |             Net              |   Cell   | Delay | Arrival | Required | 
     |                                  |       |                              |          |       |  Time   |   Time   | 
     |----------------------------------+-------+------------------------------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk                          |          |       |   0.000 |    0.724 | 
     | acc/accumulated_result_reg[3]/CK |   ^   | clk                          | DFFRHQX1 | 0.000 |   0.000 |    0.724 | 
     | acc/accumulated_result_reg[3]/Q  |   v   | mac_result[3]                | DFFRHQX1 | 0.397 |   0.397 |    1.122 | 
     | acc/add_17_54/g1236/A            |   v   | mac_result[3]                | NAND2X1  | 0.000 |   0.397 |    1.122 | 
     | acc/add_17_54/g1236/Y            |   ^   | acc/add_17_54/n_28           | NAND2X1  | 0.104 |   0.501 |    1.226 | 
     | acc/add_17_54/g1078/A            |   ^   | acc/add_17_54/n_28           | NAND2X2  | 0.000 |   0.501 |    1.226 | 
     | acc/add_17_54/g1078/Y            |   v   | acc/add_17_54/n_171          | NAND2X2  | 0.100 |   0.601 |    1.326 | 
     | acc/add_17_54/FE_RC_289_0/B      |   v   | acc/add_17_54/n_171          | NOR2X4   | 0.000 |   0.601 |    1.326 | 
     | acc/add_17_54/FE_RC_289_0/Y      |   ^   | acc/add_17_54/FE_OCPN2_n_183 | NOR2X4   | 0.109 |   0.710 |    1.435 | 
     | acc/add_17_54/FE_OCPC6_n_183/A   |   ^   | acc/add_17_54/FE_OCPN2_n_183 | CLKBUFX2 | 0.000 |   0.710 |    1.435 | 
     | acc/add_17_54/FE_OCPC6_n_183/Y   |   ^   | acc/add_17_54/FE_OCPN6_n_183 | CLKBUFX2 | 0.157 |   0.867 |    1.592 | 
     | acc/add_17_54/g1049/C            |   ^   | acc/add_17_54/FE_OCPN6_n_183 | NAND3X1  | 0.000 |   0.867 |    1.592 | 
     | acc/add_17_54/g1049/Y            |   v   | acc/add_17_54/n_194          | NAND3X1  | 0.115 |   0.982 |    1.706 | 
     | acc/add_17_54/g1027/A0           |   v   | acc/add_17_54/n_194          | OAI21XL  | 0.000 |   0.982 |    1.706 | 
     | acc/add_17_54/g1027/Y            |   ^   | acc/n_91                     | OAI21XL  | 0.142 |   1.124 |    1.849 | 
     | acc/accumulated_result_reg[7]/D  |   ^   | acc/n_91                     | DFFRHQX1 | 0.000 |   1.124 |    1.849 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                  |       |       |          |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |          |       |   0.000 |   -0.724 | 
     | acc/accumulated_result_reg[7]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.724 | 
     +------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin acc/accumulated_result_reg[4]/CK 
Endpoint:   acc/accumulated_result_reg[4]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[3]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.125
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.865
- Arrival Time                  1.018
= Slack Time                    0.847
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |             Net              |   Cell   | Delay | Arrival | Required | 
     |                                  |       |                              |          |       |  Time   |   Time   | 
     |----------------------------------+-------+------------------------------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk                          |          |       |   0.000 |    0.847 | 
     | acc/accumulated_result_reg[3]/CK |   ^   | clk                          | DFFRHQX1 | 0.000 |   0.000 |    0.847 | 
     | acc/accumulated_result_reg[3]/Q  |   ^   | mac_result[3]                | DFFRHQX1 | 0.397 |   0.397 |    1.244 | 
     | acc/add_17_54/g1236/A            |   ^   | mac_result[3]                | NAND2X1  | 0.000 |   0.397 |    1.244 | 
     | acc/add_17_54/g1236/Y            |   v   | acc/add_17_54/n_28           | NAND2X1  | 0.140 |   0.537 |    1.384 | 
     | acc/add_17_54/g1078/A            |   v   | acc/add_17_54/n_28           | NAND2X2  | 0.000 |   0.537 |    1.384 | 
     | acc/add_17_54/g1078/Y            |   ^   | acc/add_17_54/n_171          | NAND2X2  | 0.102 |   0.639 |    1.486 | 
     | acc/add_17_54/FE_RC_289_0/B      |   ^   | acc/add_17_54/n_171          | NOR2X4   | 0.000 |   0.639 |    1.486 | 
     | acc/add_17_54/FE_RC_289_0/Y      |   v   | acc/add_17_54/FE_OCPN2_n_183 | NOR2X4   | 0.062 |   0.701 |    1.547 | 
     | acc/add_17_54/FE_OCPC6_n_183/A   |   v   | acc/add_17_54/FE_OCPN2_n_183 | CLKBUFX2 | 0.000 |   0.701 |    1.547 | 
     | acc/add_17_54/FE_OCPC6_n_183/Y   |   v   | acc/add_17_54/FE_OCPN6_n_183 | CLKBUFX2 | 0.147 |   0.848 |    1.694 | 
     | acc/add_17_54/g1041/B            |   v   | acc/add_17_54/FE_OCPN6_n_183 | XOR2XL   | 0.000 |   0.848 |    1.694 | 
     | acc/add_17_54/g1041/Y            |   ^   | acc/n_26                     | XOR2XL   | 0.171 |   1.018 |    1.865 | 
     | acc/accumulated_result_reg[4]/D  |   ^   | acc/n_26                     | DFFRHQX1 | 0.000 |   1.018 |    1.865 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                  |       |       |          |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |          |       |   0.000 |   -0.847 | 
     | acc/accumulated_result_reg[4]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.847 | 
     +------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin acc/accumulated_result_reg[3]/CK 
Endpoint:   acc/accumulated_result_reg[3]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[0]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.130
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.860
- Arrival Time                  0.913
= Slack Time                    0.947
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net         |   Cell   | Delay | Arrival | Required | 
     |                                  |       |                     |          |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk                 |          |       |   0.000 |    0.947 | 
     | acc/accumulated_result_reg[0]/CK |   ^   | clk                 | DFFRHQX1 | 0.000 |   0.000 |    0.947 | 
     | acc/accumulated_result_reg[0]/Q  |   ^   | mac_result[0]       | DFFRHQX1 | 0.417 |   0.417 |    1.364 | 
     | acc/add_17_54/g1234/A            |   ^   | mac_result[0]       | NAND2X2  | 0.000 |   0.417 |    1.364 | 
     | acc/add_17_54/g1234/Y            |   v   | acc/add_17_54/n_30  | NAND2X2  | 0.125 |   0.543 |    1.490 | 
     | acc/add_17_54/g1076/B            |   v   | acc/add_17_54/n_30  | NAND2X4  | 0.000 |   0.543 |    1.490 | 
     | acc/add_17_54/g1076/Y            |   ^   | acc/add_17_54/n_173 | NAND2X4  | 0.083 |   0.625 |    1.572 | 
     | acc/add_17_54/g1051/AN           |   ^   | acc/add_17_54/n_173 | NAND2BX1 | 0.000 |   0.625 |    1.572 | 
     | acc/add_17_54/g1051/Y            |   ^   | acc/add_17_54/n_192 | NAND2BX1 | 0.119 |   0.745 |    1.692 | 
     | acc/add_17_54/g1048/B            |   ^   | acc/add_17_54/n_192 | NAND2XL  | 0.000 |   0.745 |    1.692 | 
     | acc/add_17_54/g1048/Y            |   v   | acc/add_17_54/n_195 | NAND2XL  | 0.094 |   0.838 |    1.785 | 
     | acc/add_17_54/g1040/B0           |   v   | acc/add_17_54/n_195 | OAI21X1  | 0.000 |   0.838 |    1.785 | 
     | acc/add_17_54/g1040/Y            |   ^   | acc/n_37            | OAI21X1  | 0.074 |   0.913 |    1.860 | 
     | acc/accumulated_result_reg[3]/D  |   ^   | acc/n_37            | DFFRHQX1 | 0.000 |   0.913 |    1.860 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                  |       |       |          |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |          |       |   0.000 |   -0.947 | 
     | acc/accumulated_result_reg[3]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.947 | 
     +------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin acc/accumulated_result_reg[2]/CK 
Endpoint:   acc/accumulated_result_reg[2]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[2]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.844
- Arrival Time                  0.897
= Slack Time                    0.947
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |             Net              |   Cell   | Delay | Arrival | Required | 
     |                                  |       |                              |          |       |  Time   |   Time   | 
     |----------------------------------+-------+------------------------------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk                          |          |       |   0.000 |    0.947 | 
     | acc/accumulated_result_reg[2]/CK |   ^   | clk                          | DFFRHQX1 | 0.000 |   0.000 |    0.947 | 
     | acc/accumulated_result_reg[2]/Q  |   ^   | mac_result[2]                | DFFRHQX1 | 0.398 |   0.398 |    1.345 | 
     | acc/add_17_54/g1187/B            |   ^   | mac_result[2]                | NAND2X1  | 0.000 |   0.398 |    1.345 | 
     | acc/add_17_54/g1187/Y            |   v   | acc/add_17_54/n_75           | NAND2X1  | 0.127 |   0.525 |    1.472 | 
     | acc/add_17_54/FE_OCPC26_n_75/A   |   v   | acc/add_17_54/n_75           | CLKBUFX2 | 0.000 |   0.525 |    1.472 | 
     | acc/add_17_54/FE_OCPC26_n_75/Y   |   v   | acc/add_17_54/FE_OCPN26_n_75 | CLKBUFX2 | 0.152 |   0.677 |    1.624 | 
     | acc/add_17_54/g1169/B0           |   v   | acc/add_17_54/FE_OCPN26_n_75 | OAI21X1  | 0.000 |   0.677 |    1.624 | 
     | acc/add_17_54/g1169/Y            |   ^   | acc/add_17_54/n_92           | OAI21X1  | 0.055 |   0.733 |    1.680 | 
     | acc/add_17_54/g1052/B            |   ^   | acc/add_17_54/n_92           | NAND2XL  | 0.000 |   0.733 |    1.680 | 
     | acc/add_17_54/g1052/Y            |   v   | acc/add_17_54/n_191          | NAND2XL  | 0.083 |   0.815 |    1.762 | 
     | acc/add_17_54/g1050/B0           |   v   | acc/add_17_54/n_191          | OAI21XL  | 0.000 |   0.815 |    1.762 | 
     | acc/add_17_54/g1050/Y            |   ^   | acc/n_48                     | OAI21XL  | 0.082 |   0.897 |    1.844 | 
     | acc/accumulated_result_reg[2]/D  |   ^   | acc/n_48                     | DFFRHQX1 | 0.000 |   0.897 |    1.844 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                  |       |       |          |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |          |       |   0.000 |   -0.947 | 
     | acc/accumulated_result_reg[2]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -0.947 | 
     +------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin acc/accumulated_result_reg[1]/CK 
Endpoint:   acc/accumulated_result_reg[1]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[1]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.143
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.847
- Arrival Time                  0.792
= Slack Time                    1.055
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |         Net         |   Cell   | Delay | Arrival | Required | 
     |                                  |       |                     |          |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk                 |          |       |   0.000 |    1.055 | 
     | acc/accumulated_result_reg[1]/CK |   ^   | clk                 | DFFRHQX1 | 0.000 |   0.000 |    1.055 | 
     | acc/accumulated_result_reg[1]/Q  |   v   | mac_result[1]       | DFFRHQX1 | 0.400 |   0.400 |    1.455 | 
     | acc/add_17_54/g1235/A            |   v   | mac_result[1]       | NAND2X2  | 0.000 |   0.400 |    1.455 | 
     | acc/add_17_54/g1235/Y            |   ^   | acc/add_17_54/n_29  | NAND2X2  | 0.088 |   0.488 |    1.543 | 
     | acc/add_17_54/g1170/B0           |   ^   | acc/add_17_54/n_29  | OA21X1   | 0.000 |   0.488 |    1.543 | 
     | acc/add_17_54/g1170/Y            |   ^   | acc/add_17_54/n_91  | OA21X1   | 0.156 |   0.644 |    1.699 | 
     | acc/add_17_54/g1087/B            |   ^   | acc/add_17_54/n_91  | NAND2XL  | 0.000 |   0.644 |    1.699 | 
     | acc/add_17_54/g1087/Y            |   v   | acc/add_17_54/n_162 | NAND2XL  | 0.073 |   0.717 |    1.773 | 
     | acc/add_17_54/g1073/B0           |   v   | acc/add_17_54/n_162 | OAI21XL  | 0.000 |   0.717 |    1.773 | 
     | acc/add_17_54/g1073/Y            |   ^   | acc/n_59            | OAI21XL  | 0.075 |   0.792 |    1.847 | 
     | acc/accumulated_result_reg[1]/D  |   ^   | acc/n_59            | DFFRHQX1 | 0.000 |   0.792 |    1.847 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                  |       |       |          |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |          |       |   0.000 |   -1.055 | 
     | acc/accumulated_result_reg[1]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -1.055 | 
     +------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin acc/accumulated_result_reg[0]/CK 
Endpoint:   acc/accumulated_result_reg[0]/D (^) checked with  leading edge of 
'clk'
Beginpoint: acc/accumulated_result_reg[0]/Q (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: worst_case
Other End Arrival Time          0.000
- Setup                         0.124
+ Phase Shift                   2.000
- Uncertainty                   0.010
= Required Time                 1.866
- Arrival Time                  0.596
= Slack Time                    1.270
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |      Net      |   Cell   | Delay | Arrival | Required | 
     |                                  |       |               |          |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk           |          |       |   0.000 |    1.270 | 
     | acc/accumulated_result_reg[0]/CK |   ^   | clk           | DFFRHQX1 | 0.000 |   0.000 |    1.270 | 
     | acc/accumulated_result_reg[0]/Q  |   v   | mac_result[0] | DFFRHQX1 | 0.413 |   0.413 |    1.682 | 
     | acc/add_17_54/g1264/B            |   v   | mac_result[0] | XOR2XL   | 0.000 |   0.413 |    1.682 | 
     | acc/add_17_54/g1264/Y            |   ^   | acc/n_69      | XOR2XL   | 0.183 |   0.596 |    1.866 | 
     | acc/accumulated_result_reg[0]/D  |   ^   | acc/n_69      | DFFRHQX1 | 0.000 |   0.596 |    1.866 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                                  |       |       |          |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |          |       |   0.000 |   -1.270 | 
     | acc/accumulated_result_reg[0]/CK |   ^   | clk   | DFFRHQX1 | 0.000 |   0.000 |   -1.270 | 
     +------------------------------------------------------------------------------------------+ 

