
*** Running vivado
    with args -log arquitectura.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source arquitectura.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source arquitectura.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1060.703 ; gain = 0.000
Command: synth_design -top arquitectura -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8880
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1060.703 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'arquitectura' [E:/Cloud/OneDrive - Universidad de Cundinamarca/Programacion/VIVADO/Arquitectura_4bits/Arquitectura_4bits.srcs/sources_1/new/arquitectura.vhd:43]
INFO: [Synth 8-3491] module 'Unidad_control' declared at 'E:/Cloud/OneDrive - Universidad de Cundinamarca/Programacion/VIVADO/Arquitectura_4bits/Arquitectura_4bits.srcs/sources_1/new/Unidad_control.vhd:34' bound to instance 'Unidad_control_arq' of component 'Unidad_control' [E:/Cloud/OneDrive - Universidad de Cundinamarca/Programacion/VIVADO/Arquitectura_4bits/Arquitectura_4bits.srcs/sources_1/new/arquitectura.vhd:138]
INFO: [Synth 8-638] synthesizing module 'Unidad_control' [E:/Cloud/OneDrive - Universidad de Cundinamarca/Programacion/VIVADO/Arquitectura_4bits/Arquitectura_4bits.srcs/sources_1/new/Unidad_control.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Unidad_control' (1#1) [E:/Cloud/OneDrive - Universidad de Cundinamarca/Programacion/VIVADO/Arquitectura_4bits/Arquitectura_4bits.srcs/sources_1/new/Unidad_control.vhd:42]
	Parameter Data_width bound to: 8 - type: integer 
	Parameter Add_width bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ROM' declared at 'E:/Cloud/OneDrive - Universidad de Cundinamarca/Programacion/VIVADO/Arquitectura_4bits/Arquitectura_4bits.srcs/sources_1/imports/VIVADO/ROM.vhd:36' bound to instance 'ROM_arq' of component 'ROM' [E:/Cloud/OneDrive - Universidad de Cundinamarca/Programacion/VIVADO/Arquitectura_4bits/Arquitectura_4bits.srcs/sources_1/new/arquitectura.vhd:147]
INFO: [Synth 8-638] synthesizing module 'ROM' [E:/Cloud/OneDrive - Universidad de Cundinamarca/Programacion/VIVADO/Arquitectura_4bits/Arquitectura_4bits.srcs/sources_1/imports/VIVADO/ROM.vhd:48]
	Parameter Data_width bound to: 8 - type: integer 
	Parameter Add_width bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ROM' (2#1) [E:/Cloud/OneDrive - Universidad de Cundinamarca/Programacion/VIVADO/Arquitectura_4bits/Arquitectura_4bits.srcs/sources_1/imports/VIVADO/ROM.vhd:48]
INFO: [Synth 8-3491] module 'decodificador' declared at 'E:/Cloud/OneDrive - Universidad de Cundinamarca/Programacion/VIVADO/Arquitectura_4bits/Arquitectura_4bits.srcs/sources_1/new/decodificador.vhd:34' bound to instance 'decodificador_arq' of component 'decodificador' [E:/Cloud/OneDrive - Universidad de Cundinamarca/Programacion/VIVADO/Arquitectura_4bits/Arquitectura_4bits.srcs/sources_1/new/arquitectura.vhd:154]
INFO: [Synth 8-638] synthesizing module 'decodificador' [E:/Cloud/OneDrive - Universidad de Cundinamarca/Programacion/VIVADO/Arquitectura_4bits/Arquitectura_4bits.srcs/sources_1/new/decodificador.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'decodificador' (3#1) [E:/Cloud/OneDrive - Universidad de Cundinamarca/Programacion/VIVADO/Arquitectura_4bits/Arquitectura_4bits.srcs/sources_1/new/decodificador.vhd:43]
INFO: [Synth 8-3491] module 'Operaciones_ALU' declared at 'E:/Cloud/OneDrive - Universidad de Cundinamarca/Programacion/VIVADO/Arquitectura_4bits/Arquitectura_4bits.srcs/sources_1/new/Operaciones_ALU.vhd:34' bound to instance 'operacaiones_ALU_arq' of component 'Operaciones_ALU' [E:/Cloud/OneDrive - Universidad de Cundinamarca/Programacion/VIVADO/Arquitectura_4bits/Arquitectura_4bits.srcs/sources_1/new/arquitectura.vhd:164]
INFO: [Synth 8-638] synthesizing module 'Operaciones_ALU' [E:/Cloud/OneDrive - Universidad de Cundinamarca/Programacion/VIVADO/Arquitectura_4bits/Arquitectura_4bits.srcs/sources_1/new/Operaciones_ALU.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Operaciones_ALU' (4#1) [E:/Cloud/OneDrive - Universidad de Cundinamarca/Programacion/VIVADO/Arquitectura_4bits/Arquitectura_4bits.srcs/sources_1/new/Operaciones_ALU.vhd:45]
INFO: [Synth 8-3491] module 'demux_salida' declared at 'E:/Cloud/OneDrive - Universidad de Cundinamarca/Programacion/VIVADO/Arquitectura_4bits/Arquitectura_4bits.srcs/sources_1/new/demux_salida.vhd:34' bound to instance 'demux_salida_arq' of component 'demux_salida' [E:/Cloud/OneDrive - Universidad de Cundinamarca/Programacion/VIVADO/Arquitectura_4bits/Arquitectura_4bits.srcs/sources_1/new/arquitectura.vhd:175]
INFO: [Synth 8-638] synthesizing module 'demux_salida' [E:/Cloud/OneDrive - Universidad de Cundinamarca/Programacion/VIVADO/Arquitectura_4bits/Arquitectura_4bits.srcs/sources_1/new/demux_salida.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'demux_salida' (5#1) [E:/Cloud/OneDrive - Universidad de Cundinamarca/Programacion/VIVADO/Arquitectura_4bits/Arquitectura_4bits.srcs/sources_1/new/demux_salida.vhd:42]
WARNING: [Synth 8-5640] Port 'clk_i' is missing in component declaration [E:/Cloud/OneDrive - Universidad de Cundinamarca/Programacion/VIVADO/Arquitectura_4bits/Arquitectura_4bits.srcs/sources_1/new/arquitectura.vhd:93]
INFO: [Synth 8-3491] module 'registro_w' declared at 'E:/Cloud/OneDrive - Universidad de Cundinamarca/Programacion/VIVADO/Arquitectura_4bits/Arquitectura_4bits.srcs/sources_1/new/registro_w.vhd:34' bound to instance 'registro_w_arq' of component 'registro_w' [E:/Cloud/OneDrive - Universidad de Cundinamarca/Programacion/VIVADO/Arquitectura_4bits/Arquitectura_4bits.srcs/sources_1/new/arquitectura.vhd:184]
INFO: [Synth 8-638] synthesizing module 'registro_w' [E:/Cloud/OneDrive - Universidad de Cundinamarca/Programacion/VIVADO/Arquitectura_4bits/Arquitectura_4bits.srcs/sources_1/new/registro_w.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'registro_w' (6#1) [E:/Cloud/OneDrive - Universidad de Cundinamarca/Programacion/VIVADO/Arquitectura_4bits/Arquitectura_4bits.srcs/sources_1/new/registro_w.vhd:42]
	Parameter Data_width bound to: 4 - type: integer 
	Parameter Add_width bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'RAM' declared at 'E:/Cloud/OneDrive - Universidad de Cundinamarca/Programacion/VIVADO/Arquitectura_4bits/Arquitectura_4bits.srcs/sources_1/imports/VIVADO/RAM.vhd:36' bound to instance 'Ram_arq' of component 'RAM' [E:/Cloud/OneDrive - Universidad de Cundinamarca/Programacion/VIVADO/Arquitectura_4bits/Arquitectura_4bits.srcs/sources_1/new/arquitectura.vhd:191]
INFO: [Synth 8-638] synthesizing module 'RAM' [E:/Cloud/OneDrive - Universidad de Cundinamarca/Programacion/VIVADO/Arquitectura_4bits/Arquitectura_4bits.srcs/sources_1/imports/VIVADO/RAM.vhd:50]
	Parameter Data_width bound to: 4 - type: integer 
	Parameter Add_width bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAM' (7#1) [E:/Cloud/OneDrive - Universidad de Cundinamarca/Programacion/VIVADO/Arquitectura_4bits/Arquitectura_4bits.srcs/sources_1/imports/VIVADO/RAM.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'arquitectura' (8#1) [E:/Cloud/OneDrive - Universidad de Cundinamarca/Programacion/VIVADO/Arquitectura_4bits/Arquitectura_4bits.srcs/sources_1/new/arquitectura.vhd:43]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1060.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1060.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1060.703 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'Dato_o_reg' [E:/Cloud/OneDrive - Universidad de Cundinamarca/Programacion/VIVADO/Arquitectura_4bits/Arquitectura_4bits.srcs/sources_1/new/Operaciones_ALU.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1060.703 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	               16 Bit	(4 X 4 bit)          RAMs := 1     
+---Muxes : 
	   9 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1060.703 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1060.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1060.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1060.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1060.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1060.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1060.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1060.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1060.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    20|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    20|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1060.703 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1060.703 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1060.703 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1060.703 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1116.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1116.523 ; gain = 55.820
INFO: [Common 17-1381] The checkpoint 'E:/Cloud/OneDrive - Universidad de Cundinamarca/Programacion/VIVADO/Arquitectura_4bits/Arquitectura_4bits.runs/synth_1/arquitectura.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file arquitectura_utilization_synth.rpt -pb arquitectura_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 29 08:18:27 2021...
