per_cpu	,	F_6
table_map_base	,	V_46
spin_lock_init	,	F_10
shift	,	V_42
pools	,	V_23
bail	,	V_48
lazy_flush	,	V_3
iommu_large_alloc	,	V_41
iommu	,	V_2
dev	,	V_28
u32	,	T_1
iommu_tbl_range_free	,	F_24
iommu_area_alloc	,	F_20
limit	,	V_35
lock	,	V_24
npages	,	V_29
iommu_tbl_pool_init	,	F_8
unlikely	,	F_13
likely	,	F_21
IOMMU_POOL_HASHBITS	,	V_9
clear_flush	,	F_3
hash_32	,	F_7
iommu_pool	,	V_16
pass	,	V_38
largepool_start	,	V_51
pool	,	V_37
handle	,	V_30
get_pool	,	F_23
skip_span_boundary_check	,	V_14
spin_unlock_irqrestore	,	F_22
entry	,	V_50
set_flush	,	F_2
dma_addr	,	V_52
__this_cpu_read	,	F_12
boundary_size	,	V_36
align_mask	,	V_43
pool_nr	,	V_39
spin_lock_irqsave	,	F_15
hint	,	V_25
large_pool	,	V_12
npools	,	V_13
bitmap_clear	,	F_25
device	,	V_27
align_order	,	V_32
tbl	,	V_49
for_each_possible_cpu	,	F_5
BUG_ON	,	F_9
flags	,	V_4
IOMMU_NO_SPAN_BOUND	,	V_20
table_shift	,	V_11
pool_hash	,	V_33
WARN_ON_ONCE	,	F_14
ALIGN	,	F_18
dma_get_seg_boundary	,	F_19
iommu_hash_common	,	V_8
end	,	V_26
spin_lock	,	F_17
need_flush	,	F_1
DMA_ERROR_CODE	,	V_44
IOMMU_NR_POOLS	,	V_19
map	,	V_47
nr_pools	,	V_18
mask	,	V_31
iommu_tbl_range_alloc	,	F_11
setup_iommu_pool_hash	,	F_4
iommu_map_table	,	V_1
IOMMU_HAS_LARGE_POOL	,	V_21
IOMMU_NEED_FLUSH	,	V_5
again	,	V_45
start	,	V_15
i	,	V_6
spin_unlock	,	F_16
n	,	V_34
largealloc	,	V_40
p	,	V_17
do_once	,	V_7
u64	,	T_2
poolsize	,	V_22
num_entries	,	V_10
