\hypertarget{group___s_p_i___interrupt__definition}{}\section{S\+PI Interrupt Definition}
\label{group___s_p_i___interrupt__definition}\index{SPI Interrupt Definition@{SPI Interrupt Definition}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___s_p_i___interrupt__definition_ga6f0778617fc5f58086e4e29cd3781f18}\label{group___s_p_i___interrupt__definition_ga6f0778617fc5f58086e4e29cd3781f18}} 
\#define {\bfseries S\+P\+I\+\_\+\+I\+T\+\_\+\+T\+XE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{S\+P\+I\+\_\+\+C\+R2\+\_\+\+T\+X\+E\+IE}}
\item 
\mbox{\Hypertarget{group___s_p_i___interrupt__definition_ga6c6ea3686830c60d9363f97a5d1011cc}\label{group___s_p_i___interrupt__definition_ga6c6ea3686830c60d9363f97a5d1011cc}} 
\#define {\bfseries S\+P\+I\+\_\+\+I\+T\+\_\+\+R\+X\+NE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{S\+P\+I\+\_\+\+C\+R2\+\_\+\+R\+X\+N\+E\+IE}}
\item 
\mbox{\Hypertarget{group___s_p_i___interrupt__definition_gace6a9377da7f18ea8b5c73163c2278d6}\label{group___s_p_i___interrupt__definition_gace6a9377da7f18ea8b5c73163c2278d6}} 
\#define {\bfseries S\+P\+I\+\_\+\+I\+T\+\_\+\+E\+RR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{S\+P\+I\+\_\+\+C\+R2\+\_\+\+E\+R\+R\+IE}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
