IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.85        Core1: 34.54        
Core2: 26.53        Core3: 35.88        
Core4: 26.70        Core5: 35.78        
Core6: 24.89        Core7: 38.23        
Core8: 26.39        Core9: 21.91        
Core10: 24.57        Core11: 38.24        
Core12: 26.89        Core13: 35.70        
Core14: 25.27        Core15: 36.62        
Core16: 24.76        Core17: 37.93        
Core18: 25.15        Core19: 38.53        
Core20: 27.65        Core21: 38.38        
Core22: 26.55        Core23: 39.70        
Core24: 26.96        Core25: 38.41        
Core26: 27.03        Core27: 39.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.99
Socket1: 36.87
DDR read Latency(ns)
Socket0: 45770.43
Socket1: 154.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.48        Core1: 34.35        
Core2: 27.63        Core3: 35.11        
Core4: 28.00        Core5: 35.90        
Core6: 26.71        Core7: 37.72        
Core8: 27.29        Core9: 22.24        
Core10: 25.65        Core11: 37.34        
Core12: 25.25        Core13: 35.70        
Core14: 27.10        Core15: 37.23        
Core16: 24.45        Core17: 37.96        
Core18: 24.42        Core19: 38.64        
Core20: 28.59        Core21: 38.88        
Core22: 27.00        Core23: 39.44        
Core24: 25.78        Core25: 38.12        
Core26: 26.25        Core27: 39.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.99
Socket1: 36.71
DDR read Latency(ns)
Socket0: 45825.23
Socket1: 155.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.91        Core1: 34.91        
Core2: 27.62        Core3: 35.28        
Core4: 27.43        Core5: 36.00        
Core6: 18.80        Core7: 37.92        
Core8: 22.22        Core9: 21.82        
Core10: 19.96        Core11: 38.79        
Core12: 20.74        Core13: 36.44        
Core14: 26.87        Core15: 37.62        
Core16: 21.86        Core17: 37.15        
Core18: 15.69        Core19: 38.82        
Core20: 27.20        Core21: 38.75        
Core22: 26.86        Core23: 39.92        
Core24: 27.44        Core25: 39.06        
Core26: 27.56        Core27: 39.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.82
Socket1: 37.04
DDR read Latency(ns)
Socket0: 43216.07
Socket1: 153.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.71        Core1: 34.16        
Core2: 26.31        Core3: 35.53        
Core4: 28.13        Core5: 35.76        
Core6: 26.19        Core7: 38.31        
Core8: 26.33        Core9: 21.91        
Core10: 24.87        Core11: 37.67        
Core12: 25.54        Core13: 36.35        
Core14: 27.23        Core15: 36.77        
Core16: 24.04        Core17: 37.51        
Core18: 24.42        Core19: 38.68        
Core20: 26.07        Core21: 38.48        
Core22: 24.48        Core23: 39.56        
Core24: 26.00        Core25: 38.28        
Core26: 26.72        Core27: 39.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.64
Socket1: 36.77
DDR read Latency(ns)
Socket0: 45228.25
Socket1: 155.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.13        Core1: 34.32        
Core2: 24.58        Core3: 35.84        
Core4: 26.05        Core5: 35.70        
Core6: 24.55        Core7: 37.33        
Core8: 29.13        Core9: 22.38        
Core10: 25.34        Core11: 37.87        
Core12: 25.56        Core13: 35.93        
Core14: 27.19        Core15: 36.62        
Core16: 24.53        Core17: 37.56        
Core18: 24.59        Core19: 38.33        
Core20: 27.37        Core21: 38.49        
Core22: 25.09        Core23: 39.36        
Core24: 25.78        Core25: 38.62        
Core26: 26.25        Core27: 39.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.32
Socket1: 36.73
DDR read Latency(ns)
Socket0: 45731.23
Socket1: 154.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.99        Core1: 35.16        
Core2: 25.42        Core3: 36.21        
Core4: 27.20        Core5: 36.14        
Core6: 26.65        Core7: 37.96        
Core8: 25.60        Core9: 21.45        
Core10: 25.98        Core11: 38.78        
Core12: 25.88        Core13: 35.98        
Core14: 26.21        Core15: 36.67        
Core16: 25.42        Core17: 37.94        
Core18: 24.90        Core19: 38.49        
Core20: 29.58        Core21: 38.77        
Core22: 27.81        Core23: 39.88        
Core24: 28.96        Core25: 38.39        
Core26: 26.40        Core27: 39.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.22
Socket1: 37.05
DDR read Latency(ns)
Socket0: 44799.89
Socket1: 152.85
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.08        Core1: 34.46        
Core2: 28.16        Core3: 37.26        
Core4: 24.44        Core5: 35.61        
Core6: 27.17        Core7: 32.10        
Core8: 25.47        Core9: 19.34        
Core10: 25.83        Core11: 37.81        
Core12: 24.60        Core13: 36.62        
Core14: 25.47        Core15: 38.31        
Core16: 23.36        Core17: 37.91        
Core18: 27.69        Core19: 37.48        
Core20: 28.82        Core21: 38.02        
Core22: 24.39        Core23: 38.28        
Core24: 27.70        Core25: 39.03        
Core26: 28.90        Core27: 36.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.63
Socket1: 36.18
DDR read Latency(ns)
Socket0: 42677.99
Socket1: 153.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.67        Core1: 34.83        
Core2: 27.93        Core3: 36.38        
Core4: 26.77        Core5: 35.92        
Core6: 26.84        Core7: 37.20        
Core8: 26.43        Core9: 22.19        
Core10: 23.86        Core11: 37.54        
Core12: 26.36        Core13: 35.67        
Core14: 25.08        Core15: 38.26        
Core16: 24.13        Core17: 38.28        
Core18: 25.12        Core19: 38.19        
Core20: 24.94        Core21: 38.65        
Core22: 24.61        Core23: 38.95        
Core24: 26.74        Core25: 39.38        
Core26: 25.61        Core27: 37.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.06
Socket1: 36.89
DDR read Latency(ns)
Socket0: 43676.83
Socket1: 152.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.57        Core1: 35.67        
Core2: 20.93        Core3: 35.84        
Core4: 21.03        Core5: 35.80        
Core6: 16.69        Core7: 35.22        
Core8: 26.41        Core9: 21.64        
Core10: 25.94        Core11: 36.77        
Core12: 24.64        Core13: 36.26        
Core14: 23.99        Core15: 38.46        
Core16: 28.15        Core17: 38.16        
Core18: 26.40        Core19: 37.84        
Core20: 28.34        Core21: 38.19        
Core22: 25.35        Core23: 39.16        
Core24: 27.91        Core25: 39.26        
Core26: 26.81        Core27: 37.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.49
Socket1: 36.69
DDR read Latency(ns)
Socket0: 42051.80
Socket1: 151.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.11        Core1: 35.26        
Core2: 28.81        Core3: 35.95        
Core4: 26.23        Core5: 35.61        
Core6: 25.90        Core7: 37.91        
Core8: 28.31        Core9: 19.74        
Core10: 25.46        Core11: 37.10        
Core12: 25.79        Core13: 36.77        
Core14: 24.73        Core15: 38.02        
Core16: 25.76        Core17: 37.93        
Core18: 25.65        Core19: 38.59        
Core20: 27.06        Core21: 38.65        
Core22: 25.22        Core23: 39.28        
Core24: 26.57        Core25: 39.52        
Core26: 27.11        Core27: 36.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.55
Socket1: 36.84
DDR read Latency(ns)
Socket0: 43973.39
Socket1: 152.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.21        Core1: 35.69        
Core2: 30.28        Core3: 36.69        
Core4: 27.64        Core5: 35.91        
Core6: 24.36        Core7: 37.74        
Core8: 26.98        Core9: 19.43        
Core10: 25.29        Core11: 36.37        
Core12: 25.09        Core13: 37.13        
Core14: 24.10        Core15: 38.13        
Core16: 27.08        Core17: 38.64        
Core18: 27.07        Core19: 38.77        
Core20: 27.60        Core21: 39.09        
Core22: 25.39        Core23: 39.89        
Core24: 26.09        Core25: 40.06        
Core26: 28.20        Core27: 37.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.84
Socket1: 37.15
DDR read Latency(ns)
Socket0: 43677.09
Socket1: 153.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.35        Core1: 35.20        
Core2: 30.42        Core3: 36.44        
Core4: 27.25        Core5: 35.97        
Core6: 28.06        Core7: 38.69        
Core8: 26.68        Core9: 18.24        
Core10: 25.33        Core11: 35.94        
Core12: 24.90        Core13: 36.55        
Core14: 24.33        Core15: 38.50        
Core16: 25.12        Core17: 38.27        
Core18: 25.99        Core19: 38.21        
Core20: 27.28        Core21: 38.32        
Core22: 25.07        Core23: 39.42        
Core24: 25.67        Core25: 40.04        
Core26: 28.63        Core27: 37.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.67
Socket1: 36.89
DDR read Latency(ns)
Socket0: 42076.65
Socket1: 151.53
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.32        Core1: 35.64        
Core2: 25.63        Core3: 36.26        
Core4: 27.17        Core5: 36.44        
Core6: 25.43        Core7: 40.70        
Core8: 25.27        Core9: 20.86        
Core10: 27.02        Core11: 37.72        
Core12: 26.94        Core13: 37.51        
Core14: 25.58        Core15: 39.55        
Core16: 26.87        Core17: 39.52        
Core18: 27.88        Core19: 39.28        
Core20: 29.62        Core21: 36.93        
Core22: 26.95        Core23: 39.51        
Core24: 28.04        Core25: 38.51        
Core26: 28.58        Core27: 40.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.43
Socket1: 37.66
DDR read Latency(ns)
Socket0: 37870.84
Socket1: 151.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.97        Core1: 35.61        
Core2: 26.83        Core3: 36.29        
Core4: 25.98        Core5: 36.46        
Core6: 27.07        Core7: 41.05        
Core8: 27.92        Core9: 21.12        
Core10: 26.37        Core11: 37.64        
Core12: 27.35        Core13: 37.40        
Core14: 25.85        Core15: 40.42        
Core16: 24.93        Core17: 39.76        
Core18: 28.61        Core19: 39.73        
Core20: 28.04        Core21: 36.90        
Core22: 27.22        Core23: 39.86        
Core24: 28.04        Core25: 38.74        
Core26: 28.55        Core27: 39.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.44
Socket1: 37.76
DDR read Latency(ns)
Socket0: 38699.50
Socket1: 153.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.72        Core1: 35.79        
Core2: 28.21        Core3: 36.25        
Core4: 18.53        Core5: 36.58        
Core6: 18.59        Core7: 40.61        
Core8: 19.20        Core9: 20.51        
Core10: 18.06        Core11: 38.18        
Core12: 24.87        Core13: 37.55        
Core14: 21.20        Core15: 39.68        
Core16: 15.39        Core17: 39.02        
Core18: 27.07        Core19: 39.90        
Core20: 28.41        Core21: 36.89        
Core22: 26.90        Core23: 40.51        
Core24: 26.72        Core25: 38.37        
Core26: 29.08        Core27: 39.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.37
Socket1: 37.75
DDR read Latency(ns)
Socket0: 38146.39
Socket1: 152.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.84        Core1: 35.59        
Core2: 25.70        Core3: 36.35        
Core4: 26.97        Core5: 36.62        
Core6: 25.66        Core7: 40.69        
Core8: 30.25        Core9: 19.64        
Core10: 28.58        Core11: 37.76        
Core12: 27.75        Core13: 37.33        
Core14: 25.80        Core15: 39.50        
Core16: 26.45        Core17: 39.17        
Core18: 26.64        Core19: 39.39        
Core20: 27.26        Core21: 36.98        
Core22: 26.34        Core23: 39.74        
Core24: 26.09        Core25: 38.40        
Core26: 27.33        Core27: 39.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.21
Socket1: 37.58
DDR read Latency(ns)
Socket0: 38297.02
Socket1: 152.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.81        Core1: 35.77        
Core2: 26.80        Core3: 36.03        
Core4: 25.51        Core5: 36.37        
Core6: 24.83        Core7: 41.60        
Core8: 28.81        Core9: 19.63        
Core10: 25.85        Core11: 38.14        
Core12: 26.35        Core13: 37.71        
Core14: 24.64        Core15: 40.67        
Core16: 23.44        Core17: 39.76        
Core18: 26.68        Core19: 40.64        
Core20: 27.66        Core21: 37.03        
Core22: 28.03        Core23: 39.50        
Core24: 29.50        Core25: 38.76        
Core26: 30.97        Core27: 40.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.85
Socket1: 37.88
DDR read Latency(ns)
Socket0: 38516.73
Socket1: 153.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.17        Core1: 35.64        
Core2: 26.58        Core3: 36.35        
Core4: 23.80        Core5: 36.12        
Core6: 26.25        Core7: 41.19        
Core8: 29.67        Core9: 20.56        
Core10: 24.64        Core11: 37.48        
Core12: 25.84        Core13: 37.77        
Core14: 24.65        Core15: 40.07        
Core16: 24.17        Core17: 39.51        
Core18: 28.70        Core19: 39.83        
Core20: 28.09        Core21: 37.14        
Core22: 26.51        Core23: 39.86        
Core24: 27.00        Core25: 38.72        
Core26: 28.72        Core27: 39.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.49
Socket1: 37.74
DDR read Latency(ns)
Socket0: 38374.31
Socket1: 152.93
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.52        Core1: 34.33        
Core2: 24.49        Core3: 36.30        
Core4: 24.60        Core5: 33.84        
Core6: 25.39        Core7: 37.51        
Core8: 24.95        Core9: 23.67        
Core10: 23.77        Core11: 36.50        
Core12: 24.72        Core13: 36.07        
Core14: 25.40        Core15: 36.40        
Core16: 24.65        Core17: 37.00        
Core18: 24.62        Core19: 38.08        
Core20: 25.49        Core21: 37.12        
Core22: 26.53        Core23: 37.70        
Core24: 26.57        Core25: 37.77        
Core26: 25.26        Core27: 37.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.77
Socket1: 36.16
DDR read Latency(ns)
Socket0: 41073.42
Socket1: 153.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.61        Core1: 34.11        
Core2: 24.75        Core3: 36.43        
Core4: 24.99        Core5: 34.45        
Core6: 24.21        Core7: 37.34        
Core8: 25.14        Core9: 23.30        
Core10: 23.03        Core11: 35.67        
Core12: 23.63        Core13: 36.23        
Core14: 25.77        Core15: 35.27        
Core16: 25.73        Core17: 37.01        
Core18: 26.35        Core19: 38.14        
Core20: 25.01        Core21: 36.23        
Core22: 24.54        Core23: 37.86        
Core24: 26.99        Core25: 38.15        
Core26: 24.99        Core27: 37.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.94
Socket1: 36.11
DDR read Latency(ns)
Socket0: 41889.84
Socket1: 154.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.71        Core1: 34.36        
Core2: 26.92        Core3: 36.01        
Core4: 26.41        Core5: 34.19        
Core6: 25.01        Core7: 37.23        
Core8: 24.84        Core9: 24.07        
Core10: 24.11        Core11: 35.82        
Core12: 25.98        Core13: 36.33        
Core14: 25.43        Core15: 35.93        
Core16: 24.02        Core17: 36.80        
Core18: 26.49        Core19: 38.00        
Core20: 21.46        Core21: 36.95        
Core22: 22.37        Core23: 37.91        
Core24: 24.81        Core25: 37.87        
Core26: 22.22        Core27: 37.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.55
Socket1: 36.12
DDR read Latency(ns)
Socket0: 40357.16
Socket1: 155.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.68        Core1: 34.60        
Core2: 26.33        Core3: 36.48        
Core4: 26.89        Core5: 34.25        
Core6: 25.24        Core7: 37.22        
Core8: 24.87        Core9: 22.42        
Core10: 23.34        Core11: 35.85        
Core12: 25.38        Core13: 36.25        
Core14: 24.40        Core15: 35.71        
Core16: 24.87        Core17: 37.03        
Core18: 27.14        Core19: 38.40        
Core20: 24.70        Core21: 36.61        
Core22: 25.57        Core23: 37.84        
Core24: 26.94        Core25: 37.76        
Core26: 25.19        Core27: 37.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.86
Socket1: 36.17
DDR read Latency(ns)
Socket0: 40996.60
Socket1: 154.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.63        Core1: 34.96        
Core2: 24.57        Core3: 36.73        
Core4: 25.20        Core5: 34.21        
Core6: 24.92        Core7: 36.65        
Core8: 24.98        Core9: 24.30        
Core10: 23.98        Core11: 35.58        
Core12: 23.45        Core13: 36.34        
Core14: 24.84        Core15: 35.50        
Core16: 24.89        Core17: 36.97        
Core18: 25.86        Core19: 38.17        
Core20: 26.78        Core21: 36.75        
Core22: 26.30        Core23: 38.18        
Core24: 25.76        Core25: 38.05        
Core26: 27.05        Core27: 37.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.70
Socket1: 36.21
DDR read Latency(ns)
Socket0: 41231.49
Socket1: 155.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.35        Core1: 34.73        
Core2: 26.20        Core3: 35.67        
Core4: 24.61        Core5: 34.26        
Core6: 25.00        Core7: 37.44        
Core8: 24.68        Core9: 22.53        
Core10: 23.53        Core11: 35.19        
Core12: 25.37        Core13: 36.35        
Core14: 25.02        Core15: 36.19        
Core16: 24.12        Core17: 37.16        
Core18: 26.06        Core19: 38.16        
Core20: 25.14        Core21: 36.78        
Core22: 25.10        Core23: 37.97        
Core24: 26.67        Core25: 38.02        
Core26: 26.36        Core27: 37.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.57
Socket1: 36.15
DDR read Latency(ns)
Socket0: 40538.01
Socket1: 155.05
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.78        Core1: 35.72        
Core2: 26.32        Core3: 35.72        
Core4: 26.85        Core5: 35.14        
Core6: 26.36        Core7: 38.57        
Core8: 26.20        Core9: 21.65        
Core10: 25.88        Core11: 36.45        
Core12: 25.44        Core13: 37.71        
Core14: 24.96        Core15: 36.05        
Core16: 25.48        Core17: 37.31        
Core18: 24.88        Core19: 37.36        
Core20: 25.84        Core21: 38.08        
Core22: 24.84        Core23: 37.50        
Core24: 24.81        Core25: 38.94        
Core26: 25.58        Core27: 38.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.36
Socket1: 36.75
DDR read Latency(ns)
Socket0: 40971.89
Socket1: 151.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.33        Core1: 35.71        
Core2: 26.62        Core3: 36.22        
Core4: 27.84        Core5: 35.41        
Core6: 26.56        Core7: 38.65        
Core8: 26.73        Core9: 21.00        
Core10: 24.81        Core11: 38.53        
Core12: 24.63        Core13: 38.00        
Core14: 25.83        Core15: 35.35        
Core16: 25.23        Core17: 37.01        
Core18: 25.82        Core19: 36.59        
Core20: 27.13        Core21: 36.91        
Core22: 25.59        Core23: 38.05        
Core24: 24.88        Core25: 38.28        
Core26: 24.79        Core27: 38.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.97
Socket1: 36.75
DDR read Latency(ns)
Socket0: 42298.79
Socket1: 152.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.98        Core1: 35.85        
Core2: 25.03        Core3: 36.11        
Core4: 25.93        Core5: 35.15        
Core6: 26.61        Core7: 38.53        
Core8: 25.55        Core9: 20.93        
Core10: 19.53        Core11: 37.33        
Core12: 18.74        Core13: 37.61        
Core14: 18.37        Core15: 36.16        
Core16: 18.00        Core17: 36.82        
Core18: 25.32        Core19: 37.10        
Core20: 26.05        Core21: 37.78        
Core22: 25.27        Core23: 37.86        
Core24: 24.79        Core25: 38.78        
Core26: 23.65        Core27: 38.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.40
Socket1: 36.80
DDR read Latency(ns)
Socket0: 41634.08
Socket1: 153.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.48        Core1: 35.68        
Core2: 24.19        Core3: 35.70        
Core4: 25.63        Core5: 34.83        
Core6: 27.01        Core7: 38.27        
Core8: 25.54        Core9: 21.34        
Core10: 25.66        Core11: 37.18        
Core12: 27.81        Core13: 37.10        
Core14: 24.37        Core15: 35.71        
Core16: 25.25        Core17: 36.94        
Core18: 24.63        Core19: 36.59        
Core20: 25.94        Core21: 37.98        
Core22: 25.33        Core23: 37.65        
Core24: 24.90        Core25: 38.56        
Core26: 25.24        Core27: 38.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.69
Socket1: 36.56
DDR read Latency(ns)
Socket0: 42296.78
Socket1: 153.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.06        Core1: 35.61        
Core2: 25.69        Core3: 35.94        
Core4: 28.79        Core5: 35.13        
Core6: 26.20        Core7: 38.81        
Core8: 29.19        Core9: 21.32        
Core10: 25.89        Core11: 37.83        
Core12: 25.26        Core13: 37.43        
Core14: 26.70        Core15: 34.97        
Core16: 28.65        Core17: 36.89        
Core18: 25.10        Core19: 36.52        
Core20: 25.23        Core21: 37.73        
Core22: 27.43        Core23: 37.49        
Core24: 24.91        Core25: 38.16        
Core26: 25.06        Core27: 37.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.79
Socket1: 36.59
DDR read Latency(ns)
Socket0: 42219.79
Socket1: 154.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.95        Core1: 35.43        
Core2: 25.54        Core3: 35.50        
Core4: 24.36        Core5: 34.90        
Core6: 26.96        Core7: 37.77        
Core8: 27.06        Core9: 21.63        
Core10: 24.77        Core11: 36.70        
Core12: 24.36        Core13: 36.98        
Core14: 25.62        Core15: 35.42        
Core16: 23.23        Core17: 37.07        
Core18: 23.68        Core19: 36.88        
Core20: 24.64        Core21: 37.41        
Core22: 24.40        Core23: 37.56        
Core24: 24.59        Core25: 38.29        
Core26: 24.44        Core27: 37.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.24
Socket1: 36.39
DDR read Latency(ns)
Socket0: 41506.15
Socket1: 152.51
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.35        Core1: 36.03        
Core2: 26.51        Core3: 35.92        
Core4: 25.71        Core5: 35.55        
Core6: 25.89        Core7: 36.83        
Core8: 25.84        Core9: 21.90        
Core10: 24.89        Core11: 36.37        
Core12: 23.18        Core13: 37.34        
Core14: 22.51        Core15: 39.21        
Core16: 23.96        Core17: 37.75        
Core18: 25.60        Core19: 39.27        
Core20: 27.24        Core21: 39.41        
Core22: 26.74        Core23: 39.40        
Core24: 25.95        Core25: 40.19        
Core26: 27.07        Core27: 39.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.20
Socket1: 37.38
DDR read Latency(ns)
Socket0: 41142.80
Socket1: 152.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.64        Core1: 36.09        
Core2: 27.51        Core3: 36.06        
Core4: 24.63        Core5: 35.49        
Core6: 28.26        Core7: 37.18        
Core8: 26.11        Core9: 21.96        
Core10: 25.19        Core11: 37.27        
Core12: 24.04        Core13: 37.63        
Core14: 23.53        Core15: 38.83        
Core16: 25.95        Core17: 37.60        
Core18: 25.48        Core19: 39.43        
Core20: 26.46        Core21: 38.77        
Core22: 27.25        Core23: 40.07        
Core24: 27.04        Core25: 39.23        
Core26: 27.46        Core27: 39.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.81
Socket1: 37.40
DDR read Latency(ns)
Socket0: 40848.16
Socket1: 152.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.49        Core1: 36.27        
Core2: 22.90        Core3: 36.18        
Core4: 23.04        Core5: 35.36        
Core6: 16.46        Core7: 36.69        
Core8: 24.34        Core9: 21.29        
Core10: 25.02        Core11: 36.67        
Core12: 22.84        Core13: 37.73        
Core14: 24.37        Core15: 38.76        
Core16: 26.18        Core17: 37.51        
Core18: 26.19        Core19: 39.49        
Core20: 27.90        Core21: 38.90        
Core22: 28.01        Core23: 39.60        
Core24: 26.23        Core25: 39.82        
Core26: 27.38        Core27: 39.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.67
Socket1: 37.32
DDR read Latency(ns)
Socket0: 39464.23
Socket1: 153.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.65        Core1: 36.10        
Core2: 24.94        Core3: 36.19        
Core4: 25.31        Core5: 35.39        
Core6: 26.70        Core7: 36.59        
Core8: 25.69        Core9: 21.63        
Core10: 25.08        Core11: 36.81        
Core12: 25.35        Core13: 36.93        
Core14: 24.74        Core15: 38.81        
Core16: 24.66        Core17: 37.47        
Core18: 24.14        Core19: 39.38        
Core20: 26.10        Core21: 38.78        
Core22: 27.68        Core23: 39.34        
Core24: 26.41        Core25: 39.28        
Core26: 25.08        Core27: 39.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.48
Socket1: 37.20
DDR read Latency(ns)
Socket0: 40348.91
Socket1: 152.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.56        Core1: 35.97        
Core2: 24.75        Core3: 36.00        
Core4: 26.66        Core5: 35.56        
Core6: 25.56        Core7: 37.33        
Core8: 25.75        Core9: 21.64        
Core10: 23.97        Core11: 36.87        
Core12: 23.10        Core13: 37.95        
Core14: 24.50        Core15: 39.44        
Core16: 24.32        Core17: 38.25        
Core18: 25.01        Core19: 39.93        
Core20: 24.06        Core21: 39.60        
Core22: 25.57        Core23: 39.49        
Core24: 26.33        Core25: 39.65        
Core26: 25.98        Core27: 39.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.26
Socket1: 37.56
DDR read Latency(ns)
Socket0: 40815.67
Socket1: 153.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.97        Core1: 35.80        
Core2: 24.30        Core3: 36.07        
Core4: 25.15        Core5: 35.43        
Core6: 26.20        Core7: 36.98        
Core8: 25.68        Core9: 21.78        
Core10: 24.51        Core11: 36.90        
Core12: 23.84        Core13: 37.45        
Core14: 24.24        Core15: 39.01        
Core16: 24.61        Core17: 37.20        
Core18: 24.87        Core19: 39.39        
Core20: 26.81        Core21: 38.88        
Core22: 27.10        Core23: 39.17        
Core24: 25.22        Core25: 39.74        
Core26: 26.26        Core27: 39.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.04
Socket1: 37.27
DDR read Latency(ns)
Socket0: 40763.82
Socket1: 153.12
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.54        Core1: 34.50        
Core2: 24.94        Core3: 34.73        
Core4: 25.80        Core5: 35.54        
Core6: 25.07        Core7: 37.80        
Core8: 24.94        Core9: 21.93        
Core10: 24.35        Core11: 37.11        
Core12: 24.00        Core13: 37.14        
Core14: 25.48        Core15: 37.16        
Core16: 24.34        Core17: 37.95        
Core18: 23.78        Core19: 36.82        
Core20: 24.64        Core21: 37.51        
Core22: 25.79        Core23: 38.65        
Core24: 25.34        Core25: 39.78        
Core26: 24.76        Core27: 39.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.61
Socket1: 36.58
DDR read Latency(ns)
Socket0: 43155.75
Socket1: 153.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.49        Core1: 33.82        
Core2: 26.96        Core3: 35.24        
Core4: 26.07        Core5: 35.35        
Core6: 25.36        Core7: 35.66        
Core8: 25.05        Core9: 22.30        
Core10: 24.17        Core11: 37.87        
Core12: 24.25        Core13: 37.37        
Core14: 24.60        Core15: 38.34        
Core16: 24.36        Core17: 38.16        
Core18: 25.40        Core19: 37.52        
Core20: 25.11        Core21: 38.05        
Core22: 28.54        Core23: 39.10        
Core24: 25.72        Core25: 39.75        
Core26: 25.03        Core27: 39.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.75
Socket1: 36.70
DDR read Latency(ns)
Socket0: 43649.45
Socket1: 154.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.14        Core1: 34.58        
Core2: 26.05        Core3: 35.10        
Core4: 25.51        Core5: 35.44        
Core6: 24.80        Core7: 37.36        
Core8: 25.32        Core9: 22.63        
Core10: 22.37        Core11: 37.85        
Core12: 15.45        Core13: 37.03        
Core14: 19.68        Core15: 37.27        
Core16: 21.30        Core17: 37.68        
Core18: 24.73        Core19: 36.91        
Core20: 25.78        Core21: 37.56        
Core22: 24.54        Core23: 38.43        
Core24: 25.68        Core25: 39.69        
Core26: 25.56        Core27: 39.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.85
Socket1: 36.63
DDR read Latency(ns)
Socket0: 43168.19
Socket1: 154.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.72        Core1: 34.67        
Core2: 26.04        Core3: 35.20        
Core4: 24.60        Core5: 35.59        
Core6: 25.23        Core7: 37.94        
Core8: 25.37        Core9: 22.40        
Core10: 24.37        Core11: 37.37        
Core12: 24.00        Core13: 37.34        
Core14: 24.88        Core15: 37.27        
Core16: 24.03        Core17: 37.86        
Core18: 24.01        Core19: 37.15        
Core20: 23.90        Core21: 37.44        
Core22: 26.52        Core23: 38.70        
Core24: 25.42        Core25: 39.38        
Core26: 25.31        Core27: 39.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.68
Socket1: 36.72
DDR read Latency(ns)
Socket0: 44140.48
Socket1: 153.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.52        Core1: 34.36        
Core2: 27.87        Core3: 35.00        
Core4: 25.53        Core5: 35.51        
Core6: 24.95        Core7: 37.45        
Core8: 25.28        Core9: 22.54        
Core10: 23.64        Core11: 38.13        
Core12: 24.07        Core13: 37.05        
Core14: 25.07        Core15: 37.47        
Core16: 26.62        Core17: 37.85        
Core18: 28.65        Core19: 36.84        
Core20: 26.70        Core21: 37.15        
Core22: 26.85        Core23: 38.57        
Core24: 26.95        Core25: 39.48        
Core26: 24.71        Core27: 39.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.86
Socket1: 36.63
DDR read Latency(ns)
Socket0: 44896.26
Socket1: 154.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.99        Core1: 34.06        
Core2: 26.32        Core3: 35.54        
Core4: 25.85        Core5: 35.10        
Core6: 25.05        Core7: 37.27        
Core8: 25.37        Core9: 22.26        
Core10: 23.94        Core11: 37.48        
Core12: 24.89        Core13: 37.25        
Core14: 25.52        Core15: 37.47        
Core16: 24.64        Core17: 37.57        
Core18: 23.13        Core19: 37.66        
Core20: 24.49        Core21: 37.61        
Core22: 26.60        Core23: 38.40        
Core24: 26.49        Core25: 39.17        
Core26: 24.37        Core27: 38.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.99
Socket1: 36.58
DDR read Latency(ns)
Socket0: 44550.22
Socket1: 154.87
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.39        Core1: 34.25        
Core2: 24.51        Core3: 35.62        
Core4: 25.63        Core5: 34.46        
Core6: 25.43        Core7: 36.87        
Core8: 25.65        Core9: 22.11        
Core10: 26.41        Core11: 35.00        
Core12: 26.59        Core13: 37.31        
Core14: 25.10        Core15: 36.58        
Core16: 25.44        Core17: 37.83        
Core18: 27.49        Core19: 36.76        
Core20: 26.64        Core21: 38.12        
Core22: 27.15        Core23: 38.29        
Core24: 24.80        Core25: 38.99        
Core26: 26.43        Core27: 37.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.21
Socket1: 36.24
DDR read Latency(ns)
Socket0: 37936.03
Socket1: 155.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.53        Core1: 34.21        
Core2: 28.96        Core3: 35.80        
Core4: 24.57        Core5: 34.49        
Core6: 25.00        Core7: 37.44        
Core8: 25.61        Core9: 22.30        
Core10: 24.98        Core11: 35.20        
Core12: 25.42        Core13: 36.94        
Core14: 27.33        Core15: 36.84        
Core16: 25.86        Core17: 37.55        
Core18: 25.14        Core19: 36.79        
Core20: 28.06        Core21: 38.07        
Core22: 26.01        Core23: 38.27        
Core24: 24.59        Core25: 39.36        
Core26: 26.12        Core27: 37.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.42
Socket1: 36.29
DDR read Latency(ns)
Socket0: 38030.99
Socket1: 157.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.43        Core1: 34.93        
Core2: 18.47        Core3: 35.68        
Core4: 25.57        Core5: 34.55        
Core6: 22.66        Core7: 37.16        
Core8: 21.62        Core9: 22.74        
Core10: 20.71        Core11: 35.40        
Core12: 24.83        Core13: 37.17        
Core14: 25.12        Core15: 36.64        
Core16: 25.03        Core17: 37.69        
Core18: 23.56        Core19: 36.26        
Core20: 21.39        Core21: 37.64        
Core22: 25.64        Core23: 38.13        
Core24: 24.86        Core25: 38.95        
Core26: 26.43        Core27: 37.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.87
Socket1: 36.29
DDR read Latency(ns)
Socket0: 38176.63
Socket1: 156.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.56        Core1: 34.74        
Core2: 26.03        Core3: 35.76        
Core4: 27.00        Core5: 34.59        
Core6: 25.07        Core7: 38.04        
Core8: 25.61        Core9: 21.82        
Core10: 25.59        Core11: 35.43        
Core12: 25.96        Core13: 37.38        
Core14: 27.24        Core15: 37.32        
Core16: 26.81        Core17: 37.69        
Core18: 24.04        Core19: 36.60        
Core20: 25.96        Core21: 38.22        
Core22: 26.14        Core23: 38.25        
Core24: 24.86        Core25: 39.09        
Core26: 27.20        Core27: 37.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.31
Socket1: 36.45
DDR read Latency(ns)
Socket0: 38382.50
Socket1: 156.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.94        Core1: 34.55        
Core2: 27.63        Core3: 35.41        
Core4: 26.81        Core5: 34.53        
Core6: 26.93        Core7: 37.71        
Core8: 26.22        Core9: 23.01        
Core10: 26.26        Core11: 35.00        
Core12: 26.21        Core13: 37.25        
Core14: 25.35        Core15: 36.21        
Core16: 24.76        Core17: 37.75        
Core18: 26.54        Core19: 36.40        
Core20: 27.37        Core21: 38.25        
Core22: 26.07        Core23: 38.14        
Core24: 25.15        Core25: 39.30        
Core26: 26.95        Core27: 38.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.66
Socket1: 36.31
DDR read Latency(ns)
Socket0: 39220.17
Socket1: 157.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.35        Core1: 34.66        
Core2: 25.45        Core3: 35.94        
Core4: 26.33        Core5: 34.47        
Core6: 25.42        Core7: 37.75        
Core8: 24.78        Core9: 22.48        
Core10: 26.41        Core11: 35.52        
Core12: 26.09        Core13: 37.07        
Core14: 25.88        Core15: 36.73        
Core16: 26.40        Core17: 37.78        
Core18: 25.47        Core19: 36.62        
Core20: 23.89        Core21: 38.33        
Core22: 25.15        Core23: 38.46        
Core24: 25.53        Core25: 38.95        
Core26: 25.35        Core27: 37.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.86
Socket1: 36.41
DDR read Latency(ns)
Socket0: 38547.84
Socket1: 157.12
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.25        Core1: 35.45        
Core2: 26.47        Core3: 36.03        
Core4: 27.21        Core5: 36.39        
Core6: 26.17        Core7: 40.85        
Core8: 24.87        Core9: 21.17        
Core10: 24.86        Core11: 40.51        
Core12: 25.16        Core13: 38.57        
Core14: 24.79        Core15: 38.21        
Core16: 27.40        Core17: 38.84        
Core18: 26.61        Core19: 39.03        
Core20: 27.78        Core21: 40.14        
Core22: 25.68        Core23: 39.62        
Core24: 25.27        Core25: 38.32        
Core26: 24.90        Core27: 39.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.70
Socket1: 37.81
DDR read Latency(ns)
Socket0: 43553.73
Socket1: 155.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.19        Core1: 35.39        
Core2: 25.37        Core3: 36.09        
Core4: 27.18        Core5: 35.75        
Core6: 27.15        Core7: 41.25        
Core8: 26.14        Core9: 21.20        
Core10: 25.35        Core11: 40.07        
Core12: 24.62        Core13: 38.55        
Core14: 25.02        Core15: 38.06        
Core16: 26.17        Core17: 39.20        
Core18: 27.07        Core19: 39.30        
Core20: 27.32        Core21: 40.29        
Core22: 26.25        Core23: 39.57        
Core24: 24.39        Core25: 38.65        
Core26: 26.12        Core27: 39.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.25
Socket1: 37.81
DDR read Latency(ns)
Socket0: 43813.08
Socket1: 157.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.70        Core1: 35.48        
Core2: 20.46        Core3: 36.18        
Core4: 22.09        Core5: 35.87        
Core6: 26.63        Core7: 40.82        
Core8: 25.76        Core9: 21.00        
Core10: 20.63        Core11: 39.80        
Core12: 26.49        Core13: 38.44        
Core14: 24.37        Core15: 38.35        
Core16: 24.57        Core17: 38.51        
Core18: 25.83        Core19: 39.25        
Core20: 24.84        Core21: 39.80        
Core22: 25.99        Core23: 39.01        
Core24: 25.20        Core25: 38.41        
Core26: 22.61        Core27: 40.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.99
Socket1: 37.69
DDR read Latency(ns)
Socket0: 41262.63
Socket1: 156.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.79        Core1: 35.44        
Core2: 27.11        Core3: 35.81        
Core4: 24.78        Core5: 36.18        
Core6: 25.80        Core7: 41.20        
Core8: 27.42        Core9: 21.28        
Core10: 24.92        Core11: 40.38        
Core12: 25.07        Core13: 39.05        
Core14: 25.21        Core15: 37.94        
Core16: 26.43        Core17: 39.08        
Core18: 27.04        Core19: 39.61        
Core20: 25.43        Core21: 40.33        
Core22: 28.05        Core23: 39.38        
Core24: 26.40        Core25: 38.60        
Core26: 26.19        Core27: 40.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.55
Socket1: 37.89
DDR read Latency(ns)
Socket0: 43110.43
Socket1: 157.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.23        Core1: 35.65        
Core2: 26.20        Core3: 35.93        
Core4: 25.92        Core5: 36.53        
Core6: 24.70        Core7: 41.35        
Core8: 26.77        Core9: 21.28        
Core10: 24.82        Core11: 40.30        
Core12: 24.98        Core13: 38.61        
Core14: 24.82        Core15: 37.62        
Core16: 24.53        Core17: 39.18        
Core18: 26.19        Core19: 39.01        
Core20: 25.38        Core21: 40.10        
Core22: 24.76        Core23: 39.00        
Core24: 23.80        Core25: 39.21        
Core26: 25.38        Core27: 39.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.76
Socket1: 37.87
DDR read Latency(ns)
Socket0: 43783.89
Socket1: 156.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.82        Core1: 35.62        
Core2: 25.99        Core3: 36.00        
Core4: 24.77        Core5: 35.50        
Core6: 24.84        Core7: 41.06        
Core8: 24.09        Core9: 21.29        
Core10: 25.70        Core11: 40.25        
Core12: 24.31        Core13: 37.85        
Core14: 24.77        Core15: 38.14        
Core16: 25.43        Core17: 39.40        
Core18: 24.60        Core19: 39.00        
Core20: 24.98        Core21: 40.02        
Core22: 26.47        Core23: 39.84        
Core24: 27.88        Core25: 38.51        
Core26: 25.75        Core27: 40.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.51
Socket1: 37.77
DDR read Latency(ns)
Socket0: 43610.27
Socket1: 157.27
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.30        Core1: 35.22        
Core2: 26.36        Core3: 36.02        
Core4: 29.35        Core5: 34.91        
Core6: 26.48        Core7: 38.22        
Core8: 24.39        Core9: 21.63        
Core10: 26.26        Core11: 37.49        
Core12: 24.42        Core13: 37.57        
Core14: 26.21        Core15: 38.51        
Core16: 25.02        Core17: 37.93        
Core18: 25.38        Core19: 38.97        
Core20: 27.25        Core21: 38.24        
Core22: 26.19        Core23: 39.13        
Core24: 26.99        Core25: 39.00        
Core26: 27.57        Core27: 38.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.09
Socket1: 37.15
DDR read Latency(ns)
Socket0: 37230.62
Socket1: 155.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.17        Core1: 35.02        
Core2: 27.27        Core3: 35.73        
Core4: 28.42        Core5: 35.51        
Core6: 27.16        Core7: 38.71        
Core8: 27.52        Core9: 21.65        
Core10: 27.88        Core11: 37.34        
Core12: 27.86        Core13: 37.43        
Core14: 28.01        Core15: 38.66        
Core16: 25.84        Core17: 38.90        
Core18: 27.72        Core19: 39.45        
Core20: 28.93        Core21: 38.74        
Core22: 28.07        Core23: 39.37        
Core24: 29.13        Core25: 39.78        
Core26: 25.27        Core27: 38.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.57
Socket1: 37.38
DDR read Latency(ns)
Socket0: 38000.39
Socket1: 156.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.95        Core1: 35.12        
Core2: 28.18        Core3: 35.80        
Core4: 28.83        Core5: 35.75        
Core6: 22.34        Core7: 38.73        
Core8: 19.78        Core9: 21.12        
Core10: 19.79        Core11: 36.79        
Core12: 14.59        Core13: 37.67        
Core14: 26.23        Core15: 38.54        
Core16: 28.15        Core17: 38.75        
Core18: 27.72        Core19: 39.57        
Core20: 27.76        Core21: 38.57        
Core22: 27.57        Core23: 39.51        
Core24: 27.38        Core25: 39.36        
Core26: 26.54        Core27: 38.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.13
Socket1: 37.36
DDR read Latency(ns)
Socket0: 37386.41
Socket1: 155.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.88        Core1: 35.23        
Core2: 26.78        Core3: 36.45        
Core4: 28.62        Core5: 35.66        
Core6: 25.48        Core7: 38.13        
Core8: 26.78        Core9: 21.45        
Core10: 26.65        Core11: 37.46        
Core12: 27.42        Core13: 37.75        
Core14: 28.06        Core15: 38.26        
Core16: 26.30        Core17: 38.99        
Core18: 28.34        Core19: 39.27        
Core20: 27.86        Core21: 38.49        
Core22: 27.99        Core23: 39.10        
Core24: 29.85        Core25: 39.34        
Core26: 28.75        Core27: 38.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.39
Socket1: 37.41
DDR read Latency(ns)
Socket0: 37892.10
Socket1: 155.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.40        Core1: 35.27        
Core2: 26.50        Core3: 35.98        
Core4: 27.72        Core5: 35.43        
Core6: 25.98        Core7: 38.61        
Core8: 26.67        Core9: 22.06        
Core10: 26.05        Core11: 37.88        
Core12: 24.50        Core13: 37.42        
Core14: 27.69        Core15: 38.52        
Core16: 26.72        Core17: 39.10        
Core18: 25.56        Core19: 39.51        
Core20: 27.35        Core21: 38.37        
Core22: 27.23        Core23: 39.52        
Core24: 28.25        Core25: 40.02        
Core26: 26.56        Core27: 38.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.29
Socket1: 37.46
DDR read Latency(ns)
Socket0: 37721.12
Socket1: 155.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.94        Core1: 35.22        
Core2: 28.28        Core3: 36.16        
Core4: 28.33        Core5: 35.26        
Core6: 25.93        Core7: 38.31        
Core8: 26.42        Core9: 21.74        
Core10: 28.29        Core11: 38.19        
Core12: 26.39        Core13: 37.45        
Core14: 26.70        Core15: 38.11        
Core16: 24.80        Core17: 38.27        
Core18: 25.76        Core19: 38.80        
Core20: 26.21        Core21: 38.79        
Core22: 26.07        Core23: 38.54        
Core24: 28.41        Core25: 38.54        
Core26: 26.60        Core27: 38.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.02
Socket1: 37.22
DDR read Latency(ns)
Socket0: 37377.40
Socket1: 155.14
