var g_data = {"20":{"st":"inst","pa":0,"n":"/top/HDL_DUT_U/abv_timer_module","l":"Verilog","sn":147,"ln":61,"du":{"n":"work.abv_timer","s":13,"b":1},"bc":[{"n":"top","s":16,"b":1},{"n":"HDL_DUT_U","s":18,"b":1},{"n":"abv_timer_module","s":20,"z":1}],"loc":{"cp":63.81,"data":{"d":[12,9,1],"a":[19,10,1]}}},"18":{"st":"inst","pa":0,"n":"/top/HDL_DUT_U","l":"VHDL","sn":147,"ln":42,"du":{"n":"work.timer(rtl)","s":12,"b":0},"bc":[{"n":"top","s":16,"b":1},{"n":"HDL_DUT_U","s":18,"z":1}],"children":[{"n":"abv_timer_module","id":20,"zf":1,"tc":63.81,"d":75.00,"a":52.63}],"rec":{"cp":63.81,"data":{"d":[12,9],"a":[19,10]}}},"16":{"st":"inst","pa":0,"n":"/top","l":"Verilog","sn":147,"ln":0,"du":{"n":"work.top","s":10,"b":0},"bc":[{"n":"top","s":16,"z":1}],"children":[{"n":"HDL_DUT_U","id":18,"zf":1,"tc":63.81,"d":75.00,"a":52.63}],"rec":{"cp":63.81,"data":{"d":[12,9],"a":[19,10]}}},"23":{"st":"inst","pa":0,"n":"/sv_timer_t_agent_pkg","l":"SystemVerilog","sn":117,"ln":0,"du":{"n":"work.sv_timer_t_agent_pkg","s":5,"b":1},"bc":[{"n":"sv_timer_t_agent_pkg","s":23,"z":1}],"loc":{"cp":52.34,"data":{"gb":[173,49,1],"cvpc":[12,1],"g":[1,52.34,1]}}},"13":{"st":"du","pa":0,"n":"work.abv_timer","l":"Verilog","sn":149,"ln":5,"one_inst":20,"loc":{"cp":63.81,"data":{"d":[12,9,1],"a":[19,10,1]}}},"5":{"st":"du","pa":0,"n":"work.sv_timer_t_agent_pkg","l":"SystemVerilog","sn":117,"ln":1,"one_inst":23,"loc":{"cp":52.34,"data":{"gb":[173,49,1],"cvpc":[12,1],"g":[1,52.34,1]}}}};
processSummaryData(g_data);