Fitter report for zidongmusic
Mon May 29 20:51:59 2017
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Input Pins
 12. Output Pins
 13. Dual Purpose and Dedicated Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. PLL Summary
 17. PLL Usage
 18. Output Pin Default Load For Reported TCO
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Non-Global High Fan-Out Signals
 25. Fitter RAM Summary
 26. |zidongmusic|MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ALTSYNCRAM
 27. Interconnect Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Estimated Delay Added for Hold Timing
 39. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+------------------------------------+----------------------------------------------+
; Fitter Status                      ; Successful - Mon May 29 20:51:59 2017        ;
; Quartus II Version                 ; 9.1 Build 304 01/25/2010 SP 1 SJ Web Edition ;
; Revision Name                      ; zidongmusic                                  ;
; Top-level Entity Name              ; zidongmusic                                  ;
; Family                             ; Cyclone III                                  ;
; Device                             ; EP3C10E144C8                                 ;
; Timing Models                      ; Final                                        ;
; Total logic elements               ; 78 / 10,320 ( < 1 % )                        ;
;     Total combinational functions  ; 74 / 10,320 ( < 1 % )                        ;
;     Dedicated logic registers      ; 45 / 10,320 ( < 1 % )                        ;
; Total registers                    ; 45                                           ;
; Total pins                         ; 2 / 95 ( 2 % )                               ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 1,024 / 423,936 ( < 1 % )                    ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                               ;
; Total PLLs                         ; 1 / 2 ( 50 % )                               ;
+------------------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP3C10E144C8                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Use TimeQuest Timing Analyzer                                              ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; Off                                   ; Off                                   ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; On                                    ; On                                    ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Stop After Congestion Map Generation                                       ; Off                                   ; Off                                   ;
; Save Intermediate Fitting Results                                          ; Off                                   ; Off                                   ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Use Best Effort Settings for Compilation                                   ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------+
; I/O Assignment Warnings                  ;
+----------+-------------------------------+
; Pin Name ; Reason                        ;
+----------+-------------------------------+
; SPK      ; Incomplete set of assignments ;
; CLK      ; Incomplete set of assignments ;
+----------+-------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+-------------------------+--------------------+
; Type                    ; Value              ;
+-------------------------+--------------------+
; Netlist                 ;                    ;
;     -- Requested        ; 0 / 0 ( 0.00 % )   ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )   ;
;                         ;                    ;
; Placement               ;                    ;
;     -- Requested        ; 0 / 144 ( 0.00 % ) ;
;     -- Achieved         ; 0 / 144 ( 0.00 % ) ;
;                         ;                    ;
; Routing (by Connection) ;                    ;
;     -- Requested        ; 0 / 0 ( 0.00 % )   ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )   ;
+-------------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                       ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Partition Name ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Top            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;          ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+


+--------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                             ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Partition Name ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Top            ; 144     ; 0                 ; N/A                     ; Source File       ;
+----------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/Quartus9.1/数电实验大作业/简易电子琴/zidongmusic/zidongmusic.pin.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                                         ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                   ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+
; Total logic elements                        ; 78 / 10,320 ( < 1 % )                                                                   ;
;     -- Combinational with no register       ; 33                                                                                      ;
;     -- Register only                        ; 4                                                                                       ;
;     -- Combinational with a register        ; 41                                                                                      ;
;                                             ;                                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                                         ;
;     -- 4 input functions                    ; 22                                                                                      ;
;     -- 3 input functions                    ; 11                                                                                      ;
;     -- <=2 input functions                  ; 41                                                                                      ;
;     -- Register only                        ; 4                                                                                       ;
;                                             ;                                                                                         ;
; Logic elements by mode                      ;                                                                                         ;
;     -- normal mode                          ; 42                                                                                      ;
;     -- arithmetic mode                      ; 32                                                                                      ;
;                                             ;                                                                                         ;
; Total registers*                            ; 45 / 10,744 ( < 1 % )                                                                   ;
;     -- Dedicated logic registers            ; 45 / 10,320 ( < 1 % )                                                                   ;
;     -- I/O registers                        ; 0 / 424 ( 0 % )                                                                         ;
;                                             ;                                                                                         ;
; Total LABs:  partially or completely used   ; 8 / 645 ( 1 % )                                                                         ;
; User inserted logic elements                ; 0                                                                                       ;
; Virtual pins                                ; 0                                                                                       ;
; I/O pins                                    ; 2 / 95 ( 2 % )                                                                          ;
;     -- Clock pins                           ; 1 / 4 ( 25 % )                                                                          ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )                                                                           ;
; Global signals                              ; 6                                                                                       ;
; M9Ks                                        ; 1 / 46 ( 2 % )                                                                          ;
; Total block memory bits                     ; 1,024 / 423,936 ( < 1 % )                                                               ;
; Total block memory implementation bits      ; 9,216 / 423,936 ( 2 % )                                                                 ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )                                                                          ;
; PLLs                                        ; 1 / 2 ( 50 % )                                                                          ;
; Global clocks                               ; 6 / 10 ( 60 % )                                                                         ;
; JTAGs                                       ; 0 / 1 ( 0 % )                                                                           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                                                                           ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                                                                           ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                                                                           ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 0%                                                                            ;
; Peak interconnect usage (total/H/V)         ; 0% / 0% / 0%                                                                            ;
; Maximum fan-out node                        ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|q_a[0] ;
; Maximum fan-out                             ; 43                                                                                      ;
; Highest non-global fan-out signal           ; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|q_a[0] ;
; Highest non-global fan-out                  ; 11                                                                                      ;
; Total fan-out                               ; 317                                                                                     ;
; Average fan-out                             ; 2.19                                                                                    ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLK  ; 22    ; 1        ; 0            ; 11           ; 0            ; 6                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+
; SPK  ; 11    ; 1        ; 0            ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; 0 pF ; -                    ; -                   ;
+------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 6 / 13 ( 46 % ) ; 2.5V          ; --           ;
; 2        ; 0 / 8 ( 0 % )   ; 2.5V          ; --           ;
; 3        ; 0 / 11 ( 0 % )  ; 2.5V          ; --           ;
; 4        ; 0 / 14 ( 0 % )  ; 2.5V          ; --           ;
; 5        ; 0 / 14 ( 0 % )  ; 2.5V          ; --           ;
; 6        ; 1 / 10 ( 10 % ) ; 2.5V          ; --           ;
; 7        ; 0 / 13 ( 0 % )  ; 2.5V          ; --           ;
; 8        ; 0 / 12 ( 0 % )  ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 2        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 4        ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 14         ; 1        ; SPK                                                       ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ; 23         ; 1        ; CLK                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 23       ; 24         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 24       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 31       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 32       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 43       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 50       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 51       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 52       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 53       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 54       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 55       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 59       ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 60       ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 65       ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 66       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 67       ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 68       ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 69       ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 70       ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 71       ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 74       ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 77       ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 80       ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 84       ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 85       ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 86       ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 87       ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 104      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 105      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 106      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 115      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 120      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 125      ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 126      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 127      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 128      ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 129      ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 133      ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 136      ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 137      ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 138      ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 142      ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 143      ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 144      ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                         ;
+-------------------------------+---------------------------------------------------------------------+
; Name                          ; PLL1:inst17|altpll:altpll_component|PLL1_altpll:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------+
; SDC pin name                  ; inst17|altpll_component|auto_generated|pll1                         ;
; PLL mode                      ; Normal                                                              ;
; Compensate clock              ; clock0                                                              ;
; Compensated input/output pins ; --                                                                  ;
; Switchover type               ; --                                                                  ;
; Input frequency 0             ; 20.0 MHz                                                            ;
; Input frequency 1             ; --                                                                  ;
; Nominal PFD frequency         ; 20.0 MHz                                                            ;
; Nominal VCO frequency         ; 480.1 MHz                                                           ;
; VCO post scale                ; 2                                                                   ;
; VCO frequency control         ; Auto                                                                ;
; VCO phase shift step          ; 260 ps                                                              ;
; VCO multiply                  ; --                                                                  ;
; VCO divide                    ; --                                                                  ;
; Freq min lock                 ; 12.5 MHz                                                            ;
; Freq max lock                 ; 27.09 MHz                                                           ;
; M VCO Tap                     ; 0                                                                   ;
; M Initial                     ; 1                                                                   ;
; M value                       ; 24                                                                  ;
; N value                       ; 1                                                                   ;
; Charge pump current           ; setting 1                                                           ;
; Loop filter resistance        ; setting 24                                                          ;
; Loop filter capacitance       ; setting 0                                                           ;
; Bandwidth                     ; 450 kHz to 980 kHz                                                  ;
; Real time reconfigurable      ; Off                                                                 ;
; Scan chain MIF file           ; --                                                                  ;
; Preserve PLL counter order    ; Off                                                                 ;
; PLL location                  ; PLL_1                                                               ;
; Inclk0 signal                 ; CLK                                                                 ;
; Inclk1 signal                 ; --                                                                  ;
; Inclk0 signal type            ; Dedicated Pin                                                       ;
; Inclk1 signal type            ; --                                                                  ;
+-------------------------------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+----------------------------------------------------+
; Name                                                                            ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low   ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                       ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+----------------------------------------------------+
; PLL1:inst17|altpll:altpll_component|PLL1_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 20  ; 1.0 MHz          ; 0 (0 ps)    ; 0.09 (260 ps)    ; 50/50      ; C0      ; 480           ; 240/240 Even ; --            ; 1       ; 0       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.0-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.0-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 3.0-V PCI                        ; 10 pF ; Not Available                      ;
; 3.0-V PCI-X                      ; 10 pF ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 1.2 V                            ; 0 pF  ; Not Available                      ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class I  ; 0 pF  ; (See SSTL-2)                       ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; 1.2-V HSTL Class I               ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class I  ; 0 pF  ; Not Available                      ;
; 1.2-V HSTL Class II              ; 0 pF  ; Not Available                      ;
; Differential 1.2-V HSTL Class II ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; LVDS_E_3R                        ; 0 pF  ; Not Available                      ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS_E_1R                        ; 0 pF  ; Not Available                      ;
; RSDS_E_3R                        ; 0 pF  ; Not Available                      ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS_E_3R                   ; 0 pF  ; Not Available                      ;
; PPDS                             ; 0 pF  ; Not Available                      ;
; PPDS_E_3R                        ; 0 pF  ; Not Available                      ;
; Bus LVDS                         ; 0 pF  ; Not Available                      ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                 ; Library Name ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------+--------------+
; |zidongmusic                                 ; 78 (2)      ; 45 (1)                    ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 2    ; 0            ; 33 (1)       ; 4 (0)             ; 41 (1)           ; |zidongmusic                                                                                        ; work         ;
;    |CLK_GEN:inst16|                          ; 41 (41)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 4 (4)             ; 20 (20)          ; |zidongmusic|CLK_GEN:inst16                                                                         ; work         ;
;    |CNTSTEP:inst8|                           ; 12 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 8 (0)            ; |zidongmusic|CNTSTEP:inst8                                                                          ;              ;
;       |lpm_counter:lpm_counter_component|    ; 12 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 8 (0)            ; |zidongmusic|CNTSTEP:inst8|lpm_counter:lpm_counter_component                                        ; work         ;
;          |cntr_f5j:auto_generated|           ; 12 (10)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (2)        ; 0 (0)             ; 8 (8)            ; |zidongmusic|CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated                ; work         ;
;             |cmpr_lfc:cmpr1|                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |zidongmusic|CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|cmpr_lfc:cmpr1 ;              ;
;    |INX2CODE:inst6|                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |zidongmusic|INX2CODE:inst6                                                                         ; work         ;
;    |MUSIC_DATA:inst13|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |zidongmusic|MUSIC_DATA:inst13                                                                      ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |zidongmusic|MUSIC_DATA:inst13|altsyncram:altsyncram_component                                      ; work         ;
;          |altsyncram_jn91:auto_generated|    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |zidongmusic|MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated       ; work         ;
;    |PLL1:inst17|                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |zidongmusic|PLL1:inst17                                                                            ; work         ;
;       |altpll:altpll_component|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |zidongmusic|PLL1:inst17|altpll:altpll_component                                                    ; work         ;
;          |PLL1_altpll:auto_generated|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |zidongmusic|PLL1:inst17|altpll:altpll_component|PLL1_altpll:auto_generated                         ; work         ;
;    |SPK0:inst|                               ; 12 (0)      ; 12 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (0)           ; |zidongmusic|SPK0:inst                                                                              ;              ;
;       |CNT11B:inst|                          ; 12 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (0)           ; |zidongmusic|SPK0:inst|CNT11B:inst                                                                  ;              ;
;          |lpm_counter:lpm_counter_component| ; 12 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (0)           ; |zidongmusic|SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component                                ;              ;
;             |cntr_n7j:auto_generated|        ; 12 (12)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; |zidongmusic|SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated        ; work         ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                  ;
+------+----------+---------------+---------------+-----------------------+-----+------+
; Name ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------+----------+---------------+---------------+-----------------------+-----+------+
; SPK  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CLK  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; CLK                 ;                   ;         ;
+---------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------+-------------------+---------+------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                  ; Location          ; Fan-Out ; Usage      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------+-------------------+---------+------------+--------+----------------------+------------------+---------------------------+
; CLK                                                                                                   ; PIN_22            ; 2       ; Clock      ; no     ; --                   ; --               ; --                        ;
; CLK                                                                                                   ; PIN_22            ; 5       ; Clock      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; CLK_GEN:inst16|CLK10K_1                                                                               ; FF_X1_Y17_N1      ; 6       ; Clock      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; CLK_GEN:inst16|CLK1M_1                                                                                ; FF_X29_Y12_N9     ; 7       ; Clock      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; CLK_GEN:inst16|CLK200_1                                                                               ; FF_X1_Y11_N13     ; 6       ; Clock      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; CLK_GEN:inst16|CLK4_1                                                                                 ; FF_X33_Y12_N17    ; 9       ; Clock      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|cout_actual                   ; LCCOMB_X16_Y5_N4  ; 8       ; Sync. load ; no     ; --                   ; --               ; --                        ;
; PLL1:inst17|altpll:altpll_component|PLL1_altpll:auto_generated|wire_pll1_clk[0]                       ; PLL_1             ; 12      ; Clock      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_comb_bita10~0 ; LCCOMB_X14_Y5_N24 ; 2       ; Clock      ; no     ; --                   ; --               ; --                        ;
; SPK0:inst|inst1                                                                                       ; FF_X14_Y5_N25     ; 11      ; Sync. load ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------+-------------------+---------+------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                            ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLK                                                                             ; PIN_22         ; 5       ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; CLK_GEN:inst16|CLK10K_1                                                         ; FF_X1_Y17_N1   ; 6       ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; CLK_GEN:inst16|CLK1M_1                                                          ; FF_X29_Y12_N9  ; 7       ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; CLK_GEN:inst16|CLK200_1                                                         ; FF_X1_Y11_N13  ; 6       ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; CLK_GEN:inst16|CLK4_1                                                           ; FF_X33_Y12_N17 ; 9       ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; PLL1:inst17|altpll:altpll_component|PLL1_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1          ; 12      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
+---------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                 ;
+-------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                  ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------+---------+
; SPK0:inst|inst1                                                                                       ; 11      ;
; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|q_a[2]               ; 11      ;
; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|q_a[3]               ; 11      ;
; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|q_a[0]               ; 11      ;
; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|q_a[1]               ; 10      ;
; ~GND                                                                                                  ; 8       ;
; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|cout_actual                   ; 8       ;
; CLK_GEN:inst16|count[0]                                                                               ; 5       ;
; CLK_GEN:inst16|\process_1:count[5]                                                                    ; 5       ;
; CLK_GEN:inst16|\process_1:count[4]                                                                    ; 5       ;
; CLK_GEN:inst16|\process_2:count[4]                                                                    ; 5       ;
; CLK_GEN:inst16|\process_3:count[0]                                                                    ; 5       ;
; CLK_GEN:inst16|count[2]                                                                               ; 4       ;
; CLK_GEN:inst16|count[1]                                                                               ; 4       ;
; CLK_GEN:inst16|Equal1~0                                                                               ; 4       ;
; CLK_GEN:inst16|Equal2~0                                                                               ; 4       ;
; CLK_GEN:inst16|Equal3~0                                                                               ; 4       ;
; CLK_GEN:inst16|count[3]                                                                               ; 3       ;
; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[7]            ; 3       ;
; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[6]            ; 3       ;
; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[5]            ; 3       ;
; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[4]            ; 3       ;
; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[3]            ; 3       ;
; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[2]            ; 3       ;
; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[1]            ; 3       ;
; CNTSTEP:inst8|lpm_counter:lpm_counter_component|cntr_f5j:auto_generated|counter_reg_bit[0]            ; 3       ;
; CLK_GEN:inst16|\process_1:count[3]                                                                    ; 2       ;
; CLK_GEN:inst16|\process_1:count[2]                                                                    ; 2       ;
; CLK_GEN:inst16|\process_1:count[1]                                                                    ; 2       ;
; CLK_GEN:inst16|\process_1:count[0]                                                                    ; 2       ;
; CLK_GEN:inst16|\process_2:count[2]                                                                    ; 2       ;
; CLK_GEN:inst16|\process_2:count[1]                                                                    ; 2       ;
; CLK_GEN:inst16|\process_2:count[0]                                                                    ; 2       ;
; CLK_GEN:inst16|\process_2:count[3]                                                                    ; 2       ;
; CLK_GEN:inst16|\process_3:count[1]                                                                    ; 2       ;
; CLK_GEN:inst16|\process_3:count[2]                                                                    ; 2       ;
; CLK_GEN:inst16|\process_3:count[3]                                                                    ; 2       ;
; CLK_GEN:inst16|\process_3:count[4]                                                                    ; 2       ;
; inst9                                                                                                 ; 2       ;
; SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_comb_bita10~0 ; 2       ;
; ~ALTERA_nCEO~~obuf                                                                                    ; 1       ;
; ~ALTERA_DATA0~                                                                                        ; 1       ;
; ~ALTERA_DCLK~~obuf                                                                                    ; 1       ;
; ~ALTERA_FLASH_nCE_nCSO~                                                                               ; 1       ;
; ~ALTERA_ASDO_DATA1~                                                                                   ; 1       ;
; CLK                                                                                                   ; 1       ;
; CLK~input                                                                                             ; 1       ;
; SPK~output                                                                                            ; 1       ;
; CLK_GEN:inst16|count[0]~12                                                                            ; 1       ;
; inst9~0                                                                                               ; 1       ;
+-------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------+---------------+
; Name                                                                                        ; Type ; Mode ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF       ; Location      ;
+---------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------+---------------+
; MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; Single Clock ; 256          ; 4            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1024 ; 256                         ; 4                           ; --                          ; --                          ; 1024                ; 1    ; data1.mif ; M9K_X15_Y5_N0 ;
+---------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |zidongmusic|MUSIC_DATA:inst13|altsyncram:altsyncram_component|altsyncram_jn91:auto_generated|ALTSYNCRAM                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0011) (3) (3) (03)    ;(0011) (3) (3) (03)   ;(0011) (3) (3) (03)   ;(0011) (3) (3) (03)   ;(0101) (5) (5) (05)   ;(0101) (5) (5) (05)   ;(0101) (5) (5) (05)   ;(0110) (6) (6) (06)   ;
;8;(1000) (10) (8) (08)    ;(1000) (10) (8) (08)   ;(1000) (10) (8) (08)   ;(1001) (11) (9) (09)   ;(0110) (6) (6) (06)   ;(1000) (10) (8) (08)   ;(0101) (5) (5) (05)   ;(0101) (5) (5) (05)   ;
;16;(1100) (14) (12) (0C)    ;(1100) (14) (12) (0C)   ;(1100) (14) (12) (0C)   ;(1111) (17) (15) (0F)   ;(1101) (15) (13) (0D)   ;(1100) (14) (12) (0C)   ;(1010) (12) (10) (0A)   ;(1100) (14) (12) (0C)   ;
;24;(1001) (11) (9) (09)    ;(1001) (11) (9) (09)   ;(1001) (11) (9) (09)   ;(1001) (11) (9) (09)   ;(1001) (11) (9) (09)   ;(1001) (11) (9) (09)   ;(1001) (11) (9) (09)   ;(0000) (0) (0) (00)   ;
;32;(1001) (11) (9) (09)    ;(1001) (11) (9) (09)   ;(1001) (11) (9) (09)   ;(1010) (12) (10) (0A)   ;(0111) (7) (7) (07)   ;(0111) (7) (7) (07)   ;(0110) (6) (6) (06)   ;(0110) (6) (6) (06)   ;
;40;(0101) (5) (5) (05)    ;(0101) (5) (5) (05)   ;(0101) (5) (5) (05)   ;(0110) (6) (6) (06)   ;(1000) (10) (8) (08)   ;(1000) (10) (8) (08)   ;(1001) (11) (9) (09)   ;(1001) (11) (9) (09)   ;
;48;(0011) (3) (3) (03)    ;(0011) (3) (3) (03)   ;(1000) (10) (8) (08)   ;(1000) (10) (8) (08)   ;(0110) (6) (6) (06)   ;(0101) (5) (5) (05)   ;(0110) (6) (6) (06)   ;(1000) (10) (8) (08)   ;
;56;(0101) (5) (5) (05)    ;(0101) (5) (5) (05)   ;(0101) (5) (5) (05)   ;(0101) (5) (5) (05)   ;(0101) (5) (5) (05)   ;(0101) (5) (5) (05)   ;(0101) (5) (5) (05)   ;(0101) (5) (5) (05)   ;
;64;(1010) (12) (10) (0A)    ;(1010) (12) (10) (0A)   ;(1010) (12) (10) (0A)   ;(1100) (14) (12) (0C)   ;(0111) (7) (7) (07)   ;(0111) (7) (7) (07)   ;(1001) (11) (9) (09)   ;(1001) (11) (9) (09)   ;
;72;(0110) (6) (6) (06)    ;(1000) (10) (8) (08)   ;(0101) (5) (5) (05)   ;(0101) (5) (5) (05)   ;(0101) (5) (5) (05)   ;(0101) (5) (5) (05)   ;(0101) (5) (5) (05)   ;(0101) (5) (5) (05)   ;
;80;(0011) (3) (3) (03)    ;(0101) (5) (5) (05)   ;(0011) (3) (3) (03)   ;(0011) (3) (3) (03)   ;(0101) (5) (5) (05)   ;(0110) (6) (6) (06)   ;(0111) (7) (7) (07)   ;(1001) (11) (9) (09)   ;
;88;(0110) (6) (6) (06)    ;(0110) (6) (6) (06)   ;(0110) (6) (6) (06)   ;(0110) (6) (6) (06)   ;(0110) (6) (6) (06)   ;(0110) (6) (6) (06)   ;(0101) (5) (5) (05)   ;(0110) (6) (6) (06)   ;
;96;(1000) (10) (8) (08)    ;(1000) (10) (8) (08)   ;(1000) (10) (8) (08)   ;(1001) (11) (9) (09)   ;(1100) (14) (12) (0C)   ;(1100) (14) (12) (0C)   ;(1100) (14) (12) (0C)   ;(1010) (12) (10) (0A)   ;
;104;(1001) (11) (9) (09)    ;(1001) (11) (9) (09)   ;(1010) (12) (10) (0A)   ;(1001) (11) (9) (09)   ;(1000) (10) (8) (08)   ;(1000) (10) (8) (08)   ;(0110) (6) (6) (06)   ;(0101) (5) (5) (05)   ;
;112;(0011) (3) (3) (03)    ;(0011) (3) (3) (03)   ;(0011) (3) (3) (03)   ;(0011) (3) (3) (03)   ;(1000) (10) (8) (08)   ;(1000) (10) (8) (08)   ;(1000) (10) (8) (08)   ;(1000) (10) (8) (08)   ;
;120;(0110) (6) (6) (06)    ;(1000) (10) (8) (08)   ;(0110) (6) (6) (06)   ;(0101) (5) (5) (05)   ;(0011) (3) (3) (03)   ;(0101) (5) (5) (05)   ;(0110) (6) (6) (06)   ;(1000) (10) (8) (08)   ;
;128;(0101) (5) (5) (05)    ;(0101) (5) (5) (05)   ;(0101) (5) (5) (05)   ;(0101) (5) (5) (05)   ;(0101) (5) (5) (05)   ;(0101) (5) (5) (05)   ;(0101) (5) (5) (05)   ;(0101) (5) (5) (05)   ;
;136;(0000) (0) (0) (00)    ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;
;144;(0000) (0) (0) (00)    ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;
;152;(0000) (0) (0) (00)    ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;
;160;(0000) (0) (0) (00)    ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;
;168;(0000) (0) (0) (00)    ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;
;176;(0000) (0) (0) (00)    ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;
;184;(0000) (0) (0) (00)    ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;
;192;(0000) (0) (0) (00)    ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;
;200;(0000) (0) (0) (00)    ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;
;208;(0000) (0) (0) (00)    ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;
;216;(0000) (0) (0) (00)    ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;
;224;(0000) (0) (0) (00)    ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;
;232;(0000) (0) (0) (00)    ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;
;240;(0000) (0) (0) (00)    ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;
;248;(0000) (0) (0) (00)    ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;(0000) (0) (0) (00)   ;




+----------------------------------------------------+
; Interconnect Usage Summary                         ;
+----------------------------+-----------------------+
; Interconnect Resource Type ; Usage                 ;
+----------------------------+-----------------------+
; Block interconnects        ; 44 / 32,401 ( < 1 % ) ;
; C16 interconnects          ; 1 / 1,326 ( < 1 % )   ;
; C4 interconnects           ; 9 / 21,816 ( < 1 % )  ;
; Direct links               ; 13 / 32,401 ( < 1 % ) ;
; Global clocks              ; 6 / 10 ( 60 % )       ;
; Local interconnects        ; 60 / 10,320 ( < 1 % ) ;
; R24 interconnects          ; 0 / 1,289 ( 0 % )     ;
; R4 interconnects           ; 41 / 28,186 ( < 1 % ) ;
+----------------------------+-----------------------+


+--------------------------------------------------------------------------+
; LAB Logic Elements                                                       ;
+--------------------------------------------+-----------------------------+
; Number of Logic Elements  (Average = 9.75) ; Number of LABs  (Total = 8) ;
+--------------------------------------------+-----------------------------+
; 1                                          ; 1                           ;
; 2                                          ; 0                           ;
; 3                                          ; 0                           ;
; 4                                          ; 0                           ;
; 5                                          ; 0                           ;
; 6                                          ; 0                           ;
; 7                                          ; 2                           ;
; 8                                          ; 0                           ;
; 9                                          ; 0                           ;
; 10                                         ; 0                           ;
; 11                                         ; 2                           ;
; 12                                         ; 1                           ;
; 13                                         ; 1                           ;
; 14                                         ; 0                           ;
; 15                                         ; 0                           ;
; 16                                         ; 1                           ;
+--------------------------------------------+-----------------------------+


+------------------------------------------------------------------+
; LAB-wide Signals                                                 ;
+------------------------------------+-----------------------------+
; LAB-wide Signals  (Average = 0.88) ; Number of LABs  (Total = 8) ;
+------------------------------------+-----------------------------+
; 1 Clock                            ; 7                           ;
+------------------------------------+-----------------------------+


+----------------------------------------------------------------------------+
; LAB Signals Sourced                                                        ;
+----------------------------------------------+-----------------------------+
; Number of Signals Sourced  (Average = 15.38) ; Number of LABs  (Total = 8) ;
+----------------------------------------------+-----------------------------+
; 0                                            ; 0                           ;
; 1                                            ; 0                           ;
; 2                                            ; 1                           ;
; 3                                            ; 0                           ;
; 4                                            ; 0                           ;
; 5                                            ; 0                           ;
; 6                                            ; 0                           ;
; 7                                            ; 1                           ;
; 8                                            ; 0                           ;
; 9                                            ; 0                           ;
; 10                                           ; 0                           ;
; 11                                           ; 0                           ;
; 12                                           ; 1                           ;
; 13                                           ; 0                           ;
; 14                                           ; 0                           ;
; 15                                           ; 0                           ;
; 16                                           ; 0                           ;
; 17                                           ; 2                           ;
; 18                                           ; 0                           ;
; 19                                           ; 1                           ;
; 20                                           ; 0                           ;
; 21                                           ; 1                           ;
; 22                                           ; 0                           ;
; 23                                           ; 0                           ;
; 24                                           ; 0                           ;
; 25                                           ; 0                           ;
; 26                                           ; 0                           ;
; 27                                           ; 0                           ;
; 28                                           ; 1                           ;
+----------------------------------------------+-----------------------------+


+-------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                       ;
+-------------------------------------------------+-----------------------------+
; Number of Signals Sourced Out  (Average = 2.63) ; Number of LABs  (Total = 8) ;
+-------------------------------------------------+-----------------------------+
; 0                                               ; 0                           ;
; 1                                               ; 6                           ;
; 2                                               ; 0                           ;
; 3                                               ; 0                           ;
; 4                                               ; 0                           ;
; 5                                               ; 0                           ;
; 6                                               ; 0                           ;
; 7                                               ; 1                           ;
; 8                                               ; 1                           ;
+-------------------------------------------------+-----------------------------+


+---------------------------------------------------------------------------+
; LAB Distinct Inputs                                                       ;
+---------------------------------------------+-----------------------------+
; Number of Distinct Inputs  (Average = 2.75) ; Number of LABs  (Total = 8) ;
+---------------------------------------------+-----------------------------+
; 0                                           ; 0                           ;
; 1                                           ; 6                           ;
; 2                                           ; 0                           ;
; 3                                           ; 0                           ;
; 4                                           ; 1                           ;
; 5                                           ; 0                           ;
; 6                                           ; 0                           ;
; 7                                           ; 0                           ;
; 8                                           ; 0                           ;
; 9                                           ; 0                           ;
; 10                                          ; 0                           ;
; 11                                          ; 0                           ;
; 12                                          ; 1                           ;
+---------------------------------------------+-----------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 2         ; 0            ; 2         ; 0            ; 0            ; 2         ; 2         ; 0            ; 2         ; 2         ; 0            ; 1            ; 0            ; 0            ; 1            ; 0            ; 1            ; 1            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 2         ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 2            ; 0         ; 2            ; 2            ; 0         ; 0         ; 2            ; 0         ; 0         ; 2            ; 1            ; 2            ; 2            ; 1            ; 2            ; 1            ; 1            ; 2            ; 2            ; 2            ; 1            ; 2            ; 2            ; 2            ; 2            ; 2            ; 0         ; 2            ; 2            ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; SPK                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; Enable Open Drain on CRC Error pin           ; Off                      ;
; Configuration Voltage Level                  ; Auto                     ;
; Force Configuration Voltage Level            ; Off                      ;
; nCEO                                         ; As output driving ground ;
; Data[0]                                      ; As input tri-stated      ;
; Data[1]/ASDO                                 ; As input tri-stated      ;
; Data[7..2]                                   ; Unreserved               ;
; FLASH_nCE/nCSO                               ; As input tri-stated      ;
; Other Active Parallel pins                   ; Unreserved               ;
; DCLK                                         ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                      ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon May 29 20:51:46 2017
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off zidongmusic -c zidongmusic
Info: Selected device EP3C10E144C8 for design "zidongmusic"
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Implemented PLL "PLL1:inst17|altpll:altpll_component|PLL1_altpll:auto_generated|pll1" as Cyclone III PLL type
    Info: Implementing clock multiplication of 1, clock division of 20, and phase shift of 0 degrees (0 ps) for PLL1:inst17|altpll:altpll_component|PLL1_altpll:auto_generated|wire_pll1_clk[0] port
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature.
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP3C5E144C8 is compatible
    Info: Device EP3C16E144C8 is compatible
    Info: Device EP3C25E144C8 is compatible
Info: Fitter converted 5 user pins into dedicated programming pins
    Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info: Pin ~ALTERA_DCLK~ is reserved at location 12
    Info: Pin ~ALTERA_DATA0~ is reserved at location 13
    Info: Pin ~ALTERA_nCEO~ is reserved at location 101
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info: Timing-driven compilation is using the TimeQuest Timing Analyzer
Critical Warning: Synopsys Design Constraints File file not found: 'zidongmusic.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design
Info: No user constrained base clocks found in the design
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita0  from: dataa  to: combout
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info: Cell: inst|inst|lpm_counter_component|auto_generated|counter_comb_bita9  from: cin  to: combout
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {SPK0:inst|CNT11B:inst|lpm_counter:lpm_counter_component|cntr_n7j:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -rise_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK4_1}] -fall_to [get_clocks {inst17|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -rise_to [get_clocks {CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -fall_to [get_clocks {CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -rise_to [get_clocks {CLK}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -fall_to [get_clocks {CLK}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -rise_to [get_clocks {CLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -fall_to [get_clocks {CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -rise_to [get_clocks {CLK}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK_GEN:inst16|CLK1M_1}] -fall_to [get_clocks {CLK}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -rise_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -fall_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -rise_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -fall_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -rise_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLK}] -fall_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -rise_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLK}] -fall_to [get_clocks {CLK_GEN:inst16|CLK1M_1}] -hold 0.020
Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info: Automatically promoted node CLK~input (placed in PIN 22 (CLK0, DIFFCLK_0p))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info: Automatically promoted node PLL1:inst17|altpll:altpll_component|PLL1_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info: Automatically promoted node CLK_GEN:inst16|CLK4_1 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node CLK_GEN:inst16|CLK4_1~0
Info: Automatically promoted node CLK_GEN:inst16|CLK1M_1 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node CLK_GEN:inst16|CLK1M_1~0
Info: Automatically promoted node CLK_GEN:inst16|CLK10K_1 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node CLK_GEN:inst16|CLK10K_1~0
Info: Automatically promoted node CLK_GEN:inst16|CLK200_1 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node CLK_GEN:inst16|CLK200_1~0
Info: Starting register packing
Extra Info: Performing register packing on registers with non-logic cell location assignments
Extra Info: Completed register packing on registers with non-logic cell location assignments
Extra Info: Started Fast Input/Output/OE register processing
Extra Info: Finished Fast Input/Output/OE register processing
Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density
Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Info: Fitter preparation operations ending: elapsed time is 00:00:02
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:01
Info: Fitter routing operations beginning
Info: Average interconnect usage is 0% of the available device resources
    Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info: Fitter routing operations ending: elapsed time is 00:00:01
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Quartus II Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 312 megabytes
    Info: Processing ended: Mon May 29 20:52:00 2017
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:14


