/*
 * Copyright (c) 2020, NVIDIA CORPORATION.  All rights reserved.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#ifndef DCGMFIELDS_H
#define DCGMFIELDS_H

#ifdef __cplusplus
extern "C" {
#endif

/***************************************************************************************************/
/** @defgroup dcgmFieldTypes Field Types
 *  Field Types are a single byte.
 *  @{
 */
/***************************************************************************************************/

/**
 * Blob of binary data representing a structure
 */
#define DCGM_FT_BINARY 'b'

/**
 * 8-byte double precision
 */
#define DCGM_FT_DOUBLE 'd'

/**
 * 8-byte signed integer
 */
#define DCGM_FT_INT64 'i'

/**
 * Null-terminated ASCII Character string
 */
#define DCGM_FT_STRING 's'

/**
 * 8-byte signed integer usec since 1970
 */
#define DCGM_FT_TIMESTAMP 't'

/** @} */


/***************************************************************************************************/
/** @defgroup dcgmFieldScope Field Scope
 *  Represents field association with entity scope or global scope.
 *  @{
 */
/***************************************************************************************************/

/**
 * Field is global (ex: driver version)
 */
#define DCGM_FS_GLOBAL 0

/**
 * Field is associated with an entity (GPU, VGPU...etc)
 */
#define DCGM_FS_ENTITY 1

/**
 * Field is associated with a device. Deprecated. Use DCGM_FS_ENTITY
 */
#define DCGM_FS_DEVICE DCGM_FS_ENTITY

/** @} */

/***************************************************************************************************/
/** @defgroup dcgmFieldConstants Field Constants
 *  Constants that represent contents of individual field values.
 *  @{
 */
/***************************************************************************************************/

/**
 * DCGM_FI_DEV_CUDA_COMPUTE_CAPABILITY is 16 bits of major version followed by
 * 16 bits of the minor version. These macros separate the two.
 */
#define DCGM_CUDA_COMPUTE_CAPABILITY_MAJOR(x) ((uint64_t)(x)&0xFFFF0000)
#define DCGM_CUDA_COMPUTE_CAPABILITY_MINOR(x) ((uint64_t)(x)&0x0000FFFF)

/**
 * DCGM_FI_DEV_CLOCK_THROTTLE_REASONS is a bitmap of why the clock is throttled.
 * These macros are masks for relevant throttling, and are a 1:1 map to the NVML
 * reasons documented in nvml.h. The notes for the header are copied blow:
 */
/** Nothing is running on the GPU and the clocks are dropping to Idle state
 * \note This limiter may be removed in a later release
 */
#define DCGM_CLOCKS_THROTTLE_REASON_GPU_IDLE 0x0000000000000001LL
/** GPU clocks are limited by current setting of applications clocks
 */
#define DCGM_CLOCKS_THROTTLE_REASON_CLOCKS_SETTING 0x0000000000000002LL
/** SW Power Scaling algorithm is reducing the clocks below requested clocks
 */
#define DCGM_CLOCKS_THROTTLE_REASON_SW_POWER_CAP 0x0000000000000004LL
/** HW Slowdown (reducing the core clocks by a factor of 2 or more) is engaged
 *
 * This is an indicator of:
 *  - temperature being too high
 *  - External Power Brake Assertion is triggered (e.g. by the system power supply)
 *  - Power draw is too high and Fast Trigger protection is reducing the clocks
 *  - May be also reported during PState or clock change
 *  - This behavior may be removed in a later release.
 */
#define DCGM_CLOCKS_THROTTLE_REASON_HW_SLOWDOWN 0x0000000000000008LL
/** Sync Boost
 *
 * This GPU has been added to a Sync boost group with nvidia-smi or DCGM in
 * order to maximize performance per watt. All GPUs in the sync boost group
 * will boost to the minimum possible clocks across the entire group. Look at
 * the throttle reasons for other GPUs in the system to see why those GPUs are
 * holding this one at lower clocks.
 */
#define DCGM_CLOCKS_THROTTLE_REASON_SYNC_BOOST 0x0000000000000010LL
/** SW Thermal Slowdown
 *
 * This is an indicator of one or more of the following:
 *  - Current GPU temperature above the GPU Max Operating Temperature
 *  - Current memory temperature above the Memory Max Operating Temperature
 */
#define DCGM_CLOCKS_THROTTLE_REASON_SW_THERMAL 0x0000000000000020LL
/** HW Thermal Slowdown (reducing the core clocks by a factor of 2 or more) is engaged
 *
 * This is an indicator of:
 *  - temperature being too high
 */
#define DCGM_CLOCKS_THROTTLE_REASON_HW_THERMAL 0x0000000000000040LL
/** HW Power Brake Slowdown (reducing the core clocks by a factor of 2 or more) is engaged
 *
 * This is an indicator of:
 *  - External Power Brake Assertion being triggered (e.g. by the system power supply)
 */
#define DCGM_CLOCKS_THROTTLE_REASON_HW_POWER_BRAKE 0x0000000000000080LL
/** GPU clocks are limited by current setting of Display clocks
 */
#define DCGM_CLOCKS_THROTTLE_REASON_DISPLAY_CLOCKS 0x0000000000000100LL

/**
 * GPU virtualization mode types for DCGM_FI_DEV_VIRTUAL_MODE
 */
typedef enum
{
    DCGM_GPU_VIRTUALIZATION_MODE_NONE        = 0, //!< Represents Bare Metal GPU
    DCGM_GPU_VIRTUALIZATION_MODE_PASSTHROUGH = 1, //!< Device is associated with GPU-Passthrough
    DCGM_GPU_VIRTUALIZATION_MODE_VGPU        = 2, //!< Device is associated with vGPU inside virtual machine.
    DCGM_GPU_VIRTUALIZATION_MODE_HOST_VGPU   = 3, //!< Device is associated with VGX hypervisor in vGPU mode
    DCGM_GPU_VIRTUALIZATION_MODE_HOST_VSGA   = 4, //!< Device is associated with VGX hypervisor in vSGA mode
} dcgmGpuVirtualizationMode_t;


/** @} */

/***************************************************************************************************/
/** @defgroup dcgmFieldEntity Field Entity
 *  Represents field association with a particular entity
 *  @{
 */
/***************************************************************************************************/

/**
 * Enum of possible field entity groups
 */
typedef enum dcgm_field_entity_group_t
{
    DCGM_FE_NONE = 0, /*!< Field is not associated with an entity. Field scope should be DCGM_FS_GLOBAL */
    DCGM_FE_GPU,      /*!< Field is associated with a GPU entity */
    DCGM_FE_VGPU,     /*!< Field is associated with a VGPU entity */
    DCGM_FE_SWITCH,   /*!< Field is associated with a Switch entity */
    DCGM_FE_GPU_I,    /*!< Field is associated with a GPU Instance entity */
    DCGM_FE_GPU_CI,   /*!< Field is associated with a GPU Compute Instance entity */

    DCGM_FE_COUNT /*!< Number of elements in this enumeration. Keep this entry last */
} dcgm_field_entity_group_t;

/**
 * Represents an identifier for an entity within a field entity. For instance, this is the gpuId for DCGM_FE_GPU.
 */
typedef unsigned int dcgm_field_eid_t;

/** @} */

/***************************************************************************************************/
/** @defgroup dcgmFieldIdentifiers Field Identifiers
 *  Field Identifiers
 *  @{
 */
/***************************************************************************************************/

/**
 * NULL field
 */
#define DCGM_FI_UNKNOWN 0

/**
 * Driver Version
 */
#define DCGM_FI_DRIVER_VERSION 1

/* Underlying NVML version */
#define DCGM_FI_NVML_VERSION 2

/*
 * Process Name
 */
#define DCGM_FI_PROCESS_NAME 3

/**
 * Number of Devices on the node
 */
#define DCGM_FI_DEV_COUNT 4

/**
 * Cuda Driver Version
 * Retrieves a number with the major value in the thousands place and the minor value in the hundreds place.
 * CUDA 11.1 = 11100
 */
#define DCGM_FI_CUDA_DRIVER_VERSION 5


/**
 * Name of the GPU device
 */
#define DCGM_FI_DEV_NAME 50

/**
 * Device Brand
 */
#define DCGM_FI_DEV_BRAND 51

/**
 * NVML index of this GPU
 */
#define DCGM_FI_DEV_NVML_INDEX 52

/**
 * Device Serial Number
 */
#define DCGM_FI_DEV_SERIAL 53

/**
 * UUID corresponding to the device
 */
#define DCGM_FI_DEV_UUID 54

/**
 * Device node minor number /dev/nvidia#
 */
#define DCGM_FI_DEV_MINOR_NUMBER 55

/**
 * OEM inforom version
 */
#define DCGM_FI_DEV_OEM_INFOROM_VER 56

/**
 * PCI attributes for the device
 */
#define DCGM_FI_DEV_PCI_BUSID 57

/**
 * The combined 16-bit device id and 16-bit vendor id
 */
#define DCGM_FI_DEV_PCI_COMBINED_ID 58

/**
 * The 32-bit Sub System Device ID
 */
#define DCGM_FI_DEV_PCI_SUBSYS_ID 59

/**
 * Topology of all GPUs on the system via PCI (static)
 */
#define DCGM_FI_GPU_TOPOLOGY_PCI 60

/**
 * Topology of all GPUs on the system via NVLINK (static)
 */
#define DCGM_FI_GPU_TOPOLOGY_NVLINK 61

/**
 * Affinity of all GPUs on the system (static)
 */
#define DCGM_FI_GPU_TOPOLOGY_AFFINITY 62

/**
 * Cuda compute capability for the device.
 * The major version is the upper 32 bits and
 * the minor version is the lower 32 bits.
 */
#define DCGM_FI_DEV_CUDA_COMPUTE_CAPABILITY 63

/**
 * Compute mode for the device
 */
#define DCGM_FI_DEV_COMPUTE_MODE 65

/**
 * Persistence mode for the device
 * Boolean: 0 is disabled, 1 is enabled
 */
#define DCGM_FI_DEV_PERSISTENCE_MODE 66

/**
 * MIG mode for the device
 * Boolean: 0 is disabled, 1 is enabled
 */
#define DCGM_FI_DEV_MIG_MODE 67

/**
 * The string that CUDA_VISIBLE_DEVICES should
 * be set to for this entity (including MIG)
 */
#define DCGM_FI_DEV_CUDA_VISIBLE_DEVICES_STR 68

/**
 * The maximum number of MIG slices supported by this GPU
 */
#define DCGM_FI_DEV_MIG_MAX_SLICES 69

/**
 * Device CPU affinity. part 1/8 = cpus 0 - 63
 */
#define DCGM_FI_DEV_CPU_AFFINITY_0 70

/**
 * Device CPU affinity. part 1/8 = cpus 64 - 127
 */
#define DCGM_FI_DEV_CPU_AFFINITY_1 71

/**
 * Device CPU affinity. part 2/8 = cpus 128 - 191
 */
#define DCGM_FI_DEV_CPU_AFFINITY_2 72

/**
 * Device CPU affinity. part 3/8 = cpus 192 - 255
 */
#define DCGM_FI_DEV_CPU_AFFINITY_3 73

/**
 * ECC inforom version
 */
#define DCGM_FI_DEV_ECC_INFOROM_VER 80

/**
 * Power management object inforom version
 */
#define DCGM_FI_DEV_POWER_INFOROM_VER 81

/**
 * Inforom image version
 */
#define DCGM_FI_DEV_INFOROM_IMAGE_VER 82

/**
 * Inforom configuration checksum
 */
#define DCGM_FI_DEV_INFOROM_CONFIG_CHECK 83

/**
 * Reads the infoROM from the flash and verifies the checksums
 */
#define DCGM_FI_DEV_INFOROM_CONFIG_VALID 84

/**
 * VBIOS version of the device
 */
#define DCGM_FI_DEV_VBIOS_VERSION 85

/**
 * Total BAR1 of the GPU in MB
 */
#define DCGM_FI_DEV_BAR1_TOTAL 90

/**
 * Deprecated - Sync boost settings on the node
 */
#define DCGM_FI_SYNC_BOOST 91

/**
 * Used BAR1 of the GPU in MB
 */
#define DCGM_FI_DEV_BAR1_USED 92

/**
 * Free BAR1 of the GPU in MB
 */
#define DCGM_FI_DEV_BAR1_FREE 93

/**
 * SM clock for the device
 */
#define DCGM_FI_DEV_SM_CLOCK 100

/**
 * Memory clock for the device
 */
#define DCGM_FI_DEV_MEM_CLOCK 101

/**
 * Video encoder/decoder clock for the device
 */
#define DCGM_FI_DEV_VIDEO_CLOCK 102

/**
 * SM Application clocks
 */
#define DCGM_FI_DEV_APP_SM_CLOCK 110

/**
 * Memory Application clocks
 */
#define DCGM_FI_DEV_APP_MEM_CLOCK 111

/**
 * Current clock throttle reasons (bitmask of DCGM_CLOCKS_THROTTLE_REASON_*)
 */
#define DCGM_FI_DEV_CLOCK_THROTTLE_REASONS 112

/**
 * Maximum supported SM clock for the device
 */
#define DCGM_FI_DEV_MAX_SM_CLOCK 113

/**
 * Maximum supported Memory clock for the device
 */
#define DCGM_FI_DEV_MAX_MEM_CLOCK 114

/**
 * Maximum supported Video encoder/decoder clock for the device
 */
#define DCGM_FI_DEV_MAX_VIDEO_CLOCK 115

/**
 * Auto-boost for the device (1 = enabled. 0 = disabled)
 */
#define DCGM_FI_DEV_AUTOBOOST 120

/**
 * Supported clocks for the device
 */
#define DCGM_FI_DEV_SUPPORTED_CLOCKS 130

/**
 * Memory temperature for the device
 */
#define DCGM_FI_DEV_MEMORY_TEMP 140

/**
 * Current temperature readings for the device, in degrees C
 */
#define DCGM_FI_DEV_GPU_TEMP 150

/**
 * Maximum operating temperature for the memory of this GPU
 */
#define DCGM_FI_DEV_MEM_MAX_OP_TEMP 151

/**
 * Maximum operating temperature for this GPU
 */
#define DCGM_FI_DEV_GPU_MAX_OP_TEMP 152


/**
 * Power usage for the device in Watts
 */
#define DCGM_FI_DEV_POWER_USAGE 155

/**
 * Total energy consumption for the GPU in mJ since the driver was last reloaded
 */
#define DCGM_FI_DEV_TOTAL_ENERGY_CONSUMPTION 156

/**
 * Slowdown temperature for the device
 */
#define DCGM_FI_DEV_SLOWDOWN_TEMP 158

/**
 * Shutdown temperature for the device
 */
#define DCGM_FI_DEV_SHUTDOWN_TEMP 159

/**
 * Current Power limit for the device
 */
#define DCGM_FI_DEV_POWER_MGMT_LIMIT 160

/**
 * Minimum power management limit for the device
 */
#define DCGM_FI_DEV_POWER_MGMT_LIMIT_MIN 161

/**
 * Maximum power management limit for the device
 */
#define DCGM_FI_DEV_POWER_MGMT_LIMIT_MAX 162

/**
 * Default power management limit for the device
 */
#define DCGM_FI_DEV_POWER_MGMT_LIMIT_DEF 163

/**
 * Effective power limit that the driver enforces after taking into account all limiters
 */
#define DCGM_FI_DEV_ENFORCED_POWER_LIMIT 164

/**
 * Performance state (P-State) 0-15. 0=highest
 */
#define DCGM_FI_DEV_PSTATE 190

/**
 * Fan speed for the device in percent 0-100
 */
#define DCGM_FI_DEV_FAN_SPEED 191

/**
 * PCIe Tx utilization information
 *
 * Deprecated: Use DCGM_FI_PROF_PCIE_TX_BYTES instead.
 */
#define DCGM_FI_DEV_PCIE_TX_THROUGHPUT 200

/**
 * PCIe Rx utilization information
 *
 * Deprecated: Use DCGM_FI_PROF_PCIE_RX_BYTES instead.
 */
#define DCGM_FI_DEV_PCIE_RX_THROUGHPUT 201

/**
 * PCIe replay counter
 */
#define DCGM_FI_DEV_PCIE_REPLAY_COUNTER 202

/**
 * GPU Utilization
 */
#define DCGM_FI_DEV_GPU_UTIL 203

/**
 * Memory Utilization
 */
#define DCGM_FI_DEV_MEM_COPY_UTIL 204

/**
 * Process accounting stats.
 *
 * This field is only supported when the host engine is running as root unless you
 * enable accounting ahead of time. Accounting mode can be enabled by
 * running "nvidia-smi -am 1" as root on the same node the host engine is running on.
 */
#define DCGM_FI_DEV_ACCOUNTING_DATA 205

/**
 * Encoder Utilization
 */
#define DCGM_FI_DEV_ENC_UTIL 206

/**
 * Decoder Utilization
 */
#define DCGM_FI_DEV_DEC_UTIL 207

/**
 * Memory utilization samples
 */
#define DCGM_FI_DEV_MEM_COPY_UTIL_SAMPLES 210

/*
 * SM utilization samples
 */
#define DCGM_FI_DEV_GPU_UTIL_SAMPLES 211

/**
 * Graphics processes running on the GPU.
 */
#define DCGM_FI_DEV_GRAPHICS_PIDS 220

/**
 * Compute processes running on the GPU.
 */
#define DCGM_FI_DEV_COMPUTE_PIDS 221

/**
 * XID errors. The value is the specific XID error
 */
#define DCGM_FI_DEV_XID_ERRORS 230

/**
 * PCIe Max Link Generation
 */
#define DCGM_FI_DEV_PCIE_MAX_LINK_GEN 235

/**
 * PCIe Max Link Width
 */
#define DCGM_FI_DEV_PCIE_MAX_LINK_WIDTH 236

/**
 * PCIe Current Link Generation
 */
#define DCGM_FI_DEV_PCIE_LINK_GEN 237

/**
 * PCIe Current Link Width
 */
#define DCGM_FI_DEV_PCIE_LINK_WIDTH 238

/**
 * Power Violation time in usec
 */
#define DCGM_FI_DEV_POWER_VIOLATION 240

/**
 * Thermal Violation time in usec
 */
#define DCGM_FI_DEV_THERMAL_VIOLATION 241

/**
 * Sync Boost Violation time in usec
 */
#define DCGM_FI_DEV_SYNC_BOOST_VIOLATION 242

/**
 * Board violation limit.
 */
#define DCGM_FI_DEV_BOARD_LIMIT_VIOLATION 243

/**
 *Low utilisation violation limit.
 */
#define DCGM_FI_DEV_LOW_UTIL_VIOLATION 244

/**
 *Reliability violation limit.
 */
#define DCGM_FI_DEV_RELIABILITY_VIOLATION 245

/**
 * App clock violation limit.
 */
#define DCGM_FI_DEV_TOTAL_APP_CLOCKS_VIOLATION 246

/**
 * Base clock violation limit.
 */
#define DCGM_FI_DEV_TOTAL_BASE_CLOCKS_VIOLATION 247

/**
 * Total Frame Buffer of the GPU in MB
 */
#define DCGM_FI_DEV_FB_TOTAL 250

/**
 * Free Frame Buffer in MB
 */
#define DCGM_FI_DEV_FB_FREE 251

/**
 * Used Frame Buffer in MB
 */
#define DCGM_FI_DEV_FB_USED 252

/**
 * Current ECC mode for the device
 */
#define DCGM_FI_DEV_ECC_CURRENT 300

/**
 * Pending ECC mode for the device
 */
#define DCGM_FI_DEV_ECC_PENDING 301

/**
 * Total single bit volatile ECC errors
 */
#define DCGM_FI_DEV_ECC_SBE_VOL_TOTAL 310

/**
 * Total double bit volatile ECC errors
 */
#define DCGM_FI_DEV_ECC_DBE_VOL_TOTAL 311

/**
 * Total single bit aggregate (persistent) ECC errors
 * Note: monotonically increasing
 */
#define DCGM_FI_DEV_ECC_SBE_AGG_TOTAL 312

/**
 * Total double bit aggregate (persistent) ECC errors
 * Note: monotonically increasing
 */
#define DCGM_FI_DEV_ECC_DBE_AGG_TOTAL 313

/**
 * L1 cache single bit volatile ECC errors
 */
#define DCGM_FI_DEV_ECC_SBE_VOL_L1 314

/**
 * L1 cache double bit volatile ECC errors
 */
#define DCGM_FI_DEV_ECC_DBE_VOL_L1 315

/**
 * L2 cache single bit volatile ECC errors
 */
#define DCGM_FI_DEV_ECC_SBE_VOL_L2 316

/**
 * L2 cache double bit volatile ECC errors
 */
#define DCGM_FI_DEV_ECC_DBE_VOL_L2 317

/**
 * Device memory single bit volatile ECC errors
 */
#define DCGM_FI_DEV_ECC_SBE_VOL_DEV 318

/**
 * Device memory double bit volatile ECC errors
 */
#define DCGM_FI_DEV_ECC_DBE_VOL_DEV 319

/**
 * Register file single bit volatile ECC errors
 */
#define DCGM_FI_DEV_ECC_SBE_VOL_REG 320

/**
 * Register file double bit volatile ECC errors
 */
#define DCGM_FI_DEV_ECC_DBE_VOL_REG 321

/**
 * Texture memory single bit volatile ECC errors
 */
#define DCGM_FI_DEV_ECC_SBE_VOL_TEX 322

/**
 * Texture memory double bit volatile ECC errors
 */
#define DCGM_FI_DEV_ECC_DBE_VOL_TEX 323

/**
 * L1 cache single bit aggregate (persistent) ECC errors
 * Note: monotonically increasing
 */
#define DCGM_FI_DEV_ECC_SBE_AGG_L1 324

/**
 * L1 cache double bit aggregate (persistent) ECC errors
 * Note: monotonically increasing
 */
#define DCGM_FI_DEV_ECC_DBE_AGG_L1 325

/**
 * L2 cache single bit aggregate (persistent) ECC errors
 * Note: monotonically increasing
 */
#define DCGM_FI_DEV_ECC_SBE_AGG_L2 326

/**
 * L2 cache double bit aggregate (persistent) ECC errors
 * Note: monotonically increasing
 */
#define DCGM_FI_DEV_ECC_DBE_AGG_L2 327

/**
 * Device memory single bit aggregate (persistent) ECC errors
 * Note: monotonically increasing
 */
#define DCGM_FI_DEV_ECC_SBE_AGG_DEV 328

/**
 * Device memory double bit aggregate (persistent) ECC errors
 * Note: monotonically increasing
 */
#define DCGM_FI_DEV_ECC_DBE_AGG_DEV 329

/**
 * Register File single bit aggregate (persistent) ECC errors
 * Note: monotonically increasing
 */
#define DCGM_FI_DEV_ECC_SBE_AGG_REG 330

/**
 * Register File double bit aggregate (persistent) ECC errors
 * Note: monotonically increasing
 */
#define DCGM_FI_DEV_ECC_DBE_AGG_REG 331

/**
 * Texture memory single bit aggregate (persistent) ECC errors
 * Note: monotonically increasing
 */
#define DCGM_FI_DEV_ECC_SBE_AGG_TEX 332

/**
 * Texture memory double bit aggregate (persistent) ECC errors
 * Note: monotonically increasing
 */
#define DCGM_FI_DEV_ECC_DBE_AGG_TEX 333

/**
 * Number of retired pages because of single bit errors
 * Note: monotonically increasing
 */
#define DCGM_FI_DEV_RETIRED_SBE 390

/**
 * Number of retired pages because of double bit errors
 * Note: monotonically increasing
 */
#define DCGM_FI_DEV_RETIRED_DBE 391

/**
 * Number of pages pending retirement
 */
#define DCGM_FI_DEV_RETIRED_PENDING 392

/**
 * Number of remapped rows for uncorrectable errors
 */
#define DCGM_FI_DEV_UNCORRECTABLE_REMAPPED_ROWS 393

/**
 * Number of remapped rows for correctable errors
 */
#define DCGM_FI_DEV_CORRECTABLE_REMAPPED_ROWS 394

/**
 * Whether remapping of rows has failed
 */
#define DCGM_FI_DEV_ROW_REMAP_FAILURE 395

/*
 * NV Link flow control CRC  Error Counter for Lane 0
 */
#define DCGM_FI_DEV_NVLINK_CRC_FLIT_ERROR_COUNT_L0 400

/*
 * NV Link flow control CRC  Error Counter for Lane 1
 */
#define DCGM_FI_DEV_NVLINK_CRC_FLIT_ERROR_COUNT_L1 401

/*
 * NV Link flow control CRC  Error Counter for Lane 2
 */
#define DCGM_FI_DEV_NVLINK_CRC_FLIT_ERROR_COUNT_L2 402

/*
 * NV Link flow control CRC  Error Counter for Lane 3
 */
#define DCGM_FI_DEV_NVLINK_CRC_FLIT_ERROR_COUNT_L3 403

/*
 * NV Link flow control CRC  Error Counter for Lane 4
 */
#define DCGM_FI_DEV_NVLINK_CRC_FLIT_ERROR_COUNT_L4 404

/*
 * NV Link flow control CRC  Error Counter for Lane 5
 */
#define DCGM_FI_DEV_NVLINK_CRC_FLIT_ERROR_COUNT_L5 405

/*
 * NV Link flow control CRC  Error Counter total for all Lanes
 */
#define DCGM_FI_DEV_NVLINK_CRC_FLIT_ERROR_COUNT_TOTAL 409

/*
 * NV Link data CRC Error Counter for Lane 0
 */
#define DCGM_FI_DEV_NVLINK_CRC_DATA_ERROR_COUNT_L0 410

/*
 * NV Link data CRC Error Counter for Lane 1
 */
#define DCGM_FI_DEV_NVLINK_CRC_DATA_ERROR_COUNT_L1 411

/*
 * NV Link data CRC Error Counter for Lane 2
 */
#define DCGM_FI_DEV_NVLINK_CRC_DATA_ERROR_COUNT_L2 412

/*
 * NV Link data CRC Error Counter for Lane 3
 */
#define DCGM_FI_DEV_NVLINK_CRC_DATA_ERROR_COUNT_L3 413

/*
 * NV Link data CRC Error Counter for Lane 4
 */
#define DCGM_FI_DEV_NVLINK_CRC_DATA_ERROR_COUNT_L4 414

/*
 * NV Link data CRC Error Counter for Lane 5
 */
#define DCGM_FI_DEV_NVLINK_CRC_DATA_ERROR_COUNT_L5 415

/*
 * NV Link data CRC Error Counter total for all Lanes
 */
#define DCGM_FI_DEV_NVLINK_CRC_DATA_ERROR_COUNT_TOTAL 419

/*
 * NV Link Replay Error Counter for Lane 0
 */
#define DCGM_FI_DEV_NVLINK_REPLAY_ERROR_COUNT_L0 420

/*
 * NV Link Replay Error Counter for Lane 1
 */
#define DCGM_FI_DEV_NVLINK_REPLAY_ERROR_COUNT_L1 421

/*
 * NV Link Replay Error Counter for Lane 2
 */
#define DCGM_FI_DEV_NVLINK_REPLAY_ERROR_COUNT_L2 422

/*
 * NV Link Replay Error Counter for Lane 3
 */
#define DCGM_FI_DEV_NVLINK_REPLAY_ERROR_COUNT_L3 423

/*
 * NV Link Replay Error Counter for Lane 4
 */
#define DCGM_FI_DEV_NVLINK_REPLAY_ERROR_COUNT_L4 424

/*
 * NV Link Replay Error Counter for Lane 5
 */
#define DCGM_FI_DEV_NVLINK_REPLAY_ERROR_COUNT_L5 425

/*
 * NV Link Replay Error Counter total for all Lanes
 */
#define DCGM_FI_DEV_NVLINK_REPLAY_ERROR_COUNT_TOTAL 429

/*
 * NV Link Recovery Error Counter for Lane 0
 */
#define DCGM_FI_DEV_NVLINK_RECOVERY_ERROR_COUNT_L0 430

/*
 * NV Link Recovery Error Counter for Lane 1
 */
#define DCGM_FI_DEV_NVLINK_RECOVERY_ERROR_COUNT_L1 431

/*
 * NV Link Recovery Error Counter for Lane 2
 */
#define DCGM_FI_DEV_NVLINK_RECOVERY_ERROR_COUNT_L2 432

/*
 * NV Link Recovery Error Counter for Lane 3
 */
#define DCGM_FI_DEV_NVLINK_RECOVERY_ERROR_COUNT_L3 433

/*
 * NV Link Recovery Error Counter for Lane 4
 */
#define DCGM_FI_DEV_NVLINK_RECOVERY_ERROR_COUNT_L4 434

/*
 * NV Link Recovery Error Counter for Lane 5
 */
#define DCGM_FI_DEV_NVLINK_RECOVERY_ERROR_COUNT_L5 435

/*
 * NV Link Recovery Error Counter total for all Lanes
 */
#define DCGM_FI_DEV_NVLINK_RECOVERY_ERROR_COUNT_TOTAL 439

/*
 * NV Link Bandwidth Counter for Lane 0
 */
#define DCGM_FI_DEV_NVLINK_BANDWIDTH_L0 440

/*
 * NV Link Bandwidth Counter for Lane 1
 */
#define DCGM_FI_DEV_NVLINK_BANDWIDTH_L1 441

/*
 * NV Link Bandwidth Counter for Lane 2
 */
#define DCGM_FI_DEV_NVLINK_BANDWIDTH_L2 442

/*
 * NV Link Bandwidth Counter for Lane 3
 */
#define DCGM_FI_DEV_NVLINK_BANDWIDTH_L3 443

/*
 * NV Link Bandwidth Counter for Lane 4
 */
#define DCGM_FI_DEV_NVLINK_BANDWIDTH_L4 444

/*
 * NV Link Bandwidth Counter for Lane 5
 */
#define DCGM_FI_DEV_NVLINK_BANDWIDTH_L5 445

/*
 * NV Link Bandwidth Counter total for all Lanes
 */
#define DCGM_FI_DEV_NVLINK_BANDWIDTH_TOTAL 449

/*
 * GPU NVLink error information
 */
#define DCGM_FI_DEV_GPU_NVLINK_ERRORS 450

/*
 * NV Link flow control CRC  Error Counter for Lane 6
 */
#define DCGM_FI_DEV_NVLINK_CRC_FLIT_ERROR_COUNT_L6 451

/*
 * NV Link flow control CRC  Error Counter for Lane 7
 */
#define DCGM_FI_DEV_NVLINK_CRC_FLIT_ERROR_COUNT_L7 452

/*
 * NV Link flow control CRC  Error Counter for Lane 8
 */
#define DCGM_FI_DEV_NVLINK_CRC_FLIT_ERROR_COUNT_L8 453

/*
 * NV Link flow control CRC  Error Counter for Lane 9
 */
#define DCGM_FI_DEV_NVLINK_CRC_FLIT_ERROR_COUNT_L9 454

/*
 * NV Link flow control CRC  Error Counter for Lane 10
 */
#define DCGM_FI_DEV_NVLINK_CRC_FLIT_ERROR_COUNT_L10 455

/*
 * NV Link flow control CRC  Error Counter for Lane 11
 */
#define DCGM_FI_DEV_NVLINK_CRC_FLIT_ERROR_COUNT_L11 456

/*
 * NV Link data CRC Error Counter for Lane 6
 */
#define DCGM_FI_DEV_NVLINK_CRC_DATA_ERROR_COUNT_L6 457

/*
 * NV Link data CRC Error Counter for Lane 7
 */
#define DCGM_FI_DEV_NVLINK_CRC_DATA_ERROR_COUNT_L7 458

/*
 * NV Link data CRC Error Counter for Lane 8
 */
#define DCGM_FI_DEV_NVLINK_CRC_DATA_ERROR_COUNT_L8 459

/*
 * NV Link data CRC Error Counter for Lane 9
 */
#define DCGM_FI_DEV_NVLINK_CRC_DATA_ERROR_COUNT_L9 460

/*
 * NV Link data CRC Error Counter for Lane 10
 */
#define DCGM_FI_DEV_NVLINK_CRC_DATA_ERROR_COUNT_L10 461

/*
 * NV Link data CRC Error Counter for Lane 11
 */
#define DCGM_FI_DEV_NVLINK_CRC_DATA_ERROR_COUNT_L11 462

/*
 * NV Link Replay Error Counter for Lane 6
 */
#define DCGM_FI_DEV_NVLINK_REPLAY_ERROR_COUNT_L6 463

/*
 * NV Link Replay Error Counter for Lane 7
 */
#define DCGM_FI_DEV_NVLINK_REPLAY_ERROR_COUNT_L7 464

/*
 * NV Link Replay Error Counter for Lane 8
 */
#define DCGM_FI_DEV_NVLINK_REPLAY_ERROR_COUNT_L8 465

/*
 * NV Link Replay Error Counter for Lane 9
 */
#define DCGM_FI_DEV_NVLINK_REPLAY_ERROR_COUNT_L9 466

/*
 * NV Link Replay Error Counter for Lane 10
 */
#define DCGM_FI_DEV_NVLINK_REPLAY_ERROR_COUNT_L10 467

/*
 * NV Link Replay Error Counter for Lane 11
 */
#define DCGM_FI_DEV_NVLINK_REPLAY_ERROR_COUNT_L11 468

/*
 * NV Link Recovery Error Counter for Lane 6
 */
#define DCGM_FI_DEV_NVLINK_RECOVERY_ERROR_COUNT_L6 469

/*
 * NV Link Recovery Error Counter for Lane 7
 */
#define DCGM_FI_DEV_NVLINK_RECOVERY_ERROR_COUNT_L7 470

/*
 * NV Link Recovery Error Counter for Lane 8
 */
#define DCGM_FI_DEV_NVLINK_RECOVERY_ERROR_COUNT_L8 471

/*
 * NV Link Recovery Error Counter for Lane 9
 */
#define DCGM_FI_DEV_NVLINK_RECOVERY_ERROR_COUNT_L9 472

/*
 * NV Link Recovery Error Counter for Lane 10
 */
#define DCGM_FI_DEV_NVLINK_RECOVERY_ERROR_COUNT_L10 473

/*
 * NV Link Recovery Error Counter for Lane 11
 */
#define DCGM_FI_DEV_NVLINK_RECOVERY_ERROR_COUNT_L11 474

/*
 * NV Link Bandwidth Counter for Lane 6
 */
#define DCGM_FI_DEV_NVLINK_BANDWIDTH_L6 475

/*
 * NV Link Bandwidth Counter for Lane 7
 */
#define DCGM_FI_DEV_NVLINK_BANDWIDTH_L7 476

/*
 * NV Link Bandwidth Counter for Lane 8
 */
#define DCGM_FI_DEV_NVLINK_BANDWIDTH_L8 477

/*
 * NV Link Bandwidth Counter for Lane 9
 */
#define DCGM_FI_DEV_NVLINK_BANDWIDTH_L9 478

/*
 * NV Link Bandwidth Counter for Lane 10
 */
#define DCGM_FI_DEV_NVLINK_BANDWIDTH_L10 479

/*
 * NV Link Bandwidth Counter for Lane 11
 */
#define DCGM_FI_DEV_NVLINK_BANDWIDTH_L11 480


/**
 * Virtualization Mode corresponding to the GPU.
 *
 * One of DCGM_GPU_VIRTUALIZATION_MODE_* constants.
 */
#define DCGM_FI_DEV_VIRTUAL_MODE 500

/**
 * Includes Count and Static info of vGPU types supported on a device
 */
#define DCGM_FI_DEV_SUPPORTED_TYPE_INFO 501

/**
 * Includes Count and currently Creatable vGPU types on a device
 */
#define DCGM_FI_DEV_CREATABLE_VGPU_TYPE_IDS 502

/**
 * Includes Count and currently Active vGPU Instances on a device
 */
#define DCGM_FI_DEV_VGPU_INSTANCE_IDS 503

/**
 * Utilization values for vGPUs running on the device
 */
#define DCGM_FI_DEV_VGPU_UTILIZATIONS 504

/**
 * Utilization values for processes running within vGPU VMs using the device
 */
#define DCGM_FI_DEV_VGPU_PER_PROCESS_UTILIZATION 505

/**
 * Current encoder statistics for a given device
 */
#define DCGM_FI_DEV_ENC_STATS 506

/**
 * Statistics of current active frame buffer capture sessions on a given device
 */
#define DCGM_FI_DEV_FBC_STATS 507

/**
 * Information about active frame buffer capture sessions on a target device
 */
#define DCGM_FI_DEV_FBC_SESSIONS_INFO 508
/**
 * VM ID of the vGPU instance
 */
#define DCGM_FI_DEV_VGPU_VM_ID 520

/**
 * VM name of the vGPU instance
 */
#define DCGM_FI_DEV_VGPU_VM_NAME 521

/**
 * vGPU type of the vGPU instance
 */
#define DCGM_FI_DEV_VGPU_TYPE 522

/**
 * UUID of the vGPU instance
 */
#define DCGM_FI_DEV_VGPU_UUID 523

/**
 * Driver version of the vGPU instance
 */
#define DCGM_FI_DEV_VGPU_DRIVER_VERSION 524

/**
 * Memory usage of the vGPU instance
 */
#define DCGM_FI_DEV_VGPU_MEMORY_USAGE 525

/**
 * License status of the vGPU instance
 */
#define DCGM_FI_DEV_VGPU_LICENSE_STATUS 526

/**
 * Frame rate limit of the vGPU instance
 */
#define DCGM_FI_DEV_VGPU_FRAME_RATE_LIMIT 527

/**
 * Current encoder statistics of the vGPU instance
 */
#define DCGM_FI_DEV_VGPU_ENC_STATS 528

/**
 * Information about all active encoder sessions on the vGPU instance
 */
#define DCGM_FI_DEV_VGPU_ENC_SESSIONS_INFO 529

/**
 * Statistics of current active frame buffer capture sessions on the vGPU instance
 */
#define DCGM_FI_DEV_VGPU_FBC_STATS 530

/**
 * Information about active frame buffer capture sessions on the vGPU instance
 */
#define DCGM_FI_DEV_VGPU_FBC_SESSIONS_INFO 531

/**
 * License status of the vGPU host
 */
#define DCGM_FI_DEV_VGPU_LICENSE_INSTANCE_STATUS 532

/**
 * Starting field ID of the vGPU instance
 */
#define DCGM_FI_FIRST_VGPU_FIELD_ID 520

/**
 * Last field ID of the vGPU instance
 */
#define DCGM_FI_LAST_VGPU_FIELD_ID 570

/**
 * For now max vGPU field Ids taken as difference of DCGM_FI_LAST_VGPU_FIELD_ID and DCGM_FI_LAST_VGPU_FIELD_ID i.e. 50
 */
#define DCGM_FI_MAX_VGPU_FIELDS DCGM_FI_LAST_VGPU_FIELD_ID - DCGM_FI_FIRST_VGPU_FIELD_ID

/**
 * Starting ID for all the internal fields
 */
#define DCGM_FI_INTERNAL_FIELDS_0_START 600

/**
 * Last ID for all the internal fields
 */

/**
 * <p>&nbsp;</p>
 * <p>&nbsp;</p>
 * <p>&nbsp;</p>
 * <p>NVSwitch entity field IDs start here.</p>
 * <p>&nbsp;</p>
 * <p>&nbsp;</p>
 * <p>NVSwitch latency bins for port 0</p>
 */

#define DCGM_FI_INTERNAL_FIELDS_0_END 699


/**
 * <p>Low latency bin</p>
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_LOW_P00 700
/**
 * Medium latency bin
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_MED_P00 701
/**
 * High latency bin
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_HIGH_P00 702
/**
 * Max latency bin
 * <p>&nbsp;</p>
 * <p>&nbsp;</p>
 * <p>NVSwitch latency bins for port 1</p>
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_MAX_P00 703

/**
 * <p>Low latency bin</p>
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_LOW_P01 704
/**
 * Medium latency bin
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_MED_P01 705
/**
 * High latency bin
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_HIGH_P01 706
/**
 * Max latency bin
 * <p>&nbsp;</p>
 * <p>&nbsp;</p>
 * <p>NVSwitch latency bins for port 2</p>
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_MAX_P01 707

/**
 * <p>Low latency bin</p>
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_LOW_P02 708
/**
 * Medium latency bin
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_MED_P02 709
/**
 * High latency bin
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_HIGH_P02 710
/**
 * Max latency bin
 * <p>&nbsp;</p>
 * <p>&nbsp;</p>
 * <p>NVSwitch latency bins for port 3</p>
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_MAX_P02 711

/**
 * <p>Low latency bin</p>
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_LOW_P03 712
/**
 * Medium latency bin
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_MED_P03 713
/**
 * High latency bin
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_HIGH_P03 714
/**
 * Max latency bin
 * <p>&nbsp;</p>
 * <p>&nbsp;</p>
 * <p>NVSwitch latency bins for port 4</p>
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_MAX_P03 715

/**
 * <p>Low latency bin</p>
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_LOW_P04 716
/**
 * Medium latency bin
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_MED_P04 717
/**
 * High latency bin
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_HIGH_P04 718
/**
 * Max latency bin
 * <p>&nbsp;</p>
 * <p>&nbsp;</p>
 * <p>NVSwitch latency bins for port 5</p>
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_MAX_P04 719

/**
 * <p>Low latency bin</p>
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_LOW_P05 720
/**
 * Medium latency bin
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_MED_P05 721
/**
 * High latency bin
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_HIGH_P05 722
/**
 * Max latency bin
 * <p>&nbsp;</p>
 * <p>&nbsp;</p>
 * <p>NVSwitch latency bins for port 6</p>
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_MAX_P05 723

/**
 * <p>Low latency bin</p>
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_LOW_P06 724
/**
 * Medium latency bin
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_MED_P06 725
/**
 * High latency bin
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_HIGH_P06 726
/**
 * Max latency bin
 * <p>&nbsp;</p>
 * <p>&nbsp;</p>
 * <p>NVSwitch latency bins for port 7</p>
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_MAX_P06 727

/**
 * <p>Low latency bin</p>
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_LOW_P07 728
/**
 * Medium latency bin
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_MED_P07 729
/**
 * High latency bin
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_HIGH_P07 730
/**
 * Max latency bin
 * <p>&nbsp;</p>
 * <p>&nbsp;</p>
 * <p>NVSwitch latency bins for port 8</p>
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_MAX_P07 731

/**
 * <p>Low latency bin</p>
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_LOW_P08 732
/**
 * Medium latency bin
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_MED_P08 733
/**
 * High latency bin
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_HIGH_P08 734
/**
 * Max latency bin
 * <p>&nbsp;</p>
 * <p>&nbsp;</p>
 * <p>NVSwitch latency bins for port 9</p>
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_MAX_P08 735

/**
 * <p>Low latency bin</p>
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_LOW_P09 736
/**
 * Medium latency bin
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_MED_P09 737
/**
 * High latency bin
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_HIGH_P09 738
/**
 * Max latency bin
 * <p>&nbsp;</p>
 * <p>&nbsp;</p>
 * <p>NVSwitch latency bins for port 10</p>
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_MAX_P09 739

/**
 * <p>Low latency bin</p>
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_LOW_P10 740
/**
 * Medium latency bin
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_MED_P10 741
/**
 * High latency bin
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_HIGH_P10 742
/**
 * Max latency bin
 * <p>&nbsp;</p>
 * <p>&nbsp;</p>
 * <p>NVSwitch latency bins for port 11</p>
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_MAX_P10 743

/**
 * <p>Low latency bin</p>
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_LOW_P11 744
/**
 * Medium latency bin
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_MED_P11 745
/**
 * High latency bin
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_HIGH_P11 746
/**
 * Max latency bin
 * <p>&nbsp;</p>
 * <p>&nbsp;</p>
 * <p>NVSwitch latency bins for port 12</p>
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_MAX_P11 747

/**
 * <p>Low latency bin</p>
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_LOW_P12 748
/**
 * Medium latency bin
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_MED_P12 749
/**
 * High latency bin
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_HIGH_P12 750
/**
 * Max latency bin
 * <p>&nbsp;</p>
 * <p>&nbsp;</p>
 * <p>NVSwitch latency bins for port 13</p>
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_MAX_P12 751

/**
 * <p>Low latency bin</p>
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_LOW_P13 752
/**
 * Medium latency bin
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_MED_P13 753
/**
 * High latency bin
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_HIGH_P13 754
/**
 * Max latency bin
 * <p>&nbsp;</p>
 * <p>&nbsp;</p>
 * <p>NVSwitch latency bins for port 14</p>
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_MAX_P13 755

/**
 * <p>Low latency bin</p>
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_LOW_P14 756
/**
 * Medium latency bin
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_MED_P14 757
/**
 * High latency bin
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_HIGH_P14 758
/**
 * Max latency bin
 * <p>&nbsp;</p>
 * <p>&nbsp;</p>
 * <p>NVSwitch latency bins for port 15</p>
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_MAX_P14 759

/**
 * <p>Low latency bin</p>
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_LOW_P15 760
/**
 * Medium latency bin
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_MED_P15 761
/**
 * High latency bin
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_HIGH_P15 762
/**
 * Max latency bin
 * <p>&nbsp;</p>
 * <p>&nbsp;</p>
 * <p>NVSwitch latency bins for port 16</p>
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_MAX_P15 763

/**
 * <p>Low latency bin</p>
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_LOW_P16 764
/**
 * Medium latency bin
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_MED_P16 765
/**
 * High latency bin
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_HIGH_P16 766
/**
 * Max latency bin
 * <p>&nbsp;</p>
 * <p>&nbsp;</p>
 * <p>NVSwitch latency bins for port 17</p>
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_MAX_P16 767

/**
 * <p>Low latency bin</p>
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_LOW_P17 768
/**
 * Medium latency bin
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_MED_P17 769
/**
 * High latency bin
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_HIGH_P17 770
/**
 * <p>Max latency bin</p>
 * <p>&nbsp;</p>
 * <p>&nbsp;</p>
 * <p>&nbsp;</p>
 * <p>NVSwitch Tx and Rx Counter 0 for each port</p>
 * <p>By default, Counter 0 counts bytes.</p>
 */
#define DCGM_FI_DEV_NVSWITCH_LATENCY_MAX_P17 771

/**
 * <p>NVSwitch Tx Bandwidth Counter 0 for port 0</p>
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_TX_0_P00 780
/**
 * NVSwitch Rx Bandwidth Counter 0 for port 0
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_RX_0_P00 781

/**
 * NVSwitch Tx Bandwidth Counter 0 for port 1
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_TX_0_P01 782
/**
 * NVSwitch Rx Bandwidth Counter 0 for port 1
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_RX_0_P01 783

/**
 * NVSwitch Tx Bandwidth Counter 0 for port 2
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_TX_0_P02 784
/**
 * NVSwitch Rx Bandwidth Counter 0 for port 2
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_RX_0_P02 785

/**
 * NVSwitch Tx Bandwidth Counter 0 for port 3
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_TX_0_P03 786
/**
 * NVSwitch Rx Bandwidth Counter 0 for port 3
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_RX_0_P03 787

/**
 * NVSwitch Tx Bandwidth Counter 0 for port 4
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_TX_0_P04 788
/**
 * NVSwitch Rx Bandwidth Counter 0 for port 4
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_RX_0_P04 789

/**
 * NVSwitch Tx Bandwidth Counter 0 for port 5
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_TX_0_P05 790
/**
 * NVSwitch Rx Bandwidth Counter 0 for port 5
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_RX_0_P05 791

/**
 * NVSwitch Tx Bandwidth Counter 0 for port 6
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_TX_0_P06 792
/**
 * NVSwitch Rx Bandwidth Counter 0 for port 6
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_RX_0_P06 793

/**
 * NVSwitch Tx Bandwidth Counter 0 for port 7
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_TX_0_P07 794
/**
 * NVSwitch Rx Bandwidth Counter 0 for port 7
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_RX_0_P07 795

/**
 * NVSwitch Tx Bandwidth Counter 0 for port 8
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_TX_0_P08 796
/**
 * NVSwitch Rx Bandwidth Counter 0 for port 8
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_RX_0_P08 797

/**
 * NVSwitch Tx Bandwidth Counter 0 for port 9
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_TX_0_P09 798
/**
 * NVSwitch Rx Bandwidth Counter 0 for port 9
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_RX_0_P09 799

/**
 * NVSwitch Tx Bandwidth Counter 0 for port 10
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_TX_0_P10 800
/**
 * NVSwitch Rx Bandwidth Counter 0 for port 10
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_RX_0_P10 801

/**
 * NVSwitch Tx Bandwidth Counter 0 for port 11
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_TX_0_P11 802
/**
 * NVSwitch Rx Bandwidth Counter 0 for port 11
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_RX_0_P11 803

/**
 * NVSwitch Tx Bandwidth Counter 0 for port 12
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_TX_0_P12 804
/**
 * NVSwitch Rx Bandwidth Counter 0 for port 12
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_RX_0_P12 805

/**
 * NVSwitch Tx Bandwidth Counter 0 for port 13
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_TX_0_P13 806
/**
 * NVSwitch Rx Bandwidth Counter 0 for port 13
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_RX_0_P13 807

/**
 * NVSwitch Tx Bandwidth Counter 0 for port 14
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_TX_0_P14 808
/**
 * NVSwitch Rx Bandwidth Counter 0 for port 14
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_RX_0_P14 809

/**
 * NVSwitch Tx Bandwidth Counter 0 for port 15
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_TX_0_P15 810
/**
 * NVSwitch Rx Bandwidth Counter 0 for port 15
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_RX_0_P15 811

/**
 * NVSwitch Tx Bandwidth Counter 0 for port 16
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_TX_0_P16 812
/**
 * NVSwitch Rx Bandwidth Counter 0 for port 16
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_RX_0_P16 813

/**
 * NVSwitch Tx Bandwidth Counter 0 for port 17
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_TX_0_P17 814
/**
 * <p>NVSwitch Rx Bandwidth Counter 0 for port 17</p>
 * <p>&nbsp;</p>
 * <p>&nbsp;</p>
 * <p>&nbsp;</p>
 * <p>NVSwitch Tx and RX Bandwidth Counter 1 for each port</p>
 * <p>By default, Counter 1 counts packets.</p>
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_RX_0_P17 815

/**
 * <p>NVSwitch Tx Bandwidth Counter 1 for port 0</p>
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_TX_1_P00 820
/**
 * NVSwitch Rx Bandwidth Counter 1 for port 0
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_RX_1_P00 821

/**
 * NVSwitch Tx Bandwidth Counter 1 for port 1
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_TX_1_P01 822
/**
 * NVSwitch Rx Bandwidth Counter 1 for port 1
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_RX_1_P01 823

/**
 * NVSwitch Tx Bandwidth Counter 1 for port 2
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_TX_1_P02 824
/**
 * NVSwitch Rx Bandwidth Counter 1 for port 2
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_RX_1_P02 825

/**
 * NVSwitch Tx Bandwidth Counter 1 for port 3
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_TX_1_P03 826
/**
 * NVSwitch Rx Bandwidth Counter 1 for port 3
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_RX_1_P03 827

/**
 * NVSwitch Tx Bandwidth Counter 1 for port 4
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_TX_1_P04 828
/**
 * NVSwitch Rx Bandwidth Counter 1 for port 4
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_RX_1_P04 829

/**
 * NVSwitch Tx Bandwidth Counter 1 for port 5
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_TX_1_P05 830
/**
 * NVSwitch Rx Bandwidth Counter 1 for port 5
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_RX_1_P05 831

/**
 * NVSwitch Tx Bandwidth Counter 1 for port 6
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_TX_1_P06 832
/**
 * NVSwitch Rx Bandwidth Counter 1 for port 6
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_RX_1_P06 833

/**
 * NVSwitch Tx Bandwidth Counter 1 for port 7
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_TX_1_P07 834
/**
 * NVSwitch Rx Bandwidth Counter 1 for port 7
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_RX_1_P07 835

/**
 * NVSwitch Tx Bandwidth Counter 1 for port 8
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_TX_1_P08 836
/**
 * NVSwitch Rx Bandwidth Counter 1 for port 8
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_RX_1_P08 837

/**
 * NVSwitch Tx Bandwidth Counter 1 for port 9
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_TX_1_P09 838
/**
 * NVSwitch Rx Bandwidth Counter 1 for port 9
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_RX_1_P09 839

/**
 * NVSwitch Tx Bandwidth Counter 0 for port 10
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_TX_1_P10 840
/**
 * NVSwitch Rx Bandwidth Counter 1 for port 10
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_RX_1_P10 841

/**
 * NVSwitch Tx Bandwidth Counter 1 for port 11
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_TX_1_P11 842
/**
 * NVSwitch Rx Bandwidth Counter 1 for port 11
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_RX_1_P11 843

/**
 * NVSwitch Tx Bandwidth Counter 1 for port 12
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_TX_1_P12 844
/**
 * NVSwitch Rx Bandwidth Counter 1 for port 12
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_RX_1_P12 845

/**
 * NVSwitch Tx Bandwidth Counter 0 for port 13
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_TX_1_P13 846
/**
 * NVSwitch Rx Bandwidth Counter 1 for port 13
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_RX_1_P13 847

/**
 * NVSwitch Tx Bandwidth Counter 1 for port 14
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_TX_1_P14 848
/**
 * NVSwitch Rx Bandwidth Counter 1 for port 14
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_RX_1_P14 849

/**
 * NVSwitch Tx Bandwidth Counter 1 for port 15
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_TX_1_P15 850
/**
 * NVSwitch Rx Bandwidth Counter 1 for port 15
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_RX_1_P15 851

/**
 * NVSwitch Tx Bandwidth Counter 1 for port 16
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_TX_1_P16 852
/**
 * NVSwitch Rx Bandwidth Counter 1 for port 16
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_RX_1_P16 853

/**
 * NVSwitch Tx Bandwidth Counter 1 for port 17
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_TX_1_P17 854
/**
 * NVSwitch Rx Bandwidth Counter 1 for port 17
 * <p>&nbsp;</p>
 * <p>&nbsp;</p>
 * <p>&nbsp;</p>
 * NVSwitch error counters
 */
#define DCGM_FI_DEV_NVSWITCH_BANDWIDTH_RX_1_P17 855

/**
 * NVSwitch fatal error information.
 * Note: value field indicates the specific SXid reported
 */
#define DCGM_FI_DEV_NVSWITCH_FATAL_ERRORS 856

/**
 * NVSwitch non fatal error information.
 * Note: value field indicates the specific SXid reported
 */
#define DCGM_FI_DEV_NVSWITCH_NON_FATAL_ERRORS 857

/**
 * Starting field ID of the NVSwitch instance
 */
#define DCGM_FI_FIRST_NVSWITCH_FIELD_ID 700

/**
 * Last field ID of the NVSwitch instance
 */
#define DCGM_FI_LAST_NVSWITCH_FIELD_ID 860

/**
 * For now max NVSwitch field Ids taken as difference of DCGM_FI_LAST_NVSWITCH_FIELD_ID and
 * DCGM_FI_FIRST_NVSWITCH_FIELD_ID + 1 i.e. 200
 */
#define DCGM_FI_MAX_NVSWITCH_FIELDS DCGM_FI_LAST_NVSWITCH_FIELD_ID - DCGM_FI_FIRST_NVSWITCH_FIELD_ID + 1

/**
 * Profiling Fields. These all start with DCGM_FI_PROF_*
 */

/**
 * Ratio of time the graphics engine is active. The graphics engine is
 * active if a graphics/compute context is bound and the graphics pipe or
 * compute pipe is busy.
 */
#define DCGM_FI_PROF_GR_ENGINE_ACTIVE 1001

/**
 * The ratio of cycles an SM has at least 1 warp assigned
 * (computed from the number of cycles and elapsed cycles)
 */
#define DCGM_FI_PROF_SM_ACTIVE 1002

/**
 * The ratio of number of warps resident on an SM.
 * (number of resident as a ratio of the theoretical
 * maximum number of warps per elapsed cycle)
 */
#define DCGM_FI_PROF_SM_OCCUPANCY 1003

/**
 * The ratio of cycles the tensor (HMMA) pipe is active
 * (off the peak sustained elapsed cycles)
 */
#define DCGM_FI_PROF_PIPE_TENSOR_ACTIVE 1004

/**
 * The ratio of cycles the device memory interface is
 * active sending or receiving data.
 */
#define DCGM_FI_PROF_DRAM_ACTIVE 1005

/**
 * Ratio of cycles the fp64 pipe is active.
 */
#define DCGM_FI_PROF_PIPE_FP64_ACTIVE 1006

/**
 * Ratio of cycles the fp32 pipe is active.
 */
#define DCGM_FI_PROF_PIPE_FP32_ACTIVE 1007

/**
 * Ratio of cycles the fp16 pipe is active. This does not include HMMA.
 */
#define DCGM_FI_PROF_PIPE_FP16_ACTIVE 1008

/**
 * The number of bytes of active PCIe tx (transmit) data including both header and payload.
 *
 * Note that this is from the perspective of the GPU, so copying data from device to host (DtoH)
 * would be reflected in this metric.
 */
#define DCGM_FI_PROF_PCIE_TX_BYTES 1009

/**
 * The number of bytes of active PCIe rx (read) data including both header and payload.
 *
 * Note that this is from the perspective of the GPU, so copying data from host to device (HtoD)
 * would be reflected in this metric.
 */
#define DCGM_FI_PROF_PCIE_RX_BYTES 1010

/**
 * The number of bytes of active NvLink tx (transmit) data including both header and payload.
 */
#define DCGM_FI_PROF_NVLINK_TX_BYTES 1011

/**
 * The number of bytes of active NvLink rx (read) data including both header and payload.
 */
#define DCGM_FI_PROF_NVLINK_RX_BYTES 1012

/**
 * 1 greater than maximum fields above. This is the 1 greater than the maximum field id that could be allocated
 */
#define DCGM_FI_MAX_FIELDS 1013


/** @} */

/*****************************************************************************/

/**
 * Structure for formating the output for dmon.
 * Used as a member in dcgm_field_meta_p
 */
typedef struct
{
    char shortName[10]; /*!< Short name corresponding to field. This short name is used to identify columns in dmon
                             output.*/
    char unit[4];       /*!< The unit of value. Eg: C(elsius), W(att), MB/s*/
    short width;        /*!< Maximum width/number of digits that a value for field can have.*/
} dcgm_field_output_format_t, *dcgm_field_output_format_p;

/**
 * Structure to store meta data for the field
 */

typedef struct
{
    unsigned short fieldId; /*!< Field identifier. DCGM_FI_? #define */
    char fieldType;         /*!< Field type. DCGM_FT_? #define */
    unsigned char size;     /*!< field size in bytes (raw value size). 0=variable (like DCGM_FT_STRING) */
    char tag[48];           /*!< Tag for this field for serialization like 'device_temperature' */
    int scope;              /*!< Field scope. DCGM_FS_? #define of this field's association */
    int nvmlFieldId;        /*!< Optional NVML field this DCGM field maps to. 0 = no mapping.
                                 Otherwise, this should be a NVML_FI_? #define from nvml.h */
    dcgm_field_entity_group_t
        entityLevel; /*!< Field entity level. DCGM_FE_? specifying at what level the field is queryable */

    dcgm_field_output_format_p valueFormat; /*!< pointer to the structure that holds the formatting the
                                                 values for fields */
} dcgm_field_meta_t, *dcgm_field_meta_p;

/***************************************************************************************************/
/** @addtogroup dcgmFieldIdentifiers
 *  @{
 */
/***************************************************************************************************/

/**
 * Get a pointer to the metadata for a field by its field ID. See DCGM_FI_? for a list of field IDs.
 *
 * @param fieldId     IN: One of the field IDs (DCGM_FI_?)
 *
 * @return
 *        0     On Failure
 *       >0     Pointer to field metadata structure if found.
 *
 */
dcgm_field_meta_p DcgmFieldGetById(unsigned short fieldId);

/**
 * Get a pointer to the metadata for a field by its field tag.
 *
 * @param tag       IN: Tag for the field of interest
 *
 * @return
 *        0     On failure or not found
 *       >0     Pointer to field metadata structure if found
 *
 */
dcgm_field_meta_p DcgmFieldGetByTag(char *tag);

/**
 * Initialize the DcgmFields module. Call this once from inside
 * your program
 *
 * @return
 *        0     On success
 *       <0     On error
 *
 */
int DcgmFieldsInit(void);

/**
 * Terminates the DcgmFields module. Call this once from inside your program
 *
 * @return
 *        0     On success
 *       <0     On error
 *
 */
int DcgmFieldsTerm(void);

/**
 * Get the string version of a entityGroupId
 *
 * @returns
 *         - Pointer to a string like GPU/NvSwitch..etc
 *         - Null on error
 *
 */
const char *DcgmFieldsGetEntityGroupString(dcgm_field_entity_group_t entityGroupId);

/** @} */


#ifdef __cplusplus
}
#endif


#endif // DCGMFIELDS_H
