
main_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004f94  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0004b864  08005144  08005144  00006144  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080509a8  080509a8  000520c8  2**0
                  CONTENTS
  4 .ARM          00000008  080509a8  080509a8  000519a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080509b0  080509b0  000520c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080509b0  080509b0  000519b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080509b4  080509b4  000519b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000c8  20000000  080509b8  00052000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000520c8  2**0
                  CONTENTS
 10 .bss          000002b8  200000c8  200000c8  000520c8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000380  20000380  000520c8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000520c8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001019b  00000000  00000000  000520f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002638  00000000  00000000  00062293  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f90  00000000  00000000  000648d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c1a  00000000  00000000  00065860  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002474f  00000000  00000000  0006647a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012c6c  00000000  00000000  0008abc9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dca2b  00000000  00000000  0009d835  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0017a260  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004630  00000000  00000000  0017a2a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000064  00000000  00000000  0017e8d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200000c8 	.word	0x200000c8
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800512c 	.word	0x0800512c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200000cc 	.word	0x200000cc
 80001ec:	0800512c 	.word	0x0800512c

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b96a 	b.w	800058c <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	460c      	mov	r4, r1
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d14e      	bne.n	800037a <__udivmoddi4+0xaa>
 80002dc:	4694      	mov	ip, r2
 80002de:	458c      	cmp	ip, r1
 80002e0:	4686      	mov	lr, r0
 80002e2:	fab2 f282 	clz	r2, r2
 80002e6:	d962      	bls.n	80003ae <__udivmoddi4+0xde>
 80002e8:	b14a      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ea:	f1c2 0320 	rsb	r3, r2, #32
 80002ee:	4091      	lsls	r1, r2
 80002f0:	fa20 f303 	lsr.w	r3, r0, r3
 80002f4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002f8:	4319      	orrs	r1, r3
 80002fa:	fa00 fe02 	lsl.w	lr, r0, r2
 80002fe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000302:	fa1f f68c 	uxth.w	r6, ip
 8000306:	fbb1 f4f7 	udiv	r4, r1, r7
 800030a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800030e:	fb07 1114 	mls	r1, r7, r4, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb04 f106 	mul.w	r1, r4, r6
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f104 30ff 	add.w	r0, r4, #4294967295
 8000326:	f080 8112 	bcs.w	800054e <__udivmoddi4+0x27e>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 810f 	bls.w	800054e <__udivmoddi4+0x27e>
 8000330:	3c02      	subs	r4, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a59      	subs	r1, r3, r1
 8000336:	fa1f f38e 	uxth.w	r3, lr
 800033a:	fbb1 f0f7 	udiv	r0, r1, r7
 800033e:	fb07 1110 	mls	r1, r7, r0, r1
 8000342:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000346:	fb00 f606 	mul.w	r6, r0, r6
 800034a:	429e      	cmp	r6, r3
 800034c:	d90a      	bls.n	8000364 <__udivmoddi4+0x94>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f100 31ff 	add.w	r1, r0, #4294967295
 8000356:	f080 80fc 	bcs.w	8000552 <__udivmoddi4+0x282>
 800035a:	429e      	cmp	r6, r3
 800035c:	f240 80f9 	bls.w	8000552 <__udivmoddi4+0x282>
 8000360:	4463      	add	r3, ip
 8000362:	3802      	subs	r0, #2
 8000364:	1b9b      	subs	r3, r3, r6
 8000366:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800036a:	2100      	movs	r1, #0
 800036c:	b11d      	cbz	r5, 8000376 <__udivmoddi4+0xa6>
 800036e:	40d3      	lsrs	r3, r2
 8000370:	2200      	movs	r2, #0
 8000372:	e9c5 3200 	strd	r3, r2, [r5]
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d905      	bls.n	800038a <__udivmoddi4+0xba>
 800037e:	b10d      	cbz	r5, 8000384 <__udivmoddi4+0xb4>
 8000380:	e9c5 0100 	strd	r0, r1, [r5]
 8000384:	2100      	movs	r1, #0
 8000386:	4608      	mov	r0, r1
 8000388:	e7f5      	b.n	8000376 <__udivmoddi4+0xa6>
 800038a:	fab3 f183 	clz	r1, r3
 800038e:	2900      	cmp	r1, #0
 8000390:	d146      	bne.n	8000420 <__udivmoddi4+0x150>
 8000392:	42a3      	cmp	r3, r4
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xcc>
 8000396:	4290      	cmp	r0, r2
 8000398:	f0c0 80f0 	bcc.w	800057c <__udivmoddi4+0x2ac>
 800039c:	1a86      	subs	r6, r0, r2
 800039e:	eb64 0303 	sbc.w	r3, r4, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	2d00      	cmp	r5, #0
 80003a6:	d0e6      	beq.n	8000376 <__udivmoddi4+0xa6>
 80003a8:	e9c5 6300 	strd	r6, r3, [r5]
 80003ac:	e7e3      	b.n	8000376 <__udivmoddi4+0xa6>
 80003ae:	2a00      	cmp	r2, #0
 80003b0:	f040 8090 	bne.w	80004d4 <__udivmoddi4+0x204>
 80003b4:	eba1 040c 	sub.w	r4, r1, ip
 80003b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003bc:	fa1f f78c 	uxth.w	r7, ip
 80003c0:	2101      	movs	r1, #1
 80003c2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003c6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ca:	fb08 4416 	mls	r4, r8, r6, r4
 80003ce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003d2:	fb07 f006 	mul.w	r0, r7, r6
 80003d6:	4298      	cmp	r0, r3
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x11c>
 80003da:	eb1c 0303 	adds.w	r3, ip, r3
 80003de:	f106 34ff 	add.w	r4, r6, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x11a>
 80003e4:	4298      	cmp	r0, r3
 80003e6:	f200 80cd 	bhi.w	8000584 <__udivmoddi4+0x2b4>
 80003ea:	4626      	mov	r6, r4
 80003ec:	1a1c      	subs	r4, r3, r0
 80003ee:	fa1f f38e 	uxth.w	r3, lr
 80003f2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003f6:	fb08 4410 	mls	r4, r8, r0, r4
 80003fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003fe:	fb00 f707 	mul.w	r7, r0, r7
 8000402:	429f      	cmp	r7, r3
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x148>
 8000406:	eb1c 0303 	adds.w	r3, ip, r3
 800040a:	f100 34ff 	add.w	r4, r0, #4294967295
 800040e:	d202      	bcs.n	8000416 <__udivmoddi4+0x146>
 8000410:	429f      	cmp	r7, r3
 8000412:	f200 80b0 	bhi.w	8000576 <__udivmoddi4+0x2a6>
 8000416:	4620      	mov	r0, r4
 8000418:	1bdb      	subs	r3, r3, r7
 800041a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800041e:	e7a5      	b.n	800036c <__udivmoddi4+0x9c>
 8000420:	f1c1 0620 	rsb	r6, r1, #32
 8000424:	408b      	lsls	r3, r1
 8000426:	fa22 f706 	lsr.w	r7, r2, r6
 800042a:	431f      	orrs	r7, r3
 800042c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000430:	fa04 f301 	lsl.w	r3, r4, r1
 8000434:	ea43 030c 	orr.w	r3, r3, ip
 8000438:	40f4      	lsrs	r4, r6
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	0c38      	lsrs	r0, r7, #16
 8000440:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000444:	fbb4 fef0 	udiv	lr, r4, r0
 8000448:	fa1f fc87 	uxth.w	ip, r7
 800044c:	fb00 441e 	mls	r4, r0, lr, r4
 8000450:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000454:	fb0e f90c 	mul.w	r9, lr, ip
 8000458:	45a1      	cmp	r9, r4
 800045a:	fa02 f201 	lsl.w	r2, r2, r1
 800045e:	d90a      	bls.n	8000476 <__udivmoddi4+0x1a6>
 8000460:	193c      	adds	r4, r7, r4
 8000462:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000466:	f080 8084 	bcs.w	8000572 <__udivmoddi4+0x2a2>
 800046a:	45a1      	cmp	r9, r4
 800046c:	f240 8081 	bls.w	8000572 <__udivmoddi4+0x2a2>
 8000470:	f1ae 0e02 	sub.w	lr, lr, #2
 8000474:	443c      	add	r4, r7
 8000476:	eba4 0409 	sub.w	r4, r4, r9
 800047a:	fa1f f983 	uxth.w	r9, r3
 800047e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000482:	fb00 4413 	mls	r4, r0, r3, r4
 8000486:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800048a:	fb03 fc0c 	mul.w	ip, r3, ip
 800048e:	45a4      	cmp	ip, r4
 8000490:	d907      	bls.n	80004a2 <__udivmoddi4+0x1d2>
 8000492:	193c      	adds	r4, r7, r4
 8000494:	f103 30ff 	add.w	r0, r3, #4294967295
 8000498:	d267      	bcs.n	800056a <__udivmoddi4+0x29a>
 800049a:	45a4      	cmp	ip, r4
 800049c:	d965      	bls.n	800056a <__udivmoddi4+0x29a>
 800049e:	3b02      	subs	r3, #2
 80004a0:	443c      	add	r4, r7
 80004a2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004a6:	fba0 9302 	umull	r9, r3, r0, r2
 80004aa:	eba4 040c 	sub.w	r4, r4, ip
 80004ae:	429c      	cmp	r4, r3
 80004b0:	46ce      	mov	lr, r9
 80004b2:	469c      	mov	ip, r3
 80004b4:	d351      	bcc.n	800055a <__udivmoddi4+0x28a>
 80004b6:	d04e      	beq.n	8000556 <__udivmoddi4+0x286>
 80004b8:	b155      	cbz	r5, 80004d0 <__udivmoddi4+0x200>
 80004ba:	ebb8 030e 	subs.w	r3, r8, lr
 80004be:	eb64 040c 	sbc.w	r4, r4, ip
 80004c2:	fa04 f606 	lsl.w	r6, r4, r6
 80004c6:	40cb      	lsrs	r3, r1
 80004c8:	431e      	orrs	r6, r3
 80004ca:	40cc      	lsrs	r4, r1
 80004cc:	e9c5 6400 	strd	r6, r4, [r5]
 80004d0:	2100      	movs	r1, #0
 80004d2:	e750      	b.n	8000376 <__udivmoddi4+0xa6>
 80004d4:	f1c2 0320 	rsb	r3, r2, #32
 80004d8:	fa20 f103 	lsr.w	r1, r0, r3
 80004dc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e0:	fa24 f303 	lsr.w	r3, r4, r3
 80004e4:	4094      	lsls	r4, r2
 80004e6:	430c      	orrs	r4, r1
 80004e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ec:	fa00 fe02 	lsl.w	lr, r0, r2
 80004f0:	fa1f f78c 	uxth.w	r7, ip
 80004f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004f8:	fb08 3110 	mls	r1, r8, r0, r3
 80004fc:	0c23      	lsrs	r3, r4, #16
 80004fe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000502:	fb00 f107 	mul.w	r1, r0, r7
 8000506:	4299      	cmp	r1, r3
 8000508:	d908      	bls.n	800051c <__udivmoddi4+0x24c>
 800050a:	eb1c 0303 	adds.w	r3, ip, r3
 800050e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000512:	d22c      	bcs.n	800056e <__udivmoddi4+0x29e>
 8000514:	4299      	cmp	r1, r3
 8000516:	d92a      	bls.n	800056e <__udivmoddi4+0x29e>
 8000518:	3802      	subs	r0, #2
 800051a:	4463      	add	r3, ip
 800051c:	1a5b      	subs	r3, r3, r1
 800051e:	b2a4      	uxth	r4, r4
 8000520:	fbb3 f1f8 	udiv	r1, r3, r8
 8000524:	fb08 3311 	mls	r3, r8, r1, r3
 8000528:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800052c:	fb01 f307 	mul.w	r3, r1, r7
 8000530:	42a3      	cmp	r3, r4
 8000532:	d908      	bls.n	8000546 <__udivmoddi4+0x276>
 8000534:	eb1c 0404 	adds.w	r4, ip, r4
 8000538:	f101 36ff 	add.w	r6, r1, #4294967295
 800053c:	d213      	bcs.n	8000566 <__udivmoddi4+0x296>
 800053e:	42a3      	cmp	r3, r4
 8000540:	d911      	bls.n	8000566 <__udivmoddi4+0x296>
 8000542:	3902      	subs	r1, #2
 8000544:	4464      	add	r4, ip
 8000546:	1ae4      	subs	r4, r4, r3
 8000548:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800054c:	e739      	b.n	80003c2 <__udivmoddi4+0xf2>
 800054e:	4604      	mov	r4, r0
 8000550:	e6f0      	b.n	8000334 <__udivmoddi4+0x64>
 8000552:	4608      	mov	r0, r1
 8000554:	e706      	b.n	8000364 <__udivmoddi4+0x94>
 8000556:	45c8      	cmp	r8, r9
 8000558:	d2ae      	bcs.n	80004b8 <__udivmoddi4+0x1e8>
 800055a:	ebb9 0e02 	subs.w	lr, r9, r2
 800055e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000562:	3801      	subs	r0, #1
 8000564:	e7a8      	b.n	80004b8 <__udivmoddi4+0x1e8>
 8000566:	4631      	mov	r1, r6
 8000568:	e7ed      	b.n	8000546 <__udivmoddi4+0x276>
 800056a:	4603      	mov	r3, r0
 800056c:	e799      	b.n	80004a2 <__udivmoddi4+0x1d2>
 800056e:	4630      	mov	r0, r6
 8000570:	e7d4      	b.n	800051c <__udivmoddi4+0x24c>
 8000572:	46d6      	mov	lr, sl
 8000574:	e77f      	b.n	8000476 <__udivmoddi4+0x1a6>
 8000576:	4463      	add	r3, ip
 8000578:	3802      	subs	r0, #2
 800057a:	e74d      	b.n	8000418 <__udivmoddi4+0x148>
 800057c:	4606      	mov	r6, r0
 800057e:	4623      	mov	r3, r4
 8000580:	4608      	mov	r0, r1
 8000582:	e70f      	b.n	80003a4 <__udivmoddi4+0xd4>
 8000584:	3e02      	subs	r6, #2
 8000586:	4463      	add	r3, ip
 8000588:	e730      	b.n	80003ec <__udivmoddi4+0x11c>
 800058a:	bf00      	nop

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <ILI9341_WriteCommand>:
static void ILI9341_WriteCommand(uint8_t cmd);
static void ILI9341_WriteData(uint8_t data);
static void ILI9341_WriteData16(uint16_t data);
static void ILI9341_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1);

static void ILI9341_WriteCommand(uint8_t cmd) {
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af00      	add	r7, sp, #0
 8000596:	4603      	mov	r3, r0
 8000598:	71fb      	strb	r3, [r7, #7]
    LCD_DC_LOW();
 800059a:	2200      	movs	r2, #0
 800059c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005a0:	480b      	ldr	r0, [pc, #44]	@ (80005d0 <ILI9341_WriteCommand+0x40>)
 80005a2:	f002 fa0b 	bl	80029bc <HAL_GPIO_WritePin>
    LCD_CS_LOW();
 80005a6:	2200      	movs	r2, #0
 80005a8:	2104      	movs	r1, #4
 80005aa:	480a      	ldr	r0, [pc, #40]	@ (80005d4 <ILI9341_WriteCommand+0x44>)
 80005ac:	f002 fa06 	bl	80029bc <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi5, &cmd, 1, HAL_MAX_DELAY);
 80005b0:	1df9      	adds	r1, r7, #7
 80005b2:	f04f 33ff 	mov.w	r3, #4294967295
 80005b6:	2201      	movs	r2, #1
 80005b8:	4807      	ldr	r0, [pc, #28]	@ (80005d8 <ILI9341_WriteCommand+0x48>)
 80005ba:	f002 ffae 	bl	800351a <HAL_SPI_Transmit>
    LCD_CS_HIGH();
 80005be:	2201      	movs	r2, #1
 80005c0:	2104      	movs	r1, #4
 80005c2:	4804      	ldr	r0, [pc, #16]	@ (80005d4 <ILI9341_WriteCommand+0x44>)
 80005c4:	f002 f9fa 	bl	80029bc <HAL_GPIO_WritePin>
}
 80005c8:	bf00      	nop
 80005ca:	3708      	adds	r7, #8
 80005cc:	46bd      	mov	sp, r7
 80005ce:	bd80      	pop	{r7, pc}
 80005d0:	40020c00 	.word	0x40020c00
 80005d4:	40020800 	.word	0x40020800
 80005d8:	200000e4 	.word	0x200000e4

080005dc <ILI9341_WriteData>:

static void ILI9341_WriteData(uint8_t data) {
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	4603      	mov	r3, r0
 80005e4:	71fb      	strb	r3, [r7, #7]
    LCD_DC_HIGH();
 80005e6:	2201      	movs	r2, #1
 80005e8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005ec:	480b      	ldr	r0, [pc, #44]	@ (800061c <ILI9341_WriteData+0x40>)
 80005ee:	f002 f9e5 	bl	80029bc <HAL_GPIO_WritePin>
    LCD_CS_LOW();
 80005f2:	2200      	movs	r2, #0
 80005f4:	2104      	movs	r1, #4
 80005f6:	480a      	ldr	r0, [pc, #40]	@ (8000620 <ILI9341_WriteData+0x44>)
 80005f8:	f002 f9e0 	bl	80029bc <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi5, &data, 1, HAL_MAX_DELAY);
 80005fc:	1df9      	adds	r1, r7, #7
 80005fe:	f04f 33ff 	mov.w	r3, #4294967295
 8000602:	2201      	movs	r2, #1
 8000604:	4807      	ldr	r0, [pc, #28]	@ (8000624 <ILI9341_WriteData+0x48>)
 8000606:	f002 ff88 	bl	800351a <HAL_SPI_Transmit>
    LCD_CS_HIGH();
 800060a:	2201      	movs	r2, #1
 800060c:	2104      	movs	r1, #4
 800060e:	4804      	ldr	r0, [pc, #16]	@ (8000620 <ILI9341_WriteData+0x44>)
 8000610:	f002 f9d4 	bl	80029bc <HAL_GPIO_WritePin>
}
 8000614:	bf00      	nop
 8000616:	3708      	adds	r7, #8
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}
 800061c:	40020c00 	.word	0x40020c00
 8000620:	40020800 	.word	0x40020800
 8000624:	200000e4 	.word	0x200000e4

08000628 <ILI9341_WriteData16>:

static void ILI9341_WriteData16(uint16_t data) {
 8000628:	b580      	push	{r7, lr}
 800062a:	b084      	sub	sp, #16
 800062c:	af00      	add	r7, sp, #0
 800062e:	4603      	mov	r3, r0
 8000630:	80fb      	strh	r3, [r7, #6]
    uint8_t buffer[2];
    buffer[0] = data >> 8;
 8000632:	88fb      	ldrh	r3, [r7, #6]
 8000634:	0a1b      	lsrs	r3, r3, #8
 8000636:	b29b      	uxth	r3, r3
 8000638:	b2db      	uxtb	r3, r3
 800063a:	733b      	strb	r3, [r7, #12]
    buffer[1] = data & 0xFF;
 800063c:	88fb      	ldrh	r3, [r7, #6]
 800063e:	b2db      	uxtb	r3, r3
 8000640:	737b      	strb	r3, [r7, #13]
    LCD_DC_HIGH();
 8000642:	2201      	movs	r2, #1
 8000644:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000648:	480c      	ldr	r0, [pc, #48]	@ (800067c <ILI9341_WriteData16+0x54>)
 800064a:	f002 f9b7 	bl	80029bc <HAL_GPIO_WritePin>
    LCD_CS_LOW();
 800064e:	2200      	movs	r2, #0
 8000650:	2104      	movs	r1, #4
 8000652:	480b      	ldr	r0, [pc, #44]	@ (8000680 <ILI9341_WriteData16+0x58>)
 8000654:	f002 f9b2 	bl	80029bc <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi5, buffer, 2, HAL_MAX_DELAY);
 8000658:	f107 010c 	add.w	r1, r7, #12
 800065c:	f04f 33ff 	mov.w	r3, #4294967295
 8000660:	2202      	movs	r2, #2
 8000662:	4808      	ldr	r0, [pc, #32]	@ (8000684 <ILI9341_WriteData16+0x5c>)
 8000664:	f002 ff59 	bl	800351a <HAL_SPI_Transmit>
    LCD_CS_HIGH();
 8000668:	2201      	movs	r2, #1
 800066a:	2104      	movs	r1, #4
 800066c:	4804      	ldr	r0, [pc, #16]	@ (8000680 <ILI9341_WriteData16+0x58>)
 800066e:	f002 f9a5 	bl	80029bc <HAL_GPIO_WritePin>
}
 8000672:	bf00      	nop
 8000674:	3710      	adds	r7, #16
 8000676:	46bd      	mov	sp, r7
 8000678:	bd80      	pop	{r7, pc}
 800067a:	bf00      	nop
 800067c:	40020c00 	.word	0x40020c00
 8000680:	40020800 	.word	0x40020800
 8000684:	200000e4 	.word	0x200000e4

08000688 <ILI9341_SetAddressWindow>:

static void ILI9341_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 8000688:	b590      	push	{r4, r7, lr}
 800068a:	b083      	sub	sp, #12
 800068c:	af00      	add	r7, sp, #0
 800068e:	4604      	mov	r4, r0
 8000690:	4608      	mov	r0, r1
 8000692:	4611      	mov	r1, r2
 8000694:	461a      	mov	r2, r3
 8000696:	4623      	mov	r3, r4
 8000698:	80fb      	strh	r3, [r7, #6]
 800069a:	4603      	mov	r3, r0
 800069c:	80bb      	strh	r3, [r7, #4]
 800069e:	460b      	mov	r3, r1
 80006a0:	807b      	strh	r3, [r7, #2]
 80006a2:	4613      	mov	r3, r2
 80006a4:	803b      	strh	r3, [r7, #0]
    ILI9341_WriteCommand(ILI9341_CASET);
 80006a6:	202a      	movs	r0, #42	@ 0x2a
 80006a8:	f7ff ff72 	bl	8000590 <ILI9341_WriteCommand>
    ILI9341_WriteData16(x0);
 80006ac:	88fb      	ldrh	r3, [r7, #6]
 80006ae:	4618      	mov	r0, r3
 80006b0:	f7ff ffba 	bl	8000628 <ILI9341_WriteData16>
    ILI9341_WriteData16(x1);
 80006b4:	887b      	ldrh	r3, [r7, #2]
 80006b6:	4618      	mov	r0, r3
 80006b8:	f7ff ffb6 	bl	8000628 <ILI9341_WriteData16>
    
    ILI9341_WriteCommand(ILI9341_PASET);
 80006bc:	202b      	movs	r0, #43	@ 0x2b
 80006be:	f7ff ff67 	bl	8000590 <ILI9341_WriteCommand>
    ILI9341_WriteData16(y0);
 80006c2:	88bb      	ldrh	r3, [r7, #4]
 80006c4:	4618      	mov	r0, r3
 80006c6:	f7ff ffaf 	bl	8000628 <ILI9341_WriteData16>
    ILI9341_WriteData16(y1);
 80006ca:	883b      	ldrh	r3, [r7, #0]
 80006cc:	4618      	mov	r0, r3
 80006ce:	f7ff ffab 	bl	8000628 <ILI9341_WriteData16>
    
    ILI9341_WriteCommand(ILI9341_RAMWR);
 80006d2:	202c      	movs	r0, #44	@ 0x2c
 80006d4:	f7ff ff5c 	bl	8000590 <ILI9341_WriteCommand>
}
 80006d8:	bf00      	nop
 80006da:	370c      	adds	r7, #12
 80006dc:	46bd      	mov	sp, r7
 80006de:	bd90      	pop	{r4, r7, pc}

080006e0 <ILI9341_Init>:

void ILI9341_Init(void) {
 80006e0:	b580      	push	{r7, lr}
 80006e2:	af00      	add	r7, sp, #0
    // Hardware reset
    LCD_RST_HIGH();
 80006e4:	2201      	movs	r2, #1
 80006e6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80006ea:	488f      	ldr	r0, [pc, #572]	@ (8000928 <ILI9341_Init+0x248>)
 80006ec:	f002 f966 	bl	80029bc <HAL_GPIO_WritePin>
    HAL_Delay(5);
 80006f0:	2005      	movs	r0, #5
 80006f2:	f001 fb7f 	bl	8001df4 <HAL_Delay>
    LCD_RST_LOW();
 80006f6:	2200      	movs	r2, #0
 80006f8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80006fc:	488a      	ldr	r0, [pc, #552]	@ (8000928 <ILI9341_Init+0x248>)
 80006fe:	f002 f95d 	bl	80029bc <HAL_GPIO_WritePin>
    HAL_Delay(20);
 8000702:	2014      	movs	r0, #20
 8000704:	f001 fb76 	bl	8001df4 <HAL_Delay>
    LCD_RST_HIGH();
 8000708:	2201      	movs	r2, #1
 800070a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800070e:	4886      	ldr	r0, [pc, #536]	@ (8000928 <ILI9341_Init+0x248>)
 8000710:	f002 f954 	bl	80029bc <HAL_GPIO_WritePin>
    HAL_Delay(150);
 8000714:	2096      	movs	r0, #150	@ 0x96
 8000716:	f001 fb6d 	bl	8001df4 <HAL_Delay>
    
    // Software reset
    ILI9341_WriteCommand(ILI9341_SWRESET);
 800071a:	2001      	movs	r0, #1
 800071c:	f7ff ff38 	bl	8000590 <ILI9341_WriteCommand>
    HAL_Delay(150);
 8000720:	2096      	movs	r0, #150	@ 0x96
 8000722:	f001 fb67 	bl	8001df4 <HAL_Delay>
    
    // Display off
    ILI9341_WriteCommand(0x28);
 8000726:	2028      	movs	r0, #40	@ 0x28
 8000728:	f7ff ff32 	bl	8000590 <ILI9341_WriteCommand>
    
    // Power control A
    ILI9341_WriteCommand(0xCB);
 800072c:	20cb      	movs	r0, #203	@ 0xcb
 800072e:	f7ff ff2f 	bl	8000590 <ILI9341_WriteCommand>
    ILI9341_WriteData(0x39);
 8000732:	2039      	movs	r0, #57	@ 0x39
 8000734:	f7ff ff52 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0x2C);
 8000738:	202c      	movs	r0, #44	@ 0x2c
 800073a:	f7ff ff4f 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0x00);
 800073e:	2000      	movs	r0, #0
 8000740:	f7ff ff4c 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0x34);
 8000744:	2034      	movs	r0, #52	@ 0x34
 8000746:	f7ff ff49 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0x02);
 800074a:	2002      	movs	r0, #2
 800074c:	f7ff ff46 	bl	80005dc <ILI9341_WriteData>
    
    // Power control B
    ILI9341_WriteCommand(0xCF);
 8000750:	20cf      	movs	r0, #207	@ 0xcf
 8000752:	f7ff ff1d 	bl	8000590 <ILI9341_WriteCommand>
    ILI9341_WriteData(0x00);
 8000756:	2000      	movs	r0, #0
 8000758:	f7ff ff40 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0xC1);
 800075c:	20c1      	movs	r0, #193	@ 0xc1
 800075e:	f7ff ff3d 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0x30);
 8000762:	2030      	movs	r0, #48	@ 0x30
 8000764:	f7ff ff3a 	bl	80005dc <ILI9341_WriteData>
    
    // Driver timing control A
    ILI9341_WriteCommand(0xE8);
 8000768:	20e8      	movs	r0, #232	@ 0xe8
 800076a:	f7ff ff11 	bl	8000590 <ILI9341_WriteCommand>
    ILI9341_WriteData(0x85);
 800076e:	2085      	movs	r0, #133	@ 0x85
 8000770:	f7ff ff34 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0x00);
 8000774:	2000      	movs	r0, #0
 8000776:	f7ff ff31 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0x78);
 800077a:	2078      	movs	r0, #120	@ 0x78
 800077c:	f7ff ff2e 	bl	80005dc <ILI9341_WriteData>
    
    // Driver timing control B
    ILI9341_WriteCommand(0xEA);
 8000780:	20ea      	movs	r0, #234	@ 0xea
 8000782:	f7ff ff05 	bl	8000590 <ILI9341_WriteCommand>
    ILI9341_WriteData(0x00);
 8000786:	2000      	movs	r0, #0
 8000788:	f7ff ff28 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0x00);
 800078c:	2000      	movs	r0, #0
 800078e:	f7ff ff25 	bl	80005dc <ILI9341_WriteData>
    
    // Power on sequence control
    ILI9341_WriteCommand(0xED);
 8000792:	20ed      	movs	r0, #237	@ 0xed
 8000794:	f7ff fefc 	bl	8000590 <ILI9341_WriteCommand>
    ILI9341_WriteData(0x64);
 8000798:	2064      	movs	r0, #100	@ 0x64
 800079a:	f7ff ff1f 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0x03);
 800079e:	2003      	movs	r0, #3
 80007a0:	f7ff ff1c 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0x12);
 80007a4:	2012      	movs	r0, #18
 80007a6:	f7ff ff19 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0x81);
 80007aa:	2081      	movs	r0, #129	@ 0x81
 80007ac:	f7ff ff16 	bl	80005dc <ILI9341_WriteData>
    
    // Pump ratio control
    ILI9341_WriteCommand(0xF7);
 80007b0:	20f7      	movs	r0, #247	@ 0xf7
 80007b2:	f7ff feed 	bl	8000590 <ILI9341_WriteCommand>
    ILI9341_WriteData(0x20);
 80007b6:	2020      	movs	r0, #32
 80007b8:	f7ff ff10 	bl	80005dc <ILI9341_WriteData>
    
    // Power control 1
    ILI9341_WriteCommand(0xC0);
 80007bc:	20c0      	movs	r0, #192	@ 0xc0
 80007be:	f7ff fee7 	bl	8000590 <ILI9341_WriteCommand>
    ILI9341_WriteData(0x23);
 80007c2:	2023      	movs	r0, #35	@ 0x23
 80007c4:	f7ff ff0a 	bl	80005dc <ILI9341_WriteData>
    
    // Power control 2
    ILI9341_WriteCommand(0xC1);
 80007c8:	20c1      	movs	r0, #193	@ 0xc1
 80007ca:	f7ff fee1 	bl	8000590 <ILI9341_WriteCommand>
    ILI9341_WriteData(0x10);
 80007ce:	2010      	movs	r0, #16
 80007d0:	f7ff ff04 	bl	80005dc <ILI9341_WriteData>
    
    // VCOM control 1
    ILI9341_WriteCommand(0xC5);
 80007d4:	20c5      	movs	r0, #197	@ 0xc5
 80007d6:	f7ff fedb 	bl	8000590 <ILI9341_WriteCommand>
    ILI9341_WriteData(0x3E);
 80007da:	203e      	movs	r0, #62	@ 0x3e
 80007dc:	f7ff fefe 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0x28);
 80007e0:	2028      	movs	r0, #40	@ 0x28
 80007e2:	f7ff fefb 	bl	80005dc <ILI9341_WriteData>
    
    // VCOM control 2
    ILI9341_WriteCommand(0xC7);
 80007e6:	20c7      	movs	r0, #199	@ 0xc7
 80007e8:	f7ff fed2 	bl	8000590 <ILI9341_WriteCommand>
    ILI9341_WriteData(0x86);
 80007ec:	2086      	movs	r0, #134	@ 0x86
 80007ee:	f7ff fef5 	bl	80005dc <ILI9341_WriteData>
    
    // Memory access control
    ILI9341_WriteCommand(ILI9341_MADCTL);
 80007f2:	2036      	movs	r0, #54	@ 0x36
 80007f4:	f7ff fecc 	bl	8000590 <ILI9341_WriteCommand>
    ILI9341_WriteData(0x88);  // Changed from 0x48 to 0x88 to flip the display
 80007f8:	2088      	movs	r0, #136	@ 0x88
 80007fa:	f7ff feef 	bl	80005dc <ILI9341_WriteData>
    
    // Pixel format
    ILI9341_WriteCommand(ILI9341_COLMOD);
 80007fe:	203a      	movs	r0, #58	@ 0x3a
 8000800:	f7ff fec6 	bl	8000590 <ILI9341_WriteCommand>
    ILI9341_WriteData(0x55); // 16-bit color
 8000804:	2055      	movs	r0, #85	@ 0x55
 8000806:	f7ff fee9 	bl	80005dc <ILI9341_WriteData>
    
    // Frame rate control
    ILI9341_WriteCommand(0xB1);
 800080a:	20b1      	movs	r0, #177	@ 0xb1
 800080c:	f7ff fec0 	bl	8000590 <ILI9341_WriteCommand>
    ILI9341_WriteData(0x00);
 8000810:	2000      	movs	r0, #0
 8000812:	f7ff fee3 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0x18);
 8000816:	2018      	movs	r0, #24
 8000818:	f7ff fee0 	bl	80005dc <ILI9341_WriteData>
    
    // Display function control
    ILI9341_WriteCommand(0xB6);
 800081c:	20b6      	movs	r0, #182	@ 0xb6
 800081e:	f7ff feb7 	bl	8000590 <ILI9341_WriteCommand>
    ILI9341_WriteData(0x08);
 8000822:	2008      	movs	r0, #8
 8000824:	f7ff feda 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0x82);
 8000828:	2082      	movs	r0, #130	@ 0x82
 800082a:	f7ff fed7 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0x27);
 800082e:	2027      	movs	r0, #39	@ 0x27
 8000830:	f7ff fed4 	bl	80005dc <ILI9341_WriteData>
    
    // Enable 3G
    ILI9341_WriteCommand(0xF2);
 8000834:	20f2      	movs	r0, #242	@ 0xf2
 8000836:	f7ff feab 	bl	8000590 <ILI9341_WriteCommand>
    ILI9341_WriteData(0x00);
 800083a:	2000      	movs	r0, #0
 800083c:	f7ff fece 	bl	80005dc <ILI9341_WriteData>
    
    // Gamma set
    ILI9341_WriteCommand(0x26);
 8000840:	2026      	movs	r0, #38	@ 0x26
 8000842:	f7ff fea5 	bl	8000590 <ILI9341_WriteCommand>
    ILI9341_WriteData(0x01);
 8000846:	2001      	movs	r0, #1
 8000848:	f7ff fec8 	bl	80005dc <ILI9341_WriteData>
    
    // Positive gamma correction
    ILI9341_WriteCommand(0xE0);
 800084c:	20e0      	movs	r0, #224	@ 0xe0
 800084e:	f7ff fe9f 	bl	8000590 <ILI9341_WriteCommand>
    ILI9341_WriteData(0x0F);
 8000852:	200f      	movs	r0, #15
 8000854:	f7ff fec2 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0x31);
 8000858:	2031      	movs	r0, #49	@ 0x31
 800085a:	f7ff febf 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0x2B);
 800085e:	202b      	movs	r0, #43	@ 0x2b
 8000860:	f7ff febc 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0x0C);
 8000864:	200c      	movs	r0, #12
 8000866:	f7ff feb9 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0x0E);
 800086a:	200e      	movs	r0, #14
 800086c:	f7ff feb6 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0x08);
 8000870:	2008      	movs	r0, #8
 8000872:	f7ff feb3 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0x4E);
 8000876:	204e      	movs	r0, #78	@ 0x4e
 8000878:	f7ff feb0 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0xF1);
 800087c:	20f1      	movs	r0, #241	@ 0xf1
 800087e:	f7ff fead 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0x37);
 8000882:	2037      	movs	r0, #55	@ 0x37
 8000884:	f7ff feaa 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0x07);
 8000888:	2007      	movs	r0, #7
 800088a:	f7ff fea7 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0x10);
 800088e:	2010      	movs	r0, #16
 8000890:	f7ff fea4 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0x03);
 8000894:	2003      	movs	r0, #3
 8000896:	f7ff fea1 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0x0E);
 800089a:	200e      	movs	r0, #14
 800089c:	f7ff fe9e 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0x09);
 80008a0:	2009      	movs	r0, #9
 80008a2:	f7ff fe9b 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0x00);
 80008a6:	2000      	movs	r0, #0
 80008a8:	f7ff fe98 	bl	80005dc <ILI9341_WriteData>
    
    // Negative gamma correction
    ILI9341_WriteCommand(0xE1);
 80008ac:	20e1      	movs	r0, #225	@ 0xe1
 80008ae:	f7ff fe6f 	bl	8000590 <ILI9341_WriteCommand>
    ILI9341_WriteData(0x00);
 80008b2:	2000      	movs	r0, #0
 80008b4:	f7ff fe92 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0x0E);
 80008b8:	200e      	movs	r0, #14
 80008ba:	f7ff fe8f 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0x14);
 80008be:	2014      	movs	r0, #20
 80008c0:	f7ff fe8c 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0x03);
 80008c4:	2003      	movs	r0, #3
 80008c6:	f7ff fe89 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0x11);
 80008ca:	2011      	movs	r0, #17
 80008cc:	f7ff fe86 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0x07);
 80008d0:	2007      	movs	r0, #7
 80008d2:	f7ff fe83 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0x31);
 80008d6:	2031      	movs	r0, #49	@ 0x31
 80008d8:	f7ff fe80 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0xC1);
 80008dc:	20c1      	movs	r0, #193	@ 0xc1
 80008de:	f7ff fe7d 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0x48);
 80008e2:	2048      	movs	r0, #72	@ 0x48
 80008e4:	f7ff fe7a 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0x08);
 80008e8:	2008      	movs	r0, #8
 80008ea:	f7ff fe77 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0x0F);
 80008ee:	200f      	movs	r0, #15
 80008f0:	f7ff fe74 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0x0C);
 80008f4:	200c      	movs	r0, #12
 80008f6:	f7ff fe71 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0x31);
 80008fa:	2031      	movs	r0, #49	@ 0x31
 80008fc:	f7ff fe6e 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0x36);
 8000900:	2036      	movs	r0, #54	@ 0x36
 8000902:	f7ff fe6b 	bl	80005dc <ILI9341_WriteData>
    ILI9341_WriteData(0x0F);
 8000906:	200f      	movs	r0, #15
 8000908:	f7ff fe68 	bl	80005dc <ILI9341_WriteData>
    
    // Sleep out
    ILI9341_WriteCommand(ILI9341_SLPOUT);
 800090c:	2011      	movs	r0, #17
 800090e:	f7ff fe3f 	bl	8000590 <ILI9341_WriteCommand>
    HAL_Delay(120);
 8000912:	2078      	movs	r0, #120	@ 0x78
 8000914:	f001 fa6e 	bl	8001df4 <HAL_Delay>
    
    // Display on
    ILI9341_WriteCommand(ILI9341_DISPON);
 8000918:	2029      	movs	r0, #41	@ 0x29
 800091a:	f7ff fe39 	bl	8000590 <ILI9341_WriteCommand>
    HAL_Delay(50);
 800091e:	2032      	movs	r0, #50	@ 0x32
 8000920:	f001 fa68 	bl	8001df4 <HAL_Delay>
}
 8000924:	bf00      	nop
 8000926:	bd80      	pop	{r7, pc}
 8000928:	40020c00 	.word	0x40020c00

0800092c <ILI9341_FillScreen>:

void ILI9341_FillScreen(uint16_t color) {
 800092c:	b580      	push	{r7, lr}
 800092e:	b084      	sub	sp, #16
 8000930:	af00      	add	r7, sp, #0
 8000932:	4603      	mov	r3, r0
 8000934:	80fb      	strh	r3, [r7, #6]
    ILI9341_SetAddressWindow(0, 0, ILI9341_WIDTH - 1, ILI9341_HEIGHT - 1);
 8000936:	f240 133f 	movw	r3, #319	@ 0x13f
 800093a:	22ef      	movs	r2, #239	@ 0xef
 800093c:	2100      	movs	r1, #0
 800093e:	2000      	movs	r0, #0
 8000940:	f7ff fea2 	bl	8000688 <ILI9341_SetAddressWindow>
    
    LCD_DC_HIGH();
 8000944:	2201      	movs	r2, #1
 8000946:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800094a:	4816      	ldr	r0, [pc, #88]	@ (80009a4 <ILI9341_FillScreen+0x78>)
 800094c:	f002 f836 	bl	80029bc <HAL_GPIO_WritePin>
    LCD_CS_LOW();
 8000950:	2200      	movs	r2, #0
 8000952:	2104      	movs	r1, #4
 8000954:	4814      	ldr	r0, [pc, #80]	@ (80009a8 <ILI9341_FillScreen+0x7c>)
 8000956:	f002 f831 	bl	80029bc <HAL_GPIO_WritePin>
    
    uint8_t colorHigh = color >> 8;
 800095a:	88fb      	ldrh	r3, [r7, #6]
 800095c:	0a1b      	lsrs	r3, r3, #8
 800095e:	b29b      	uxth	r3, r3
 8000960:	72fb      	strb	r3, [r7, #11]
    uint8_t colorLow = color & 0xFF;
 8000962:	88fb      	ldrh	r3, [r7, #6]
 8000964:	72bb      	strb	r3, [r7, #10]
    
    for(uint32_t i = 0; i < ILI9341_WIDTH * ILI9341_HEIGHT; i++) {
 8000966:	2300      	movs	r3, #0
 8000968:	60fb      	str	r3, [r7, #12]
 800096a:	e00e      	b.n	800098a <ILI9341_FillScreen+0x5e>
        uint8_t buffer[2] = {colorHigh, colorLow};
 800096c:	7afb      	ldrb	r3, [r7, #11]
 800096e:	723b      	strb	r3, [r7, #8]
 8000970:	7abb      	ldrb	r3, [r7, #10]
 8000972:	727b      	strb	r3, [r7, #9]
        HAL_SPI_Transmit(&hspi5, buffer, 2, HAL_MAX_DELAY);
 8000974:	f107 0108 	add.w	r1, r7, #8
 8000978:	f04f 33ff 	mov.w	r3, #4294967295
 800097c:	2202      	movs	r2, #2
 800097e:	480b      	ldr	r0, [pc, #44]	@ (80009ac <ILI9341_FillScreen+0x80>)
 8000980:	f002 fdcb 	bl	800351a <HAL_SPI_Transmit>
    for(uint32_t i = 0; i < ILI9341_WIDTH * ILI9341_HEIGHT; i++) {
 8000984:	68fb      	ldr	r3, [r7, #12]
 8000986:	3301      	adds	r3, #1
 8000988:	60fb      	str	r3, [r7, #12]
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	f5b3 3f96 	cmp.w	r3, #76800	@ 0x12c00
 8000990:	d3ec      	bcc.n	800096c <ILI9341_FillScreen+0x40>
    }
    
    LCD_CS_HIGH();
 8000992:	2201      	movs	r2, #1
 8000994:	2104      	movs	r1, #4
 8000996:	4804      	ldr	r0, [pc, #16]	@ (80009a8 <ILI9341_FillScreen+0x7c>)
 8000998:	f002 f810 	bl	80029bc <HAL_GPIO_WritePin>
}
 800099c:	bf00      	nop
 800099e:	3710      	adds	r7, #16
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bd80      	pop	{r7, pc}
 80009a4:	40020c00 	.word	0x40020c00
 80009a8:	40020800 	.word	0x40020800
 80009ac:	200000e4 	.word	0x200000e4

080009b0 <ILI9341_DrawPixel>:

void ILI9341_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	4603      	mov	r3, r0
 80009b8:	80fb      	strh	r3, [r7, #6]
 80009ba:	460b      	mov	r3, r1
 80009bc:	80bb      	strh	r3, [r7, #4]
 80009be:	4613      	mov	r3, r2
 80009c0:	807b      	strh	r3, [r7, #2]
    if(x >= ILI9341_WIDTH || y >= ILI9341_HEIGHT) return;
 80009c2:	88fb      	ldrh	r3, [r7, #6]
 80009c4:	2bef      	cmp	r3, #239	@ 0xef
 80009c6:	d80e      	bhi.n	80009e6 <ILI9341_DrawPixel+0x36>
 80009c8:	88bb      	ldrh	r3, [r7, #4]
 80009ca:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80009ce:	d20a      	bcs.n	80009e6 <ILI9341_DrawPixel+0x36>
    
    ILI9341_SetAddressWindow(x, y, x, y);
 80009d0:	88bb      	ldrh	r3, [r7, #4]
 80009d2:	88fa      	ldrh	r2, [r7, #6]
 80009d4:	88b9      	ldrh	r1, [r7, #4]
 80009d6:	88f8      	ldrh	r0, [r7, #6]
 80009d8:	f7ff fe56 	bl	8000688 <ILI9341_SetAddressWindow>
    ILI9341_WriteData16(color);
 80009dc:	887b      	ldrh	r3, [r7, #2]
 80009de:	4618      	mov	r0, r3
 80009e0:	f7ff fe22 	bl	8000628 <ILI9341_WriteData16>
 80009e4:	e000      	b.n	80009e8 <ILI9341_DrawPixel+0x38>
    if(x >= ILI9341_WIDTH || y >= ILI9341_HEIGHT) return;
 80009e6:	bf00      	nop
}
 80009e8:	3708      	adds	r7, #8
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bd80      	pop	{r7, pc}
	...

080009f0 <ILI9341_SetRotation>:

void ILI9341_SetRotation(uint8_t rotation) {
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b082      	sub	sp, #8
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	4603      	mov	r3, r0
 80009f8:	71fb      	strb	r3, [r7, #7]
    ILI9341_WriteCommand(ILI9341_MADCTL);
 80009fa:	2036      	movs	r0, #54	@ 0x36
 80009fc:	f7ff fdc8 	bl	8000590 <ILI9341_WriteCommand>
    switch(rotation) {
 8000a00:	79fb      	ldrb	r3, [r7, #7]
 8000a02:	2b03      	cmp	r3, #3
 8000a04:	d81a      	bhi.n	8000a3c <ILI9341_SetRotation+0x4c>
 8000a06:	a201      	add	r2, pc, #4	@ (adr r2, 8000a0c <ILI9341_SetRotation+0x1c>)
 8000a08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a0c:	08000a1d 	.word	0x08000a1d
 8000a10:	08000a25 	.word	0x08000a25
 8000a14:	08000a2d 	.word	0x08000a2d
 8000a18:	08000a35 	.word	0x08000a35
        case 0:
            ILI9341_WriteData(0x88);  // Changed from 0x48
 8000a1c:	2088      	movs	r0, #136	@ 0x88
 8000a1e:	f7ff fddd 	bl	80005dc <ILI9341_WriteData>
            break;
 8000a22:	e00b      	b.n	8000a3c <ILI9341_SetRotation+0x4c>
        case 1:
            ILI9341_WriteData(0x68);  // Changed from 0x28
 8000a24:	2068      	movs	r0, #104	@ 0x68
 8000a26:	f7ff fdd9 	bl	80005dc <ILI9341_WriteData>
            break;
 8000a2a:	e007      	b.n	8000a3c <ILI9341_SetRotation+0x4c>
        case 2:
            ILI9341_WriteData(0x48);  // Changed from 0x88
 8000a2c:	2048      	movs	r0, #72	@ 0x48
 8000a2e:	f7ff fdd5 	bl	80005dc <ILI9341_WriteData>
            break;
 8000a32:	e003      	b.n	8000a3c <ILI9341_SetRotation+0x4c>
        case 3:
            ILI9341_WriteData(0xA8);  // Changed from 0xE8
 8000a34:	20a8      	movs	r0, #168	@ 0xa8
 8000a36:	f7ff fdd1 	bl	80005dc <ILI9341_WriteData>
            break;
 8000a3a:	bf00      	nop
    }
}
 8000a3c:	bf00      	nop
 8000a3e:	3708      	adds	r7, #8
 8000a40:	46bd      	mov	sp, r7
 8000a42:	bd80      	pop	{r7, pc}

08000a44 <ILI9341_FillRect>:

void ILI9341_FillRect(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8000a44:	b590      	push	{r4, r7, lr}
 8000a46:	b085      	sub	sp, #20
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	4604      	mov	r4, r0
 8000a4c:	4608      	mov	r0, r1
 8000a4e:	4611      	mov	r1, r2
 8000a50:	461a      	mov	r2, r3
 8000a52:	4623      	mov	r3, r4
 8000a54:	80fb      	strh	r3, [r7, #6]
 8000a56:	4603      	mov	r3, r0
 8000a58:	80bb      	strh	r3, [r7, #4]
 8000a5a:	460b      	mov	r3, r1
 8000a5c:	807b      	strh	r3, [r7, #2]
 8000a5e:	4613      	mov	r3, r2
 8000a60:	803b      	strh	r3, [r7, #0]
    if(x >= ILI9341_WIDTH || y >= ILI9341_HEIGHT) return;
 8000a62:	88fb      	ldrh	r3, [r7, #6]
 8000a64:	2bef      	cmp	r3, #239	@ 0xef
 8000a66:	d857      	bhi.n	8000b18 <ILI9341_FillRect+0xd4>
 8000a68:	88bb      	ldrh	r3, [r7, #4]
 8000a6a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000a6e:	d253      	bcs.n	8000b18 <ILI9341_FillRect+0xd4>
    if(x + w > ILI9341_WIDTH) w = ILI9341_WIDTH - x;
 8000a70:	88fa      	ldrh	r2, [r7, #6]
 8000a72:	887b      	ldrh	r3, [r7, #2]
 8000a74:	4413      	add	r3, r2
 8000a76:	2bf0      	cmp	r3, #240	@ 0xf0
 8000a78:	dd03      	ble.n	8000a82 <ILI9341_FillRect+0x3e>
 8000a7a:	88fb      	ldrh	r3, [r7, #6]
 8000a7c:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 8000a80:	807b      	strh	r3, [r7, #2]
    if(y + h > ILI9341_HEIGHT) h = ILI9341_HEIGHT - y;
 8000a82:	88ba      	ldrh	r2, [r7, #4]
 8000a84:	883b      	ldrh	r3, [r7, #0]
 8000a86:	4413      	add	r3, r2
 8000a88:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000a8c:	dd03      	ble.n	8000a96 <ILI9341_FillRect+0x52>
 8000a8e:	88bb      	ldrh	r3, [r7, #4]
 8000a90:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 8000a94:	803b      	strh	r3, [r7, #0]
    
    ILI9341_SetAddressWindow(x, y, x + w - 1, y + h - 1);
 8000a96:	88fa      	ldrh	r2, [r7, #6]
 8000a98:	887b      	ldrh	r3, [r7, #2]
 8000a9a:	4413      	add	r3, r2
 8000a9c:	b29b      	uxth	r3, r3
 8000a9e:	3b01      	subs	r3, #1
 8000aa0:	b29c      	uxth	r4, r3
 8000aa2:	88ba      	ldrh	r2, [r7, #4]
 8000aa4:	883b      	ldrh	r3, [r7, #0]
 8000aa6:	4413      	add	r3, r2
 8000aa8:	b29b      	uxth	r3, r3
 8000aaa:	3b01      	subs	r3, #1
 8000aac:	b29b      	uxth	r3, r3
 8000aae:	88b9      	ldrh	r1, [r7, #4]
 8000ab0:	88f8      	ldrh	r0, [r7, #6]
 8000ab2:	4622      	mov	r2, r4
 8000ab4:	f7ff fde8 	bl	8000688 <ILI9341_SetAddressWindow>
    
    LCD_DC_HIGH();
 8000ab8:	2201      	movs	r2, #1
 8000aba:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000abe:	4818      	ldr	r0, [pc, #96]	@ (8000b20 <ILI9341_FillRect+0xdc>)
 8000ac0:	f001 ff7c 	bl	80029bc <HAL_GPIO_WritePin>
    LCD_CS_LOW();
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	2104      	movs	r1, #4
 8000ac8:	4816      	ldr	r0, [pc, #88]	@ (8000b24 <ILI9341_FillRect+0xe0>)
 8000aca:	f001 ff77 	bl	80029bc <HAL_GPIO_WritePin>
    
    uint8_t colorHigh = color >> 8;
 8000ace:	8c3b      	ldrh	r3, [r7, #32]
 8000ad0:	0a1b      	lsrs	r3, r3, #8
 8000ad2:	b29b      	uxth	r3, r3
 8000ad4:	72fb      	strb	r3, [r7, #11]
    uint8_t colorLow = color & 0xFF;
 8000ad6:	8c3b      	ldrh	r3, [r7, #32]
 8000ad8:	72bb      	strb	r3, [r7, #10]
    uint8_t buffer[2] = {colorHigh, colorLow};
 8000ada:	7afb      	ldrb	r3, [r7, #11]
 8000adc:	723b      	strb	r3, [r7, #8]
 8000ade:	7abb      	ldrb	r3, [r7, #10]
 8000ae0:	727b      	strb	r3, [r7, #9]
    
    for(uint32_t i = 0; i < (uint32_t)w * h; i++) {
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	60fb      	str	r3, [r7, #12]
 8000ae6:	e00a      	b.n	8000afe <ILI9341_FillRect+0xba>
        HAL_SPI_Transmit(&hspi5, buffer, 2, HAL_MAX_DELAY);
 8000ae8:	f107 0108 	add.w	r1, r7, #8
 8000aec:	f04f 33ff 	mov.w	r3, #4294967295
 8000af0:	2202      	movs	r2, #2
 8000af2:	480d      	ldr	r0, [pc, #52]	@ (8000b28 <ILI9341_FillRect+0xe4>)
 8000af4:	f002 fd11 	bl	800351a <HAL_SPI_Transmit>
    for(uint32_t i = 0; i < (uint32_t)w * h; i++) {
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	3301      	adds	r3, #1
 8000afc:	60fb      	str	r3, [r7, #12]
 8000afe:	887b      	ldrh	r3, [r7, #2]
 8000b00:	883a      	ldrh	r2, [r7, #0]
 8000b02:	fb02 f303 	mul.w	r3, r2, r3
 8000b06:	68fa      	ldr	r2, [r7, #12]
 8000b08:	429a      	cmp	r2, r3
 8000b0a:	d3ed      	bcc.n	8000ae8 <ILI9341_FillRect+0xa4>
    }
    
    LCD_CS_HIGH();
 8000b0c:	2201      	movs	r2, #1
 8000b0e:	2104      	movs	r1, #4
 8000b10:	4804      	ldr	r0, [pc, #16]	@ (8000b24 <ILI9341_FillRect+0xe0>)
 8000b12:	f001 ff53 	bl	80029bc <HAL_GPIO_WritePin>
 8000b16:	e000      	b.n	8000b1a <ILI9341_FillRect+0xd6>
    if(x >= ILI9341_WIDTH || y >= ILI9341_HEIGHT) return;
 8000b18:	bf00      	nop
}
 8000b1a:	3714      	adds	r7, #20
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bd90      	pop	{r4, r7, pc}
 8000b20:	40020c00 	.word	0x40020c00
 8000b24:	40020800 	.word	0x40020800
 8000b28:	200000e4 	.word	0x200000e4

08000b2c <ILI9341_DrawChar>:
            radiusError += 2 * (y - x + 1);
        }
    }
}

void ILI9341_DrawChar(uint16_t x, uint16_t y, char ch, FontDef_t* font, uint16_t color, uint16_t bgcolor) {
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b088      	sub	sp, #32
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	607b      	str	r3, [r7, #4]
 8000b34:	4603      	mov	r3, r0
 8000b36:	81fb      	strh	r3, [r7, #14]
 8000b38:	460b      	mov	r3, r1
 8000b3a:	81bb      	strh	r3, [r7, #12]
 8000b3c:	4613      	mov	r3, r2
 8000b3e:	72fb      	strb	r3, [r7, #11]
    if(x + font->FontWidth >= ILI9341_WIDTH || y + font->FontHeight >= ILI9341_HEIGHT) return;
 8000b40:	89fb      	ldrh	r3, [r7, #14]
 8000b42:	687a      	ldr	r2, [r7, #4]
 8000b44:	7812      	ldrb	r2, [r2, #0]
 8000b46:	4413      	add	r3, r2
 8000b48:	2bef      	cmp	r3, #239	@ 0xef
 8000b4a:	dc54      	bgt.n	8000bf6 <ILI9341_DrawChar+0xca>
 8000b4c:	89bb      	ldrh	r3, [r7, #12]
 8000b4e:	687a      	ldr	r2, [r7, #4]
 8000b50:	7852      	ldrb	r2, [r2, #1]
 8000b52:	4413      	add	r3, r2
 8000b54:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000b58:	da4d      	bge.n	8000bf6 <ILI9341_DrawChar+0xca>
    
    uint32_t charIndex = (ch - 32) * font->FontHeight;
 8000b5a:	7afb      	ldrb	r3, [r7, #11]
 8000b5c:	3b20      	subs	r3, #32
 8000b5e:	687a      	ldr	r2, [r7, #4]
 8000b60:	7852      	ldrb	r2, [r2, #1]
 8000b62:	fb02 f303 	mul.w	r3, r2, r3
 8000b66:	61bb      	str	r3, [r7, #24]
    
    for(uint8_t row = 0; row < font->FontHeight; row++) {
 8000b68:	2300      	movs	r3, #0
 8000b6a:	77fb      	strb	r3, [r7, #31]
 8000b6c:	e03d      	b.n	8000bea <ILI9341_DrawChar+0xbe>
        uint16_t line = font->data[charIndex + row];
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	685a      	ldr	r2, [r3, #4]
 8000b72:	7ff9      	ldrb	r1, [r7, #31]
 8000b74:	69bb      	ldr	r3, [r7, #24]
 8000b76:	440b      	add	r3, r1
 8000b78:	005b      	lsls	r3, r3, #1
 8000b7a:	4413      	add	r3, r2
 8000b7c:	881b      	ldrh	r3, [r3, #0]
 8000b7e:	82fb      	strh	r3, [r7, #22]
        
        for(uint8_t col = 0; col < font->FontWidth; col++) {
 8000b80:	2300      	movs	r3, #0
 8000b82:	77bb      	strb	r3, [r7, #30]
 8000b84:	e029      	b.n	8000bda <ILI9341_DrawChar+0xae>
            if(line & (1 << (15 - col))) {
 8000b86:	8afa      	ldrh	r2, [r7, #22]
 8000b88:	7fbb      	ldrb	r3, [r7, #30]
 8000b8a:	f1c3 030f 	rsb	r3, r3, #15
 8000b8e:	fa42 f303 	asr.w	r3, r2, r3
 8000b92:	f003 0301 	and.w	r3, r3, #1
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d00e      	beq.n	8000bb8 <ILI9341_DrawChar+0x8c>
                ILI9341_DrawPixel(x + col, y + row, color);
 8000b9a:	7fbb      	ldrb	r3, [r7, #30]
 8000b9c:	b29a      	uxth	r2, r3
 8000b9e:	89fb      	ldrh	r3, [r7, #14]
 8000ba0:	4413      	add	r3, r2
 8000ba2:	b298      	uxth	r0, r3
 8000ba4:	7ffb      	ldrb	r3, [r7, #31]
 8000ba6:	b29a      	uxth	r2, r3
 8000ba8:	89bb      	ldrh	r3, [r7, #12]
 8000baa:	4413      	add	r3, r2
 8000bac:	b29b      	uxth	r3, r3
 8000bae:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	f7ff fefd 	bl	80009b0 <ILI9341_DrawPixel>
 8000bb6:	e00d      	b.n	8000bd4 <ILI9341_DrawChar+0xa8>
            } else {
                ILI9341_DrawPixel(x + col, y + row, bgcolor);
 8000bb8:	7fbb      	ldrb	r3, [r7, #30]
 8000bba:	b29a      	uxth	r2, r3
 8000bbc:	89fb      	ldrh	r3, [r7, #14]
 8000bbe:	4413      	add	r3, r2
 8000bc0:	b298      	uxth	r0, r3
 8000bc2:	7ffb      	ldrb	r3, [r7, #31]
 8000bc4:	b29a      	uxth	r2, r3
 8000bc6:	89bb      	ldrh	r3, [r7, #12]
 8000bc8:	4413      	add	r3, r2
 8000bca:	b29b      	uxth	r3, r3
 8000bcc:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8000bce:	4619      	mov	r1, r3
 8000bd0:	f7ff feee 	bl	80009b0 <ILI9341_DrawPixel>
        for(uint8_t col = 0; col < font->FontWidth; col++) {
 8000bd4:	7fbb      	ldrb	r3, [r7, #30]
 8000bd6:	3301      	adds	r3, #1
 8000bd8:	77bb      	strb	r3, [r7, #30]
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	781b      	ldrb	r3, [r3, #0]
 8000bde:	7fba      	ldrb	r2, [r7, #30]
 8000be0:	429a      	cmp	r2, r3
 8000be2:	d3d0      	bcc.n	8000b86 <ILI9341_DrawChar+0x5a>
    for(uint8_t row = 0; row < font->FontHeight; row++) {
 8000be4:	7ffb      	ldrb	r3, [r7, #31]
 8000be6:	3301      	adds	r3, #1
 8000be8:	77fb      	strb	r3, [r7, #31]
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	785b      	ldrb	r3, [r3, #1]
 8000bee:	7ffa      	ldrb	r2, [r7, #31]
 8000bf0:	429a      	cmp	r2, r3
 8000bf2:	d3bc      	bcc.n	8000b6e <ILI9341_DrawChar+0x42>
 8000bf4:	e000      	b.n	8000bf8 <ILI9341_DrawChar+0xcc>
    if(x + font->FontWidth >= ILI9341_WIDTH || y + font->FontHeight >= ILI9341_HEIGHT) return;
 8000bf6:	bf00      	nop
            }
        }
    }
}
 8000bf8:	3720      	adds	r7, #32
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}

08000bfe <ILI9341_DrawText>:

void ILI9341_DrawText(uint16_t x, uint16_t y, const char* str, FontDef_t* font, uint16_t color, uint16_t bgcolor) {
 8000bfe:	b580      	push	{r7, lr}
 8000c00:	b088      	sub	sp, #32
 8000c02:	af02      	add	r7, sp, #8
 8000c04:	60ba      	str	r2, [r7, #8]
 8000c06:	607b      	str	r3, [r7, #4]
 8000c08:	4603      	mov	r3, r0
 8000c0a:	81fb      	strh	r3, [r7, #14]
 8000c0c:	460b      	mov	r3, r1
 8000c0e:	81bb      	strh	r3, [r7, #12]
    uint16_t cursorX = x;
 8000c10:	89fb      	ldrh	r3, [r7, #14]
 8000c12:	82fb      	strh	r3, [r7, #22]
    uint16_t cursorY = y;
 8000c14:	89bb      	ldrh	r3, [r7, #12]
 8000c16:	82bb      	strh	r3, [r7, #20]
    
    while(*str) {
 8000c18:	e039      	b.n	8000c8e <ILI9341_DrawText+0x90>
        if(*str == '\n') {
 8000c1a:	68bb      	ldr	r3, [r7, #8]
 8000c1c:	781b      	ldrb	r3, [r3, #0]
 8000c1e:	2b0a      	cmp	r3, #10
 8000c20:	d108      	bne.n	8000c34 <ILI9341_DrawText+0x36>
            cursorY += font->FontHeight;
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	785b      	ldrb	r3, [r3, #1]
 8000c26:	461a      	mov	r2, r3
 8000c28:	8abb      	ldrh	r3, [r7, #20]
 8000c2a:	4413      	add	r3, r2
 8000c2c:	82bb      	strh	r3, [r7, #20]
            cursorX = x;
 8000c2e:	89fb      	ldrh	r3, [r7, #14]
 8000c30:	82fb      	strh	r3, [r7, #22]
 8000c32:	e029      	b.n	8000c88 <ILI9341_DrawText+0x8a>
        } else if(*str == '\r') {
 8000c34:	68bb      	ldr	r3, [r7, #8]
 8000c36:	781b      	ldrb	r3, [r3, #0]
 8000c38:	2b0d      	cmp	r3, #13
 8000c3a:	d025      	beq.n	8000c88 <ILI9341_DrawText+0x8a>
            // Ignore carriage return
        } else {
            if(cursorX + font->FontWidth >= ILI9341_WIDTH) {
 8000c3c:	8afb      	ldrh	r3, [r7, #22]
 8000c3e:	687a      	ldr	r2, [r7, #4]
 8000c40:	7812      	ldrb	r2, [r2, #0]
 8000c42:	4413      	add	r3, r2
 8000c44:	2bef      	cmp	r3, #239	@ 0xef
 8000c46:	dd07      	ble.n	8000c58 <ILI9341_DrawText+0x5a>
                cursorY += font->FontHeight;
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	785b      	ldrb	r3, [r3, #1]
 8000c4c:	461a      	mov	r2, r3
 8000c4e:	8abb      	ldrh	r3, [r7, #20]
 8000c50:	4413      	add	r3, r2
 8000c52:	82bb      	strh	r3, [r7, #20]
                cursorX = x;
 8000c54:	89fb      	ldrh	r3, [r7, #14]
 8000c56:	82fb      	strh	r3, [r7, #22]
            }
            if(cursorY + font->FontHeight >= ILI9341_HEIGHT) {
 8000c58:	8abb      	ldrh	r3, [r7, #20]
 8000c5a:	687a      	ldr	r2, [r7, #4]
 8000c5c:	7852      	ldrb	r2, [r2, #1]
 8000c5e:	4413      	add	r3, r2
 8000c60:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000c64:	da18      	bge.n	8000c98 <ILI9341_DrawText+0x9a>
                break;
            }
            ILI9341_DrawChar(cursorX, cursorY, *str, font, color, bgcolor);
 8000c66:	68bb      	ldr	r3, [r7, #8]
 8000c68:	781a      	ldrb	r2, [r3, #0]
 8000c6a:	8ab9      	ldrh	r1, [r7, #20]
 8000c6c:	8af8      	ldrh	r0, [r7, #22]
 8000c6e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000c70:	9301      	str	r3, [sp, #4]
 8000c72:	8c3b      	ldrh	r3, [r7, #32]
 8000c74:	9300      	str	r3, [sp, #0]
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	f7ff ff58 	bl	8000b2c <ILI9341_DrawChar>
            cursorX += font->FontWidth;
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	461a      	mov	r2, r3
 8000c82:	8afb      	ldrh	r3, [r7, #22]
 8000c84:	4413      	add	r3, r2
 8000c86:	82fb      	strh	r3, [r7, #22]
        }
        str++;
 8000c88:	68bb      	ldr	r3, [r7, #8]
 8000c8a:	3301      	adds	r3, #1
 8000c8c:	60bb      	str	r3, [r7, #8]
    while(*str) {
 8000c8e:	68bb      	ldr	r3, [r7, #8]
 8000c90:	781b      	ldrb	r3, [r3, #0]
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d1c1      	bne.n	8000c1a <ILI9341_DrawText+0x1c>
    }
}
 8000c96:	e000      	b.n	8000c9a <ILI9341_DrawText+0x9c>
                break;
 8000c98:	bf00      	nop
}
 8000c9a:	bf00      	nop
 8000c9c:	3718      	adds	r7, #24
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}
	...

08000ca4 <ILI9341_DrawImage>:

void ILI9341_DrawImage(uint16_t x, uint16_t y, Image* img) {
 8000ca4:	b590      	push	{r4, r7, lr}
 8000ca6:	b085      	sub	sp, #20
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	4603      	mov	r3, r0
 8000cac:	603a      	str	r2, [r7, #0]
 8000cae:	80fb      	strh	r3, [r7, #6]
 8000cb0:	460b      	mov	r3, r1
 8000cb2:	80bb      	strh	r3, [r7, #4]
    if((x >= ILI9341_WIDTH) || (y >= ILI9341_HEIGHT)) return;
 8000cb4:	88fb      	ldrh	r3, [r7, #6]
 8000cb6:	2bef      	cmp	r3, #239	@ 0xef
 8000cb8:	d860      	bhi.n	8000d7c <ILI9341_DrawImage+0xd8>
 8000cba:	88bb      	ldrh	r3, [r7, #4]
 8000cbc:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000cc0:	d25c      	bcs.n	8000d7c <ILI9341_DrawImage+0xd8>
    if((x + img->width - 1) >= ILI9341_WIDTH) return;
 8000cc2:	88fa      	ldrh	r2, [r7, #6]
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	4413      	add	r3, r2
 8000cca:	2bf0      	cmp	r3, #240	@ 0xf0
 8000ccc:	dc58      	bgt.n	8000d80 <ILI9341_DrawImage+0xdc>
    if((y + img->height - 1) >= ILI9341_HEIGHT) return;
 8000cce:	88ba      	ldrh	r2, [r7, #4]
 8000cd0:	683b      	ldr	r3, [r7, #0]
 8000cd2:	685b      	ldr	r3, [r3, #4]
 8000cd4:	4413      	add	r3, r2
 8000cd6:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000cda:	dc53      	bgt.n	8000d84 <ILI9341_DrawImage+0xe0>
    
    ILI9341_SetAddressWindow(x, y, x + img->width - 1, y + img->height - 1);
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	b29a      	uxth	r2, r3
 8000ce2:	88fb      	ldrh	r3, [r7, #6]
 8000ce4:	4413      	add	r3, r2
 8000ce6:	b29b      	uxth	r3, r3
 8000ce8:	3b01      	subs	r3, #1
 8000cea:	b29c      	uxth	r4, r3
 8000cec:	683b      	ldr	r3, [r7, #0]
 8000cee:	685b      	ldr	r3, [r3, #4]
 8000cf0:	b29a      	uxth	r2, r3
 8000cf2:	88bb      	ldrh	r3, [r7, #4]
 8000cf4:	4413      	add	r3, r2
 8000cf6:	b29b      	uxth	r3, r3
 8000cf8:	3b01      	subs	r3, #1
 8000cfa:	b29b      	uxth	r3, r3
 8000cfc:	88b9      	ldrh	r1, [r7, #4]
 8000cfe:	88f8      	ldrh	r0, [r7, #6]
 8000d00:	4622      	mov	r2, r4
 8000d02:	f7ff fcc1 	bl	8000688 <ILI9341_SetAddressWindow>
    
    ILI9341_WriteCommand(ILI9341_RAMWR);
 8000d06:	202c      	movs	r0, #44	@ 0x2c
 8000d08:	f7ff fc42 	bl	8000590 <ILI9341_WriteCommand>
    
    LCD_DC_HIGH();
 8000d0c:	2201      	movs	r2, #1
 8000d0e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d12:	481e      	ldr	r0, [pc, #120]	@ (8000d8c <ILI9341_DrawImage+0xe8>)
 8000d14:	f001 fe52 	bl	80029bc <HAL_GPIO_WritePin>
    LCD_CS_LOW();
 8000d18:	2200      	movs	r2, #0
 8000d1a:	2104      	movs	r1, #4
 8000d1c:	481c      	ldr	r0, [pc, #112]	@ (8000d90 <ILI9341_DrawImage+0xec>)
 8000d1e:	f001 fe4d 	bl	80029bc <HAL_GPIO_WritePin>
    
    // Send pixel data one at a time
    uint8_t buffer[2];
    for(uint32_t i = 0; i < img->width * img->height; i++) {
 8000d22:	2300      	movs	r3, #0
 8000d24:	60fb      	str	r3, [r7, #12]
 8000d26:	e019      	b.n	8000d5c <ILI9341_DrawImage+0xb8>
        uint16_t pixel = img->data[i];
 8000d28:	683b      	ldr	r3, [r7, #0]
 8000d2a:	689a      	ldr	r2, [r3, #8]
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	005b      	lsls	r3, r3, #1
 8000d30:	4413      	add	r3, r2
 8000d32:	881b      	ldrh	r3, [r3, #0]
 8000d34:	817b      	strh	r3, [r7, #10]
        buffer[0] = pixel >> 8;
 8000d36:	897b      	ldrh	r3, [r7, #10]
 8000d38:	0a1b      	lsrs	r3, r3, #8
 8000d3a:	b29b      	uxth	r3, r3
 8000d3c:	b2db      	uxtb	r3, r3
 8000d3e:	723b      	strb	r3, [r7, #8]
        buffer[1] = pixel & 0xFF;
 8000d40:	897b      	ldrh	r3, [r7, #10]
 8000d42:	b2db      	uxtb	r3, r3
 8000d44:	727b      	strb	r3, [r7, #9]
        HAL_SPI_Transmit(&hspi5, buffer, 2, HAL_MAX_DELAY);
 8000d46:	f107 0108 	add.w	r1, r7, #8
 8000d4a:	f04f 33ff 	mov.w	r3, #4294967295
 8000d4e:	2202      	movs	r2, #2
 8000d50:	4810      	ldr	r0, [pc, #64]	@ (8000d94 <ILI9341_DrawImage+0xf0>)
 8000d52:	f002 fbe2 	bl	800351a <HAL_SPI_Transmit>
    for(uint32_t i = 0; i < img->width * img->height; i++) {
 8000d56:	68fb      	ldr	r3, [r7, #12]
 8000d58:	3301      	adds	r3, #1
 8000d5a:	60fb      	str	r3, [r7, #12]
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	683a      	ldr	r2, [r7, #0]
 8000d62:	6852      	ldr	r2, [r2, #4]
 8000d64:	fb02 f303 	mul.w	r3, r2, r3
 8000d68:	461a      	mov	r2, r3
 8000d6a:	68fb      	ldr	r3, [r7, #12]
 8000d6c:	4293      	cmp	r3, r2
 8000d6e:	d3db      	bcc.n	8000d28 <ILI9341_DrawImage+0x84>
    }
    
    LCD_CS_HIGH();
 8000d70:	2201      	movs	r2, #1
 8000d72:	2104      	movs	r1, #4
 8000d74:	4806      	ldr	r0, [pc, #24]	@ (8000d90 <ILI9341_DrawImage+0xec>)
 8000d76:	f001 fe21 	bl	80029bc <HAL_GPIO_WritePin>
 8000d7a:	e004      	b.n	8000d86 <ILI9341_DrawImage+0xe2>
    if((x >= ILI9341_WIDTH) || (y >= ILI9341_HEIGHT)) return;
 8000d7c:	bf00      	nop
 8000d7e:	e002      	b.n	8000d86 <ILI9341_DrawImage+0xe2>
    if((x + img->width - 1) >= ILI9341_WIDTH) return;
 8000d80:	bf00      	nop
 8000d82:	e000      	b.n	8000d86 <ILI9341_DrawImage+0xe2>
    if((y + img->height - 1) >= ILI9341_HEIGHT) return;
 8000d84:	bf00      	nop
 8000d86:	3714      	adds	r7, #20
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bd90      	pop	{r4, r7, pc}
 8000d8c:	40020c00 	.word	0x40020c00
 8000d90:	40020800 	.word	0x40020800
 8000d94:	200000e4 	.word	0x200000e4

08000d98 <microDelay>:
int32_t tare2 = -639000;           // No-load raw reading
float knownOriginal2 = 200000;     // Known weight in mg (200g)
float knownHX711_2 = -661000;       // HX711 value when 200g applied

void microDelay(uint16_t delay)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	b083      	sub	sp, #12
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	4603      	mov	r3, r0
 8000da0:	80fb      	strh	r3, [r7, #6]
  __HAL_TIM_SET_COUNTER(&htim2, 0);
 8000da2:	4b09      	ldr	r3, [pc, #36]	@ (8000dc8 <microDelay+0x30>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	2200      	movs	r2, #0
 8000da8:	625a      	str	r2, [r3, #36]	@ 0x24
  while (__HAL_TIM_GET_COUNTER(&htim2) < delay);
 8000daa:	bf00      	nop
 8000dac:	4b06      	ldr	r3, [pc, #24]	@ (8000dc8 <microDelay+0x30>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000db2:	88fb      	ldrh	r3, [r7, #6]
 8000db4:	429a      	cmp	r2, r3
 8000db6:	d3f9      	bcc.n	8000dac <microDelay+0x14>
}
 8000db8:	bf00      	nop
 8000dba:	bf00      	nop
 8000dbc:	370c      	adds	r7, #12
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc4:	4770      	bx	lr
 8000dc6:	bf00      	nop
 8000dc8:	2000019c 	.word	0x2000019c

08000dcc <getHX711>:

int32_t getHX711(GPIO_TypeDef* dtPort, uint16_t dtPin, GPIO_TypeDef* sckPort, uint16_t sckPin)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b088      	sub	sp, #32
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	60f8      	str	r0, [r7, #12]
 8000dd4:	607a      	str	r2, [r7, #4]
 8000dd6:	461a      	mov	r2, r3
 8000dd8:	460b      	mov	r3, r1
 8000dda:	817b      	strh	r3, [r7, #10]
 8000ddc:	4613      	mov	r3, r2
 8000dde:	813b      	strh	r3, [r7, #8]
  uint32_t data = 0;
 8000de0:	2300      	movs	r3, #0
 8000de2:	61fb      	str	r3, [r7, #28]
  uint32_t startTime = HAL_GetTick();
 8000de4:	f000 fffa 	bl	8001ddc <HAL_GetTick>
 8000de8:	6178      	str	r0, [r7, #20]
  while(HAL_GPIO_ReadPin(dtPort, dtPin) == GPIO_PIN_SET)
 8000dea:	e008      	b.n	8000dfe <getHX711+0x32>
  {
    if(HAL_GetTick() - startTime > 50)
 8000dec:	f000 fff6 	bl	8001ddc <HAL_GetTick>
 8000df0:	4602      	mov	r2, r0
 8000df2:	697b      	ldr	r3, [r7, #20]
 8000df4:	1ad3      	subs	r3, r2, r3
 8000df6:	2b32      	cmp	r3, #50	@ 0x32
 8000df8:	d901      	bls.n	8000dfe <getHX711+0x32>
      return 0;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	e050      	b.n	8000ea0 <getHX711+0xd4>
  while(HAL_GPIO_ReadPin(dtPort, dtPin) == GPIO_PIN_SET)
 8000dfe:	897b      	ldrh	r3, [r7, #10]
 8000e00:	4619      	mov	r1, r3
 8000e02:	68f8      	ldr	r0, [r7, #12]
 8000e04:	f001 fdc2 	bl	800298c <HAL_GPIO_ReadPin>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b01      	cmp	r3, #1
 8000e0c:	d0ee      	beq.n	8000dec <getHX711+0x20>
  }
  for(int8_t len=0; len<24 ; len++)
 8000e0e:	2300      	movs	r3, #0
 8000e10:	76fb      	strb	r3, [r7, #27]
 8000e12:	e025      	b.n	8000e60 <getHX711+0x94>
  {
    HAL_GPIO_WritePin(sckPort, sckPin, GPIO_PIN_SET);
 8000e14:	893b      	ldrh	r3, [r7, #8]
 8000e16:	2201      	movs	r2, #1
 8000e18:	4619      	mov	r1, r3
 8000e1a:	6878      	ldr	r0, [r7, #4]
 8000e1c:	f001 fdce 	bl	80029bc <HAL_GPIO_WritePin>
    microDelay(1);
 8000e20:	2001      	movs	r0, #1
 8000e22:	f7ff ffb9 	bl	8000d98 <microDelay>
    data = data << 1;
 8000e26:	69fb      	ldr	r3, [r7, #28]
 8000e28:	005b      	lsls	r3, r3, #1
 8000e2a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_WritePin(sckPort, sckPin, GPIO_PIN_RESET);
 8000e2c:	893b      	ldrh	r3, [r7, #8]
 8000e2e:	2200      	movs	r2, #0
 8000e30:	4619      	mov	r1, r3
 8000e32:	6878      	ldr	r0, [r7, #4]
 8000e34:	f001 fdc2 	bl	80029bc <HAL_GPIO_WritePin>
    microDelay(1);
 8000e38:	2001      	movs	r0, #1
 8000e3a:	f7ff ffad 	bl	8000d98 <microDelay>
    if(HAL_GPIO_ReadPin(dtPort, dtPin) == GPIO_PIN_SET)
 8000e3e:	897b      	ldrh	r3, [r7, #10]
 8000e40:	4619      	mov	r1, r3
 8000e42:	68f8      	ldr	r0, [r7, #12]
 8000e44:	f001 fda2 	bl	800298c <HAL_GPIO_ReadPin>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b01      	cmp	r3, #1
 8000e4c:	d102      	bne.n	8000e54 <getHX711+0x88>
      data ++;
 8000e4e:	69fb      	ldr	r3, [r7, #28]
 8000e50:	3301      	adds	r3, #1
 8000e52:	61fb      	str	r3, [r7, #28]
  for(int8_t len=0; len<24 ; len++)
 8000e54:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8000e58:	b2db      	uxtb	r3, r3
 8000e5a:	3301      	adds	r3, #1
 8000e5c:	b2db      	uxtb	r3, r3
 8000e5e:	76fb      	strb	r3, [r7, #27]
 8000e60:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8000e64:	2b17      	cmp	r3, #23
 8000e66:	ddd5      	ble.n	8000e14 <getHX711+0x48>
  }
  // Proper sign extension for 24-bit two's complement
  if(data & 0x800000)
 8000e68:	69fb      	ldr	r3, [r7, #28]
 8000e6a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d003      	beq.n	8000e7a <getHX711+0xae>
    data |= 0xFF000000;
 8000e72:	69fb      	ldr	r3, [r7, #28]
 8000e74:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8000e78:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_WritePin(sckPort, sckPin, GPIO_PIN_SET);
 8000e7a:	893b      	ldrh	r3, [r7, #8]
 8000e7c:	2201      	movs	r2, #1
 8000e7e:	4619      	mov	r1, r3
 8000e80:	6878      	ldr	r0, [r7, #4]
 8000e82:	f001 fd9b 	bl	80029bc <HAL_GPIO_WritePin>
  microDelay(1);
 8000e86:	2001      	movs	r0, #1
 8000e88:	f7ff ff86 	bl	8000d98 <microDelay>
  HAL_GPIO_WritePin(sckPort, sckPin, GPIO_PIN_RESET);
 8000e8c:	893b      	ldrh	r3, [r7, #8]
 8000e8e:	2200      	movs	r2, #0
 8000e90:	4619      	mov	r1, r3
 8000e92:	6878      	ldr	r0, [r7, #4]
 8000e94:	f001 fd92 	bl	80029bc <HAL_GPIO_WritePin>
  microDelay(1);
 8000e98:	2001      	movs	r0, #1
 8000e9a:	f7ff ff7d 	bl	8000d98 <microDelay>
  return data;
 8000e9e:	69fb      	ldr	r3, [r7, #28]
}
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	3720      	adds	r7, #32
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}

08000ea8 <weigh>:


int weigh(GPIO_TypeDef* dtPort, uint16_t dtPin, GPIO_TypeDef* sckPort, uint16_t sckPin,
          int32_t tare, float knownOriginal, float knownHX711)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b08e      	sub	sp, #56	@ 0x38
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6178      	str	r0, [r7, #20]
 8000eb0:	60fa      	str	r2, [r7, #12]
 8000eb2:	461a      	mov	r2, r3
 8000eb4:	ed87 0a02 	vstr	s0, [r7, #8]
 8000eb8:	edc7 0a01 	vstr	s1, [r7, #4]
 8000ebc:	460b      	mov	r3, r1
 8000ebe:	827b      	strh	r3, [r7, #18]
 8000ec0:	4613      	mov	r3, r2
 8000ec2:	823b      	strh	r3, [r7, #16]
  int32_t  total = 0;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	637b      	str	r3, [r7, #52]	@ 0x34
  int32_t  samples = 10; // Faster response
 8000ec8:	230a      	movs	r3, #10
 8000eca:	62bb      	str	r3, [r7, #40]	@ 0x28
  int32_t  validSamples = 0;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	633b      	str	r3, [r7, #48]	@ 0x30
  int milligram;
  float coefficient;
  for(uint16_t i=0 ; i<samples ; i++)
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8000ed4:	e013      	b.n	8000efe <weigh+0x56>
  {
      int32_t reading = getHX711(dtPort, dtPin, sckPort, sckPin);
 8000ed6:	8a3b      	ldrh	r3, [r7, #16]
 8000ed8:	8a79      	ldrh	r1, [r7, #18]
 8000eda:	68fa      	ldr	r2, [r7, #12]
 8000edc:	6978      	ldr	r0, [r7, #20]
 8000ede:	f7ff ff75 	bl	8000dcc <getHX711>
 8000ee2:	61b8      	str	r0, [r7, #24]
      if(reading != 0) // Skip timeout reads
 8000ee4:	69bb      	ldr	r3, [r7, #24]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d006      	beq.n	8000ef8 <weigh+0x50>
      {
        total += reading;
 8000eea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000eec:	69bb      	ldr	r3, [r7, #24]
 8000eee:	4413      	add	r3, r2
 8000ef0:	637b      	str	r3, [r7, #52]	@ 0x34
        validSamples++;
 8000ef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000ef4:	3301      	adds	r3, #1
 8000ef6:	633b      	str	r3, [r7, #48]	@ 0x30
  for(uint16_t i=0 ; i<samples ; i++)
 8000ef8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8000efa:	3301      	adds	r3, #1
 8000efc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8000efe:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8000f00:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000f02:	429a      	cmp	r2, r3
 8000f04:	dce7      	bgt.n	8000ed6 <weigh+0x2e>
      }
  }
  if(validSamples == 0)
 8000f06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d101      	bne.n	8000f10 <weigh+0x68>
    return 0;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	e03d      	b.n	8000f8c <weigh+0xe4>
  int32_t average = (int32_t)(total / validSamples);
 8000f10:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000f12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f14:	fb92 f3f3 	sdiv	r3, r2, r3
 8000f18:	627b      	str	r3, [r7, #36]	@ 0x24
  coefficient = abs(knownOriginal / abs(knownHX711 - tare));
 8000f1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000f1c:	ee07 3a90 	vmov	s15, r3
 8000f20:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f24:	ed97 7a01 	vldr	s14, [r7, #4]
 8000f28:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f2c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f30:	ee17 3a90 	vmov	r3, s15
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	bfb8      	it	lt
 8000f38:	425b      	neglt	r3, r3
 8000f3a:	ee07 3a90 	vmov	s15, r3
 8000f3e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f42:	edd7 6a02 	vldr	s13, [r7, #8]
 8000f46:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f4a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f4e:	ee17 3a90 	vmov	r3, s15
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	bfb8      	it	lt
 8000f56:	425b      	neglt	r3, r3
 8000f58:	ee07 3a90 	vmov	s15, r3
 8000f5c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f60:	edc7 7a08 	vstr	s15, [r7, #32]
  milligram = (int)(abs(average - tare) * coefficient);
 8000f64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000f66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000f68:	1ad3      	subs	r3, r2, r3
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	bfb8      	it	lt
 8000f6e:	425b      	neglt	r3, r3
 8000f70:	ee07 3a90 	vmov	s15, r3
 8000f74:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f78:	edd7 7a08 	vldr	s15, [r7, #32]
 8000f7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f80:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f84:	ee17 3a90 	vmov	r3, s15
 8000f88:	61fb      	str	r3, [r7, #28]
  return milligram;
 8000f8a:	69fb      	ldr	r3, [r7, #28]
}
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	3738      	adds	r7, #56	@ 0x38
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}

08000f94 <draw_welcome_screen>:


// Draw welcome screen with start button
void draw_welcome_screen() {
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b082      	sub	sp, #8
 8000f98:	af02      	add	r7, sp, #8
  ILI9341_FillScreen(ILI9341_BLACK);
 8000f9a:	2000      	movs	r0, #0
 8000f9c:	f7ff fcc6 	bl	800092c <ILI9341_FillScreen>
  ILI9341_DrawImage(0, 0, &kiet_start_image);
 8000fa0:	4a1b      	ldr	r2, [pc, #108]	@ (8001010 <draw_welcome_screen+0x7c>)
 8000fa2:	2100      	movs	r1, #0
 8000fa4:	2000      	movs	r0, #0
 8000fa6:	f7ff fe7d 	bl	8000ca4 <ILI9341_DrawImage>
  ILI9341_DrawImage(160, 220, &minh_start_image);
 8000faa:	4a1a      	ldr	r2, [pc, #104]	@ (8001014 <draw_welcome_screen+0x80>)
 8000fac:	21dc      	movs	r1, #220	@ 0xdc
 8000fae:	20a0      	movs	r0, #160	@ 0xa0
 8000fb0:	f7ff fe78 	bl	8000ca4 <ILI9341_DrawImage>
  ILI9341_DrawText(38, 130, "KEO CO CUC CANG", &Font_11x18, ILI9341_WHITE, ILI9341_RED);
 8000fb4:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000fb8:	9301      	str	r3, [sp, #4]
 8000fba:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000fbe:	9300      	str	r3, [sp, #0]
 8000fc0:	4b15      	ldr	r3, [pc, #84]	@ (8001018 <draw_welcome_screen+0x84>)
 8000fc2:	4a16      	ldr	r2, [pc, #88]	@ (800101c <draw_welcome_screen+0x88>)
 8000fc4:	2182      	movs	r1, #130	@ 0x82
 8000fc6:	2026      	movs	r0, #38	@ 0x26
 8000fc8:	f7ff fe19 	bl	8000bfe <ILI9341_DrawText>
  ILI9341_DrawText(25, 178, "Press PA0 to start", &Font_11x18, ILI9341_WHITE, ILI9341_RED);
 8000fcc:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000fd0:	9301      	str	r3, [sp, #4]
 8000fd2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000fd6:	9300      	str	r3, [sp, #0]
 8000fd8:	4b0f      	ldr	r3, [pc, #60]	@ (8001018 <draw_welcome_screen+0x84>)
 8000fda:	4a11      	ldr	r2, [pc, #68]	@ (8001020 <draw_welcome_screen+0x8c>)
 8000fdc:	21b2      	movs	r1, #178	@ 0xb2
 8000fde:	2019      	movs	r0, #25
 8000fe0:	f7ff fe0d 	bl	8000bfe <ILI9341_DrawText>
  ILI9341_FillRect(0, 100, 240, 2, ILI9341_YELLOW);
 8000fe4:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8000fe8:	9300      	str	r3, [sp, #0]
 8000fea:	2302      	movs	r3, #2
 8000fec:	22f0      	movs	r2, #240	@ 0xf0
 8000fee:	2164      	movs	r1, #100	@ 0x64
 8000ff0:	2000      	movs	r0, #0
 8000ff2:	f7ff fd27 	bl	8000a44 <ILI9341_FillRect>
  ILI9341_FillRect(0, 220, 240, 2, ILI9341_YELLOW);
 8000ff6:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8000ffa:	9300      	str	r3, [sp, #0]
 8000ffc:	2302      	movs	r3, #2
 8000ffe:	22f0      	movs	r2, #240	@ 0xf0
 8001000:	21dc      	movs	r1, #220	@ 0xdc
 8001002:	2000      	movs	r0, #0
 8001004:	f7ff fd1e 	bl	8000a44 <ILI9341_FillRect>
}
 8001008:	bf00      	nop
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	20000010 	.word	0x20000010
 8001014:	2000001c 	.word	0x2000001c
 8001018:	20000000 	.word	0x20000000
 800101c:	08005144 	.word	0x08005144
 8001020:	08005154 	.word	0x08005154

08001024 <draw_end_screen>:
void draw_end_screen(){
 8001024:	b580      	push	{r7, lr}
 8001026:	b082      	sub	sp, #8
 8001028:	af02      	add	r7, sp, #8
	ILI9341_FillScreen(ILI9341_BLACK);
 800102a:	2000      	movs	r0, #0
 800102c:	f7ff fc7e 	bl	800092c <ILI9341_FillScreen>
	if (winner == 1){ // MInh, draw kiet_lose
 8001030:	4b14      	ldr	r3, [pc, #80]	@ (8001084 <draw_end_screen+0x60>)
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	2b01      	cmp	r3, #1
 8001036:	d111      	bne.n	800105c <draw_end_screen+0x38>
		ILI9341_DrawText(40, 0, "KIET LOSES", &Font_16x26, ILI9341_WHITE, ILI9341_RED);
 8001038:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800103c:	9301      	str	r3, [sp, #4]
 800103e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001042:	9300      	str	r3, [sp, #0]
 8001044:	4b10      	ldr	r3, [pc, #64]	@ (8001088 <draw_end_screen+0x64>)
 8001046:	4a11      	ldr	r2, [pc, #68]	@ (800108c <draw_end_screen+0x68>)
 8001048:	2100      	movs	r1, #0
 800104a:	2028      	movs	r0, #40	@ 0x28
 800104c:	f7ff fdd7 	bl	8000bfe <ILI9341_DrawText>
    ILI9341_DrawImage(0, 40, &kiet_lose_image);
 8001050:	4a0f      	ldr	r2, [pc, #60]	@ (8001090 <draw_end_screen+0x6c>)
 8001052:	2128      	movs	r1, #40	@ 0x28
 8001054:	2000      	movs	r0, #0
 8001056:	f7ff fe25 	bl	8000ca4 <ILI9341_DrawImage>
	}
	else{
		ILI9341_DrawText(40, 0, "MINH LOSES", &Font_16x26, ILI9341_WHITE, ILI9341_RED);
		ILI9341_DrawImage(0, 40, &minh_lose_image);
	}
}
 800105a:	e010      	b.n	800107e <draw_end_screen+0x5a>
		ILI9341_DrawText(40, 0, "MINH LOSES", &Font_16x26, ILI9341_WHITE, ILI9341_RED);
 800105c:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001060:	9301      	str	r3, [sp, #4]
 8001062:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001066:	9300      	str	r3, [sp, #0]
 8001068:	4b07      	ldr	r3, [pc, #28]	@ (8001088 <draw_end_screen+0x64>)
 800106a:	4a0a      	ldr	r2, [pc, #40]	@ (8001094 <draw_end_screen+0x70>)
 800106c:	2100      	movs	r1, #0
 800106e:	2028      	movs	r0, #40	@ 0x28
 8001070:	f7ff fdc5 	bl	8000bfe <ILI9341_DrawText>
		ILI9341_DrawImage(0, 40, &minh_lose_image);
 8001074:	4a08      	ldr	r2, [pc, #32]	@ (8001098 <draw_end_screen+0x74>)
 8001076:	2128      	movs	r1, #40	@ 0x28
 8001078:	2000      	movs	r0, #0
 800107a:	f7ff fe13 	bl	8000ca4 <ILI9341_DrawImage>
}
 800107e:	bf00      	nop
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}
 8001084:	2000022d 	.word	0x2000022d
 8001088:	20000008 	.word	0x20000008
 800108c:	08005168 	.word	0x08005168
 8001090:	20000028 	.word	0x20000028
 8001094:	08005174 	.word	0x08005174
 8001098:	20000034 	.word	0x20000034

0800109c <draw_game_screen>:
void draw_rope(int16_t pos);
void draw_game_screen(){
 800109c:	b580      	push	{r7, lr}
 800109e:	b082      	sub	sp, #8
 80010a0:	af02      	add	r7, sp, #8
	ILI9341_FillScreen(ILI9341_BLACK);
 80010a2:	2000      	movs	r0, #0
 80010a4:	f7ff fc42 	bl	800092c <ILI9341_FillScreen>
	ILI9341_DrawImage(0, 0, &kiet_start_image);
 80010a8:	4a10      	ldr	r2, [pc, #64]	@ (80010ec <draw_game_screen+0x50>)
 80010aa:	2100      	movs	r1, #0
 80010ac:	2000      	movs	r0, #0
 80010ae:	f7ff fdf9 	bl	8000ca4 <ILI9341_DrawImage>
	ILI9341_DrawImage(160, 220, &minh_start_image);
 80010b2:	4a0f      	ldr	r2, [pc, #60]	@ (80010f0 <draw_game_screen+0x54>)
 80010b4:	21dc      	movs	r1, #220	@ 0xdc
 80010b6:	20a0      	movs	r0, #160	@ 0xa0
 80010b8:	f7ff fdf4 	bl	8000ca4 <ILI9341_DrawImage>
	ILI9341_FillRect(0, 100, 240, 2, ILI9341_YELLOW);
 80010bc:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80010c0:	9300      	str	r3, [sp, #0]
 80010c2:	2302      	movs	r3, #2
 80010c4:	22f0      	movs	r2, #240	@ 0xf0
 80010c6:	2164      	movs	r1, #100	@ 0x64
 80010c8:	2000      	movs	r0, #0
 80010ca:	f7ff fcbb 	bl	8000a44 <ILI9341_FillRect>
	ILI9341_FillRect(0, 220, 240, 2, ILI9341_YELLOW);
 80010ce:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80010d2:	9300      	str	r3, [sp, #0]
 80010d4:	2302      	movs	r3, #2
 80010d6:	22f0      	movs	r2, #240	@ 0xf0
 80010d8:	21dc      	movs	r1, #220	@ 0xdc
 80010da:	2000      	movs	r0, #0
 80010dc:	f7ff fcb2 	bl	8000a44 <ILI9341_FillRect>
	draw_rope(160);
 80010e0:	20a0      	movs	r0, #160	@ 0xa0
 80010e2:	f000 f807 	bl	80010f4 <draw_rope>
}
 80010e6:	bf00      	nop
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	20000010 	.word	0x20000010
 80010f0:	2000001c 	.word	0x2000001c

080010f4 <draw_rope>:
void draw_rope(int16_t pos) {
 80010f4:	b590      	push	{r4, r7, lr}
 80010f6:	b085      	sub	sp, #20
 80010f8:	af02      	add	r7, sp, #8
 80010fa:	4603      	mov	r3, r0
 80010fc:	80fb      	strh	r3, [r7, #6]
  static int16_t lastPos = -1;
  
  if(lastPos == -1) {
 80010fe:	4b7d      	ldr	r3, [pc, #500]	@ (80012f4 <draw_rope+0x200>)
 8001100:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001104:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001108:	d130      	bne.n	800116c <draw_rope+0x78>
    // First time - draw full rope
    ILI9341_FillRect(ropeX, 0, ropeWidth, pos - 5, ILI9341_RED);
 800110a:	4b7b      	ldr	r3, [pc, #492]	@ (80012f8 <draw_rope+0x204>)
 800110c:	8818      	ldrh	r0, [r3, #0]
 800110e:	4b7b      	ldr	r3, [pc, #492]	@ (80012fc <draw_rope+0x208>)
 8001110:	881a      	ldrh	r2, [r3, #0]
 8001112:	88fb      	ldrh	r3, [r7, #6]
 8001114:	3b05      	subs	r3, #5
 8001116:	b29b      	uxth	r3, r3
 8001118:	f44f 4178 	mov.w	r1, #63488	@ 0xf800
 800111c:	9100      	str	r1, [sp, #0]
 800111e:	2100      	movs	r1, #0
 8001120:	f7ff fc90 	bl	8000a44 <ILI9341_FillRect>
    ILI9341_FillRect(markerX, pos - 5, markerWidth, 10, ILI9341_GREEN);
 8001124:	4b76      	ldr	r3, [pc, #472]	@ (8001300 <draw_rope+0x20c>)
 8001126:	8818      	ldrh	r0, [r3, #0]
 8001128:	88fb      	ldrh	r3, [r7, #6]
 800112a:	3b05      	subs	r3, #5
 800112c:	b299      	uxth	r1, r3
 800112e:	4b75      	ldr	r3, [pc, #468]	@ (8001304 <draw_rope+0x210>)
 8001130:	881a      	ldrh	r2, [r3, #0]
 8001132:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001136:	9300      	str	r3, [sp, #0]
 8001138:	230a      	movs	r3, #10
 800113a:	f7ff fc83 	bl	8000a44 <ILI9341_FillRect>
    ILI9341_FillRect(ropeX, pos + 5, ropeWidth, ropeHeight - (pos + 5), ILI9341_BLUE);
 800113e:	4b6e      	ldr	r3, [pc, #440]	@ (80012f8 <draw_rope+0x204>)
 8001140:	8818      	ldrh	r0, [r3, #0]
 8001142:	88fb      	ldrh	r3, [r7, #6]
 8001144:	3305      	adds	r3, #5
 8001146:	b299      	uxth	r1, r3
 8001148:	4b6c      	ldr	r3, [pc, #432]	@ (80012fc <draw_rope+0x208>)
 800114a:	881c      	ldrh	r4, [r3, #0]
 800114c:	4b6e      	ldr	r3, [pc, #440]	@ (8001308 <draw_rope+0x214>)
 800114e:	881a      	ldrh	r2, [r3, #0]
 8001150:	88fb      	ldrh	r3, [r7, #6]
 8001152:	1ad3      	subs	r3, r2, r3
 8001154:	b29b      	uxth	r3, r3
 8001156:	3b05      	subs	r3, #5
 8001158:	b29b      	uxth	r3, r3
 800115a:	221f      	movs	r2, #31
 800115c:	9200      	str	r2, [sp, #0]
 800115e:	4622      	mov	r2, r4
 8001160:	f7ff fc70 	bl	8000a44 <ILI9341_FillRect>
    lastPos = pos;
 8001164:	4a63      	ldr	r2, [pc, #396]	@ (80012f4 <draw_rope+0x200>)
 8001166:	88fb      	ldrh	r3, [r7, #6]
 8001168:	8013      	strh	r3, [r2, #0]
    return;
 800116a:	e0c0      	b.n	80012ee <draw_rope+0x1fa>
  }
  
  if(pos == lastPos) return;
 800116c:	4b61      	ldr	r3, [pc, #388]	@ (80012f4 <draw_rope+0x200>)
 800116e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001172:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001176:	429a      	cmp	r2, r3
 8001178:	f000 80b8 	beq.w	80012ec <draw_rope+0x1f8>
  
  if(pos > lastPos) {
 800117c:	4b5d      	ldr	r3, [pc, #372]	@ (80012f4 <draw_rope+0x200>)
 800117e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001182:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001186:	429a      	cmp	r2, r3
 8001188:	dd5a      	ble.n	8001240 <draw_rope+0x14c>
    // Moving down by 1 pixel
    ILI9341_FillRect(ropeX, lastPos - 5, ropeWidth, 1, ILI9341_RED);      // Add 1px red
 800118a:	4b5b      	ldr	r3, [pc, #364]	@ (80012f8 <draw_rope+0x204>)
 800118c:	8818      	ldrh	r0, [r3, #0]
 800118e:	4b59      	ldr	r3, [pc, #356]	@ (80012f4 <draw_rope+0x200>)
 8001190:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001194:	b29b      	uxth	r3, r3
 8001196:	3b05      	subs	r3, #5
 8001198:	b299      	uxth	r1, r3
 800119a:	4b58      	ldr	r3, [pc, #352]	@ (80012fc <draw_rope+0x208>)
 800119c:	881a      	ldrh	r2, [r3, #0]
 800119e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80011a2:	9300      	str	r3, [sp, #0]
 80011a4:	2301      	movs	r3, #1
 80011a6:	f7ff fc4d 	bl	8000a44 <ILI9341_FillRect>
    ILI9341_FillRect(ropeX, lastPos + 5, ropeWidth, 1, ILI9341_BLACK);    // Erase 1px blue
 80011aa:	4b53      	ldr	r3, [pc, #332]	@ (80012f8 <draw_rope+0x204>)
 80011ac:	8818      	ldrh	r0, [r3, #0]
 80011ae:	4b51      	ldr	r3, [pc, #324]	@ (80012f4 <draw_rope+0x200>)
 80011b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011b4:	b29b      	uxth	r3, r3
 80011b6:	3305      	adds	r3, #5
 80011b8:	b299      	uxth	r1, r3
 80011ba:	4b50      	ldr	r3, [pc, #320]	@ (80012fc <draw_rope+0x208>)
 80011bc:	881a      	ldrh	r2, [r3, #0]
 80011be:	2300      	movs	r3, #0
 80011c0:	9300      	str	r3, [sp, #0]
 80011c2:	2301      	movs	r3, #1
 80011c4:	f7ff fc3e 	bl	8000a44 <ILI9341_FillRect>

    // Marker top edge: center 10px rope color, sides 5px black
    ILI9341_FillRect(markerX, lastPos - 5, 5, 1, ILI9341_BLACK);          // Left side black
 80011c8:	4b4d      	ldr	r3, [pc, #308]	@ (8001300 <draw_rope+0x20c>)
 80011ca:	8818      	ldrh	r0, [r3, #0]
 80011cc:	4b49      	ldr	r3, [pc, #292]	@ (80012f4 <draw_rope+0x200>)
 80011ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011d2:	b29b      	uxth	r3, r3
 80011d4:	3b05      	subs	r3, #5
 80011d6:	b299      	uxth	r1, r3
 80011d8:	2300      	movs	r3, #0
 80011da:	9300      	str	r3, [sp, #0]
 80011dc:	2301      	movs	r3, #1
 80011de:	2205      	movs	r2, #5
 80011e0:	f7ff fc30 	bl	8000a44 <ILI9341_FillRect>
    ILI9341_FillRect(ropeX, lastPos - 5, ropeWidth, 1, ILI9341_RED);      // Center rope red
 80011e4:	4b44      	ldr	r3, [pc, #272]	@ (80012f8 <draw_rope+0x204>)
 80011e6:	8818      	ldrh	r0, [r3, #0]
 80011e8:	4b42      	ldr	r3, [pc, #264]	@ (80012f4 <draw_rope+0x200>)
 80011ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011ee:	b29b      	uxth	r3, r3
 80011f0:	3b05      	subs	r3, #5
 80011f2:	b299      	uxth	r1, r3
 80011f4:	4b41      	ldr	r3, [pc, #260]	@ (80012fc <draw_rope+0x208>)
 80011f6:	881a      	ldrh	r2, [r3, #0]
 80011f8:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80011fc:	9300      	str	r3, [sp, #0]
 80011fe:	2301      	movs	r3, #1
 8001200:	f7ff fc20 	bl	8000a44 <ILI9341_FillRect>
    ILI9341_FillRect(markerX + 15, lastPos - 5, 5, 1, ILI9341_BLACK);     // Right side black
 8001204:	4b3e      	ldr	r3, [pc, #248]	@ (8001300 <draw_rope+0x20c>)
 8001206:	881b      	ldrh	r3, [r3, #0]
 8001208:	330f      	adds	r3, #15
 800120a:	b298      	uxth	r0, r3
 800120c:	4b39      	ldr	r3, [pc, #228]	@ (80012f4 <draw_rope+0x200>)
 800120e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001212:	b29b      	uxth	r3, r3
 8001214:	3b05      	subs	r3, #5
 8001216:	b299      	uxth	r1, r3
 8001218:	2300      	movs	r3, #0
 800121a:	9300      	str	r3, [sp, #0]
 800121c:	2301      	movs	r3, #1
 800121e:	2205      	movs	r2, #5
 8001220:	f7ff fc10 	bl	8000a44 <ILI9341_FillRect>
    // Marker bottom edge: full green
    ILI9341_FillRect(markerX, pos + 4, markerWidth, 1, ILI9341_GREEN);
 8001224:	4b36      	ldr	r3, [pc, #216]	@ (8001300 <draw_rope+0x20c>)
 8001226:	8818      	ldrh	r0, [r3, #0]
 8001228:	88fb      	ldrh	r3, [r7, #6]
 800122a:	3304      	adds	r3, #4
 800122c:	b299      	uxth	r1, r3
 800122e:	4b35      	ldr	r3, [pc, #212]	@ (8001304 <draw_rope+0x210>)
 8001230:	881a      	ldrh	r2, [r3, #0]
 8001232:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001236:	9300      	str	r3, [sp, #0]
 8001238:	2301      	movs	r3, #1
 800123a:	f7ff fc03 	bl	8000a44 <ILI9341_FillRect>
 800123e:	e051      	b.n	80012e4 <draw_rope+0x1f0>

  } else {
    // Moving up by 1 pixel
    ILI9341_FillRect(ropeX, pos - 5, ropeWidth, 1, ILI9341_BLACK);        // Erase 1px red
 8001240:	4b2d      	ldr	r3, [pc, #180]	@ (80012f8 <draw_rope+0x204>)
 8001242:	8818      	ldrh	r0, [r3, #0]
 8001244:	88fb      	ldrh	r3, [r7, #6]
 8001246:	3b05      	subs	r3, #5
 8001248:	b299      	uxth	r1, r3
 800124a:	4b2c      	ldr	r3, [pc, #176]	@ (80012fc <draw_rope+0x208>)
 800124c:	881a      	ldrh	r2, [r3, #0]
 800124e:	2300      	movs	r3, #0
 8001250:	9300      	str	r3, [sp, #0]
 8001252:	2301      	movs	r3, #1
 8001254:	f7ff fbf6 	bl	8000a44 <ILI9341_FillRect>
    ILI9341_FillRect(ropeX, pos + 5, ropeWidth, 1, ILI9341_BLUE);         // Add 1px blue
 8001258:	4b27      	ldr	r3, [pc, #156]	@ (80012f8 <draw_rope+0x204>)
 800125a:	8818      	ldrh	r0, [r3, #0]
 800125c:	88fb      	ldrh	r3, [r7, #6]
 800125e:	3305      	adds	r3, #5
 8001260:	b299      	uxth	r1, r3
 8001262:	4b26      	ldr	r3, [pc, #152]	@ (80012fc <draw_rope+0x208>)
 8001264:	881a      	ldrh	r2, [r3, #0]
 8001266:	231f      	movs	r3, #31
 8001268:	9300      	str	r3, [sp, #0]
 800126a:	2301      	movs	r3, #1
 800126c:	f7ff fbea 	bl	8000a44 <ILI9341_FillRect>
    // Marker bottom edge: center 10px rope color, sides 5px black
    ILI9341_FillRect(markerX, lastPos + 4, 5, 1, ILI9341_BLACK);          // Left side black
 8001270:	4b23      	ldr	r3, [pc, #140]	@ (8001300 <draw_rope+0x20c>)
 8001272:	8818      	ldrh	r0, [r3, #0]
 8001274:	4b1f      	ldr	r3, [pc, #124]	@ (80012f4 <draw_rope+0x200>)
 8001276:	f9b3 3000 	ldrsh.w	r3, [r3]
 800127a:	b29b      	uxth	r3, r3
 800127c:	3304      	adds	r3, #4
 800127e:	b299      	uxth	r1, r3
 8001280:	2300      	movs	r3, #0
 8001282:	9300      	str	r3, [sp, #0]
 8001284:	2301      	movs	r3, #1
 8001286:	2205      	movs	r2, #5
 8001288:	f7ff fbdc 	bl	8000a44 <ILI9341_FillRect>
    ILI9341_FillRect(ropeX, lastPos + 4, ropeWidth, 1, ILI9341_BLUE);     // Center rope blue
 800128c:	4b1a      	ldr	r3, [pc, #104]	@ (80012f8 <draw_rope+0x204>)
 800128e:	8818      	ldrh	r0, [r3, #0]
 8001290:	4b18      	ldr	r3, [pc, #96]	@ (80012f4 <draw_rope+0x200>)
 8001292:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001296:	b29b      	uxth	r3, r3
 8001298:	3304      	adds	r3, #4
 800129a:	b299      	uxth	r1, r3
 800129c:	4b17      	ldr	r3, [pc, #92]	@ (80012fc <draw_rope+0x208>)
 800129e:	881a      	ldrh	r2, [r3, #0]
 80012a0:	231f      	movs	r3, #31
 80012a2:	9300      	str	r3, [sp, #0]
 80012a4:	2301      	movs	r3, #1
 80012a6:	f7ff fbcd 	bl	8000a44 <ILI9341_FillRect>
    ILI9341_FillRect(markerX + 15, lastPos + 4, 5, 1, ILI9341_BLACK);     // Right side black
 80012aa:	4b15      	ldr	r3, [pc, #84]	@ (8001300 <draw_rope+0x20c>)
 80012ac:	881b      	ldrh	r3, [r3, #0]
 80012ae:	330f      	adds	r3, #15
 80012b0:	b298      	uxth	r0, r3
 80012b2:	4b10      	ldr	r3, [pc, #64]	@ (80012f4 <draw_rope+0x200>)
 80012b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012b8:	b29b      	uxth	r3, r3
 80012ba:	3304      	adds	r3, #4
 80012bc:	b299      	uxth	r1, r3
 80012be:	2300      	movs	r3, #0
 80012c0:	9300      	str	r3, [sp, #0]
 80012c2:	2301      	movs	r3, #1
 80012c4:	2205      	movs	r2, #5
 80012c6:	f7ff fbbd 	bl	8000a44 <ILI9341_FillRect>
    // Marker top edge: full green
    ILI9341_FillRect(markerX, pos - 5, markerWidth, 1, ILI9341_GREEN);
 80012ca:	4b0d      	ldr	r3, [pc, #52]	@ (8001300 <draw_rope+0x20c>)
 80012cc:	8818      	ldrh	r0, [r3, #0]
 80012ce:	88fb      	ldrh	r3, [r7, #6]
 80012d0:	3b05      	subs	r3, #5
 80012d2:	b299      	uxth	r1, r3
 80012d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001304 <draw_rope+0x210>)
 80012d6:	881a      	ldrh	r2, [r3, #0]
 80012d8:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80012dc:	9300      	str	r3, [sp, #0]
 80012de:	2301      	movs	r3, #1
 80012e0:	f7ff fbb0 	bl	8000a44 <ILI9341_FillRect>
  }
  
  lastPos = pos;
 80012e4:	4a03      	ldr	r2, [pc, #12]	@ (80012f4 <draw_rope+0x200>)
 80012e6:	88fb      	ldrh	r3, [r7, #6]
 80012e8:	8013      	strh	r3, [r2, #0]
 80012ea:	e000      	b.n	80012ee <draw_rope+0x1fa>
  if(pos == lastPos) return;
 80012ec:	bf00      	nop
}
 80012ee:	370c      	adds	r7, #12
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd90      	pop	{r4, r7, pc}
 80012f4:	20000068 	.word	0x20000068
 80012f8:	20000040 	.word	0x20000040
 80012fc:	20000042 	.word	0x20000042
 8001300:	20000048 	.word	0x20000048
 8001304:	20000046 	.word	0x20000046
 8001308:	20000044 	.word	0x20000044

0800130c <main_game_logic>:

void main_game_logic(int weight_MInh, int weight_Kiet){
 800130c:	b580      	push	{r7, lr}
 800130e:	b086      	sub	sp, #24
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
 8001314:	6039      	str	r1, [r7, #0]

  int rope_change = abs(weight_MInh - weight_Kiet) / 1000 * 2;
 8001316:	687a      	ldr	r2, [r7, #4]
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	1ad3      	subs	r3, r2, r3
 800131c:	2b00      	cmp	r3, #0
 800131e:	bfb8      	it	lt
 8001320:	425b      	neglt	r3, r3
 8001322:	4a29      	ldr	r2, [pc, #164]	@ (80013c8 <main_game_logic+0xbc>)
 8001324:	fb82 1203 	smull	r1, r2, r2, r3
 8001328:	1192      	asrs	r2, r2, #6
 800132a:	17db      	asrs	r3, r3, #31
 800132c:	1ad3      	subs	r3, r2, r3
 800132e:	005b      	lsls	r3, r3, #1
 8001330:	60fb      	str	r3, [r7, #12]
  if (rope_change == 0)
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d043      	beq.n	80013c0 <main_game_logic+0xb4>
	  return;
  int rope_dir = 0;
 8001338:	2300      	movs	r3, #0
 800133a:	617b      	str	r3, [r7, #20]
  if (weight_MInh > weight_Kiet)
 800133c:	687a      	ldr	r2, [r7, #4]
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	429a      	cmp	r2, r3
 8001342:	dd02      	ble.n	800134a <main_game_logic+0x3e>
	  rope_dir = 1;
 8001344:	2301      	movs	r3, #1
 8001346:	617b      	str	r3, [r7, #20]
 8001348:	e002      	b.n	8001350 <main_game_logic+0x44>
  else
	  rope_dir = -1;
 800134a:	f04f 33ff 	mov.w	r3, #4294967295
 800134e:	617b      	str	r3, [r7, #20]

  for(int i = 1; i <= rope_change; i++){
 8001350:	2301      	movs	r3, #1
 8001352:	613b      	str	r3, [r7, #16]
 8001354:	e016      	b.n	8001384 <main_game_logic+0x78>
	  rope_pos += rope_dir;
 8001356:	4b1d      	ldr	r3, [pc, #116]	@ (80013cc <main_game_logic+0xc0>)
 8001358:	681a      	ldr	r2, [r3, #0]
 800135a:	697b      	ldr	r3, [r7, #20]
 800135c:	4413      	add	r3, r2
 800135e:	4a1b      	ldr	r2, [pc, #108]	@ (80013cc <main_game_logic+0xc0>)
 8001360:	6013      	str	r3, [r2, #0]
	  if(rope_pos == 95 || rope_pos == 225)
 8001362:	4b1a      	ldr	r3, [pc, #104]	@ (80013cc <main_game_logic+0xc0>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	2b5f      	cmp	r3, #95	@ 0x5f
 8001368:	d010      	beq.n	800138c <main_game_logic+0x80>
 800136a:	4b18      	ldr	r3, [pc, #96]	@ (80013cc <main_game_logic+0xc0>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	2be1      	cmp	r3, #225	@ 0xe1
 8001370:	d00c      	beq.n	800138c <main_game_logic+0x80>
		  break;
	  draw_rope(rope_pos);
 8001372:	4b16      	ldr	r3, [pc, #88]	@ (80013cc <main_game_logic+0xc0>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	b21b      	sxth	r3, r3
 8001378:	4618      	mov	r0, r3
 800137a:	f7ff febb 	bl	80010f4 <draw_rope>
  for(int i = 1; i <= rope_change; i++){
 800137e:	693b      	ldr	r3, [r7, #16]
 8001380:	3301      	adds	r3, #1
 8001382:	613b      	str	r3, [r7, #16]
 8001384:	693a      	ldr	r2, [r7, #16]
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	429a      	cmp	r2, r3
 800138a:	dde4      	ble.n	8001356 <main_game_logic+0x4a>
  }
  if (rope_pos == 95) {
 800138c:	4b0f      	ldr	r3, [pc, #60]	@ (80013cc <main_game_logic+0xc0>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	2b5f      	cmp	r3, #95	@ 0x5f
 8001392:	d108      	bne.n	80013a6 <main_game_logic+0x9a>
	  game_state = 2;
 8001394:	4b0e      	ldr	r3, [pc, #56]	@ (80013d0 <main_game_logic+0xc4>)
 8001396:	2202      	movs	r2, #2
 8001398:	701a      	strb	r2, [r3, #0]
	  winner = 2;
 800139a:	4b0e      	ldr	r3, [pc, #56]	@ (80013d4 <main_game_logic+0xc8>)
 800139c:	2202      	movs	r2, #2
 800139e:	701a      	strb	r2, [r3, #0]
	  draw_end_screen();
 80013a0:	f7ff fe40 	bl	8001024 <draw_end_screen>
 80013a4:	e00d      	b.n	80013c2 <main_game_logic+0xb6>
  }
  else if (rope_pos == 225) {
 80013a6:	4b09      	ldr	r3, [pc, #36]	@ (80013cc <main_game_logic+0xc0>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	2be1      	cmp	r3, #225	@ 0xe1
 80013ac:	d109      	bne.n	80013c2 <main_game_logic+0xb6>
	  game_state = 2;
 80013ae:	4b08      	ldr	r3, [pc, #32]	@ (80013d0 <main_game_logic+0xc4>)
 80013b0:	2202      	movs	r2, #2
 80013b2:	701a      	strb	r2, [r3, #0]
	  winner = 1;
 80013b4:	4b07      	ldr	r3, [pc, #28]	@ (80013d4 <main_game_logic+0xc8>)
 80013b6:	2201      	movs	r2, #1
 80013b8:	701a      	strb	r2, [r3, #0]
	  draw_end_screen();
 80013ba:	f7ff fe33 	bl	8001024 <draw_end_screen>
 80013be:	e000      	b.n	80013c2 <main_game_logic+0xb6>
	  return;
 80013c0:	bf00      	nop
  }
}
 80013c2:	3718      	adds	r7, #24
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	10624dd3 	.word	0x10624dd3
 80013cc:	2000004c 	.word	0x2000004c
 80013d0:	2000022c 	.word	0x2000022c
 80013d4:	2000022d 	.word	0x2000022d

080013d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b0b8      	sub	sp, #224	@ 0xe0
 80013dc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013de:	f000 fc97 	bl	8001d10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013e2:	f000 f89f 	bl	8001524 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013e6:	f000 f9d9 	bl	800179c <MX_GPIO_Init>
  MX_DMA_Init();
 80013ea:	f000 f9b7 	bl	800175c <MX_DMA_Init>
  MX_SPI5_Init();
 80013ee:	f000 f909 	bl	8001604 <MX_SPI5_Init>
  MX_TIM2_Init();
 80013f2:	f000 f93d 	bl	8001670 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 80013f6:	f000 f987 	bl	8001708 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 80013fa:	483d      	ldr	r0, [pc, #244]	@ (80014f0 <main+0x118>)
 80013fc:	f002 fafe 	bl	80039fc <HAL_TIM_Base_Start>

  // Initialize HX711 modules
  HAL_GPIO_WritePin(SCK_PORT_1, SCK_PIN_1, GPIO_PIN_RESET);
 8001400:	2200      	movs	r2, #0
 8001402:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001406:	483b      	ldr	r0, [pc, #236]	@ (80014f4 <main+0x11c>)
 8001408:	f001 fad8 	bl	80029bc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SCK_PORT_2, SCK_PIN_2, GPIO_PIN_RESET);
 800140c:	2200      	movs	r2, #0
 800140e:	2180      	movs	r1, #128	@ 0x80
 8001410:	4839      	ldr	r0, [pc, #228]	@ (80014f8 <main+0x120>)
 8001412:	f001 fad3 	bl	80029bc <HAL_GPIO_WritePin>

  ILI9341_Init();
 8001416:	f7ff f963 	bl	80006e0 <ILI9341_Init>
  ILI9341_SetRotation(0);
 800141a:	2000      	movs	r0, #0
 800141c:	f7ff fae8 	bl	80009f0 <ILI9341_SetRotation>
  
  // Show welcome screen
  draw_welcome_screen();
 8001420:	f7ff fdb8 	bl	8000f94 <draw_welcome_screen>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint8_t debug = 0;
 8001424:	2300      	movs	r3, #0
 8001426:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  int weight_MInh, weight_Kiet;
	  weight_MInh = weigh(DT_PORT_1, DT_PIN_1, SCK_PORT_1, SCK_PIN_1, tare1, knownOriginal1, knownHX711_1) / 1000;
 800142a:	4b34      	ldr	r3, [pc, #208]	@ (80014fc <main+0x124>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	4a34      	ldr	r2, [pc, #208]	@ (8001500 <main+0x128>)
 8001430:	edd2 7a00 	vldr	s15, [r2]
 8001434:	4a33      	ldr	r2, [pc, #204]	@ (8001504 <main+0x12c>)
 8001436:	ed92 7a00 	vldr	s14, [r2]
 800143a:	9300      	str	r3, [sp, #0]
 800143c:	eef0 0a47 	vmov.f32	s1, s14
 8001440:	eeb0 0a67 	vmov.f32	s0, s15
 8001444:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001448:	4a2a      	ldr	r2, [pc, #168]	@ (80014f4 <main+0x11c>)
 800144a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800144e:	4829      	ldr	r0, [pc, #164]	@ (80014f4 <main+0x11c>)
 8001450:	f7ff fd2a 	bl	8000ea8 <weigh>
 8001454:	4603      	mov	r3, r0
 8001456:	4a2c      	ldr	r2, [pc, #176]	@ (8001508 <main+0x130>)
 8001458:	fb82 1203 	smull	r1, r2, r2, r3
 800145c:	1192      	asrs	r2, r2, #6
 800145e:	17db      	asrs	r3, r3, #31
 8001460:	1ad3      	subs	r3, r2, r3
 8001462:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
	  weight_Kiet = weigh(DT_PORT_2, DT_PIN_2, SCK_PORT_2, SCK_PIN_2, tare2, knownOriginal2, knownHX711_2) / 1000;
 8001466:	4b29      	ldr	r3, [pc, #164]	@ (800150c <main+0x134>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4a29      	ldr	r2, [pc, #164]	@ (8001510 <main+0x138>)
 800146c:	edd2 7a00 	vldr	s15, [r2]
 8001470:	4a28      	ldr	r2, [pc, #160]	@ (8001514 <main+0x13c>)
 8001472:	ed92 7a00 	vldr	s14, [r2]
 8001476:	9300      	str	r3, [sp, #0]
 8001478:	eef0 0a47 	vmov.f32	s1, s14
 800147c:	eeb0 0a67 	vmov.f32	s0, s15
 8001480:	2380      	movs	r3, #128	@ 0x80
 8001482:	4a1d      	ldr	r2, [pc, #116]	@ (80014f8 <main+0x120>)
 8001484:	2140      	movs	r1, #64	@ 0x40
 8001486:	481c      	ldr	r0, [pc, #112]	@ (80014f8 <main+0x120>)
 8001488:	f7ff fd0e 	bl	8000ea8 <weigh>
 800148c:	4603      	mov	r3, r0
 800148e:	4a1e      	ldr	r2, [pc, #120]	@ (8001508 <main+0x130>)
 8001490:	fb82 1203 	smull	r1, r2, r2, r3
 8001494:	1192      	asrs	r2, r2, #6
 8001496:	17db      	asrs	r3, r3, #31
 8001498:	1ad3      	subs	r3, r2, r3
 800149a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
	  if (debug){
 800149e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d012      	beq.n	80014cc <main+0xf4>
      char buf[200];
      sprintf(buf, "MInh Weight:%d gram | Kiet Weight:%d gram\r\n", weight_MInh, weight_Kiet);
 80014a6:	1d38      	adds	r0, r7, #4
 80014a8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80014ac:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80014b0:	4919      	ldr	r1, [pc, #100]	@ (8001518 <main+0x140>)
 80014b2:	f003 f99b 	bl	80047ec <siprintf>
      HAL_UART_Transmit(&huart1, (const uint8_t*)buf, strlen(buf), 100);
 80014b6:	1d3b      	adds	r3, r7, #4
 80014b8:	4618      	mov	r0, r3
 80014ba:	f7fe fe99 	bl	80001f0 <strlen>
 80014be:	4603      	mov	r3, r0
 80014c0:	b29a      	uxth	r2, r3
 80014c2:	1d39      	adds	r1, r7, #4
 80014c4:	2364      	movs	r3, #100	@ 0x64
 80014c6:	4815      	ldr	r0, [pc, #84]	@ (800151c <main+0x144>)
 80014c8:	f002 fdd4 	bl	8004074 <HAL_UART_Transmit>
    }
	  if (game_state == 0 || game_state == 2)
 80014cc:	4b14      	ldr	r3, [pc, #80]	@ (8001520 <main+0x148>)
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d00a      	beq.n	80014ea <main+0x112>
 80014d4:	4b12      	ldr	r3, [pc, #72]	@ (8001520 <main+0x148>)
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	2b02      	cmp	r3, #2
 80014da:	d006      	beq.n	80014ea <main+0x112>
	  	        continue;
	  //HAL_Delay(200);
	  main_game_logic(weight_MInh, weight_Kiet);
 80014dc:	f8d7 10cc 	ldr.w	r1, [r7, #204]	@ 0xcc
 80014e0:	f8d7 00d0 	ldr.w	r0, [r7, #208]	@ 0xd0
 80014e4:	f7ff ff12 	bl	800130c <main_game_logic>
 80014e8:	e79f      	b.n	800142a <main+0x52>
	  	        continue;
 80014ea:	bf00      	nop
  {
 80014ec:	e79d      	b.n	800142a <main+0x52>
 80014ee:	bf00      	nop
 80014f0:	2000019c 	.word	0x2000019c
 80014f4:	40020400 	.word	0x40020400
 80014f8:	40020000 	.word	0x40020000
 80014fc:	20000050 	.word	0x20000050
 8001500:	20000054 	.word	0x20000054
 8001504:	20000058 	.word	0x20000058
 8001508:	10624dd3 	.word	0x10624dd3
 800150c:	2000005c 	.word	0x2000005c
 8001510:	20000060 	.word	0x20000060
 8001514:	20000064 	.word	0x20000064
 8001518:	08005180 	.word	0x08005180
 800151c:	200001e4 	.word	0x200001e4
 8001520:	2000022c 	.word	0x2000022c

08001524 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b094      	sub	sp, #80	@ 0x50
 8001528:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800152a:	f107 0320 	add.w	r3, r7, #32
 800152e:	2230      	movs	r2, #48	@ 0x30
 8001530:	2100      	movs	r1, #0
 8001532:	4618      	mov	r0, r3
 8001534:	f003 f97a 	bl	800482c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001538:	f107 030c 	add.w	r3, r7, #12
 800153c:	2200      	movs	r2, #0
 800153e:	601a      	str	r2, [r3, #0]
 8001540:	605a      	str	r2, [r3, #4]
 8001542:	609a      	str	r2, [r3, #8]
 8001544:	60da      	str	r2, [r3, #12]
 8001546:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001548:	2300      	movs	r3, #0
 800154a:	60bb      	str	r3, [r7, #8]
 800154c:	4b2b      	ldr	r3, [pc, #172]	@ (80015fc <SystemClock_Config+0xd8>)
 800154e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001550:	4a2a      	ldr	r2, [pc, #168]	@ (80015fc <SystemClock_Config+0xd8>)
 8001552:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001556:	6413      	str	r3, [r2, #64]	@ 0x40
 8001558:	4b28      	ldr	r3, [pc, #160]	@ (80015fc <SystemClock_Config+0xd8>)
 800155a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800155c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001560:	60bb      	str	r3, [r7, #8]
 8001562:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001564:	2300      	movs	r3, #0
 8001566:	607b      	str	r3, [r7, #4]
 8001568:	4b25      	ldr	r3, [pc, #148]	@ (8001600 <SystemClock_Config+0xdc>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a24      	ldr	r2, [pc, #144]	@ (8001600 <SystemClock_Config+0xdc>)
 800156e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001572:	6013      	str	r3, [r2, #0]
 8001574:	4b22      	ldr	r3, [pc, #136]	@ (8001600 <SystemClock_Config+0xdc>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800157c:	607b      	str	r3, [r7, #4]
 800157e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001580:	2301      	movs	r3, #1
 8001582:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001584:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001588:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800158a:	2302      	movs	r3, #2
 800158c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800158e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001592:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001594:	2304      	movs	r3, #4
 8001596:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001598:	23b4      	movs	r3, #180	@ 0xb4
 800159a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800159c:	2302      	movs	r3, #2
 800159e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80015a0:	2304      	movs	r3, #4
 80015a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015a4:	f107 0320 	add.w	r3, r7, #32
 80015a8:	4618      	mov	r0, r3
 80015aa:	f001 fa95 	bl	8002ad8 <HAL_RCC_OscConfig>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d001      	beq.n	80015b8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80015b4:	f000 f9de 	bl	8001974 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80015b8:	f001 fa3e 	bl	8002a38 <HAL_PWREx_EnableOverDrive>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d001      	beq.n	80015c6 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80015c2:	f000 f9d7 	bl	8001974 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015c6:	230f      	movs	r3, #15
 80015c8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015ca:	2302      	movs	r3, #2
 80015cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015ce:	2300      	movs	r3, #0
 80015d0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80015d2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80015d6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80015d8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80015dc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80015de:	f107 030c 	add.w	r3, r7, #12
 80015e2:	2105      	movs	r1, #5
 80015e4:	4618      	mov	r0, r3
 80015e6:	f001 fcef 	bl	8002fc8 <HAL_RCC_ClockConfig>
 80015ea:	4603      	mov	r3, r0
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d001      	beq.n	80015f4 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 80015f0:	f000 f9c0 	bl	8001974 <Error_Handler>
  }
}
 80015f4:	bf00      	nop
 80015f6:	3750      	adds	r7, #80	@ 0x50
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	40023800 	.word	0x40023800
 8001600:	40007000 	.word	0x40007000

08001604 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8001608:	4b17      	ldr	r3, [pc, #92]	@ (8001668 <MX_SPI5_Init+0x64>)
 800160a:	4a18      	ldr	r2, [pc, #96]	@ (800166c <MX_SPI5_Init+0x68>)
 800160c:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 800160e:	4b16      	ldr	r3, [pc, #88]	@ (8001668 <MX_SPI5_Init+0x64>)
 8001610:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001614:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001616:	4b14      	ldr	r3, [pc, #80]	@ (8001668 <MX_SPI5_Init+0x64>)
 8001618:	2200      	movs	r2, #0
 800161a:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 800161c:	4b12      	ldr	r3, [pc, #72]	@ (8001668 <MX_SPI5_Init+0x64>)
 800161e:	2200      	movs	r2, #0
 8001620:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001622:	4b11      	ldr	r3, [pc, #68]	@ (8001668 <MX_SPI5_Init+0x64>)
 8001624:	2200      	movs	r2, #0
 8001626:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001628:	4b0f      	ldr	r3, [pc, #60]	@ (8001668 <MX_SPI5_Init+0x64>)
 800162a:	2200      	movs	r2, #0
 800162c:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 800162e:	4b0e      	ldr	r3, [pc, #56]	@ (8001668 <MX_SPI5_Init+0x64>)
 8001630:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001634:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001636:	4b0c      	ldr	r3, [pc, #48]	@ (8001668 <MX_SPI5_Init+0x64>)
 8001638:	2208      	movs	r2, #8
 800163a:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800163c:	4b0a      	ldr	r3, [pc, #40]	@ (8001668 <MX_SPI5_Init+0x64>)
 800163e:	2200      	movs	r2, #0
 8001640:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001642:	4b09      	ldr	r3, [pc, #36]	@ (8001668 <MX_SPI5_Init+0x64>)
 8001644:	2200      	movs	r2, #0
 8001646:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001648:	4b07      	ldr	r3, [pc, #28]	@ (8001668 <MX_SPI5_Init+0x64>)
 800164a:	2200      	movs	r2, #0
 800164c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 800164e:	4b06      	ldr	r3, [pc, #24]	@ (8001668 <MX_SPI5_Init+0x64>)
 8001650:	220a      	movs	r2, #10
 8001652:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001654:	4804      	ldr	r0, [pc, #16]	@ (8001668 <MX_SPI5_Init+0x64>)
 8001656:	f001 fed7 	bl	8003408 <HAL_SPI_Init>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8001660:	f000 f988 	bl	8001974 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001664:	bf00      	nop
 8001666:	bd80      	pop	{r7, pc}
 8001668:	200000e4 	.word	0x200000e4
 800166c:	40015000 	.word	0x40015000

08001670 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b086      	sub	sp, #24
 8001674:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001676:	f107 0308 	add.w	r3, r7, #8
 800167a:	2200      	movs	r2, #0
 800167c:	601a      	str	r2, [r3, #0]
 800167e:	605a      	str	r2, [r3, #4]
 8001680:	609a      	str	r2, [r3, #8]
 8001682:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001684:	463b      	mov	r3, r7
 8001686:	2200      	movs	r2, #0
 8001688:	601a      	str	r2, [r3, #0]
 800168a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800168c:	4b1d      	ldr	r3, [pc, #116]	@ (8001704 <MX_TIM2_Init+0x94>)
 800168e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001692:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8001694:	4b1b      	ldr	r3, [pc, #108]	@ (8001704 <MX_TIM2_Init+0x94>)
 8001696:	2247      	movs	r2, #71	@ 0x47
 8001698:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800169a:	4b1a      	ldr	r3, [pc, #104]	@ (8001704 <MX_TIM2_Init+0x94>)
 800169c:	2200      	movs	r2, #0
 800169e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80016a0:	4b18      	ldr	r3, [pc, #96]	@ (8001704 <MX_TIM2_Init+0x94>)
 80016a2:	f04f 32ff 	mov.w	r2, #4294967295
 80016a6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016a8:	4b16      	ldr	r3, [pc, #88]	@ (8001704 <MX_TIM2_Init+0x94>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016ae:	4b15      	ldr	r3, [pc, #84]	@ (8001704 <MX_TIM2_Init+0x94>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80016b4:	4813      	ldr	r0, [pc, #76]	@ (8001704 <MX_TIM2_Init+0x94>)
 80016b6:	f002 f951 	bl	800395c <HAL_TIM_Base_Init>
 80016ba:	4603      	mov	r3, r0
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d001      	beq.n	80016c4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80016c0:	f000 f958 	bl	8001974 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016c8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80016ca:	f107 0308 	add.w	r3, r7, #8
 80016ce:	4619      	mov	r1, r3
 80016d0:	480c      	ldr	r0, [pc, #48]	@ (8001704 <MX_TIM2_Init+0x94>)
 80016d2:	f002 f9fb 	bl	8003acc <HAL_TIM_ConfigClockSource>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d001      	beq.n	80016e0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80016dc:	f000 f94a 	bl	8001974 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016e0:	2300      	movs	r3, #0
 80016e2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016e4:	2300      	movs	r3, #0
 80016e6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80016e8:	463b      	mov	r3, r7
 80016ea:	4619      	mov	r1, r3
 80016ec:	4805      	ldr	r0, [pc, #20]	@ (8001704 <MX_TIM2_Init+0x94>)
 80016ee:	f002 fbf5 	bl	8003edc <HAL_TIMEx_MasterConfigSynchronization>
 80016f2:	4603      	mov	r3, r0
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d001      	beq.n	80016fc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80016f8:	f000 f93c 	bl	8001974 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80016fc:	bf00      	nop
 80016fe:	3718      	adds	r7, #24
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}
 8001704:	2000019c 	.word	0x2000019c

08001708 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800170c:	4b11      	ldr	r3, [pc, #68]	@ (8001754 <MX_USART1_UART_Init+0x4c>)
 800170e:	4a12      	ldr	r2, [pc, #72]	@ (8001758 <MX_USART1_UART_Init+0x50>)
 8001710:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001712:	4b10      	ldr	r3, [pc, #64]	@ (8001754 <MX_USART1_UART_Init+0x4c>)
 8001714:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001718:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800171a:	4b0e      	ldr	r3, [pc, #56]	@ (8001754 <MX_USART1_UART_Init+0x4c>)
 800171c:	2200      	movs	r2, #0
 800171e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001720:	4b0c      	ldr	r3, [pc, #48]	@ (8001754 <MX_USART1_UART_Init+0x4c>)
 8001722:	2200      	movs	r2, #0
 8001724:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001726:	4b0b      	ldr	r3, [pc, #44]	@ (8001754 <MX_USART1_UART_Init+0x4c>)
 8001728:	2200      	movs	r2, #0
 800172a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800172c:	4b09      	ldr	r3, [pc, #36]	@ (8001754 <MX_USART1_UART_Init+0x4c>)
 800172e:	220c      	movs	r2, #12
 8001730:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001732:	4b08      	ldr	r3, [pc, #32]	@ (8001754 <MX_USART1_UART_Init+0x4c>)
 8001734:	2200      	movs	r2, #0
 8001736:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001738:	4b06      	ldr	r3, [pc, #24]	@ (8001754 <MX_USART1_UART_Init+0x4c>)
 800173a:	2200      	movs	r2, #0
 800173c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800173e:	4805      	ldr	r0, [pc, #20]	@ (8001754 <MX_USART1_UART_Init+0x4c>)
 8001740:	f002 fc48 	bl	8003fd4 <HAL_UART_Init>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	d001      	beq.n	800174e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800174a:	f000 f913 	bl	8001974 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800174e:	bf00      	nop
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	200001e4 	.word	0x200001e4
 8001758:	40011000 	.word	0x40011000

0800175c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001762:	2300      	movs	r3, #0
 8001764:	607b      	str	r3, [r7, #4]
 8001766:	4b0c      	ldr	r3, [pc, #48]	@ (8001798 <MX_DMA_Init+0x3c>)
 8001768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800176a:	4a0b      	ldr	r2, [pc, #44]	@ (8001798 <MX_DMA_Init+0x3c>)
 800176c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001770:	6313      	str	r3, [r2, #48]	@ 0x30
 8001772:	4b09      	ldr	r3, [pc, #36]	@ (8001798 <MX_DMA_Init+0x3c>)
 8001774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001776:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800177a:	607b      	str	r3, [r7, #4]
 800177c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 0, 0);
 800177e:	2200      	movs	r2, #0
 8001780:	2100      	movs	r1, #0
 8001782:	203c      	movs	r0, #60	@ 0x3c
 8001784:	f000 fc35 	bl	8001ff2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8001788:	203c      	movs	r0, #60	@ 0x3c
 800178a:	f000 fc4e 	bl	800202a <HAL_NVIC_EnableIRQ>

}
 800178e:	bf00      	nop
 8001790:	3708      	adds	r7, #8
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	40023800 	.word	0x40023800

0800179c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b08c      	sub	sp, #48	@ 0x30
 80017a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a2:	f107 031c 	add.w	r3, r7, #28
 80017a6:	2200      	movs	r2, #0
 80017a8:	601a      	str	r2, [r3, #0]
 80017aa:	605a      	str	r2, [r3, #4]
 80017ac:	609a      	str	r2, [r3, #8]
 80017ae:	60da      	str	r2, [r3, #12]
 80017b0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80017b2:	2300      	movs	r3, #0
 80017b4:	61bb      	str	r3, [r7, #24]
 80017b6:	4b6a      	ldr	r3, [pc, #424]	@ (8001960 <MX_GPIO_Init+0x1c4>)
 80017b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ba:	4a69      	ldr	r2, [pc, #420]	@ (8001960 <MX_GPIO_Init+0x1c4>)
 80017bc:	f043 0320 	orr.w	r3, r3, #32
 80017c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017c2:	4b67      	ldr	r3, [pc, #412]	@ (8001960 <MX_GPIO_Init+0x1c4>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017c6:	f003 0320 	and.w	r3, r3, #32
 80017ca:	61bb      	str	r3, [r7, #24]
 80017cc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80017ce:	2300      	movs	r3, #0
 80017d0:	617b      	str	r3, [r7, #20]
 80017d2:	4b63      	ldr	r3, [pc, #396]	@ (8001960 <MX_GPIO_Init+0x1c4>)
 80017d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d6:	4a62      	ldr	r2, [pc, #392]	@ (8001960 <MX_GPIO_Init+0x1c4>)
 80017d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80017dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80017de:	4b60      	ldr	r3, [pc, #384]	@ (8001960 <MX_GPIO_Init+0x1c4>)
 80017e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017e6:	617b      	str	r3, [r7, #20]
 80017e8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017ea:	2300      	movs	r3, #0
 80017ec:	613b      	str	r3, [r7, #16]
 80017ee:	4b5c      	ldr	r3, [pc, #368]	@ (8001960 <MX_GPIO_Init+0x1c4>)
 80017f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017f2:	4a5b      	ldr	r2, [pc, #364]	@ (8001960 <MX_GPIO_Init+0x1c4>)
 80017f4:	f043 0304 	orr.w	r3, r3, #4
 80017f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80017fa:	4b59      	ldr	r3, [pc, #356]	@ (8001960 <MX_GPIO_Init+0x1c4>)
 80017fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017fe:	f003 0304 	and.w	r3, r3, #4
 8001802:	613b      	str	r3, [r7, #16]
 8001804:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001806:	2300      	movs	r3, #0
 8001808:	60fb      	str	r3, [r7, #12]
 800180a:	4b55      	ldr	r3, [pc, #340]	@ (8001960 <MX_GPIO_Init+0x1c4>)
 800180c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800180e:	4a54      	ldr	r2, [pc, #336]	@ (8001960 <MX_GPIO_Init+0x1c4>)
 8001810:	f043 0301 	orr.w	r3, r3, #1
 8001814:	6313      	str	r3, [r2, #48]	@ 0x30
 8001816:	4b52      	ldr	r3, [pc, #328]	@ (8001960 <MX_GPIO_Init+0x1c4>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800181a:	f003 0301 	and.w	r3, r3, #1
 800181e:	60fb      	str	r3, [r7, #12]
 8001820:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001822:	2300      	movs	r3, #0
 8001824:	60bb      	str	r3, [r7, #8]
 8001826:	4b4e      	ldr	r3, [pc, #312]	@ (8001960 <MX_GPIO_Init+0x1c4>)
 8001828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800182a:	4a4d      	ldr	r2, [pc, #308]	@ (8001960 <MX_GPIO_Init+0x1c4>)
 800182c:	f043 0308 	orr.w	r3, r3, #8
 8001830:	6313      	str	r3, [r2, #48]	@ 0x30
 8001832:	4b4b      	ldr	r3, [pc, #300]	@ (8001960 <MX_GPIO_Init+0x1c4>)
 8001834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001836:	f003 0308 	and.w	r3, r3, #8
 800183a:	60bb      	str	r3, [r7, #8]
 800183c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800183e:	2300      	movs	r3, #0
 8001840:	607b      	str	r3, [r7, #4]
 8001842:	4b47      	ldr	r3, [pc, #284]	@ (8001960 <MX_GPIO_Init+0x1c4>)
 8001844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001846:	4a46      	ldr	r2, [pc, #280]	@ (8001960 <MX_GPIO_Init+0x1c4>)
 8001848:	f043 0302 	orr.w	r3, r3, #2
 800184c:	6313      	str	r3, [r2, #48]	@ 0x30
 800184e:	4b44      	ldr	r3, [pc, #272]	@ (8001960 <MX_GPIO_Init+0x1c4>)
 8001850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001852:	f003 0302 	and.w	r3, r3, #2
 8001856:	607b      	str	r3, [r7, #4]
 8001858:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
 800185a:	2200      	movs	r2, #0
 800185c:	2104      	movs	r1, #4
 800185e:	4841      	ldr	r0, [pc, #260]	@ (8001964 <MX_GPIO_Init+0x1c8>)
 8001860:	f001 f8ac 	bl	80029bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8001864:	2200      	movs	r2, #0
 8001866:	2180      	movs	r1, #128	@ 0x80
 8001868:	483f      	ldr	r0, [pc, #252]	@ (8001968 <MX_GPIO_Init+0x1cc>)
 800186a:	f001 f8a7 	bl	80029bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 800186e:	2200      	movs	r2, #0
 8001870:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8001874:	483d      	ldr	r0, [pc, #244]	@ (800196c <MX_GPIO_Init+0x1d0>)
 8001876:	f001 f8a1 	bl	80029bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800187a:	2200      	movs	r2, #0
 800187c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001880:	483b      	ldr	r0, [pc, #236]	@ (8001970 <MX_GPIO_Init+0x1d4>)
 8001882:	f001 f89b 	bl	80029bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001886:	2304      	movs	r3, #4
 8001888:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800188a:	2301      	movs	r3, #1
 800188c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800188e:	2300      	movs	r3, #0
 8001890:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001892:	2300      	movs	r3, #0
 8001894:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001896:	f107 031c 	add.w	r3, r7, #28
 800189a:	4619      	mov	r1, r3
 800189c:	4831      	ldr	r0, [pc, #196]	@ (8001964 <MX_GPIO_Init+0x1c8>)
 800189e:	f000 fec9 	bl	8002634 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80018a2:	2301      	movs	r3, #1
 80018a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80018a6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80018aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ac:	2300      	movs	r3, #0
 80018ae:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018b0:	f107 031c 	add.w	r3, r7, #28
 80018b4:	4619      	mov	r1, r3
 80018b6:	482c      	ldr	r0, [pc, #176]	@ (8001968 <MX_GPIO_Init+0x1cc>)
 80018b8:	f000 febc 	bl	8002634 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80018bc:	2340      	movs	r3, #64	@ 0x40
 80018be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018c0:	2300      	movs	r3, #0
 80018c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c4:	2300      	movs	r3, #0
 80018c6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018c8:	f107 031c 	add.w	r3, r7, #28
 80018cc:	4619      	mov	r1, r3
 80018ce:	4826      	ldr	r0, [pc, #152]	@ (8001968 <MX_GPIO_Init+0x1cc>)
 80018d0:	f000 feb0 	bl	8002634 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80018d4:	2380      	movs	r3, #128	@ 0x80
 80018d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018d8:	2301      	movs	r3, #1
 80018da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018dc:	2300      	movs	r3, #0
 80018de:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e0:	2300      	movs	r3, #0
 80018e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018e4:	f107 031c 	add.w	r3, r7, #28
 80018e8:	4619      	mov	r1, r3
 80018ea:	481f      	ldr	r0, [pc, #124]	@ (8001968 <MX_GPIO_Init+0x1cc>)
 80018ec:	f000 fea2 	bl	8002634 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80018f0:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80018f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018f6:	2301      	movs	r3, #1
 80018f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fa:	2300      	movs	r3, #0
 80018fc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018fe:	2300      	movs	r3, #0
 8001900:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001902:	f107 031c 	add.w	r3, r7, #28
 8001906:	4619      	mov	r1, r3
 8001908:	4818      	ldr	r0, [pc, #96]	@ (800196c <MX_GPIO_Init+0x1d0>)
 800190a:	f000 fe93 	bl	8002634 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800190e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001912:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001914:	2300      	movs	r3, #0
 8001916:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001918:	2300      	movs	r3, #0
 800191a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800191c:	f107 031c 	add.w	r3, r7, #28
 8001920:	4619      	mov	r1, r3
 8001922:	4813      	ldr	r0, [pc, #76]	@ (8001970 <MX_GPIO_Init+0x1d4>)
 8001924:	f000 fe86 	bl	8002634 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001928:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800192c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800192e:	2301      	movs	r3, #1
 8001930:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001932:	2300      	movs	r3, #0
 8001934:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001936:	2300      	movs	r3, #0
 8001938:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800193a:	f107 031c 	add.w	r3, r7, #28
 800193e:	4619      	mov	r1, r3
 8001940:	480b      	ldr	r0, [pc, #44]	@ (8001970 <MX_GPIO_Init+0x1d4>)
 8001942:	f000 fe77 	bl	8002634 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001946:	2200      	movs	r2, #0
 8001948:	2100      	movs	r1, #0
 800194a:	2006      	movs	r0, #6
 800194c:	f000 fb51 	bl	8001ff2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001950:	2006      	movs	r0, #6
 8001952:	f000 fb6a 	bl	800202a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001956:	bf00      	nop
 8001958:	3730      	adds	r7, #48	@ 0x30
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	40023800 	.word	0x40023800
 8001964:	40020800 	.word	0x40020800
 8001968:	40020000 	.word	0x40020000
 800196c:	40020c00 	.word	0x40020c00
 8001970:	40020400 	.word	0x40020400

08001974 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001978:	b672      	cpsid	i
}
 800197a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800197c:	bf00      	nop
 800197e:	e7fd      	b.n	800197c <Error_Handler+0x8>

08001980 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001980:	b480      	push	{r7}
 8001982:	b083      	sub	sp, #12
 8001984:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001986:	2300      	movs	r3, #0
 8001988:	607b      	str	r3, [r7, #4]
 800198a:	4b10      	ldr	r3, [pc, #64]	@ (80019cc <HAL_MspInit+0x4c>)
 800198c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800198e:	4a0f      	ldr	r2, [pc, #60]	@ (80019cc <HAL_MspInit+0x4c>)
 8001990:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001994:	6453      	str	r3, [r2, #68]	@ 0x44
 8001996:	4b0d      	ldr	r3, [pc, #52]	@ (80019cc <HAL_MspInit+0x4c>)
 8001998:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800199a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800199e:	607b      	str	r3, [r7, #4]
 80019a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019a2:	2300      	movs	r3, #0
 80019a4:	603b      	str	r3, [r7, #0]
 80019a6:	4b09      	ldr	r3, [pc, #36]	@ (80019cc <HAL_MspInit+0x4c>)
 80019a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019aa:	4a08      	ldr	r2, [pc, #32]	@ (80019cc <HAL_MspInit+0x4c>)
 80019ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80019b2:	4b06      	ldr	r3, [pc, #24]	@ (80019cc <HAL_MspInit+0x4c>)
 80019b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019ba:	603b      	str	r3, [r7, #0]
 80019bc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019be:	bf00      	nop
 80019c0:	370c      	adds	r7, #12
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr
 80019ca:	bf00      	nop
 80019cc:	40023800 	.word	0x40023800

080019d0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b08a      	sub	sp, #40	@ 0x28
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019d8:	f107 0314 	add.w	r3, r7, #20
 80019dc:	2200      	movs	r2, #0
 80019de:	601a      	str	r2, [r3, #0]
 80019e0:	605a      	str	r2, [r3, #4]
 80019e2:	609a      	str	r2, [r3, #8]
 80019e4:	60da      	str	r2, [r3, #12]
 80019e6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4a30      	ldr	r2, [pc, #192]	@ (8001ab0 <HAL_SPI_MspInit+0xe0>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d15a      	bne.n	8001aa8 <HAL_SPI_MspInit+0xd8>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 80019f2:	2300      	movs	r3, #0
 80019f4:	613b      	str	r3, [r7, #16]
 80019f6:	4b2f      	ldr	r3, [pc, #188]	@ (8001ab4 <HAL_SPI_MspInit+0xe4>)
 80019f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019fa:	4a2e      	ldr	r2, [pc, #184]	@ (8001ab4 <HAL_SPI_MspInit+0xe4>)
 80019fc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001a00:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a02:	4b2c      	ldr	r3, [pc, #176]	@ (8001ab4 <HAL_SPI_MspInit+0xe4>)
 8001a04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a06:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a0a:	613b      	str	r3, [r7, #16]
 8001a0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a0e:	2300      	movs	r3, #0
 8001a10:	60fb      	str	r3, [r7, #12]
 8001a12:	4b28      	ldr	r3, [pc, #160]	@ (8001ab4 <HAL_SPI_MspInit+0xe4>)
 8001a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a16:	4a27      	ldr	r2, [pc, #156]	@ (8001ab4 <HAL_SPI_MspInit+0xe4>)
 8001a18:	f043 0320 	orr.w	r3, r3, #32
 8001a1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a1e:	4b25      	ldr	r3, [pc, #148]	@ (8001ab4 <HAL_SPI_MspInit+0xe4>)
 8001a20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a22:	f003 0320 	and.w	r3, r3, #32
 8001a26:	60fb      	str	r3, [r7, #12]
 8001a28:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8001a2a:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8001a2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a30:	2302      	movs	r3, #2
 8001a32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a34:	2300      	movs	r3, #0
 8001a36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a38:	2303      	movs	r3, #3
 8001a3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001a3c:	2305      	movs	r3, #5
 8001a3e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001a40:	f107 0314 	add.w	r3, r7, #20
 8001a44:	4619      	mov	r1, r3
 8001a46:	481c      	ldr	r0, [pc, #112]	@ (8001ab8 <HAL_SPI_MspInit+0xe8>)
 8001a48:	f000 fdf4 	bl	8002634 <HAL_GPIO_Init>

    /* SPI5 DMA Init */
    /* SPI5_TX Init */
    hdma_spi5_tx.Instance = DMA2_Stream4;
 8001a4c:	4b1b      	ldr	r3, [pc, #108]	@ (8001abc <HAL_SPI_MspInit+0xec>)
 8001a4e:	4a1c      	ldr	r2, [pc, #112]	@ (8001ac0 <HAL_SPI_MspInit+0xf0>)
 8001a50:	601a      	str	r2, [r3, #0]
    hdma_spi5_tx.Init.Channel = DMA_CHANNEL_2;
 8001a52:	4b1a      	ldr	r3, [pc, #104]	@ (8001abc <HAL_SPI_MspInit+0xec>)
 8001a54:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001a58:	605a      	str	r2, [r3, #4]
    hdma_spi5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a5a:	4b18      	ldr	r3, [pc, #96]	@ (8001abc <HAL_SPI_MspInit+0xec>)
 8001a5c:	2240      	movs	r2, #64	@ 0x40
 8001a5e:	609a      	str	r2, [r3, #8]
    hdma_spi5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a60:	4b16      	ldr	r3, [pc, #88]	@ (8001abc <HAL_SPI_MspInit+0xec>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	60da      	str	r2, [r3, #12]
    hdma_spi5_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001a66:	4b15      	ldr	r3, [pc, #84]	@ (8001abc <HAL_SPI_MspInit+0xec>)
 8001a68:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a6c:	611a      	str	r2, [r3, #16]
    hdma_spi5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a6e:	4b13      	ldr	r3, [pc, #76]	@ (8001abc <HAL_SPI_MspInit+0xec>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	615a      	str	r2, [r3, #20]
    hdma_spi5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a74:	4b11      	ldr	r3, [pc, #68]	@ (8001abc <HAL_SPI_MspInit+0xec>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	619a      	str	r2, [r3, #24]
    hdma_spi5_tx.Init.Mode = DMA_NORMAL;
 8001a7a:	4b10      	ldr	r3, [pc, #64]	@ (8001abc <HAL_SPI_MspInit+0xec>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	61da      	str	r2, [r3, #28]
    hdma_spi5_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001a80:	4b0e      	ldr	r3, [pc, #56]	@ (8001abc <HAL_SPI_MspInit+0xec>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	621a      	str	r2, [r3, #32]
    hdma_spi5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a86:	4b0d      	ldr	r3, [pc, #52]	@ (8001abc <HAL_SPI_MspInit+0xec>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi5_tx) != HAL_OK)
 8001a8c:	480b      	ldr	r0, [pc, #44]	@ (8001abc <HAL_SPI_MspInit+0xec>)
 8001a8e:	f000 fae7 	bl	8002060 <HAL_DMA_Init>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d001      	beq.n	8001a9c <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8001a98:	f7ff ff6c 	bl	8001974 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi5_tx);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	4a07      	ldr	r2, [pc, #28]	@ (8001abc <HAL_SPI_MspInit+0xec>)
 8001aa0:	649a      	str	r2, [r3, #72]	@ 0x48
 8001aa2:	4a06      	ldr	r2, [pc, #24]	@ (8001abc <HAL_SPI_MspInit+0xec>)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE END SPI5_MspInit 1 */

  }

}
 8001aa8:	bf00      	nop
 8001aaa:	3728      	adds	r7, #40	@ 0x28
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	40015000 	.word	0x40015000
 8001ab4:	40023800 	.word	0x40023800
 8001ab8:	40021400 	.word	0x40021400
 8001abc:	2000013c 	.word	0x2000013c
 8001ac0:	40026470 	.word	0x40026470

08001ac4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	b085      	sub	sp, #20
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ad4:	d10d      	bne.n	8001af2 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	60fb      	str	r3, [r7, #12]
 8001ada:	4b09      	ldr	r3, [pc, #36]	@ (8001b00 <HAL_TIM_Base_MspInit+0x3c>)
 8001adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ade:	4a08      	ldr	r2, [pc, #32]	@ (8001b00 <HAL_TIM_Base_MspInit+0x3c>)
 8001ae0:	f043 0301 	orr.w	r3, r3, #1
 8001ae4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ae6:	4b06      	ldr	r3, [pc, #24]	@ (8001b00 <HAL_TIM_Base_MspInit+0x3c>)
 8001ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aea:	f003 0301 	and.w	r3, r3, #1
 8001aee:	60fb      	str	r3, [r7, #12]
 8001af0:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001af2:	bf00      	nop
 8001af4:	3714      	adds	r7, #20
 8001af6:	46bd      	mov	sp, r7
 8001af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afc:	4770      	bx	lr
 8001afe:	bf00      	nop
 8001b00:	40023800 	.word	0x40023800

08001b04 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b08a      	sub	sp, #40	@ 0x28
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b0c:	f107 0314 	add.w	r3, r7, #20
 8001b10:	2200      	movs	r2, #0
 8001b12:	601a      	str	r2, [r3, #0]
 8001b14:	605a      	str	r2, [r3, #4]
 8001b16:	609a      	str	r2, [r3, #8]
 8001b18:	60da      	str	r2, [r3, #12]
 8001b1a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a19      	ldr	r2, [pc, #100]	@ (8001b88 <HAL_UART_MspInit+0x84>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d12c      	bne.n	8001b80 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b26:	2300      	movs	r3, #0
 8001b28:	613b      	str	r3, [r7, #16]
 8001b2a:	4b18      	ldr	r3, [pc, #96]	@ (8001b8c <HAL_UART_MspInit+0x88>)
 8001b2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b2e:	4a17      	ldr	r2, [pc, #92]	@ (8001b8c <HAL_UART_MspInit+0x88>)
 8001b30:	f043 0310 	orr.w	r3, r3, #16
 8001b34:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b36:	4b15      	ldr	r3, [pc, #84]	@ (8001b8c <HAL_UART_MspInit+0x88>)
 8001b38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b3a:	f003 0310 	and.w	r3, r3, #16
 8001b3e:	613b      	str	r3, [r7, #16]
 8001b40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b42:	2300      	movs	r3, #0
 8001b44:	60fb      	str	r3, [r7, #12]
 8001b46:	4b11      	ldr	r3, [pc, #68]	@ (8001b8c <HAL_UART_MspInit+0x88>)
 8001b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b4a:	4a10      	ldr	r2, [pc, #64]	@ (8001b8c <HAL_UART_MspInit+0x88>)
 8001b4c:	f043 0301 	orr.w	r3, r3, #1
 8001b50:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b52:	4b0e      	ldr	r3, [pc, #56]	@ (8001b8c <HAL_UART_MspInit+0x88>)
 8001b54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b56:	f003 0301 	and.w	r3, r3, #1
 8001b5a:	60fb      	str	r3, [r7, #12]
 8001b5c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001b5e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001b62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b64:	2302      	movs	r3, #2
 8001b66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b6c:	2303      	movs	r3, #3
 8001b6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001b70:	2307      	movs	r3, #7
 8001b72:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b74:	f107 0314 	add.w	r3, r7, #20
 8001b78:	4619      	mov	r1, r3
 8001b7a:	4805      	ldr	r0, [pc, #20]	@ (8001b90 <HAL_UART_MspInit+0x8c>)
 8001b7c:	f000 fd5a 	bl	8002634 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001b80:	bf00      	nop
 8001b82:	3728      	adds	r7, #40	@ 0x28
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	40011000 	.word	0x40011000
 8001b8c:	40023800 	.word	0x40023800
 8001b90:	40020000 	.word	0x40020000

08001b94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b98:	bf00      	nop
 8001b9a:	e7fd      	b.n	8001b98 <NMI_Handler+0x4>

08001b9c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ba0:	bf00      	nop
 8001ba2:	e7fd      	b.n	8001ba0 <HardFault_Handler+0x4>

08001ba4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ba8:	bf00      	nop
 8001baa:	e7fd      	b.n	8001ba8 <MemManage_Handler+0x4>

08001bac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bac:	b480      	push	{r7}
 8001bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bb0:	bf00      	nop
 8001bb2:	e7fd      	b.n	8001bb0 <BusFault_Handler+0x4>

08001bb4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bb8:	bf00      	nop
 8001bba:	e7fd      	b.n	8001bb8 <UsageFault_Handler+0x4>

08001bbc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bc0:	bf00      	nop
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr

08001bca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bca:	b480      	push	{r7}
 8001bcc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bce:	bf00      	nop
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr

08001bd8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bdc:	bf00      	nop
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr

08001be6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001be6:	b580      	push	{r7, lr}
 8001be8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bea:	f000 f8e3 	bl	8001db4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bee:	bf00      	nop
 8001bf0:	bd80      	pop	{r7, pc}
	...

08001bf4 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
  if (game_state == 0){
 8001bf8:	4b06      	ldr	r3, [pc, #24]	@ (8001c14 <EXTI0_IRQHandler+0x20>)
 8001bfa:	781b      	ldrb	r3, [r3, #0]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d104      	bne.n	8001c0a <EXTI0_IRQHandler+0x16>
	  game_state = 1;
 8001c00:	4b04      	ldr	r3, [pc, #16]	@ (8001c14 <EXTI0_IRQHandler+0x20>)
 8001c02:	2201      	movs	r2, #1
 8001c04:	701a      	strb	r2, [r3, #0]
	  draw_game_screen();
 8001c06:	f7ff fa49 	bl	800109c <draw_game_screen>
  }
  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001c0a:	2001      	movs	r0, #1
 8001c0c:	f000 fef0 	bl	80029f0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001c10:	bf00      	nop
 8001c12:	bd80      	pop	{r7, pc}
 8001c14:	2000022c 	.word	0x2000022c

08001c18 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi5_tx);
 8001c1c:	4802      	ldr	r0, [pc, #8]	@ (8001c28 <DMA2_Stream4_IRQHandler+0x10>)
 8001c1e:	f000 facd 	bl	80021bc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8001c22:	bf00      	nop
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	2000013c 	.word	0x2000013c

08001c2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b086      	sub	sp, #24
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c34:	4a14      	ldr	r2, [pc, #80]	@ (8001c88 <_sbrk+0x5c>)
 8001c36:	4b15      	ldr	r3, [pc, #84]	@ (8001c8c <_sbrk+0x60>)
 8001c38:	1ad3      	subs	r3, r2, r3
 8001c3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c3c:	697b      	ldr	r3, [r7, #20]
 8001c3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c40:	4b13      	ldr	r3, [pc, #76]	@ (8001c90 <_sbrk+0x64>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d102      	bne.n	8001c4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c48:	4b11      	ldr	r3, [pc, #68]	@ (8001c90 <_sbrk+0x64>)
 8001c4a:	4a12      	ldr	r2, [pc, #72]	@ (8001c94 <_sbrk+0x68>)
 8001c4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c4e:	4b10      	ldr	r3, [pc, #64]	@ (8001c90 <_sbrk+0x64>)
 8001c50:	681a      	ldr	r2, [r3, #0]
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	4413      	add	r3, r2
 8001c56:	693a      	ldr	r2, [r7, #16]
 8001c58:	429a      	cmp	r2, r3
 8001c5a:	d207      	bcs.n	8001c6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c5c:	f002 fdee 	bl	800483c <__errno>
 8001c60:	4603      	mov	r3, r0
 8001c62:	220c      	movs	r2, #12
 8001c64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c66:	f04f 33ff 	mov.w	r3, #4294967295
 8001c6a:	e009      	b.n	8001c80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c6c:	4b08      	ldr	r3, [pc, #32]	@ (8001c90 <_sbrk+0x64>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c72:	4b07      	ldr	r3, [pc, #28]	@ (8001c90 <_sbrk+0x64>)
 8001c74:	681a      	ldr	r2, [r3, #0]
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	4413      	add	r3, r2
 8001c7a:	4a05      	ldr	r2, [pc, #20]	@ (8001c90 <_sbrk+0x64>)
 8001c7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c7e:	68fb      	ldr	r3, [r7, #12]
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	3718      	adds	r7, #24
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}
 8001c88:	20030000 	.word	0x20030000
 8001c8c:	00000400 	.word	0x00000400
 8001c90:	20000230 	.word	0x20000230
 8001c94:	20000380 	.word	0x20000380

08001c98 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c9c:	4b06      	ldr	r3, [pc, #24]	@ (8001cb8 <SystemInit+0x20>)
 8001c9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ca2:	4a05      	ldr	r2, [pc, #20]	@ (8001cb8 <SystemInit+0x20>)
 8001ca4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ca8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cac:	bf00      	nop
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb4:	4770      	bx	lr
 8001cb6:	bf00      	nop
 8001cb8:	e000ed00 	.word	0xe000ed00

08001cbc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001cbc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001cf4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001cc0:	f7ff ffea 	bl	8001c98 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001cc4:	480c      	ldr	r0, [pc, #48]	@ (8001cf8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001cc6:	490d      	ldr	r1, [pc, #52]	@ (8001cfc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001cc8:	4a0d      	ldr	r2, [pc, #52]	@ (8001d00 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001cca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ccc:	e002      	b.n	8001cd4 <LoopCopyDataInit>

08001cce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cd2:	3304      	adds	r3, #4

08001cd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cd8:	d3f9      	bcc.n	8001cce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cda:	4a0a      	ldr	r2, [pc, #40]	@ (8001d04 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001cdc:	4c0a      	ldr	r4, [pc, #40]	@ (8001d08 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001cde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ce0:	e001      	b.n	8001ce6 <LoopFillZerobss>

08001ce2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ce2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ce4:	3204      	adds	r2, #4

08001ce6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ce6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ce8:	d3fb      	bcc.n	8001ce2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001cea:	f002 fdad 	bl	8004848 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001cee:	f7ff fb73 	bl	80013d8 <main>
  bx  lr    
 8001cf2:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001cf4:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001cf8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cfc:	200000c8 	.word	0x200000c8
  ldr r2, =_sidata
 8001d00:	080509b8 	.word	0x080509b8
  ldr r2, =_sbss
 8001d04:	200000c8 	.word	0x200000c8
  ldr r4, =_ebss
 8001d08:	20000380 	.word	0x20000380

08001d0c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d0c:	e7fe      	b.n	8001d0c <ADC_IRQHandler>
	...

08001d10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d14:	4b0e      	ldr	r3, [pc, #56]	@ (8001d50 <HAL_Init+0x40>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a0d      	ldr	r2, [pc, #52]	@ (8001d50 <HAL_Init+0x40>)
 8001d1a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d1e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d20:	4b0b      	ldr	r3, [pc, #44]	@ (8001d50 <HAL_Init+0x40>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a0a      	ldr	r2, [pc, #40]	@ (8001d50 <HAL_Init+0x40>)
 8001d26:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d2a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d2c:	4b08      	ldr	r3, [pc, #32]	@ (8001d50 <HAL_Init+0x40>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a07      	ldr	r2, [pc, #28]	@ (8001d50 <HAL_Init+0x40>)
 8001d32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d36:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d38:	2003      	movs	r0, #3
 8001d3a:	f000 f94f 	bl	8001fdc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d3e:	200f      	movs	r0, #15
 8001d40:	f000 f808 	bl	8001d54 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d44:	f7ff fe1c 	bl	8001980 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d48:	2300      	movs	r3, #0
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	40023c00 	.word	0x40023c00

08001d54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b082      	sub	sp, #8
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d5c:	4b12      	ldr	r3, [pc, #72]	@ (8001da8 <HAL_InitTick+0x54>)
 8001d5e:	681a      	ldr	r2, [r3, #0]
 8001d60:	4b12      	ldr	r3, [pc, #72]	@ (8001dac <HAL_InitTick+0x58>)
 8001d62:	781b      	ldrb	r3, [r3, #0]
 8001d64:	4619      	mov	r1, r3
 8001d66:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d72:	4618      	mov	r0, r3
 8001d74:	f000 f967 	bl	8002046 <HAL_SYSTICK_Config>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d001      	beq.n	8001d82 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	e00e      	b.n	8001da0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	2b0f      	cmp	r3, #15
 8001d86:	d80a      	bhi.n	8001d9e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d88:	2200      	movs	r2, #0
 8001d8a:	6879      	ldr	r1, [r7, #4]
 8001d8c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d90:	f000 f92f 	bl	8001ff2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d94:	4a06      	ldr	r2, [pc, #24]	@ (8001db0 <HAL_InitTick+0x5c>)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	e000      	b.n	8001da0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d9e:	2301      	movs	r3, #1
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	3708      	adds	r7, #8
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	2000006c 	.word	0x2000006c
 8001dac:	20000074 	.word	0x20000074
 8001db0:	20000070 	.word	0x20000070

08001db4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001db8:	4b06      	ldr	r3, [pc, #24]	@ (8001dd4 <HAL_IncTick+0x20>)
 8001dba:	781b      	ldrb	r3, [r3, #0]
 8001dbc:	461a      	mov	r2, r3
 8001dbe:	4b06      	ldr	r3, [pc, #24]	@ (8001dd8 <HAL_IncTick+0x24>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	4413      	add	r3, r2
 8001dc4:	4a04      	ldr	r2, [pc, #16]	@ (8001dd8 <HAL_IncTick+0x24>)
 8001dc6:	6013      	str	r3, [r2, #0]
}
 8001dc8:	bf00      	nop
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr
 8001dd2:	bf00      	nop
 8001dd4:	20000074 	.word	0x20000074
 8001dd8:	20000234 	.word	0x20000234

08001ddc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0
  return uwTick;
 8001de0:	4b03      	ldr	r3, [pc, #12]	@ (8001df0 <HAL_GetTick+0x14>)
 8001de2:	681b      	ldr	r3, [r3, #0]
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	46bd      	mov	sp, r7
 8001de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dec:	4770      	bx	lr
 8001dee:	bf00      	nop
 8001df0:	20000234 	.word	0x20000234

08001df4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b084      	sub	sp, #16
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001dfc:	f7ff ffee 	bl	8001ddc <HAL_GetTick>
 8001e00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e0c:	d005      	beq.n	8001e1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e0e:	4b0a      	ldr	r3, [pc, #40]	@ (8001e38 <HAL_Delay+0x44>)
 8001e10:	781b      	ldrb	r3, [r3, #0]
 8001e12:	461a      	mov	r2, r3
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	4413      	add	r3, r2
 8001e18:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e1a:	bf00      	nop
 8001e1c:	f7ff ffde 	bl	8001ddc <HAL_GetTick>
 8001e20:	4602      	mov	r2, r0
 8001e22:	68bb      	ldr	r3, [r7, #8]
 8001e24:	1ad3      	subs	r3, r2, r3
 8001e26:	68fa      	ldr	r2, [r7, #12]
 8001e28:	429a      	cmp	r2, r3
 8001e2a:	d8f7      	bhi.n	8001e1c <HAL_Delay+0x28>
  {
  }
}
 8001e2c:	bf00      	nop
 8001e2e:	bf00      	nop
 8001e30:	3710      	adds	r7, #16
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	20000074 	.word	0x20000074

08001e3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b085      	sub	sp, #20
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	f003 0307 	and.w	r3, r3, #7
 8001e4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e4c:	4b0c      	ldr	r3, [pc, #48]	@ (8001e80 <__NVIC_SetPriorityGrouping+0x44>)
 8001e4e:	68db      	ldr	r3, [r3, #12]
 8001e50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e52:	68ba      	ldr	r2, [r7, #8]
 8001e54:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e58:	4013      	ands	r3, r2
 8001e5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e60:	68bb      	ldr	r3, [r7, #8]
 8001e62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e64:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e6e:	4a04      	ldr	r2, [pc, #16]	@ (8001e80 <__NVIC_SetPriorityGrouping+0x44>)
 8001e70:	68bb      	ldr	r3, [r7, #8]
 8001e72:	60d3      	str	r3, [r2, #12]
}
 8001e74:	bf00      	nop
 8001e76:	3714      	adds	r7, #20
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7e:	4770      	bx	lr
 8001e80:	e000ed00 	.word	0xe000ed00

08001e84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e88:	4b04      	ldr	r3, [pc, #16]	@ (8001e9c <__NVIC_GetPriorityGrouping+0x18>)
 8001e8a:	68db      	ldr	r3, [r3, #12]
 8001e8c:	0a1b      	lsrs	r3, r3, #8
 8001e8e:	f003 0307 	and.w	r3, r3, #7
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	46bd      	mov	sp, r7
 8001e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9a:	4770      	bx	lr
 8001e9c:	e000ed00 	.word	0xe000ed00

08001ea0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b083      	sub	sp, #12
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	db0b      	blt.n	8001eca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001eb2:	79fb      	ldrb	r3, [r7, #7]
 8001eb4:	f003 021f 	and.w	r2, r3, #31
 8001eb8:	4907      	ldr	r1, [pc, #28]	@ (8001ed8 <__NVIC_EnableIRQ+0x38>)
 8001eba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ebe:	095b      	lsrs	r3, r3, #5
 8001ec0:	2001      	movs	r0, #1
 8001ec2:	fa00 f202 	lsl.w	r2, r0, r2
 8001ec6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001eca:	bf00      	nop
 8001ecc:	370c      	adds	r7, #12
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed4:	4770      	bx	lr
 8001ed6:	bf00      	nop
 8001ed8:	e000e100 	.word	0xe000e100

08001edc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001edc:	b480      	push	{r7}
 8001ede:	b083      	sub	sp, #12
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	6039      	str	r1, [r7, #0]
 8001ee6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ee8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	db0a      	blt.n	8001f06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	b2da      	uxtb	r2, r3
 8001ef4:	490c      	ldr	r1, [pc, #48]	@ (8001f28 <__NVIC_SetPriority+0x4c>)
 8001ef6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001efa:	0112      	lsls	r2, r2, #4
 8001efc:	b2d2      	uxtb	r2, r2
 8001efe:	440b      	add	r3, r1
 8001f00:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f04:	e00a      	b.n	8001f1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	b2da      	uxtb	r2, r3
 8001f0a:	4908      	ldr	r1, [pc, #32]	@ (8001f2c <__NVIC_SetPriority+0x50>)
 8001f0c:	79fb      	ldrb	r3, [r7, #7]
 8001f0e:	f003 030f 	and.w	r3, r3, #15
 8001f12:	3b04      	subs	r3, #4
 8001f14:	0112      	lsls	r2, r2, #4
 8001f16:	b2d2      	uxtb	r2, r2
 8001f18:	440b      	add	r3, r1
 8001f1a:	761a      	strb	r2, [r3, #24]
}
 8001f1c:	bf00      	nop
 8001f1e:	370c      	adds	r7, #12
 8001f20:	46bd      	mov	sp, r7
 8001f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f26:	4770      	bx	lr
 8001f28:	e000e100 	.word	0xe000e100
 8001f2c:	e000ed00 	.word	0xe000ed00

08001f30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b089      	sub	sp, #36	@ 0x24
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	60f8      	str	r0, [r7, #12]
 8001f38:	60b9      	str	r1, [r7, #8]
 8001f3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	f003 0307 	and.w	r3, r3, #7
 8001f42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f44:	69fb      	ldr	r3, [r7, #28]
 8001f46:	f1c3 0307 	rsb	r3, r3, #7
 8001f4a:	2b04      	cmp	r3, #4
 8001f4c:	bf28      	it	cs
 8001f4e:	2304      	movcs	r3, #4
 8001f50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f52:	69fb      	ldr	r3, [r7, #28]
 8001f54:	3304      	adds	r3, #4
 8001f56:	2b06      	cmp	r3, #6
 8001f58:	d902      	bls.n	8001f60 <NVIC_EncodePriority+0x30>
 8001f5a:	69fb      	ldr	r3, [r7, #28]
 8001f5c:	3b03      	subs	r3, #3
 8001f5e:	e000      	b.n	8001f62 <NVIC_EncodePriority+0x32>
 8001f60:	2300      	movs	r3, #0
 8001f62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f64:	f04f 32ff 	mov.w	r2, #4294967295
 8001f68:	69bb      	ldr	r3, [r7, #24]
 8001f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6e:	43da      	mvns	r2, r3
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	401a      	ands	r2, r3
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f78:	f04f 31ff 	mov.w	r1, #4294967295
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f82:	43d9      	mvns	r1, r3
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f88:	4313      	orrs	r3, r2
         );
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3724      	adds	r7, #36	@ 0x24
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f94:	4770      	bx	lr
	...

08001f98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b082      	sub	sp, #8
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	3b01      	subs	r3, #1
 8001fa4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001fa8:	d301      	bcc.n	8001fae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001faa:	2301      	movs	r3, #1
 8001fac:	e00f      	b.n	8001fce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fae:	4a0a      	ldr	r2, [pc, #40]	@ (8001fd8 <SysTick_Config+0x40>)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	3b01      	subs	r3, #1
 8001fb4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fb6:	210f      	movs	r1, #15
 8001fb8:	f04f 30ff 	mov.w	r0, #4294967295
 8001fbc:	f7ff ff8e 	bl	8001edc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fc0:	4b05      	ldr	r3, [pc, #20]	@ (8001fd8 <SysTick_Config+0x40>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fc6:	4b04      	ldr	r3, [pc, #16]	@ (8001fd8 <SysTick_Config+0x40>)
 8001fc8:	2207      	movs	r2, #7
 8001fca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fcc:	2300      	movs	r3, #0
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3708      	adds	r7, #8
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	e000e010 	.word	0xe000e010

08001fdc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fe4:	6878      	ldr	r0, [r7, #4]
 8001fe6:	f7ff ff29 	bl	8001e3c <__NVIC_SetPriorityGrouping>
}
 8001fea:	bf00      	nop
 8001fec:	3708      	adds	r7, #8
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}

08001ff2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ff2:	b580      	push	{r7, lr}
 8001ff4:	b086      	sub	sp, #24
 8001ff6:	af00      	add	r7, sp, #0
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	60b9      	str	r1, [r7, #8]
 8001ffc:	607a      	str	r2, [r7, #4]
 8001ffe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002000:	2300      	movs	r3, #0
 8002002:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002004:	f7ff ff3e 	bl	8001e84 <__NVIC_GetPriorityGrouping>
 8002008:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800200a:	687a      	ldr	r2, [r7, #4]
 800200c:	68b9      	ldr	r1, [r7, #8]
 800200e:	6978      	ldr	r0, [r7, #20]
 8002010:	f7ff ff8e 	bl	8001f30 <NVIC_EncodePriority>
 8002014:	4602      	mov	r2, r0
 8002016:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800201a:	4611      	mov	r1, r2
 800201c:	4618      	mov	r0, r3
 800201e:	f7ff ff5d 	bl	8001edc <__NVIC_SetPriority>
}
 8002022:	bf00      	nop
 8002024:	3718      	adds	r7, #24
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}

0800202a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800202a:	b580      	push	{r7, lr}
 800202c:	b082      	sub	sp, #8
 800202e:	af00      	add	r7, sp, #0
 8002030:	4603      	mov	r3, r0
 8002032:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002034:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002038:	4618      	mov	r0, r3
 800203a:	f7ff ff31 	bl	8001ea0 <__NVIC_EnableIRQ>
}
 800203e:	bf00      	nop
 8002040:	3708      	adds	r7, #8
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}

08002046 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002046:	b580      	push	{r7, lr}
 8002048:	b082      	sub	sp, #8
 800204a:	af00      	add	r7, sp, #0
 800204c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800204e:	6878      	ldr	r0, [r7, #4]
 8002050:	f7ff ffa2 	bl	8001f98 <SysTick_Config>
 8002054:	4603      	mov	r3, r0
}
 8002056:	4618      	mov	r0, r3
 8002058:	3708      	adds	r7, #8
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
	...

08002060 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b086      	sub	sp, #24
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002068:	2300      	movs	r3, #0
 800206a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800206c:	f7ff feb6 	bl	8001ddc <HAL_GetTick>
 8002070:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d101      	bne.n	800207c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002078:	2301      	movs	r3, #1
 800207a:	e099      	b.n	80021b0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2202      	movs	r2, #2
 8002080:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2200      	movs	r2, #0
 8002088:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	681a      	ldr	r2, [r3, #0]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f022 0201 	bic.w	r2, r2, #1
 800209a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800209c:	e00f      	b.n	80020be <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800209e:	f7ff fe9d 	bl	8001ddc <HAL_GetTick>
 80020a2:	4602      	mov	r2, r0
 80020a4:	693b      	ldr	r3, [r7, #16]
 80020a6:	1ad3      	subs	r3, r2, r3
 80020a8:	2b05      	cmp	r3, #5
 80020aa:	d908      	bls.n	80020be <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2220      	movs	r2, #32
 80020b0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2203      	movs	r2, #3
 80020b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80020ba:	2303      	movs	r3, #3
 80020bc:	e078      	b.n	80021b0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f003 0301 	and.w	r3, r3, #1
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d1e8      	bne.n	800209e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80020d4:	697a      	ldr	r2, [r7, #20]
 80020d6:	4b38      	ldr	r3, [pc, #224]	@ (80021b8 <HAL_DMA_Init+0x158>)
 80020d8:	4013      	ands	r3, r2
 80020da:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	685a      	ldr	r2, [r3, #4]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	689b      	ldr	r3, [r3, #8]
 80020e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80020ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	691b      	ldr	r3, [r3, #16]
 80020f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80020f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	699b      	ldr	r3, [r3, #24]
 80020fc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002102:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6a1b      	ldr	r3, [r3, #32]
 8002108:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800210a:	697a      	ldr	r2, [r7, #20]
 800210c:	4313      	orrs	r3, r2
 800210e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002114:	2b04      	cmp	r3, #4
 8002116:	d107      	bne.n	8002128 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002120:	4313      	orrs	r3, r2
 8002122:	697a      	ldr	r2, [r7, #20]
 8002124:	4313      	orrs	r3, r2
 8002126:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	697a      	ldr	r2, [r7, #20]
 800212e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	695b      	ldr	r3, [r3, #20]
 8002136:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	f023 0307 	bic.w	r3, r3, #7
 800213e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002144:	697a      	ldr	r2, [r7, #20]
 8002146:	4313      	orrs	r3, r2
 8002148:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800214e:	2b04      	cmp	r3, #4
 8002150:	d117      	bne.n	8002182 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002156:	697a      	ldr	r2, [r7, #20]
 8002158:	4313      	orrs	r3, r2
 800215a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002160:	2b00      	cmp	r3, #0
 8002162:	d00e      	beq.n	8002182 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002164:	6878      	ldr	r0, [r7, #4]
 8002166:	f000 f9e9 	bl	800253c <DMA_CheckFifoParam>
 800216a:	4603      	mov	r3, r0
 800216c:	2b00      	cmp	r3, #0
 800216e:	d008      	beq.n	8002182 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2240      	movs	r2, #64	@ 0x40
 8002174:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2201      	movs	r2, #1
 800217a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800217e:	2301      	movs	r3, #1
 8002180:	e016      	b.n	80021b0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	697a      	ldr	r2, [r7, #20]
 8002188:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800218a:	6878      	ldr	r0, [r7, #4]
 800218c:	f000 f9a0 	bl	80024d0 <DMA_CalcBaseAndBitshift>
 8002190:	4603      	mov	r3, r0
 8002192:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002198:	223f      	movs	r2, #63	@ 0x3f
 800219a:	409a      	lsls	r2, r3
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2200      	movs	r2, #0
 80021a4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2201      	movs	r2, #1
 80021aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80021ae:	2300      	movs	r3, #0
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	3718      	adds	r7, #24
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}
 80021b8:	f010803f 	.word	0xf010803f

080021bc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b086      	sub	sp, #24
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80021c4:	2300      	movs	r3, #0
 80021c6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80021c8:	4b8e      	ldr	r3, [pc, #568]	@ (8002404 <HAL_DMA_IRQHandler+0x248>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a8e      	ldr	r2, [pc, #568]	@ (8002408 <HAL_DMA_IRQHandler+0x24c>)
 80021ce:	fba2 2303 	umull	r2, r3, r2, r3
 80021d2:	0a9b      	lsrs	r3, r3, #10
 80021d4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021da:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80021dc:	693b      	ldr	r3, [r7, #16]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021e6:	2208      	movs	r2, #8
 80021e8:	409a      	lsls	r2, r3
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	4013      	ands	r3, r2
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d01a      	beq.n	8002228 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f003 0304 	and.w	r3, r3, #4
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d013      	beq.n	8002228 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	681a      	ldr	r2, [r3, #0]
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f022 0204 	bic.w	r2, r2, #4
 800220e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002214:	2208      	movs	r2, #8
 8002216:	409a      	lsls	r2, r3
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002220:	f043 0201 	orr.w	r2, r3, #1
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800222c:	2201      	movs	r2, #1
 800222e:	409a      	lsls	r2, r3
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	4013      	ands	r3, r2
 8002234:	2b00      	cmp	r3, #0
 8002236:	d012      	beq.n	800225e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	695b      	ldr	r3, [r3, #20]
 800223e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002242:	2b00      	cmp	r3, #0
 8002244:	d00b      	beq.n	800225e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800224a:	2201      	movs	r2, #1
 800224c:	409a      	lsls	r2, r3
 800224e:	693b      	ldr	r3, [r7, #16]
 8002250:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002256:	f043 0202 	orr.w	r2, r3, #2
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002262:	2204      	movs	r2, #4
 8002264:	409a      	lsls	r2, r3
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	4013      	ands	r3, r2
 800226a:	2b00      	cmp	r3, #0
 800226c:	d012      	beq.n	8002294 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f003 0302 	and.w	r3, r3, #2
 8002278:	2b00      	cmp	r3, #0
 800227a:	d00b      	beq.n	8002294 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002280:	2204      	movs	r2, #4
 8002282:	409a      	lsls	r2, r3
 8002284:	693b      	ldr	r3, [r7, #16]
 8002286:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800228c:	f043 0204 	orr.w	r2, r3, #4
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002298:	2210      	movs	r2, #16
 800229a:	409a      	lsls	r2, r3
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	4013      	ands	r3, r2
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d043      	beq.n	800232c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f003 0308 	and.w	r3, r3, #8
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d03c      	beq.n	800232c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022b6:	2210      	movs	r2, #16
 80022b8:	409a      	lsls	r2, r3
 80022ba:	693b      	ldr	r3, [r7, #16]
 80022bc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d018      	beq.n	80022fe <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d108      	bne.n	80022ec <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d024      	beq.n	800232c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e6:	6878      	ldr	r0, [r7, #4]
 80022e8:	4798      	blx	r3
 80022ea:	e01f      	b.n	800232c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d01b      	beq.n	800232c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022f8:	6878      	ldr	r0, [r7, #4]
 80022fa:	4798      	blx	r3
 80022fc:	e016      	b.n	800232c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002308:	2b00      	cmp	r3, #0
 800230a:	d107      	bne.n	800231c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f022 0208 	bic.w	r2, r2, #8
 800231a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002320:	2b00      	cmp	r3, #0
 8002322:	d003      	beq.n	800232c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002328:	6878      	ldr	r0, [r7, #4]
 800232a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002330:	2220      	movs	r2, #32
 8002332:	409a      	lsls	r2, r3
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	4013      	ands	r3, r2
 8002338:	2b00      	cmp	r3, #0
 800233a:	f000 808f 	beq.w	800245c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f003 0310 	and.w	r3, r3, #16
 8002348:	2b00      	cmp	r3, #0
 800234a:	f000 8087 	beq.w	800245c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002352:	2220      	movs	r2, #32
 8002354:	409a      	lsls	r2, r3
 8002356:	693b      	ldr	r3, [r7, #16]
 8002358:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002360:	b2db      	uxtb	r3, r3
 8002362:	2b05      	cmp	r3, #5
 8002364:	d136      	bne.n	80023d4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	681a      	ldr	r2, [r3, #0]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f022 0216 	bic.w	r2, r2, #22
 8002374:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	695a      	ldr	r2, [r3, #20]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002384:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800238a:	2b00      	cmp	r3, #0
 800238c:	d103      	bne.n	8002396 <HAL_DMA_IRQHandler+0x1da>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002392:	2b00      	cmp	r3, #0
 8002394:	d007      	beq.n	80023a6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	681a      	ldr	r2, [r3, #0]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f022 0208 	bic.w	r2, r2, #8
 80023a4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023aa:	223f      	movs	r2, #63	@ 0x3f
 80023ac:	409a      	lsls	r2, r3
 80023ae:	693b      	ldr	r3, [r7, #16]
 80023b0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2201      	movs	r2, #1
 80023b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2200      	movs	r2, #0
 80023be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d07e      	beq.n	80024c8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023ce:	6878      	ldr	r0, [r7, #4]
 80023d0:	4798      	blx	r3
        }
        return;
 80023d2:	e079      	b.n	80024c8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d01d      	beq.n	800241e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d10d      	bne.n	800240c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d031      	beq.n	800245c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023fc:	6878      	ldr	r0, [r7, #4]
 80023fe:	4798      	blx	r3
 8002400:	e02c      	b.n	800245c <HAL_DMA_IRQHandler+0x2a0>
 8002402:	bf00      	nop
 8002404:	2000006c 	.word	0x2000006c
 8002408:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002410:	2b00      	cmp	r3, #0
 8002412:	d023      	beq.n	800245c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002418:	6878      	ldr	r0, [r7, #4]
 800241a:	4798      	blx	r3
 800241c:	e01e      	b.n	800245c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002428:	2b00      	cmp	r3, #0
 800242a:	d10f      	bne.n	800244c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f022 0210 	bic.w	r2, r2, #16
 800243a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2201      	movs	r2, #1
 8002440:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2200      	movs	r2, #0
 8002448:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002450:	2b00      	cmp	r3, #0
 8002452:	d003      	beq.n	800245c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002458:	6878      	ldr	r0, [r7, #4]
 800245a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002460:	2b00      	cmp	r3, #0
 8002462:	d032      	beq.n	80024ca <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002468:	f003 0301 	and.w	r3, r3, #1
 800246c:	2b00      	cmp	r3, #0
 800246e:	d022      	beq.n	80024b6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2205      	movs	r2, #5
 8002474:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	681a      	ldr	r2, [r3, #0]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f022 0201 	bic.w	r2, r2, #1
 8002486:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	3301      	adds	r3, #1
 800248c:	60bb      	str	r3, [r7, #8]
 800248e:	697a      	ldr	r2, [r7, #20]
 8002490:	429a      	cmp	r2, r3
 8002492:	d307      	bcc.n	80024a4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f003 0301 	and.w	r3, r3, #1
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d1f2      	bne.n	8002488 <HAL_DMA_IRQHandler+0x2cc>
 80024a2:	e000      	b.n	80024a6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80024a4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	2201      	movs	r2, #1
 80024aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2200      	movs	r2, #0
 80024b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d005      	beq.n	80024ca <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024c2:	6878      	ldr	r0, [r7, #4]
 80024c4:	4798      	blx	r3
 80024c6:	e000      	b.n	80024ca <HAL_DMA_IRQHandler+0x30e>
        return;
 80024c8:	bf00      	nop
    }
  }
}
 80024ca:	3718      	adds	r7, #24
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bd80      	pop	{r7, pc}

080024d0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b085      	sub	sp, #20
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	3b10      	subs	r3, #16
 80024e0:	4a14      	ldr	r2, [pc, #80]	@ (8002534 <DMA_CalcBaseAndBitshift+0x64>)
 80024e2:	fba2 2303 	umull	r2, r3, r2, r3
 80024e6:	091b      	lsrs	r3, r3, #4
 80024e8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80024ea:	4a13      	ldr	r2, [pc, #76]	@ (8002538 <DMA_CalcBaseAndBitshift+0x68>)
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	4413      	add	r3, r2
 80024f0:	781b      	ldrb	r3, [r3, #0]
 80024f2:	461a      	mov	r2, r3
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	2b03      	cmp	r3, #3
 80024fc:	d909      	bls.n	8002512 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002506:	f023 0303 	bic.w	r3, r3, #3
 800250a:	1d1a      	adds	r2, r3, #4
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	659a      	str	r2, [r3, #88]	@ 0x58
 8002510:	e007      	b.n	8002522 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800251a:	f023 0303 	bic.w	r3, r3, #3
 800251e:	687a      	ldr	r2, [r7, #4]
 8002520:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002526:	4618      	mov	r0, r3
 8002528:	3714      	adds	r7, #20
 800252a:	46bd      	mov	sp, r7
 800252c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002530:	4770      	bx	lr
 8002532:	bf00      	nop
 8002534:	aaaaaaab 	.word	0xaaaaaaab
 8002538:	0805096c 	.word	0x0805096c

0800253c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800253c:	b480      	push	{r7}
 800253e:	b085      	sub	sp, #20
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002544:	2300      	movs	r3, #0
 8002546:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800254c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	699b      	ldr	r3, [r3, #24]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d11f      	bne.n	8002596 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002556:	68bb      	ldr	r3, [r7, #8]
 8002558:	2b03      	cmp	r3, #3
 800255a:	d856      	bhi.n	800260a <DMA_CheckFifoParam+0xce>
 800255c:	a201      	add	r2, pc, #4	@ (adr r2, 8002564 <DMA_CheckFifoParam+0x28>)
 800255e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002562:	bf00      	nop
 8002564:	08002575 	.word	0x08002575
 8002568:	08002587 	.word	0x08002587
 800256c:	08002575 	.word	0x08002575
 8002570:	0800260b 	.word	0x0800260b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002578:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800257c:	2b00      	cmp	r3, #0
 800257e:	d046      	beq.n	800260e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002580:	2301      	movs	r3, #1
 8002582:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002584:	e043      	b.n	800260e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800258a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800258e:	d140      	bne.n	8002612 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002590:	2301      	movs	r3, #1
 8002592:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002594:	e03d      	b.n	8002612 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	699b      	ldr	r3, [r3, #24]
 800259a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800259e:	d121      	bne.n	80025e4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	2b03      	cmp	r3, #3
 80025a4:	d837      	bhi.n	8002616 <DMA_CheckFifoParam+0xda>
 80025a6:	a201      	add	r2, pc, #4	@ (adr r2, 80025ac <DMA_CheckFifoParam+0x70>)
 80025a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025ac:	080025bd 	.word	0x080025bd
 80025b0:	080025c3 	.word	0x080025c3
 80025b4:	080025bd 	.word	0x080025bd
 80025b8:	080025d5 	.word	0x080025d5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80025bc:	2301      	movs	r3, #1
 80025be:	73fb      	strb	r3, [r7, #15]
      break;
 80025c0:	e030      	b.n	8002624 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025c6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d025      	beq.n	800261a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80025ce:	2301      	movs	r3, #1
 80025d0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025d2:	e022      	b.n	800261a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025d8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80025dc:	d11f      	bne.n	800261e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80025de:	2301      	movs	r3, #1
 80025e0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80025e2:	e01c      	b.n	800261e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80025e4:	68bb      	ldr	r3, [r7, #8]
 80025e6:	2b02      	cmp	r3, #2
 80025e8:	d903      	bls.n	80025f2 <DMA_CheckFifoParam+0xb6>
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	2b03      	cmp	r3, #3
 80025ee:	d003      	beq.n	80025f8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80025f0:	e018      	b.n	8002624 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	73fb      	strb	r3, [r7, #15]
      break;
 80025f6:	e015      	b.n	8002624 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025fc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002600:	2b00      	cmp	r3, #0
 8002602:	d00e      	beq.n	8002622 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002604:	2301      	movs	r3, #1
 8002606:	73fb      	strb	r3, [r7, #15]
      break;
 8002608:	e00b      	b.n	8002622 <DMA_CheckFifoParam+0xe6>
      break;
 800260a:	bf00      	nop
 800260c:	e00a      	b.n	8002624 <DMA_CheckFifoParam+0xe8>
      break;
 800260e:	bf00      	nop
 8002610:	e008      	b.n	8002624 <DMA_CheckFifoParam+0xe8>
      break;
 8002612:	bf00      	nop
 8002614:	e006      	b.n	8002624 <DMA_CheckFifoParam+0xe8>
      break;
 8002616:	bf00      	nop
 8002618:	e004      	b.n	8002624 <DMA_CheckFifoParam+0xe8>
      break;
 800261a:	bf00      	nop
 800261c:	e002      	b.n	8002624 <DMA_CheckFifoParam+0xe8>
      break;   
 800261e:	bf00      	nop
 8002620:	e000      	b.n	8002624 <DMA_CheckFifoParam+0xe8>
      break;
 8002622:	bf00      	nop
    }
  } 
  
  return status; 
 8002624:	7bfb      	ldrb	r3, [r7, #15]
}
 8002626:	4618      	mov	r0, r3
 8002628:	3714      	adds	r7, #20
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr
 8002632:	bf00      	nop

08002634 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002634:	b480      	push	{r7}
 8002636:	b089      	sub	sp, #36	@ 0x24
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
 800263c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800263e:	2300      	movs	r3, #0
 8002640:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002642:	2300      	movs	r3, #0
 8002644:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002646:	2300      	movs	r3, #0
 8002648:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800264a:	2300      	movs	r3, #0
 800264c:	61fb      	str	r3, [r7, #28]
 800264e:	e177      	b.n	8002940 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002650:	2201      	movs	r2, #1
 8002652:	69fb      	ldr	r3, [r7, #28]
 8002654:	fa02 f303 	lsl.w	r3, r2, r3
 8002658:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	697a      	ldr	r2, [r7, #20]
 8002660:	4013      	ands	r3, r2
 8002662:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002664:	693a      	ldr	r2, [r7, #16]
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	429a      	cmp	r2, r3
 800266a:	f040 8166 	bne.w	800293a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	f003 0303 	and.w	r3, r3, #3
 8002676:	2b01      	cmp	r3, #1
 8002678:	d005      	beq.n	8002686 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002682:	2b02      	cmp	r3, #2
 8002684:	d130      	bne.n	80026e8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	689b      	ldr	r3, [r3, #8]
 800268a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800268c:	69fb      	ldr	r3, [r7, #28]
 800268e:	005b      	lsls	r3, r3, #1
 8002690:	2203      	movs	r2, #3
 8002692:	fa02 f303 	lsl.w	r3, r2, r3
 8002696:	43db      	mvns	r3, r3
 8002698:	69ba      	ldr	r2, [r7, #24]
 800269a:	4013      	ands	r3, r2
 800269c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	68da      	ldr	r2, [r3, #12]
 80026a2:	69fb      	ldr	r3, [r7, #28]
 80026a4:	005b      	lsls	r3, r3, #1
 80026a6:	fa02 f303 	lsl.w	r3, r2, r3
 80026aa:	69ba      	ldr	r2, [r7, #24]
 80026ac:	4313      	orrs	r3, r2
 80026ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	69ba      	ldr	r2, [r7, #24]
 80026b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80026bc:	2201      	movs	r2, #1
 80026be:	69fb      	ldr	r3, [r7, #28]
 80026c0:	fa02 f303 	lsl.w	r3, r2, r3
 80026c4:	43db      	mvns	r3, r3
 80026c6:	69ba      	ldr	r2, [r7, #24]
 80026c8:	4013      	ands	r3, r2
 80026ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	091b      	lsrs	r3, r3, #4
 80026d2:	f003 0201 	and.w	r2, r3, #1
 80026d6:	69fb      	ldr	r3, [r7, #28]
 80026d8:	fa02 f303 	lsl.w	r3, r2, r3
 80026dc:	69ba      	ldr	r2, [r7, #24]
 80026de:	4313      	orrs	r3, r2
 80026e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	69ba      	ldr	r2, [r7, #24]
 80026e6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	f003 0303 	and.w	r3, r3, #3
 80026f0:	2b03      	cmp	r3, #3
 80026f2:	d017      	beq.n	8002724 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	68db      	ldr	r3, [r3, #12]
 80026f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80026fa:	69fb      	ldr	r3, [r7, #28]
 80026fc:	005b      	lsls	r3, r3, #1
 80026fe:	2203      	movs	r2, #3
 8002700:	fa02 f303 	lsl.w	r3, r2, r3
 8002704:	43db      	mvns	r3, r3
 8002706:	69ba      	ldr	r2, [r7, #24]
 8002708:	4013      	ands	r3, r2
 800270a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	689a      	ldr	r2, [r3, #8]
 8002710:	69fb      	ldr	r3, [r7, #28]
 8002712:	005b      	lsls	r3, r3, #1
 8002714:	fa02 f303 	lsl.w	r3, r2, r3
 8002718:	69ba      	ldr	r2, [r7, #24]
 800271a:	4313      	orrs	r3, r2
 800271c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	69ba      	ldr	r2, [r7, #24]
 8002722:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	f003 0303 	and.w	r3, r3, #3
 800272c:	2b02      	cmp	r3, #2
 800272e:	d123      	bne.n	8002778 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002730:	69fb      	ldr	r3, [r7, #28]
 8002732:	08da      	lsrs	r2, r3, #3
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	3208      	adds	r2, #8
 8002738:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800273c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800273e:	69fb      	ldr	r3, [r7, #28]
 8002740:	f003 0307 	and.w	r3, r3, #7
 8002744:	009b      	lsls	r3, r3, #2
 8002746:	220f      	movs	r2, #15
 8002748:	fa02 f303 	lsl.w	r3, r2, r3
 800274c:	43db      	mvns	r3, r3
 800274e:	69ba      	ldr	r2, [r7, #24]
 8002750:	4013      	ands	r3, r2
 8002752:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	691a      	ldr	r2, [r3, #16]
 8002758:	69fb      	ldr	r3, [r7, #28]
 800275a:	f003 0307 	and.w	r3, r3, #7
 800275e:	009b      	lsls	r3, r3, #2
 8002760:	fa02 f303 	lsl.w	r3, r2, r3
 8002764:	69ba      	ldr	r2, [r7, #24]
 8002766:	4313      	orrs	r3, r2
 8002768:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800276a:	69fb      	ldr	r3, [r7, #28]
 800276c:	08da      	lsrs	r2, r3, #3
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	3208      	adds	r2, #8
 8002772:	69b9      	ldr	r1, [r7, #24]
 8002774:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800277e:	69fb      	ldr	r3, [r7, #28]
 8002780:	005b      	lsls	r3, r3, #1
 8002782:	2203      	movs	r2, #3
 8002784:	fa02 f303 	lsl.w	r3, r2, r3
 8002788:	43db      	mvns	r3, r3
 800278a:	69ba      	ldr	r2, [r7, #24]
 800278c:	4013      	ands	r3, r2
 800278e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	f003 0203 	and.w	r2, r3, #3
 8002798:	69fb      	ldr	r3, [r7, #28]
 800279a:	005b      	lsls	r3, r3, #1
 800279c:	fa02 f303 	lsl.w	r3, r2, r3
 80027a0:	69ba      	ldr	r2, [r7, #24]
 80027a2:	4313      	orrs	r3, r2
 80027a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	69ba      	ldr	r2, [r7, #24]
 80027aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	f000 80c0 	beq.w	800293a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027ba:	2300      	movs	r3, #0
 80027bc:	60fb      	str	r3, [r7, #12]
 80027be:	4b66      	ldr	r3, [pc, #408]	@ (8002958 <HAL_GPIO_Init+0x324>)
 80027c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027c2:	4a65      	ldr	r2, [pc, #404]	@ (8002958 <HAL_GPIO_Init+0x324>)
 80027c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80027c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80027ca:	4b63      	ldr	r3, [pc, #396]	@ (8002958 <HAL_GPIO_Init+0x324>)
 80027cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027d2:	60fb      	str	r3, [r7, #12]
 80027d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80027d6:	4a61      	ldr	r2, [pc, #388]	@ (800295c <HAL_GPIO_Init+0x328>)
 80027d8:	69fb      	ldr	r3, [r7, #28]
 80027da:	089b      	lsrs	r3, r3, #2
 80027dc:	3302      	adds	r3, #2
 80027de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80027e4:	69fb      	ldr	r3, [r7, #28]
 80027e6:	f003 0303 	and.w	r3, r3, #3
 80027ea:	009b      	lsls	r3, r3, #2
 80027ec:	220f      	movs	r2, #15
 80027ee:	fa02 f303 	lsl.w	r3, r2, r3
 80027f2:	43db      	mvns	r3, r3
 80027f4:	69ba      	ldr	r2, [r7, #24]
 80027f6:	4013      	ands	r3, r2
 80027f8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	4a58      	ldr	r2, [pc, #352]	@ (8002960 <HAL_GPIO_Init+0x32c>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d037      	beq.n	8002872 <HAL_GPIO_Init+0x23e>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	4a57      	ldr	r2, [pc, #348]	@ (8002964 <HAL_GPIO_Init+0x330>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d031      	beq.n	800286e <HAL_GPIO_Init+0x23a>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	4a56      	ldr	r2, [pc, #344]	@ (8002968 <HAL_GPIO_Init+0x334>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d02b      	beq.n	800286a <HAL_GPIO_Init+0x236>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	4a55      	ldr	r2, [pc, #340]	@ (800296c <HAL_GPIO_Init+0x338>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d025      	beq.n	8002866 <HAL_GPIO_Init+0x232>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	4a54      	ldr	r2, [pc, #336]	@ (8002970 <HAL_GPIO_Init+0x33c>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d01f      	beq.n	8002862 <HAL_GPIO_Init+0x22e>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	4a53      	ldr	r2, [pc, #332]	@ (8002974 <HAL_GPIO_Init+0x340>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d019      	beq.n	800285e <HAL_GPIO_Init+0x22a>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	4a52      	ldr	r2, [pc, #328]	@ (8002978 <HAL_GPIO_Init+0x344>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d013      	beq.n	800285a <HAL_GPIO_Init+0x226>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	4a51      	ldr	r2, [pc, #324]	@ (800297c <HAL_GPIO_Init+0x348>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d00d      	beq.n	8002856 <HAL_GPIO_Init+0x222>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	4a50      	ldr	r2, [pc, #320]	@ (8002980 <HAL_GPIO_Init+0x34c>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d007      	beq.n	8002852 <HAL_GPIO_Init+0x21e>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	4a4f      	ldr	r2, [pc, #316]	@ (8002984 <HAL_GPIO_Init+0x350>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d101      	bne.n	800284e <HAL_GPIO_Init+0x21a>
 800284a:	2309      	movs	r3, #9
 800284c:	e012      	b.n	8002874 <HAL_GPIO_Init+0x240>
 800284e:	230a      	movs	r3, #10
 8002850:	e010      	b.n	8002874 <HAL_GPIO_Init+0x240>
 8002852:	2308      	movs	r3, #8
 8002854:	e00e      	b.n	8002874 <HAL_GPIO_Init+0x240>
 8002856:	2307      	movs	r3, #7
 8002858:	e00c      	b.n	8002874 <HAL_GPIO_Init+0x240>
 800285a:	2306      	movs	r3, #6
 800285c:	e00a      	b.n	8002874 <HAL_GPIO_Init+0x240>
 800285e:	2305      	movs	r3, #5
 8002860:	e008      	b.n	8002874 <HAL_GPIO_Init+0x240>
 8002862:	2304      	movs	r3, #4
 8002864:	e006      	b.n	8002874 <HAL_GPIO_Init+0x240>
 8002866:	2303      	movs	r3, #3
 8002868:	e004      	b.n	8002874 <HAL_GPIO_Init+0x240>
 800286a:	2302      	movs	r3, #2
 800286c:	e002      	b.n	8002874 <HAL_GPIO_Init+0x240>
 800286e:	2301      	movs	r3, #1
 8002870:	e000      	b.n	8002874 <HAL_GPIO_Init+0x240>
 8002872:	2300      	movs	r3, #0
 8002874:	69fa      	ldr	r2, [r7, #28]
 8002876:	f002 0203 	and.w	r2, r2, #3
 800287a:	0092      	lsls	r2, r2, #2
 800287c:	4093      	lsls	r3, r2
 800287e:	69ba      	ldr	r2, [r7, #24]
 8002880:	4313      	orrs	r3, r2
 8002882:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002884:	4935      	ldr	r1, [pc, #212]	@ (800295c <HAL_GPIO_Init+0x328>)
 8002886:	69fb      	ldr	r3, [r7, #28]
 8002888:	089b      	lsrs	r3, r3, #2
 800288a:	3302      	adds	r3, #2
 800288c:	69ba      	ldr	r2, [r7, #24]
 800288e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002892:	4b3d      	ldr	r3, [pc, #244]	@ (8002988 <HAL_GPIO_Init+0x354>)
 8002894:	689b      	ldr	r3, [r3, #8]
 8002896:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002898:	693b      	ldr	r3, [r7, #16]
 800289a:	43db      	mvns	r3, r3
 800289c:	69ba      	ldr	r2, [r7, #24]
 800289e:	4013      	ands	r3, r2
 80028a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d003      	beq.n	80028b6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80028ae:	69ba      	ldr	r2, [r7, #24]
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	4313      	orrs	r3, r2
 80028b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80028b6:	4a34      	ldr	r2, [pc, #208]	@ (8002988 <HAL_GPIO_Init+0x354>)
 80028b8:	69bb      	ldr	r3, [r7, #24]
 80028ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80028bc:	4b32      	ldr	r3, [pc, #200]	@ (8002988 <HAL_GPIO_Init+0x354>)
 80028be:	68db      	ldr	r3, [r3, #12]
 80028c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	43db      	mvns	r3, r3
 80028c6:	69ba      	ldr	r2, [r7, #24]
 80028c8:	4013      	ands	r3, r2
 80028ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d003      	beq.n	80028e0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80028d8:	69ba      	ldr	r2, [r7, #24]
 80028da:	693b      	ldr	r3, [r7, #16]
 80028dc:	4313      	orrs	r3, r2
 80028de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80028e0:	4a29      	ldr	r2, [pc, #164]	@ (8002988 <HAL_GPIO_Init+0x354>)
 80028e2:	69bb      	ldr	r3, [r7, #24]
 80028e4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80028e6:	4b28      	ldr	r3, [pc, #160]	@ (8002988 <HAL_GPIO_Init+0x354>)
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028ec:	693b      	ldr	r3, [r7, #16]
 80028ee:	43db      	mvns	r3, r3
 80028f0:	69ba      	ldr	r2, [r7, #24]
 80028f2:	4013      	ands	r3, r2
 80028f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d003      	beq.n	800290a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002902:	69ba      	ldr	r2, [r7, #24]
 8002904:	693b      	ldr	r3, [r7, #16]
 8002906:	4313      	orrs	r3, r2
 8002908:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800290a:	4a1f      	ldr	r2, [pc, #124]	@ (8002988 <HAL_GPIO_Init+0x354>)
 800290c:	69bb      	ldr	r3, [r7, #24]
 800290e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002910:	4b1d      	ldr	r3, [pc, #116]	@ (8002988 <HAL_GPIO_Init+0x354>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002916:	693b      	ldr	r3, [r7, #16]
 8002918:	43db      	mvns	r3, r3
 800291a:	69ba      	ldr	r2, [r7, #24]
 800291c:	4013      	ands	r3, r2
 800291e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002928:	2b00      	cmp	r3, #0
 800292a:	d003      	beq.n	8002934 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800292c:	69ba      	ldr	r2, [r7, #24]
 800292e:	693b      	ldr	r3, [r7, #16]
 8002930:	4313      	orrs	r3, r2
 8002932:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002934:	4a14      	ldr	r2, [pc, #80]	@ (8002988 <HAL_GPIO_Init+0x354>)
 8002936:	69bb      	ldr	r3, [r7, #24]
 8002938:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800293a:	69fb      	ldr	r3, [r7, #28]
 800293c:	3301      	adds	r3, #1
 800293e:	61fb      	str	r3, [r7, #28]
 8002940:	69fb      	ldr	r3, [r7, #28]
 8002942:	2b0f      	cmp	r3, #15
 8002944:	f67f ae84 	bls.w	8002650 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002948:	bf00      	nop
 800294a:	bf00      	nop
 800294c:	3724      	adds	r7, #36	@ 0x24
 800294e:	46bd      	mov	sp, r7
 8002950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002954:	4770      	bx	lr
 8002956:	bf00      	nop
 8002958:	40023800 	.word	0x40023800
 800295c:	40013800 	.word	0x40013800
 8002960:	40020000 	.word	0x40020000
 8002964:	40020400 	.word	0x40020400
 8002968:	40020800 	.word	0x40020800
 800296c:	40020c00 	.word	0x40020c00
 8002970:	40021000 	.word	0x40021000
 8002974:	40021400 	.word	0x40021400
 8002978:	40021800 	.word	0x40021800
 800297c:	40021c00 	.word	0x40021c00
 8002980:	40022000 	.word	0x40022000
 8002984:	40022400 	.word	0x40022400
 8002988:	40013c00 	.word	0x40013c00

0800298c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800298c:	b480      	push	{r7}
 800298e:	b085      	sub	sp, #20
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
 8002994:	460b      	mov	r3, r1
 8002996:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	691a      	ldr	r2, [r3, #16]
 800299c:	887b      	ldrh	r3, [r7, #2]
 800299e:	4013      	ands	r3, r2
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d002      	beq.n	80029aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80029a4:	2301      	movs	r3, #1
 80029a6:	73fb      	strb	r3, [r7, #15]
 80029a8:	e001      	b.n	80029ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80029aa:	2300      	movs	r3, #0
 80029ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80029ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	3714      	adds	r7, #20
 80029b4:	46bd      	mov	sp, r7
 80029b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ba:	4770      	bx	lr

080029bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029bc:	b480      	push	{r7}
 80029be:	b083      	sub	sp, #12
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
 80029c4:	460b      	mov	r3, r1
 80029c6:	807b      	strh	r3, [r7, #2]
 80029c8:	4613      	mov	r3, r2
 80029ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80029cc:	787b      	ldrb	r3, [r7, #1]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d003      	beq.n	80029da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029d2:	887a      	ldrh	r2, [r7, #2]
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80029d8:	e003      	b.n	80029e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80029da:	887b      	ldrh	r3, [r7, #2]
 80029dc:	041a      	lsls	r2, r3, #16
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	619a      	str	r2, [r3, #24]
}
 80029e2:	bf00      	nop
 80029e4:	370c      	adds	r7, #12
 80029e6:	46bd      	mov	sp, r7
 80029e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ec:	4770      	bx	lr
	...

080029f0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b082      	sub	sp, #8
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	4603      	mov	r3, r0
 80029f8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80029fa:	4b08      	ldr	r3, [pc, #32]	@ (8002a1c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80029fc:	695a      	ldr	r2, [r3, #20]
 80029fe:	88fb      	ldrh	r3, [r7, #6]
 8002a00:	4013      	ands	r3, r2
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d006      	beq.n	8002a14 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002a06:	4a05      	ldr	r2, [pc, #20]	@ (8002a1c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002a08:	88fb      	ldrh	r3, [r7, #6]
 8002a0a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002a0c:	88fb      	ldrh	r3, [r7, #6]
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f000 f806 	bl	8002a20 <HAL_GPIO_EXTI_Callback>
  }
}
 8002a14:	bf00      	nop
 8002a16:	3708      	adds	r7, #8
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bd80      	pop	{r7, pc}
 8002a1c:	40013c00 	.word	0x40013c00

08002a20 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b083      	sub	sp, #12
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	4603      	mov	r3, r0
 8002a28:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002a2a:	bf00      	nop
 8002a2c:	370c      	adds	r7, #12
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a34:	4770      	bx	lr
	...

08002a38 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b082      	sub	sp, #8
 8002a3c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002a42:	2300      	movs	r3, #0
 8002a44:	603b      	str	r3, [r7, #0]
 8002a46:	4b20      	ldr	r3, [pc, #128]	@ (8002ac8 <HAL_PWREx_EnableOverDrive+0x90>)
 8002a48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a4a:	4a1f      	ldr	r2, [pc, #124]	@ (8002ac8 <HAL_PWREx_EnableOverDrive+0x90>)
 8002a4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a50:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a52:	4b1d      	ldr	r3, [pc, #116]	@ (8002ac8 <HAL_PWREx_EnableOverDrive+0x90>)
 8002a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a5a:	603b      	str	r3, [r7, #0]
 8002a5c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002a5e:	4b1b      	ldr	r3, [pc, #108]	@ (8002acc <HAL_PWREx_EnableOverDrive+0x94>)
 8002a60:	2201      	movs	r2, #1
 8002a62:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a64:	f7ff f9ba 	bl	8001ddc <HAL_GetTick>
 8002a68:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002a6a:	e009      	b.n	8002a80 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002a6c:	f7ff f9b6 	bl	8001ddc <HAL_GetTick>
 8002a70:	4602      	mov	r2, r0
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	1ad3      	subs	r3, r2, r3
 8002a76:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002a7a:	d901      	bls.n	8002a80 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8002a7c:	2303      	movs	r3, #3
 8002a7e:	e01f      	b.n	8002ac0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002a80:	4b13      	ldr	r3, [pc, #76]	@ (8002ad0 <HAL_PWREx_EnableOverDrive+0x98>)
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a8c:	d1ee      	bne.n	8002a6c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002a8e:	4b11      	ldr	r3, [pc, #68]	@ (8002ad4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002a90:	2201      	movs	r2, #1
 8002a92:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a94:	f7ff f9a2 	bl	8001ddc <HAL_GetTick>
 8002a98:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002a9a:	e009      	b.n	8002ab0 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002a9c:	f7ff f99e 	bl	8001ddc <HAL_GetTick>
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	1ad3      	subs	r3, r2, r3
 8002aa6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002aaa:	d901      	bls.n	8002ab0 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8002aac:	2303      	movs	r3, #3
 8002aae:	e007      	b.n	8002ac0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002ab0:	4b07      	ldr	r3, [pc, #28]	@ (8002ad0 <HAL_PWREx_EnableOverDrive+0x98>)
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ab8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002abc:	d1ee      	bne.n	8002a9c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8002abe:	2300      	movs	r3, #0
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	3708      	adds	r7, #8
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}
 8002ac8:	40023800 	.word	0x40023800
 8002acc:	420e0040 	.word	0x420e0040
 8002ad0:	40007000 	.word	0x40007000
 8002ad4:	420e0044 	.word	0x420e0044

08002ad8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b086      	sub	sp, #24
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d101      	bne.n	8002aea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	e267      	b.n	8002fba <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f003 0301 	and.w	r3, r3, #1
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d075      	beq.n	8002be2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002af6:	4b88      	ldr	r3, [pc, #544]	@ (8002d18 <HAL_RCC_OscConfig+0x240>)
 8002af8:	689b      	ldr	r3, [r3, #8]
 8002afa:	f003 030c 	and.w	r3, r3, #12
 8002afe:	2b04      	cmp	r3, #4
 8002b00:	d00c      	beq.n	8002b1c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b02:	4b85      	ldr	r3, [pc, #532]	@ (8002d18 <HAL_RCC_OscConfig+0x240>)
 8002b04:	689b      	ldr	r3, [r3, #8]
 8002b06:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002b0a:	2b08      	cmp	r3, #8
 8002b0c:	d112      	bne.n	8002b34 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b0e:	4b82      	ldr	r3, [pc, #520]	@ (8002d18 <HAL_RCC_OscConfig+0x240>)
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b16:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002b1a:	d10b      	bne.n	8002b34 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b1c:	4b7e      	ldr	r3, [pc, #504]	@ (8002d18 <HAL_RCC_OscConfig+0x240>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d05b      	beq.n	8002be0 <HAL_RCC_OscConfig+0x108>
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d157      	bne.n	8002be0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002b30:	2301      	movs	r3, #1
 8002b32:	e242      	b.n	8002fba <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b3c:	d106      	bne.n	8002b4c <HAL_RCC_OscConfig+0x74>
 8002b3e:	4b76      	ldr	r3, [pc, #472]	@ (8002d18 <HAL_RCC_OscConfig+0x240>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4a75      	ldr	r2, [pc, #468]	@ (8002d18 <HAL_RCC_OscConfig+0x240>)
 8002b44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b48:	6013      	str	r3, [r2, #0]
 8002b4a:	e01d      	b.n	8002b88 <HAL_RCC_OscConfig+0xb0>
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b54:	d10c      	bne.n	8002b70 <HAL_RCC_OscConfig+0x98>
 8002b56:	4b70      	ldr	r3, [pc, #448]	@ (8002d18 <HAL_RCC_OscConfig+0x240>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4a6f      	ldr	r2, [pc, #444]	@ (8002d18 <HAL_RCC_OscConfig+0x240>)
 8002b5c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b60:	6013      	str	r3, [r2, #0]
 8002b62:	4b6d      	ldr	r3, [pc, #436]	@ (8002d18 <HAL_RCC_OscConfig+0x240>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a6c      	ldr	r2, [pc, #432]	@ (8002d18 <HAL_RCC_OscConfig+0x240>)
 8002b68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b6c:	6013      	str	r3, [r2, #0]
 8002b6e:	e00b      	b.n	8002b88 <HAL_RCC_OscConfig+0xb0>
 8002b70:	4b69      	ldr	r3, [pc, #420]	@ (8002d18 <HAL_RCC_OscConfig+0x240>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a68      	ldr	r2, [pc, #416]	@ (8002d18 <HAL_RCC_OscConfig+0x240>)
 8002b76:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b7a:	6013      	str	r3, [r2, #0]
 8002b7c:	4b66      	ldr	r3, [pc, #408]	@ (8002d18 <HAL_RCC_OscConfig+0x240>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a65      	ldr	r2, [pc, #404]	@ (8002d18 <HAL_RCC_OscConfig+0x240>)
 8002b82:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b86:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d013      	beq.n	8002bb8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b90:	f7ff f924 	bl	8001ddc <HAL_GetTick>
 8002b94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b96:	e008      	b.n	8002baa <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b98:	f7ff f920 	bl	8001ddc <HAL_GetTick>
 8002b9c:	4602      	mov	r2, r0
 8002b9e:	693b      	ldr	r3, [r7, #16]
 8002ba0:	1ad3      	subs	r3, r2, r3
 8002ba2:	2b64      	cmp	r3, #100	@ 0x64
 8002ba4:	d901      	bls.n	8002baa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002ba6:	2303      	movs	r3, #3
 8002ba8:	e207      	b.n	8002fba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002baa:	4b5b      	ldr	r3, [pc, #364]	@ (8002d18 <HAL_RCC_OscConfig+0x240>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d0f0      	beq.n	8002b98 <HAL_RCC_OscConfig+0xc0>
 8002bb6:	e014      	b.n	8002be2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bb8:	f7ff f910 	bl	8001ddc <HAL_GetTick>
 8002bbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bbe:	e008      	b.n	8002bd2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bc0:	f7ff f90c 	bl	8001ddc <HAL_GetTick>
 8002bc4:	4602      	mov	r2, r0
 8002bc6:	693b      	ldr	r3, [r7, #16]
 8002bc8:	1ad3      	subs	r3, r2, r3
 8002bca:	2b64      	cmp	r3, #100	@ 0x64
 8002bcc:	d901      	bls.n	8002bd2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002bce:	2303      	movs	r3, #3
 8002bd0:	e1f3      	b.n	8002fba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bd2:	4b51      	ldr	r3, [pc, #324]	@ (8002d18 <HAL_RCC_OscConfig+0x240>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d1f0      	bne.n	8002bc0 <HAL_RCC_OscConfig+0xe8>
 8002bde:	e000      	b.n	8002be2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002be0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f003 0302 	and.w	r3, r3, #2
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d063      	beq.n	8002cb6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002bee:	4b4a      	ldr	r3, [pc, #296]	@ (8002d18 <HAL_RCC_OscConfig+0x240>)
 8002bf0:	689b      	ldr	r3, [r3, #8]
 8002bf2:	f003 030c 	and.w	r3, r3, #12
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d00b      	beq.n	8002c12 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002bfa:	4b47      	ldr	r3, [pc, #284]	@ (8002d18 <HAL_RCC_OscConfig+0x240>)
 8002bfc:	689b      	ldr	r3, [r3, #8]
 8002bfe:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002c02:	2b08      	cmp	r3, #8
 8002c04:	d11c      	bne.n	8002c40 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c06:	4b44      	ldr	r3, [pc, #272]	@ (8002d18 <HAL_RCC_OscConfig+0x240>)
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d116      	bne.n	8002c40 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c12:	4b41      	ldr	r3, [pc, #260]	@ (8002d18 <HAL_RCC_OscConfig+0x240>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f003 0302 	and.w	r3, r3, #2
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d005      	beq.n	8002c2a <HAL_RCC_OscConfig+0x152>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	68db      	ldr	r3, [r3, #12]
 8002c22:	2b01      	cmp	r3, #1
 8002c24:	d001      	beq.n	8002c2a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002c26:	2301      	movs	r3, #1
 8002c28:	e1c7      	b.n	8002fba <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c2a:	4b3b      	ldr	r3, [pc, #236]	@ (8002d18 <HAL_RCC_OscConfig+0x240>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	691b      	ldr	r3, [r3, #16]
 8002c36:	00db      	lsls	r3, r3, #3
 8002c38:	4937      	ldr	r1, [pc, #220]	@ (8002d18 <HAL_RCC_OscConfig+0x240>)
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c3e:	e03a      	b.n	8002cb6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	68db      	ldr	r3, [r3, #12]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d020      	beq.n	8002c8a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c48:	4b34      	ldr	r3, [pc, #208]	@ (8002d1c <HAL_RCC_OscConfig+0x244>)
 8002c4a:	2201      	movs	r2, #1
 8002c4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c4e:	f7ff f8c5 	bl	8001ddc <HAL_GetTick>
 8002c52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c54:	e008      	b.n	8002c68 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c56:	f7ff f8c1 	bl	8001ddc <HAL_GetTick>
 8002c5a:	4602      	mov	r2, r0
 8002c5c:	693b      	ldr	r3, [r7, #16]
 8002c5e:	1ad3      	subs	r3, r2, r3
 8002c60:	2b02      	cmp	r3, #2
 8002c62:	d901      	bls.n	8002c68 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002c64:	2303      	movs	r3, #3
 8002c66:	e1a8      	b.n	8002fba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c68:	4b2b      	ldr	r3, [pc, #172]	@ (8002d18 <HAL_RCC_OscConfig+0x240>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f003 0302 	and.w	r3, r3, #2
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d0f0      	beq.n	8002c56 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c74:	4b28      	ldr	r3, [pc, #160]	@ (8002d18 <HAL_RCC_OscConfig+0x240>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	691b      	ldr	r3, [r3, #16]
 8002c80:	00db      	lsls	r3, r3, #3
 8002c82:	4925      	ldr	r1, [pc, #148]	@ (8002d18 <HAL_RCC_OscConfig+0x240>)
 8002c84:	4313      	orrs	r3, r2
 8002c86:	600b      	str	r3, [r1, #0]
 8002c88:	e015      	b.n	8002cb6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c8a:	4b24      	ldr	r3, [pc, #144]	@ (8002d1c <HAL_RCC_OscConfig+0x244>)
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c90:	f7ff f8a4 	bl	8001ddc <HAL_GetTick>
 8002c94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c96:	e008      	b.n	8002caa <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c98:	f7ff f8a0 	bl	8001ddc <HAL_GetTick>
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	1ad3      	subs	r3, r2, r3
 8002ca2:	2b02      	cmp	r3, #2
 8002ca4:	d901      	bls.n	8002caa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002ca6:	2303      	movs	r3, #3
 8002ca8:	e187      	b.n	8002fba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002caa:	4b1b      	ldr	r3, [pc, #108]	@ (8002d18 <HAL_RCC_OscConfig+0x240>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f003 0302 	and.w	r3, r3, #2
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d1f0      	bne.n	8002c98 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f003 0308 	and.w	r3, r3, #8
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d036      	beq.n	8002d30 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	695b      	ldr	r3, [r3, #20]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d016      	beq.n	8002cf8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002cca:	4b15      	ldr	r3, [pc, #84]	@ (8002d20 <HAL_RCC_OscConfig+0x248>)
 8002ccc:	2201      	movs	r2, #1
 8002cce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cd0:	f7ff f884 	bl	8001ddc <HAL_GetTick>
 8002cd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cd6:	e008      	b.n	8002cea <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cd8:	f7ff f880 	bl	8001ddc <HAL_GetTick>
 8002cdc:	4602      	mov	r2, r0
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	1ad3      	subs	r3, r2, r3
 8002ce2:	2b02      	cmp	r3, #2
 8002ce4:	d901      	bls.n	8002cea <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002ce6:	2303      	movs	r3, #3
 8002ce8:	e167      	b.n	8002fba <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cea:	4b0b      	ldr	r3, [pc, #44]	@ (8002d18 <HAL_RCC_OscConfig+0x240>)
 8002cec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002cee:	f003 0302 	and.w	r3, r3, #2
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d0f0      	beq.n	8002cd8 <HAL_RCC_OscConfig+0x200>
 8002cf6:	e01b      	b.n	8002d30 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002cf8:	4b09      	ldr	r3, [pc, #36]	@ (8002d20 <HAL_RCC_OscConfig+0x248>)
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cfe:	f7ff f86d 	bl	8001ddc <HAL_GetTick>
 8002d02:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d04:	e00e      	b.n	8002d24 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d06:	f7ff f869 	bl	8001ddc <HAL_GetTick>
 8002d0a:	4602      	mov	r2, r0
 8002d0c:	693b      	ldr	r3, [r7, #16]
 8002d0e:	1ad3      	subs	r3, r2, r3
 8002d10:	2b02      	cmp	r3, #2
 8002d12:	d907      	bls.n	8002d24 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002d14:	2303      	movs	r3, #3
 8002d16:	e150      	b.n	8002fba <HAL_RCC_OscConfig+0x4e2>
 8002d18:	40023800 	.word	0x40023800
 8002d1c:	42470000 	.word	0x42470000
 8002d20:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d24:	4b88      	ldr	r3, [pc, #544]	@ (8002f48 <HAL_RCC_OscConfig+0x470>)
 8002d26:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d28:	f003 0302 	and.w	r3, r3, #2
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d1ea      	bne.n	8002d06 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f003 0304 	and.w	r3, r3, #4
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	f000 8097 	beq.w	8002e6c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d42:	4b81      	ldr	r3, [pc, #516]	@ (8002f48 <HAL_RCC_OscConfig+0x470>)
 8002d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d10f      	bne.n	8002d6e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d4e:	2300      	movs	r3, #0
 8002d50:	60bb      	str	r3, [r7, #8]
 8002d52:	4b7d      	ldr	r3, [pc, #500]	@ (8002f48 <HAL_RCC_OscConfig+0x470>)
 8002d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d56:	4a7c      	ldr	r2, [pc, #496]	@ (8002f48 <HAL_RCC_OscConfig+0x470>)
 8002d58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d5e:	4b7a      	ldr	r3, [pc, #488]	@ (8002f48 <HAL_RCC_OscConfig+0x470>)
 8002d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d66:	60bb      	str	r3, [r7, #8]
 8002d68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d6e:	4b77      	ldr	r3, [pc, #476]	@ (8002f4c <HAL_RCC_OscConfig+0x474>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d118      	bne.n	8002dac <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d7a:	4b74      	ldr	r3, [pc, #464]	@ (8002f4c <HAL_RCC_OscConfig+0x474>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a73      	ldr	r2, [pc, #460]	@ (8002f4c <HAL_RCC_OscConfig+0x474>)
 8002d80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d84:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d86:	f7ff f829 	bl	8001ddc <HAL_GetTick>
 8002d8a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d8c:	e008      	b.n	8002da0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d8e:	f7ff f825 	bl	8001ddc <HAL_GetTick>
 8002d92:	4602      	mov	r2, r0
 8002d94:	693b      	ldr	r3, [r7, #16]
 8002d96:	1ad3      	subs	r3, r2, r3
 8002d98:	2b02      	cmp	r3, #2
 8002d9a:	d901      	bls.n	8002da0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002d9c:	2303      	movs	r3, #3
 8002d9e:	e10c      	b.n	8002fba <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002da0:	4b6a      	ldr	r3, [pc, #424]	@ (8002f4c <HAL_RCC_OscConfig+0x474>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d0f0      	beq.n	8002d8e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	689b      	ldr	r3, [r3, #8]
 8002db0:	2b01      	cmp	r3, #1
 8002db2:	d106      	bne.n	8002dc2 <HAL_RCC_OscConfig+0x2ea>
 8002db4:	4b64      	ldr	r3, [pc, #400]	@ (8002f48 <HAL_RCC_OscConfig+0x470>)
 8002db6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002db8:	4a63      	ldr	r2, [pc, #396]	@ (8002f48 <HAL_RCC_OscConfig+0x470>)
 8002dba:	f043 0301 	orr.w	r3, r3, #1
 8002dbe:	6713      	str	r3, [r2, #112]	@ 0x70
 8002dc0:	e01c      	b.n	8002dfc <HAL_RCC_OscConfig+0x324>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	2b05      	cmp	r3, #5
 8002dc8:	d10c      	bne.n	8002de4 <HAL_RCC_OscConfig+0x30c>
 8002dca:	4b5f      	ldr	r3, [pc, #380]	@ (8002f48 <HAL_RCC_OscConfig+0x470>)
 8002dcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dce:	4a5e      	ldr	r2, [pc, #376]	@ (8002f48 <HAL_RCC_OscConfig+0x470>)
 8002dd0:	f043 0304 	orr.w	r3, r3, #4
 8002dd4:	6713      	str	r3, [r2, #112]	@ 0x70
 8002dd6:	4b5c      	ldr	r3, [pc, #368]	@ (8002f48 <HAL_RCC_OscConfig+0x470>)
 8002dd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dda:	4a5b      	ldr	r2, [pc, #364]	@ (8002f48 <HAL_RCC_OscConfig+0x470>)
 8002ddc:	f043 0301 	orr.w	r3, r3, #1
 8002de0:	6713      	str	r3, [r2, #112]	@ 0x70
 8002de2:	e00b      	b.n	8002dfc <HAL_RCC_OscConfig+0x324>
 8002de4:	4b58      	ldr	r3, [pc, #352]	@ (8002f48 <HAL_RCC_OscConfig+0x470>)
 8002de6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002de8:	4a57      	ldr	r2, [pc, #348]	@ (8002f48 <HAL_RCC_OscConfig+0x470>)
 8002dea:	f023 0301 	bic.w	r3, r3, #1
 8002dee:	6713      	str	r3, [r2, #112]	@ 0x70
 8002df0:	4b55      	ldr	r3, [pc, #340]	@ (8002f48 <HAL_RCC_OscConfig+0x470>)
 8002df2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002df4:	4a54      	ldr	r2, [pc, #336]	@ (8002f48 <HAL_RCC_OscConfig+0x470>)
 8002df6:	f023 0304 	bic.w	r3, r3, #4
 8002dfa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	689b      	ldr	r3, [r3, #8]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d015      	beq.n	8002e30 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e04:	f7fe ffea 	bl	8001ddc <HAL_GetTick>
 8002e08:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e0a:	e00a      	b.n	8002e22 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e0c:	f7fe ffe6 	bl	8001ddc <HAL_GetTick>
 8002e10:	4602      	mov	r2, r0
 8002e12:	693b      	ldr	r3, [r7, #16]
 8002e14:	1ad3      	subs	r3, r2, r3
 8002e16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d901      	bls.n	8002e22 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002e1e:	2303      	movs	r3, #3
 8002e20:	e0cb      	b.n	8002fba <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e22:	4b49      	ldr	r3, [pc, #292]	@ (8002f48 <HAL_RCC_OscConfig+0x470>)
 8002e24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e26:	f003 0302 	and.w	r3, r3, #2
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d0ee      	beq.n	8002e0c <HAL_RCC_OscConfig+0x334>
 8002e2e:	e014      	b.n	8002e5a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e30:	f7fe ffd4 	bl	8001ddc <HAL_GetTick>
 8002e34:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e36:	e00a      	b.n	8002e4e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e38:	f7fe ffd0 	bl	8001ddc <HAL_GetTick>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	693b      	ldr	r3, [r7, #16]
 8002e40:	1ad3      	subs	r3, r2, r3
 8002e42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d901      	bls.n	8002e4e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002e4a:	2303      	movs	r3, #3
 8002e4c:	e0b5      	b.n	8002fba <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e4e:	4b3e      	ldr	r3, [pc, #248]	@ (8002f48 <HAL_RCC_OscConfig+0x470>)
 8002e50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e52:	f003 0302 	and.w	r3, r3, #2
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d1ee      	bne.n	8002e38 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002e5a:	7dfb      	ldrb	r3, [r7, #23]
 8002e5c:	2b01      	cmp	r3, #1
 8002e5e:	d105      	bne.n	8002e6c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e60:	4b39      	ldr	r3, [pc, #228]	@ (8002f48 <HAL_RCC_OscConfig+0x470>)
 8002e62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e64:	4a38      	ldr	r2, [pc, #224]	@ (8002f48 <HAL_RCC_OscConfig+0x470>)
 8002e66:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e6a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	699b      	ldr	r3, [r3, #24]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	f000 80a1 	beq.w	8002fb8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002e76:	4b34      	ldr	r3, [pc, #208]	@ (8002f48 <HAL_RCC_OscConfig+0x470>)
 8002e78:	689b      	ldr	r3, [r3, #8]
 8002e7a:	f003 030c 	and.w	r3, r3, #12
 8002e7e:	2b08      	cmp	r3, #8
 8002e80:	d05c      	beq.n	8002f3c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	699b      	ldr	r3, [r3, #24]
 8002e86:	2b02      	cmp	r3, #2
 8002e88:	d141      	bne.n	8002f0e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e8a:	4b31      	ldr	r3, [pc, #196]	@ (8002f50 <HAL_RCC_OscConfig+0x478>)
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e90:	f7fe ffa4 	bl	8001ddc <HAL_GetTick>
 8002e94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e96:	e008      	b.n	8002eaa <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e98:	f7fe ffa0 	bl	8001ddc <HAL_GetTick>
 8002e9c:	4602      	mov	r2, r0
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	1ad3      	subs	r3, r2, r3
 8002ea2:	2b02      	cmp	r3, #2
 8002ea4:	d901      	bls.n	8002eaa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002ea6:	2303      	movs	r3, #3
 8002ea8:	e087      	b.n	8002fba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002eaa:	4b27      	ldr	r3, [pc, #156]	@ (8002f48 <HAL_RCC_OscConfig+0x470>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d1f0      	bne.n	8002e98 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	69da      	ldr	r2, [r3, #28]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6a1b      	ldr	r3, [r3, #32]
 8002ebe:	431a      	orrs	r2, r3
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ec4:	019b      	lsls	r3, r3, #6
 8002ec6:	431a      	orrs	r2, r3
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ecc:	085b      	lsrs	r3, r3, #1
 8002ece:	3b01      	subs	r3, #1
 8002ed0:	041b      	lsls	r3, r3, #16
 8002ed2:	431a      	orrs	r2, r3
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ed8:	061b      	lsls	r3, r3, #24
 8002eda:	491b      	ldr	r1, [pc, #108]	@ (8002f48 <HAL_RCC_OscConfig+0x470>)
 8002edc:	4313      	orrs	r3, r2
 8002ede:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ee0:	4b1b      	ldr	r3, [pc, #108]	@ (8002f50 <HAL_RCC_OscConfig+0x478>)
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ee6:	f7fe ff79 	bl	8001ddc <HAL_GetTick>
 8002eea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002eec:	e008      	b.n	8002f00 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002eee:	f7fe ff75 	bl	8001ddc <HAL_GetTick>
 8002ef2:	4602      	mov	r2, r0
 8002ef4:	693b      	ldr	r3, [r7, #16]
 8002ef6:	1ad3      	subs	r3, r2, r3
 8002ef8:	2b02      	cmp	r3, #2
 8002efa:	d901      	bls.n	8002f00 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002efc:	2303      	movs	r3, #3
 8002efe:	e05c      	b.n	8002fba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f00:	4b11      	ldr	r3, [pc, #68]	@ (8002f48 <HAL_RCC_OscConfig+0x470>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d0f0      	beq.n	8002eee <HAL_RCC_OscConfig+0x416>
 8002f0c:	e054      	b.n	8002fb8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f0e:	4b10      	ldr	r3, [pc, #64]	@ (8002f50 <HAL_RCC_OscConfig+0x478>)
 8002f10:	2200      	movs	r2, #0
 8002f12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f14:	f7fe ff62 	bl	8001ddc <HAL_GetTick>
 8002f18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f1a:	e008      	b.n	8002f2e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f1c:	f7fe ff5e 	bl	8001ddc <HAL_GetTick>
 8002f20:	4602      	mov	r2, r0
 8002f22:	693b      	ldr	r3, [r7, #16]
 8002f24:	1ad3      	subs	r3, r2, r3
 8002f26:	2b02      	cmp	r3, #2
 8002f28:	d901      	bls.n	8002f2e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002f2a:	2303      	movs	r3, #3
 8002f2c:	e045      	b.n	8002fba <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f2e:	4b06      	ldr	r3, [pc, #24]	@ (8002f48 <HAL_RCC_OscConfig+0x470>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d1f0      	bne.n	8002f1c <HAL_RCC_OscConfig+0x444>
 8002f3a:	e03d      	b.n	8002fb8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	699b      	ldr	r3, [r3, #24]
 8002f40:	2b01      	cmp	r3, #1
 8002f42:	d107      	bne.n	8002f54 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002f44:	2301      	movs	r3, #1
 8002f46:	e038      	b.n	8002fba <HAL_RCC_OscConfig+0x4e2>
 8002f48:	40023800 	.word	0x40023800
 8002f4c:	40007000 	.word	0x40007000
 8002f50:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002f54:	4b1b      	ldr	r3, [pc, #108]	@ (8002fc4 <HAL_RCC_OscConfig+0x4ec>)
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	699b      	ldr	r3, [r3, #24]
 8002f5e:	2b01      	cmp	r3, #1
 8002f60:	d028      	beq.n	8002fb4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f6c:	429a      	cmp	r2, r3
 8002f6e:	d121      	bne.n	8002fb4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f7a:	429a      	cmp	r2, r3
 8002f7c:	d11a      	bne.n	8002fb4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f7e:	68fa      	ldr	r2, [r7, #12]
 8002f80:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002f84:	4013      	ands	r3, r2
 8002f86:	687a      	ldr	r2, [r7, #4]
 8002f88:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002f8a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d111      	bne.n	8002fb4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f9a:	085b      	lsrs	r3, r3, #1
 8002f9c:	3b01      	subs	r3, #1
 8002f9e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002fa0:	429a      	cmp	r2, r3
 8002fa2:	d107      	bne.n	8002fb4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fae:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002fb0:	429a      	cmp	r2, r3
 8002fb2:	d001      	beq.n	8002fb8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	e000      	b.n	8002fba <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002fb8:	2300      	movs	r3, #0
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	3718      	adds	r7, #24
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}
 8002fc2:	bf00      	nop
 8002fc4:	40023800 	.word	0x40023800

08002fc8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b084      	sub	sp, #16
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
 8002fd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d101      	bne.n	8002fdc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002fd8:	2301      	movs	r3, #1
 8002fda:	e0cc      	b.n	8003176 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002fdc:	4b68      	ldr	r3, [pc, #416]	@ (8003180 <HAL_RCC_ClockConfig+0x1b8>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f003 030f 	and.w	r3, r3, #15
 8002fe4:	683a      	ldr	r2, [r7, #0]
 8002fe6:	429a      	cmp	r2, r3
 8002fe8:	d90c      	bls.n	8003004 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fea:	4b65      	ldr	r3, [pc, #404]	@ (8003180 <HAL_RCC_ClockConfig+0x1b8>)
 8002fec:	683a      	ldr	r2, [r7, #0]
 8002fee:	b2d2      	uxtb	r2, r2
 8002ff0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ff2:	4b63      	ldr	r3, [pc, #396]	@ (8003180 <HAL_RCC_ClockConfig+0x1b8>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f003 030f 	and.w	r3, r3, #15
 8002ffa:	683a      	ldr	r2, [r7, #0]
 8002ffc:	429a      	cmp	r2, r3
 8002ffe:	d001      	beq.n	8003004 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003000:	2301      	movs	r3, #1
 8003002:	e0b8      	b.n	8003176 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 0302 	and.w	r3, r3, #2
 800300c:	2b00      	cmp	r3, #0
 800300e:	d020      	beq.n	8003052 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f003 0304 	and.w	r3, r3, #4
 8003018:	2b00      	cmp	r3, #0
 800301a:	d005      	beq.n	8003028 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800301c:	4b59      	ldr	r3, [pc, #356]	@ (8003184 <HAL_RCC_ClockConfig+0x1bc>)
 800301e:	689b      	ldr	r3, [r3, #8]
 8003020:	4a58      	ldr	r2, [pc, #352]	@ (8003184 <HAL_RCC_ClockConfig+0x1bc>)
 8003022:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003026:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0308 	and.w	r3, r3, #8
 8003030:	2b00      	cmp	r3, #0
 8003032:	d005      	beq.n	8003040 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003034:	4b53      	ldr	r3, [pc, #332]	@ (8003184 <HAL_RCC_ClockConfig+0x1bc>)
 8003036:	689b      	ldr	r3, [r3, #8]
 8003038:	4a52      	ldr	r2, [pc, #328]	@ (8003184 <HAL_RCC_ClockConfig+0x1bc>)
 800303a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800303e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003040:	4b50      	ldr	r3, [pc, #320]	@ (8003184 <HAL_RCC_ClockConfig+0x1bc>)
 8003042:	689b      	ldr	r3, [r3, #8]
 8003044:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	494d      	ldr	r1, [pc, #308]	@ (8003184 <HAL_RCC_ClockConfig+0x1bc>)
 800304e:	4313      	orrs	r3, r2
 8003050:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f003 0301 	and.w	r3, r3, #1
 800305a:	2b00      	cmp	r3, #0
 800305c:	d044      	beq.n	80030e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	2b01      	cmp	r3, #1
 8003064:	d107      	bne.n	8003076 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003066:	4b47      	ldr	r3, [pc, #284]	@ (8003184 <HAL_RCC_ClockConfig+0x1bc>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800306e:	2b00      	cmp	r3, #0
 8003070:	d119      	bne.n	80030a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003072:	2301      	movs	r3, #1
 8003074:	e07f      	b.n	8003176 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	2b02      	cmp	r3, #2
 800307c:	d003      	beq.n	8003086 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003082:	2b03      	cmp	r3, #3
 8003084:	d107      	bne.n	8003096 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003086:	4b3f      	ldr	r3, [pc, #252]	@ (8003184 <HAL_RCC_ClockConfig+0x1bc>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800308e:	2b00      	cmp	r3, #0
 8003090:	d109      	bne.n	80030a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e06f      	b.n	8003176 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003096:	4b3b      	ldr	r3, [pc, #236]	@ (8003184 <HAL_RCC_ClockConfig+0x1bc>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f003 0302 	and.w	r3, r3, #2
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d101      	bne.n	80030a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030a2:	2301      	movs	r3, #1
 80030a4:	e067      	b.n	8003176 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030a6:	4b37      	ldr	r3, [pc, #220]	@ (8003184 <HAL_RCC_ClockConfig+0x1bc>)
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	f023 0203 	bic.w	r2, r3, #3
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	4934      	ldr	r1, [pc, #208]	@ (8003184 <HAL_RCC_ClockConfig+0x1bc>)
 80030b4:	4313      	orrs	r3, r2
 80030b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80030b8:	f7fe fe90 	bl	8001ddc <HAL_GetTick>
 80030bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030be:	e00a      	b.n	80030d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030c0:	f7fe fe8c 	bl	8001ddc <HAL_GetTick>
 80030c4:	4602      	mov	r2, r0
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	1ad3      	subs	r3, r2, r3
 80030ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d901      	bls.n	80030d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80030d2:	2303      	movs	r3, #3
 80030d4:	e04f      	b.n	8003176 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030d6:	4b2b      	ldr	r3, [pc, #172]	@ (8003184 <HAL_RCC_ClockConfig+0x1bc>)
 80030d8:	689b      	ldr	r3, [r3, #8]
 80030da:	f003 020c 	and.w	r2, r3, #12
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	009b      	lsls	r3, r3, #2
 80030e4:	429a      	cmp	r2, r3
 80030e6:	d1eb      	bne.n	80030c0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80030e8:	4b25      	ldr	r3, [pc, #148]	@ (8003180 <HAL_RCC_ClockConfig+0x1b8>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f003 030f 	and.w	r3, r3, #15
 80030f0:	683a      	ldr	r2, [r7, #0]
 80030f2:	429a      	cmp	r2, r3
 80030f4:	d20c      	bcs.n	8003110 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030f6:	4b22      	ldr	r3, [pc, #136]	@ (8003180 <HAL_RCC_ClockConfig+0x1b8>)
 80030f8:	683a      	ldr	r2, [r7, #0]
 80030fa:	b2d2      	uxtb	r2, r2
 80030fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030fe:	4b20      	ldr	r3, [pc, #128]	@ (8003180 <HAL_RCC_ClockConfig+0x1b8>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f003 030f 	and.w	r3, r3, #15
 8003106:	683a      	ldr	r2, [r7, #0]
 8003108:	429a      	cmp	r2, r3
 800310a:	d001      	beq.n	8003110 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800310c:	2301      	movs	r3, #1
 800310e:	e032      	b.n	8003176 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f003 0304 	and.w	r3, r3, #4
 8003118:	2b00      	cmp	r3, #0
 800311a:	d008      	beq.n	800312e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800311c:	4b19      	ldr	r3, [pc, #100]	@ (8003184 <HAL_RCC_ClockConfig+0x1bc>)
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	68db      	ldr	r3, [r3, #12]
 8003128:	4916      	ldr	r1, [pc, #88]	@ (8003184 <HAL_RCC_ClockConfig+0x1bc>)
 800312a:	4313      	orrs	r3, r2
 800312c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f003 0308 	and.w	r3, r3, #8
 8003136:	2b00      	cmp	r3, #0
 8003138:	d009      	beq.n	800314e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800313a:	4b12      	ldr	r3, [pc, #72]	@ (8003184 <HAL_RCC_ClockConfig+0x1bc>)
 800313c:	689b      	ldr	r3, [r3, #8]
 800313e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	691b      	ldr	r3, [r3, #16]
 8003146:	00db      	lsls	r3, r3, #3
 8003148:	490e      	ldr	r1, [pc, #56]	@ (8003184 <HAL_RCC_ClockConfig+0x1bc>)
 800314a:	4313      	orrs	r3, r2
 800314c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800314e:	f000 f821 	bl	8003194 <HAL_RCC_GetSysClockFreq>
 8003152:	4602      	mov	r2, r0
 8003154:	4b0b      	ldr	r3, [pc, #44]	@ (8003184 <HAL_RCC_ClockConfig+0x1bc>)
 8003156:	689b      	ldr	r3, [r3, #8]
 8003158:	091b      	lsrs	r3, r3, #4
 800315a:	f003 030f 	and.w	r3, r3, #15
 800315e:	490a      	ldr	r1, [pc, #40]	@ (8003188 <HAL_RCC_ClockConfig+0x1c0>)
 8003160:	5ccb      	ldrb	r3, [r1, r3]
 8003162:	fa22 f303 	lsr.w	r3, r2, r3
 8003166:	4a09      	ldr	r2, [pc, #36]	@ (800318c <HAL_RCC_ClockConfig+0x1c4>)
 8003168:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800316a:	4b09      	ldr	r3, [pc, #36]	@ (8003190 <HAL_RCC_ClockConfig+0x1c8>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4618      	mov	r0, r3
 8003170:	f7fe fdf0 	bl	8001d54 <HAL_InitTick>

  return HAL_OK;
 8003174:	2300      	movs	r3, #0
}
 8003176:	4618      	mov	r0, r3
 8003178:	3710      	adds	r7, #16
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	40023c00 	.word	0x40023c00
 8003184:	40023800 	.word	0x40023800
 8003188:	08050954 	.word	0x08050954
 800318c:	2000006c 	.word	0x2000006c
 8003190:	20000070 	.word	0x20000070

08003194 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003194:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003198:	b094      	sub	sp, #80	@ 0x50
 800319a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800319c:	2300      	movs	r3, #0
 800319e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80031a0:	2300      	movs	r3, #0
 80031a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80031a4:	2300      	movs	r3, #0
 80031a6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80031a8:	2300      	movs	r3, #0
 80031aa:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80031ac:	4b79      	ldr	r3, [pc, #484]	@ (8003394 <HAL_RCC_GetSysClockFreq+0x200>)
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	f003 030c 	and.w	r3, r3, #12
 80031b4:	2b08      	cmp	r3, #8
 80031b6:	d00d      	beq.n	80031d4 <HAL_RCC_GetSysClockFreq+0x40>
 80031b8:	2b08      	cmp	r3, #8
 80031ba:	f200 80e1 	bhi.w	8003380 <HAL_RCC_GetSysClockFreq+0x1ec>
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d002      	beq.n	80031c8 <HAL_RCC_GetSysClockFreq+0x34>
 80031c2:	2b04      	cmp	r3, #4
 80031c4:	d003      	beq.n	80031ce <HAL_RCC_GetSysClockFreq+0x3a>
 80031c6:	e0db      	b.n	8003380 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80031c8:	4b73      	ldr	r3, [pc, #460]	@ (8003398 <HAL_RCC_GetSysClockFreq+0x204>)
 80031ca:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80031cc:	e0db      	b.n	8003386 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80031ce:	4b73      	ldr	r3, [pc, #460]	@ (800339c <HAL_RCC_GetSysClockFreq+0x208>)
 80031d0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80031d2:	e0d8      	b.n	8003386 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80031d4:	4b6f      	ldr	r3, [pc, #444]	@ (8003394 <HAL_RCC_GetSysClockFreq+0x200>)
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80031dc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80031de:	4b6d      	ldr	r3, [pc, #436]	@ (8003394 <HAL_RCC_GetSysClockFreq+0x200>)
 80031e0:	685b      	ldr	r3, [r3, #4]
 80031e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d063      	beq.n	80032b2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031ea:	4b6a      	ldr	r3, [pc, #424]	@ (8003394 <HAL_RCC_GetSysClockFreq+0x200>)
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	099b      	lsrs	r3, r3, #6
 80031f0:	2200      	movs	r2, #0
 80031f2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80031f4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80031f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031fc:	633b      	str	r3, [r7, #48]	@ 0x30
 80031fe:	2300      	movs	r3, #0
 8003200:	637b      	str	r3, [r7, #52]	@ 0x34
 8003202:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003206:	4622      	mov	r2, r4
 8003208:	462b      	mov	r3, r5
 800320a:	f04f 0000 	mov.w	r0, #0
 800320e:	f04f 0100 	mov.w	r1, #0
 8003212:	0159      	lsls	r1, r3, #5
 8003214:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003218:	0150      	lsls	r0, r2, #5
 800321a:	4602      	mov	r2, r0
 800321c:	460b      	mov	r3, r1
 800321e:	4621      	mov	r1, r4
 8003220:	1a51      	subs	r1, r2, r1
 8003222:	6139      	str	r1, [r7, #16]
 8003224:	4629      	mov	r1, r5
 8003226:	eb63 0301 	sbc.w	r3, r3, r1
 800322a:	617b      	str	r3, [r7, #20]
 800322c:	f04f 0200 	mov.w	r2, #0
 8003230:	f04f 0300 	mov.w	r3, #0
 8003234:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003238:	4659      	mov	r1, fp
 800323a:	018b      	lsls	r3, r1, #6
 800323c:	4651      	mov	r1, sl
 800323e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003242:	4651      	mov	r1, sl
 8003244:	018a      	lsls	r2, r1, #6
 8003246:	4651      	mov	r1, sl
 8003248:	ebb2 0801 	subs.w	r8, r2, r1
 800324c:	4659      	mov	r1, fp
 800324e:	eb63 0901 	sbc.w	r9, r3, r1
 8003252:	f04f 0200 	mov.w	r2, #0
 8003256:	f04f 0300 	mov.w	r3, #0
 800325a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800325e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003262:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003266:	4690      	mov	r8, r2
 8003268:	4699      	mov	r9, r3
 800326a:	4623      	mov	r3, r4
 800326c:	eb18 0303 	adds.w	r3, r8, r3
 8003270:	60bb      	str	r3, [r7, #8]
 8003272:	462b      	mov	r3, r5
 8003274:	eb49 0303 	adc.w	r3, r9, r3
 8003278:	60fb      	str	r3, [r7, #12]
 800327a:	f04f 0200 	mov.w	r2, #0
 800327e:	f04f 0300 	mov.w	r3, #0
 8003282:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003286:	4629      	mov	r1, r5
 8003288:	024b      	lsls	r3, r1, #9
 800328a:	4621      	mov	r1, r4
 800328c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003290:	4621      	mov	r1, r4
 8003292:	024a      	lsls	r2, r1, #9
 8003294:	4610      	mov	r0, r2
 8003296:	4619      	mov	r1, r3
 8003298:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800329a:	2200      	movs	r2, #0
 800329c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800329e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80032a0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80032a4:	f7fc fffc 	bl	80002a0 <__aeabi_uldivmod>
 80032a8:	4602      	mov	r2, r0
 80032aa:	460b      	mov	r3, r1
 80032ac:	4613      	mov	r3, r2
 80032ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80032b0:	e058      	b.n	8003364 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80032b2:	4b38      	ldr	r3, [pc, #224]	@ (8003394 <HAL_RCC_GetSysClockFreq+0x200>)
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	099b      	lsrs	r3, r3, #6
 80032b8:	2200      	movs	r2, #0
 80032ba:	4618      	mov	r0, r3
 80032bc:	4611      	mov	r1, r2
 80032be:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80032c2:	623b      	str	r3, [r7, #32]
 80032c4:	2300      	movs	r3, #0
 80032c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80032c8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80032cc:	4642      	mov	r2, r8
 80032ce:	464b      	mov	r3, r9
 80032d0:	f04f 0000 	mov.w	r0, #0
 80032d4:	f04f 0100 	mov.w	r1, #0
 80032d8:	0159      	lsls	r1, r3, #5
 80032da:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80032de:	0150      	lsls	r0, r2, #5
 80032e0:	4602      	mov	r2, r0
 80032e2:	460b      	mov	r3, r1
 80032e4:	4641      	mov	r1, r8
 80032e6:	ebb2 0a01 	subs.w	sl, r2, r1
 80032ea:	4649      	mov	r1, r9
 80032ec:	eb63 0b01 	sbc.w	fp, r3, r1
 80032f0:	f04f 0200 	mov.w	r2, #0
 80032f4:	f04f 0300 	mov.w	r3, #0
 80032f8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80032fc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003300:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003304:	ebb2 040a 	subs.w	r4, r2, sl
 8003308:	eb63 050b 	sbc.w	r5, r3, fp
 800330c:	f04f 0200 	mov.w	r2, #0
 8003310:	f04f 0300 	mov.w	r3, #0
 8003314:	00eb      	lsls	r3, r5, #3
 8003316:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800331a:	00e2      	lsls	r2, r4, #3
 800331c:	4614      	mov	r4, r2
 800331e:	461d      	mov	r5, r3
 8003320:	4643      	mov	r3, r8
 8003322:	18e3      	adds	r3, r4, r3
 8003324:	603b      	str	r3, [r7, #0]
 8003326:	464b      	mov	r3, r9
 8003328:	eb45 0303 	adc.w	r3, r5, r3
 800332c:	607b      	str	r3, [r7, #4]
 800332e:	f04f 0200 	mov.w	r2, #0
 8003332:	f04f 0300 	mov.w	r3, #0
 8003336:	e9d7 4500 	ldrd	r4, r5, [r7]
 800333a:	4629      	mov	r1, r5
 800333c:	028b      	lsls	r3, r1, #10
 800333e:	4621      	mov	r1, r4
 8003340:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003344:	4621      	mov	r1, r4
 8003346:	028a      	lsls	r2, r1, #10
 8003348:	4610      	mov	r0, r2
 800334a:	4619      	mov	r1, r3
 800334c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800334e:	2200      	movs	r2, #0
 8003350:	61bb      	str	r3, [r7, #24]
 8003352:	61fa      	str	r2, [r7, #28]
 8003354:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003358:	f7fc ffa2 	bl	80002a0 <__aeabi_uldivmod>
 800335c:	4602      	mov	r2, r0
 800335e:	460b      	mov	r3, r1
 8003360:	4613      	mov	r3, r2
 8003362:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003364:	4b0b      	ldr	r3, [pc, #44]	@ (8003394 <HAL_RCC_GetSysClockFreq+0x200>)
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	0c1b      	lsrs	r3, r3, #16
 800336a:	f003 0303 	and.w	r3, r3, #3
 800336e:	3301      	adds	r3, #1
 8003370:	005b      	lsls	r3, r3, #1
 8003372:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003374:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003376:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003378:	fbb2 f3f3 	udiv	r3, r2, r3
 800337c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800337e:	e002      	b.n	8003386 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003380:	4b05      	ldr	r3, [pc, #20]	@ (8003398 <HAL_RCC_GetSysClockFreq+0x204>)
 8003382:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003384:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003386:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003388:	4618      	mov	r0, r3
 800338a:	3750      	adds	r7, #80	@ 0x50
 800338c:	46bd      	mov	sp, r7
 800338e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003392:	bf00      	nop
 8003394:	40023800 	.word	0x40023800
 8003398:	00f42400 	.word	0x00f42400
 800339c:	007a1200 	.word	0x007a1200

080033a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80033a0:	b480      	push	{r7}
 80033a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80033a4:	4b03      	ldr	r3, [pc, #12]	@ (80033b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80033a6:	681b      	ldr	r3, [r3, #0]
}
 80033a8:	4618      	mov	r0, r3
 80033aa:	46bd      	mov	sp, r7
 80033ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b0:	4770      	bx	lr
 80033b2:	bf00      	nop
 80033b4:	2000006c 	.word	0x2000006c

080033b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80033bc:	f7ff fff0 	bl	80033a0 <HAL_RCC_GetHCLKFreq>
 80033c0:	4602      	mov	r2, r0
 80033c2:	4b05      	ldr	r3, [pc, #20]	@ (80033d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80033c4:	689b      	ldr	r3, [r3, #8]
 80033c6:	0a9b      	lsrs	r3, r3, #10
 80033c8:	f003 0307 	and.w	r3, r3, #7
 80033cc:	4903      	ldr	r1, [pc, #12]	@ (80033dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80033ce:	5ccb      	ldrb	r3, [r1, r3]
 80033d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	bd80      	pop	{r7, pc}
 80033d8:	40023800 	.word	0x40023800
 80033dc:	08050964 	.word	0x08050964

080033e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80033e4:	f7ff ffdc 	bl	80033a0 <HAL_RCC_GetHCLKFreq>
 80033e8:	4602      	mov	r2, r0
 80033ea:	4b05      	ldr	r3, [pc, #20]	@ (8003400 <HAL_RCC_GetPCLK2Freq+0x20>)
 80033ec:	689b      	ldr	r3, [r3, #8]
 80033ee:	0b5b      	lsrs	r3, r3, #13
 80033f0:	f003 0307 	and.w	r3, r3, #7
 80033f4:	4903      	ldr	r1, [pc, #12]	@ (8003404 <HAL_RCC_GetPCLK2Freq+0x24>)
 80033f6:	5ccb      	ldrb	r3, [r1, r3]
 80033f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033fc:	4618      	mov	r0, r3
 80033fe:	bd80      	pop	{r7, pc}
 8003400:	40023800 	.word	0x40023800
 8003404:	08050964 	.word	0x08050964

08003408 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b082      	sub	sp, #8
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d101      	bne.n	800341a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003416:	2301      	movs	r3, #1
 8003418:	e07b      	b.n	8003512 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800341e:	2b00      	cmp	r3, #0
 8003420:	d108      	bne.n	8003434 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800342a:	d009      	beq.n	8003440 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2200      	movs	r2, #0
 8003430:	61da      	str	r2, [r3, #28]
 8003432:	e005      	b.n	8003440 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2200      	movs	r2, #0
 8003438:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2200      	movs	r2, #0
 800343e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2200      	movs	r2, #0
 8003444:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800344c:	b2db      	uxtb	r3, r3
 800344e:	2b00      	cmp	r3, #0
 8003450:	d106      	bne.n	8003460 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2200      	movs	r2, #0
 8003456:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800345a:	6878      	ldr	r0, [r7, #4]
 800345c:	f7fe fab8 	bl	80019d0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2202      	movs	r2, #2
 8003464:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681a      	ldr	r2, [r3, #0]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003476:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	689b      	ldr	r3, [r3, #8]
 8003484:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003488:	431a      	orrs	r2, r3
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	68db      	ldr	r3, [r3, #12]
 800348e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003492:	431a      	orrs	r2, r3
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	691b      	ldr	r3, [r3, #16]
 8003498:	f003 0302 	and.w	r3, r3, #2
 800349c:	431a      	orrs	r2, r3
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	695b      	ldr	r3, [r3, #20]
 80034a2:	f003 0301 	and.w	r3, r3, #1
 80034a6:	431a      	orrs	r2, r3
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	699b      	ldr	r3, [r3, #24]
 80034ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80034b0:	431a      	orrs	r2, r3
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	69db      	ldr	r3, [r3, #28]
 80034b6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80034ba:	431a      	orrs	r2, r3
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6a1b      	ldr	r3, [r3, #32]
 80034c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034c4:	ea42 0103 	orr.w	r1, r2, r3
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034cc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	430a      	orrs	r2, r1
 80034d6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	699b      	ldr	r3, [r3, #24]
 80034dc:	0c1b      	lsrs	r3, r3, #16
 80034de:	f003 0104 	and.w	r1, r3, #4
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034e6:	f003 0210 	and.w	r2, r3, #16
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	430a      	orrs	r2, r1
 80034f0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	69da      	ldr	r2, [r3, #28]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003500:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2200      	movs	r2, #0
 8003506:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2201      	movs	r2, #1
 800350c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003510:	2300      	movs	r3, #0
}
 8003512:	4618      	mov	r0, r3
 8003514:	3708      	adds	r7, #8
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}

0800351a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800351a:	b580      	push	{r7, lr}
 800351c:	b088      	sub	sp, #32
 800351e:	af00      	add	r7, sp, #0
 8003520:	60f8      	str	r0, [r7, #12]
 8003522:	60b9      	str	r1, [r7, #8]
 8003524:	603b      	str	r3, [r7, #0]
 8003526:	4613      	mov	r3, r2
 8003528:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800352a:	f7fe fc57 	bl	8001ddc <HAL_GetTick>
 800352e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003530:	88fb      	ldrh	r3, [r7, #6]
 8003532:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800353a:	b2db      	uxtb	r3, r3
 800353c:	2b01      	cmp	r3, #1
 800353e:	d001      	beq.n	8003544 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003540:	2302      	movs	r3, #2
 8003542:	e12a      	b.n	800379a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003544:	68bb      	ldr	r3, [r7, #8]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d002      	beq.n	8003550 <HAL_SPI_Transmit+0x36>
 800354a:	88fb      	ldrh	r3, [r7, #6]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d101      	bne.n	8003554 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003550:	2301      	movs	r3, #1
 8003552:	e122      	b.n	800379a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800355a:	2b01      	cmp	r3, #1
 800355c:	d101      	bne.n	8003562 <HAL_SPI_Transmit+0x48>
 800355e:	2302      	movs	r3, #2
 8003560:	e11b      	b.n	800379a <HAL_SPI_Transmit+0x280>
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	2201      	movs	r2, #1
 8003566:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	2203      	movs	r2, #3
 800356e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	2200      	movs	r2, #0
 8003576:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	68ba      	ldr	r2, [r7, #8]
 800357c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	88fa      	ldrh	r2, [r7, #6]
 8003582:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	88fa      	ldrh	r2, [r7, #6]
 8003588:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	2200      	movs	r2, #0
 800358e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	2200      	movs	r2, #0
 8003594:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	2200      	movs	r2, #0
 800359a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	2200      	movs	r2, #0
 80035a0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	2200      	movs	r2, #0
 80035a6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80035b0:	d10f      	bne.n	80035d2 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80035c0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	681a      	ldr	r2, [r3, #0]
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80035d0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035dc:	2b40      	cmp	r3, #64	@ 0x40
 80035de:	d007      	beq.n	80035f0 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	681a      	ldr	r2, [r3, #0]
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80035ee:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	68db      	ldr	r3, [r3, #12]
 80035f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80035f8:	d152      	bne.n	80036a0 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d002      	beq.n	8003608 <HAL_SPI_Transmit+0xee>
 8003602:	8b7b      	ldrh	r3, [r7, #26]
 8003604:	2b01      	cmp	r3, #1
 8003606:	d145      	bne.n	8003694 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800360c:	881a      	ldrh	r2, [r3, #0]
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003618:	1c9a      	adds	r2, r3, #2
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003622:	b29b      	uxth	r3, r3
 8003624:	3b01      	subs	r3, #1
 8003626:	b29a      	uxth	r2, r3
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800362c:	e032      	b.n	8003694 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	689b      	ldr	r3, [r3, #8]
 8003634:	f003 0302 	and.w	r3, r3, #2
 8003638:	2b02      	cmp	r3, #2
 800363a:	d112      	bne.n	8003662 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003640:	881a      	ldrh	r2, [r3, #0]
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800364c:	1c9a      	adds	r2, r3, #2
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003656:	b29b      	uxth	r3, r3
 8003658:	3b01      	subs	r3, #1
 800365a:	b29a      	uxth	r2, r3
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003660:	e018      	b.n	8003694 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003662:	f7fe fbbb 	bl	8001ddc <HAL_GetTick>
 8003666:	4602      	mov	r2, r0
 8003668:	69fb      	ldr	r3, [r7, #28]
 800366a:	1ad3      	subs	r3, r2, r3
 800366c:	683a      	ldr	r2, [r7, #0]
 800366e:	429a      	cmp	r2, r3
 8003670:	d803      	bhi.n	800367a <HAL_SPI_Transmit+0x160>
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003678:	d102      	bne.n	8003680 <HAL_SPI_Transmit+0x166>
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d109      	bne.n	8003694 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	2201      	movs	r2, #1
 8003684:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2200      	movs	r2, #0
 800368c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003690:	2303      	movs	r3, #3
 8003692:	e082      	b.n	800379a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003698:	b29b      	uxth	r3, r3
 800369a:	2b00      	cmp	r3, #0
 800369c:	d1c7      	bne.n	800362e <HAL_SPI_Transmit+0x114>
 800369e:	e053      	b.n	8003748 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d002      	beq.n	80036ae <HAL_SPI_Transmit+0x194>
 80036a8:	8b7b      	ldrh	r3, [r7, #26]
 80036aa:	2b01      	cmp	r3, #1
 80036ac:	d147      	bne.n	800373e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	330c      	adds	r3, #12
 80036b8:	7812      	ldrb	r2, [r2, #0]
 80036ba:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036c0:	1c5a      	adds	r2, r3, #1
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80036ca:	b29b      	uxth	r3, r3
 80036cc:	3b01      	subs	r3, #1
 80036ce:	b29a      	uxth	r2, r3
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80036d4:	e033      	b.n	800373e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	689b      	ldr	r3, [r3, #8]
 80036dc:	f003 0302 	and.w	r3, r3, #2
 80036e0:	2b02      	cmp	r3, #2
 80036e2:	d113      	bne.n	800370c <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	330c      	adds	r3, #12
 80036ee:	7812      	ldrb	r2, [r2, #0]
 80036f0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036f6:	1c5a      	adds	r2, r3, #1
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003700:	b29b      	uxth	r3, r3
 8003702:	3b01      	subs	r3, #1
 8003704:	b29a      	uxth	r2, r3
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	86da      	strh	r2, [r3, #54]	@ 0x36
 800370a:	e018      	b.n	800373e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800370c:	f7fe fb66 	bl	8001ddc <HAL_GetTick>
 8003710:	4602      	mov	r2, r0
 8003712:	69fb      	ldr	r3, [r7, #28]
 8003714:	1ad3      	subs	r3, r2, r3
 8003716:	683a      	ldr	r2, [r7, #0]
 8003718:	429a      	cmp	r2, r3
 800371a:	d803      	bhi.n	8003724 <HAL_SPI_Transmit+0x20a>
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003722:	d102      	bne.n	800372a <HAL_SPI_Transmit+0x210>
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d109      	bne.n	800373e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	2201      	movs	r2, #1
 800372e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	2200      	movs	r2, #0
 8003736:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800373a:	2303      	movs	r3, #3
 800373c:	e02d      	b.n	800379a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003742:	b29b      	uxth	r3, r3
 8003744:	2b00      	cmp	r3, #0
 8003746:	d1c6      	bne.n	80036d6 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003748:	69fa      	ldr	r2, [r7, #28]
 800374a:	6839      	ldr	r1, [r7, #0]
 800374c:	68f8      	ldr	r0, [r7, #12]
 800374e:	f000 f8b1 	bl	80038b4 <SPI_EndRxTxTransaction>
 8003752:	4603      	mov	r3, r0
 8003754:	2b00      	cmp	r3, #0
 8003756:	d002      	beq.n	800375e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	2220      	movs	r2, #32
 800375c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	689b      	ldr	r3, [r3, #8]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d10a      	bne.n	800377c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003766:	2300      	movs	r3, #0
 8003768:	617b      	str	r3, [r7, #20]
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	68db      	ldr	r3, [r3, #12]
 8003770:	617b      	str	r3, [r7, #20]
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	689b      	ldr	r3, [r3, #8]
 8003778:	617b      	str	r3, [r7, #20]
 800377a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	2201      	movs	r2, #1
 8003780:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2200      	movs	r2, #0
 8003788:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003790:	2b00      	cmp	r3, #0
 8003792:	d001      	beq.n	8003798 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003794:	2301      	movs	r3, #1
 8003796:	e000      	b.n	800379a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003798:	2300      	movs	r3, #0
  }
}
 800379a:	4618      	mov	r0, r3
 800379c:	3720      	adds	r7, #32
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}
	...

080037a4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b088      	sub	sp, #32
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	60f8      	str	r0, [r7, #12]
 80037ac:	60b9      	str	r1, [r7, #8]
 80037ae:	603b      	str	r3, [r7, #0]
 80037b0:	4613      	mov	r3, r2
 80037b2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80037b4:	f7fe fb12 	bl	8001ddc <HAL_GetTick>
 80037b8:	4602      	mov	r2, r0
 80037ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037bc:	1a9b      	subs	r3, r3, r2
 80037be:	683a      	ldr	r2, [r7, #0]
 80037c0:	4413      	add	r3, r2
 80037c2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80037c4:	f7fe fb0a 	bl	8001ddc <HAL_GetTick>
 80037c8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80037ca:	4b39      	ldr	r3, [pc, #228]	@ (80038b0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	015b      	lsls	r3, r3, #5
 80037d0:	0d1b      	lsrs	r3, r3, #20
 80037d2:	69fa      	ldr	r2, [r7, #28]
 80037d4:	fb02 f303 	mul.w	r3, r2, r3
 80037d8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80037da:	e055      	b.n	8003888 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037e2:	d051      	beq.n	8003888 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80037e4:	f7fe fafa 	bl	8001ddc <HAL_GetTick>
 80037e8:	4602      	mov	r2, r0
 80037ea:	69bb      	ldr	r3, [r7, #24]
 80037ec:	1ad3      	subs	r3, r2, r3
 80037ee:	69fa      	ldr	r2, [r7, #28]
 80037f0:	429a      	cmp	r2, r3
 80037f2:	d902      	bls.n	80037fa <SPI_WaitFlagStateUntilTimeout+0x56>
 80037f4:	69fb      	ldr	r3, [r7, #28]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d13d      	bne.n	8003876 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	685a      	ldr	r2, [r3, #4]
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003808:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003812:	d111      	bne.n	8003838 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	689b      	ldr	r3, [r3, #8]
 8003818:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800381c:	d004      	beq.n	8003828 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	689b      	ldr	r3, [r3, #8]
 8003822:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003826:	d107      	bne.n	8003838 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	681a      	ldr	r2, [r3, #0]
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003836:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800383c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003840:	d10f      	bne.n	8003862 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	681a      	ldr	r2, [r3, #0]
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003850:	601a      	str	r2, [r3, #0]
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	681a      	ldr	r2, [r3, #0]
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003860:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	2201      	movs	r2, #1
 8003866:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	2200      	movs	r2, #0
 800386e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003872:	2303      	movs	r3, #3
 8003874:	e018      	b.n	80038a8 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003876:	697b      	ldr	r3, [r7, #20]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d102      	bne.n	8003882 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800387c:	2300      	movs	r3, #0
 800387e:	61fb      	str	r3, [r7, #28]
 8003880:	e002      	b.n	8003888 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	3b01      	subs	r3, #1
 8003886:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	689a      	ldr	r2, [r3, #8]
 800388e:	68bb      	ldr	r3, [r7, #8]
 8003890:	4013      	ands	r3, r2
 8003892:	68ba      	ldr	r2, [r7, #8]
 8003894:	429a      	cmp	r2, r3
 8003896:	bf0c      	ite	eq
 8003898:	2301      	moveq	r3, #1
 800389a:	2300      	movne	r3, #0
 800389c:	b2db      	uxtb	r3, r3
 800389e:	461a      	mov	r2, r3
 80038a0:	79fb      	ldrb	r3, [r7, #7]
 80038a2:	429a      	cmp	r2, r3
 80038a4:	d19a      	bne.n	80037dc <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80038a6:	2300      	movs	r3, #0
}
 80038a8:	4618      	mov	r0, r3
 80038aa:	3720      	adds	r7, #32
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bd80      	pop	{r7, pc}
 80038b0:	2000006c 	.word	0x2000006c

080038b4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b088      	sub	sp, #32
 80038b8:	af02      	add	r7, sp, #8
 80038ba:	60f8      	str	r0, [r7, #12]
 80038bc:	60b9      	str	r1, [r7, #8]
 80038be:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	9300      	str	r3, [sp, #0]
 80038c4:	68bb      	ldr	r3, [r7, #8]
 80038c6:	2201      	movs	r2, #1
 80038c8:	2102      	movs	r1, #2
 80038ca:	68f8      	ldr	r0, [r7, #12]
 80038cc:	f7ff ff6a 	bl	80037a4 <SPI_WaitFlagStateUntilTimeout>
 80038d0:	4603      	mov	r3, r0
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d007      	beq.n	80038e6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038da:	f043 0220 	orr.w	r2, r3, #32
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80038e2:	2303      	movs	r3, #3
 80038e4:	e032      	b.n	800394c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80038e6:	4b1b      	ldr	r3, [pc, #108]	@ (8003954 <SPI_EndRxTxTransaction+0xa0>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4a1b      	ldr	r2, [pc, #108]	@ (8003958 <SPI_EndRxTxTransaction+0xa4>)
 80038ec:	fba2 2303 	umull	r2, r3, r2, r3
 80038f0:	0d5b      	lsrs	r3, r3, #21
 80038f2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80038f6:	fb02 f303 	mul.w	r3, r2, r3
 80038fa:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003904:	d112      	bne.n	800392c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	9300      	str	r3, [sp, #0]
 800390a:	68bb      	ldr	r3, [r7, #8]
 800390c:	2200      	movs	r2, #0
 800390e:	2180      	movs	r1, #128	@ 0x80
 8003910:	68f8      	ldr	r0, [r7, #12]
 8003912:	f7ff ff47 	bl	80037a4 <SPI_WaitFlagStateUntilTimeout>
 8003916:	4603      	mov	r3, r0
 8003918:	2b00      	cmp	r3, #0
 800391a:	d016      	beq.n	800394a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003920:	f043 0220 	orr.w	r2, r3, #32
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003928:	2303      	movs	r3, #3
 800392a:	e00f      	b.n	800394c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800392c:	697b      	ldr	r3, [r7, #20]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d00a      	beq.n	8003948 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003932:	697b      	ldr	r3, [r7, #20]
 8003934:	3b01      	subs	r3, #1
 8003936:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	689b      	ldr	r3, [r3, #8]
 800393e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003942:	2b80      	cmp	r3, #128	@ 0x80
 8003944:	d0f2      	beq.n	800392c <SPI_EndRxTxTransaction+0x78>
 8003946:	e000      	b.n	800394a <SPI_EndRxTxTransaction+0x96>
        break;
 8003948:	bf00      	nop
  }

  return HAL_OK;
 800394a:	2300      	movs	r3, #0
}
 800394c:	4618      	mov	r0, r3
 800394e:	3718      	adds	r7, #24
 8003950:	46bd      	mov	sp, r7
 8003952:	bd80      	pop	{r7, pc}
 8003954:	2000006c 	.word	0x2000006c
 8003958:	165e9f81 	.word	0x165e9f81

0800395c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b082      	sub	sp, #8
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d101      	bne.n	800396e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	e041      	b.n	80039f2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003974:	b2db      	uxtb	r3, r3
 8003976:	2b00      	cmp	r3, #0
 8003978:	d106      	bne.n	8003988 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2200      	movs	r2, #0
 800397e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003982:	6878      	ldr	r0, [r7, #4]
 8003984:	f7fe f89e 	bl	8001ac4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2202      	movs	r2, #2
 800398c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681a      	ldr	r2, [r3, #0]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	3304      	adds	r3, #4
 8003998:	4619      	mov	r1, r3
 800399a:	4610      	mov	r0, r2
 800399c:	f000 f95e 	bl	8003c5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2201      	movs	r2, #1
 80039a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2201      	movs	r2, #1
 80039ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2201      	movs	r2, #1
 80039b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2201      	movs	r2, #1
 80039bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2201      	movs	r2, #1
 80039c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2201      	movs	r2, #1
 80039cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2201      	movs	r2, #1
 80039d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2201      	movs	r2, #1
 80039dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2201      	movs	r2, #1
 80039e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2201      	movs	r2, #1
 80039ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80039f0:	2300      	movs	r3, #0
}
 80039f2:	4618      	mov	r0, r3
 80039f4:	3708      	adds	r7, #8
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bd80      	pop	{r7, pc}
	...

080039fc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80039fc:	b480      	push	{r7}
 80039fe:	b085      	sub	sp, #20
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a0a:	b2db      	uxtb	r3, r3
 8003a0c:	2b01      	cmp	r3, #1
 8003a0e:	d001      	beq.n	8003a14 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	e046      	b.n	8003aa2 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2202      	movs	r2, #2
 8003a18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a23      	ldr	r2, [pc, #140]	@ (8003ab0 <HAL_TIM_Base_Start+0xb4>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d022      	beq.n	8003a6c <HAL_TIM_Base_Start+0x70>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a2e:	d01d      	beq.n	8003a6c <HAL_TIM_Base_Start+0x70>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a1f      	ldr	r2, [pc, #124]	@ (8003ab4 <HAL_TIM_Base_Start+0xb8>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d018      	beq.n	8003a6c <HAL_TIM_Base_Start+0x70>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a1e      	ldr	r2, [pc, #120]	@ (8003ab8 <HAL_TIM_Base_Start+0xbc>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d013      	beq.n	8003a6c <HAL_TIM_Base_Start+0x70>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a1c      	ldr	r2, [pc, #112]	@ (8003abc <HAL_TIM_Base_Start+0xc0>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d00e      	beq.n	8003a6c <HAL_TIM_Base_Start+0x70>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a1b      	ldr	r2, [pc, #108]	@ (8003ac0 <HAL_TIM_Base_Start+0xc4>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d009      	beq.n	8003a6c <HAL_TIM_Base_Start+0x70>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a19      	ldr	r2, [pc, #100]	@ (8003ac4 <HAL_TIM_Base_Start+0xc8>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d004      	beq.n	8003a6c <HAL_TIM_Base_Start+0x70>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4a18      	ldr	r2, [pc, #96]	@ (8003ac8 <HAL_TIM_Base_Start+0xcc>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d111      	bne.n	8003a90 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	689b      	ldr	r3, [r3, #8]
 8003a72:	f003 0307 	and.w	r3, r3, #7
 8003a76:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	2b06      	cmp	r3, #6
 8003a7c:	d010      	beq.n	8003aa0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	681a      	ldr	r2, [r3, #0]
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f042 0201 	orr.w	r2, r2, #1
 8003a8c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a8e:	e007      	b.n	8003aa0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	681a      	ldr	r2, [r3, #0]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f042 0201 	orr.w	r2, r2, #1
 8003a9e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003aa0:	2300      	movs	r3, #0
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	3714      	adds	r7, #20
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aac:	4770      	bx	lr
 8003aae:	bf00      	nop
 8003ab0:	40010000 	.word	0x40010000
 8003ab4:	40000400 	.word	0x40000400
 8003ab8:	40000800 	.word	0x40000800
 8003abc:	40000c00 	.word	0x40000c00
 8003ac0:	40010400 	.word	0x40010400
 8003ac4:	40014000 	.word	0x40014000
 8003ac8:	40001800 	.word	0x40001800

08003acc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b084      	sub	sp, #16
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
 8003ad4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ae0:	2b01      	cmp	r3, #1
 8003ae2:	d101      	bne.n	8003ae8 <HAL_TIM_ConfigClockSource+0x1c>
 8003ae4:	2302      	movs	r3, #2
 8003ae6:	e0b4      	b.n	8003c52 <HAL_TIM_ConfigClockSource+0x186>
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2201      	movs	r2, #1
 8003aec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2202      	movs	r2, #2
 8003af4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	689b      	ldr	r3, [r3, #8]
 8003afe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003b06:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003b0e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	68ba      	ldr	r2, [r7, #8]
 8003b16:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b20:	d03e      	beq.n	8003ba0 <HAL_TIM_ConfigClockSource+0xd4>
 8003b22:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b26:	f200 8087 	bhi.w	8003c38 <HAL_TIM_ConfigClockSource+0x16c>
 8003b2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b2e:	f000 8086 	beq.w	8003c3e <HAL_TIM_ConfigClockSource+0x172>
 8003b32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b36:	d87f      	bhi.n	8003c38 <HAL_TIM_ConfigClockSource+0x16c>
 8003b38:	2b70      	cmp	r3, #112	@ 0x70
 8003b3a:	d01a      	beq.n	8003b72 <HAL_TIM_ConfigClockSource+0xa6>
 8003b3c:	2b70      	cmp	r3, #112	@ 0x70
 8003b3e:	d87b      	bhi.n	8003c38 <HAL_TIM_ConfigClockSource+0x16c>
 8003b40:	2b60      	cmp	r3, #96	@ 0x60
 8003b42:	d050      	beq.n	8003be6 <HAL_TIM_ConfigClockSource+0x11a>
 8003b44:	2b60      	cmp	r3, #96	@ 0x60
 8003b46:	d877      	bhi.n	8003c38 <HAL_TIM_ConfigClockSource+0x16c>
 8003b48:	2b50      	cmp	r3, #80	@ 0x50
 8003b4a:	d03c      	beq.n	8003bc6 <HAL_TIM_ConfigClockSource+0xfa>
 8003b4c:	2b50      	cmp	r3, #80	@ 0x50
 8003b4e:	d873      	bhi.n	8003c38 <HAL_TIM_ConfigClockSource+0x16c>
 8003b50:	2b40      	cmp	r3, #64	@ 0x40
 8003b52:	d058      	beq.n	8003c06 <HAL_TIM_ConfigClockSource+0x13a>
 8003b54:	2b40      	cmp	r3, #64	@ 0x40
 8003b56:	d86f      	bhi.n	8003c38 <HAL_TIM_ConfigClockSource+0x16c>
 8003b58:	2b30      	cmp	r3, #48	@ 0x30
 8003b5a:	d064      	beq.n	8003c26 <HAL_TIM_ConfigClockSource+0x15a>
 8003b5c:	2b30      	cmp	r3, #48	@ 0x30
 8003b5e:	d86b      	bhi.n	8003c38 <HAL_TIM_ConfigClockSource+0x16c>
 8003b60:	2b20      	cmp	r3, #32
 8003b62:	d060      	beq.n	8003c26 <HAL_TIM_ConfigClockSource+0x15a>
 8003b64:	2b20      	cmp	r3, #32
 8003b66:	d867      	bhi.n	8003c38 <HAL_TIM_ConfigClockSource+0x16c>
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d05c      	beq.n	8003c26 <HAL_TIM_ConfigClockSource+0x15a>
 8003b6c:	2b10      	cmp	r3, #16
 8003b6e:	d05a      	beq.n	8003c26 <HAL_TIM_ConfigClockSource+0x15a>
 8003b70:	e062      	b.n	8003c38 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003b82:	f000 f98b 	bl	8003e9c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	689b      	ldr	r3, [r3, #8]
 8003b8c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003b94:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	68ba      	ldr	r2, [r7, #8]
 8003b9c:	609a      	str	r2, [r3, #8]
      break;
 8003b9e:	e04f      	b.n	8003c40 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003bb0:	f000 f974 	bl	8003e9c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	689a      	ldr	r2, [r3, #8]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003bc2:	609a      	str	r2, [r3, #8]
      break;
 8003bc4:	e03c      	b.n	8003c40 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003bd2:	461a      	mov	r2, r3
 8003bd4:	f000 f8e8 	bl	8003da8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	2150      	movs	r1, #80	@ 0x50
 8003bde:	4618      	mov	r0, r3
 8003be0:	f000 f941 	bl	8003e66 <TIM_ITRx_SetConfig>
      break;
 8003be4:	e02c      	b.n	8003c40 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003bf2:	461a      	mov	r2, r3
 8003bf4:	f000 f907 	bl	8003e06 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	2160      	movs	r1, #96	@ 0x60
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f000 f931 	bl	8003e66 <TIM_ITRx_SetConfig>
      break;
 8003c04:	e01c      	b.n	8003c40 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c12:	461a      	mov	r2, r3
 8003c14:	f000 f8c8 	bl	8003da8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	2140      	movs	r1, #64	@ 0x40
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f000 f921 	bl	8003e66 <TIM_ITRx_SetConfig>
      break;
 8003c24:	e00c      	b.n	8003c40 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681a      	ldr	r2, [r3, #0]
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4619      	mov	r1, r3
 8003c30:	4610      	mov	r0, r2
 8003c32:	f000 f918 	bl	8003e66 <TIM_ITRx_SetConfig>
      break;
 8003c36:	e003      	b.n	8003c40 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	73fb      	strb	r3, [r7, #15]
      break;
 8003c3c:	e000      	b.n	8003c40 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003c3e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2201      	movs	r2, #1
 8003c44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003c50:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c52:	4618      	mov	r0, r3
 8003c54:	3710      	adds	r7, #16
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bd80      	pop	{r7, pc}
	...

08003c5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	b085      	sub	sp, #20
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
 8003c64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	4a43      	ldr	r2, [pc, #268]	@ (8003d7c <TIM_Base_SetConfig+0x120>)
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d013      	beq.n	8003c9c <TIM_Base_SetConfig+0x40>
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c7a:	d00f      	beq.n	8003c9c <TIM_Base_SetConfig+0x40>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	4a40      	ldr	r2, [pc, #256]	@ (8003d80 <TIM_Base_SetConfig+0x124>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d00b      	beq.n	8003c9c <TIM_Base_SetConfig+0x40>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	4a3f      	ldr	r2, [pc, #252]	@ (8003d84 <TIM_Base_SetConfig+0x128>)
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d007      	beq.n	8003c9c <TIM_Base_SetConfig+0x40>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	4a3e      	ldr	r2, [pc, #248]	@ (8003d88 <TIM_Base_SetConfig+0x12c>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d003      	beq.n	8003c9c <TIM_Base_SetConfig+0x40>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	4a3d      	ldr	r2, [pc, #244]	@ (8003d8c <TIM_Base_SetConfig+0x130>)
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d108      	bne.n	8003cae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ca2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	68fa      	ldr	r2, [r7, #12]
 8003caa:	4313      	orrs	r3, r2
 8003cac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	4a32      	ldr	r2, [pc, #200]	@ (8003d7c <TIM_Base_SetConfig+0x120>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d02b      	beq.n	8003d0e <TIM_Base_SetConfig+0xb2>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003cbc:	d027      	beq.n	8003d0e <TIM_Base_SetConfig+0xb2>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	4a2f      	ldr	r2, [pc, #188]	@ (8003d80 <TIM_Base_SetConfig+0x124>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d023      	beq.n	8003d0e <TIM_Base_SetConfig+0xb2>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	4a2e      	ldr	r2, [pc, #184]	@ (8003d84 <TIM_Base_SetConfig+0x128>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d01f      	beq.n	8003d0e <TIM_Base_SetConfig+0xb2>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	4a2d      	ldr	r2, [pc, #180]	@ (8003d88 <TIM_Base_SetConfig+0x12c>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d01b      	beq.n	8003d0e <TIM_Base_SetConfig+0xb2>
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	4a2c      	ldr	r2, [pc, #176]	@ (8003d8c <TIM_Base_SetConfig+0x130>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d017      	beq.n	8003d0e <TIM_Base_SetConfig+0xb2>
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	4a2b      	ldr	r2, [pc, #172]	@ (8003d90 <TIM_Base_SetConfig+0x134>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d013      	beq.n	8003d0e <TIM_Base_SetConfig+0xb2>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	4a2a      	ldr	r2, [pc, #168]	@ (8003d94 <TIM_Base_SetConfig+0x138>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d00f      	beq.n	8003d0e <TIM_Base_SetConfig+0xb2>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	4a29      	ldr	r2, [pc, #164]	@ (8003d98 <TIM_Base_SetConfig+0x13c>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d00b      	beq.n	8003d0e <TIM_Base_SetConfig+0xb2>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	4a28      	ldr	r2, [pc, #160]	@ (8003d9c <TIM_Base_SetConfig+0x140>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d007      	beq.n	8003d0e <TIM_Base_SetConfig+0xb2>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	4a27      	ldr	r2, [pc, #156]	@ (8003da0 <TIM_Base_SetConfig+0x144>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d003      	beq.n	8003d0e <TIM_Base_SetConfig+0xb2>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	4a26      	ldr	r2, [pc, #152]	@ (8003da4 <TIM_Base_SetConfig+0x148>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d108      	bne.n	8003d20 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	68db      	ldr	r3, [r3, #12]
 8003d1a:	68fa      	ldr	r2, [r7, #12]
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	695b      	ldr	r3, [r3, #20]
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	689a      	ldr	r2, [r3, #8]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	681a      	ldr	r2, [r3, #0]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	4a0e      	ldr	r2, [pc, #56]	@ (8003d7c <TIM_Base_SetConfig+0x120>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d003      	beq.n	8003d4e <TIM_Base_SetConfig+0xf2>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	4a10      	ldr	r2, [pc, #64]	@ (8003d8c <TIM_Base_SetConfig+0x130>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d103      	bne.n	8003d56 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	691a      	ldr	r2, [r3, #16]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f043 0204 	orr.w	r2, r3, #4
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2201      	movs	r2, #1
 8003d66:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	68fa      	ldr	r2, [r7, #12]
 8003d6c:	601a      	str	r2, [r3, #0]
}
 8003d6e:	bf00      	nop
 8003d70:	3714      	adds	r7, #20
 8003d72:	46bd      	mov	sp, r7
 8003d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d78:	4770      	bx	lr
 8003d7a:	bf00      	nop
 8003d7c:	40010000 	.word	0x40010000
 8003d80:	40000400 	.word	0x40000400
 8003d84:	40000800 	.word	0x40000800
 8003d88:	40000c00 	.word	0x40000c00
 8003d8c:	40010400 	.word	0x40010400
 8003d90:	40014000 	.word	0x40014000
 8003d94:	40014400 	.word	0x40014400
 8003d98:	40014800 	.word	0x40014800
 8003d9c:	40001800 	.word	0x40001800
 8003da0:	40001c00 	.word	0x40001c00
 8003da4:	40002000 	.word	0x40002000

08003da8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003da8:	b480      	push	{r7}
 8003daa:	b087      	sub	sp, #28
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	60f8      	str	r0, [r7, #12]
 8003db0:	60b9      	str	r1, [r7, #8]
 8003db2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	6a1b      	ldr	r3, [r3, #32]
 8003db8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	6a1b      	ldr	r3, [r3, #32]
 8003dbe:	f023 0201 	bic.w	r2, r3, #1
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	699b      	ldr	r3, [r3, #24]
 8003dca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003dcc:	693b      	ldr	r3, [r7, #16]
 8003dce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003dd2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	011b      	lsls	r3, r3, #4
 8003dd8:	693a      	ldr	r2, [r7, #16]
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003dde:	697b      	ldr	r3, [r7, #20]
 8003de0:	f023 030a 	bic.w	r3, r3, #10
 8003de4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003de6:	697a      	ldr	r2, [r7, #20]
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	4313      	orrs	r3, r2
 8003dec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	693a      	ldr	r2, [r7, #16]
 8003df2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	697a      	ldr	r2, [r7, #20]
 8003df8:	621a      	str	r2, [r3, #32]
}
 8003dfa:	bf00      	nop
 8003dfc:	371c      	adds	r7, #28
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e04:	4770      	bx	lr

08003e06 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e06:	b480      	push	{r7}
 8003e08:	b087      	sub	sp, #28
 8003e0a:	af00      	add	r7, sp, #0
 8003e0c:	60f8      	str	r0, [r7, #12]
 8003e0e:	60b9      	str	r1, [r7, #8]
 8003e10:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	6a1b      	ldr	r3, [r3, #32]
 8003e16:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	6a1b      	ldr	r3, [r3, #32]
 8003e1c:	f023 0210 	bic.w	r2, r3, #16
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	699b      	ldr	r3, [r3, #24]
 8003e28:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003e2a:	693b      	ldr	r3, [r7, #16]
 8003e2c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003e30:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	031b      	lsls	r3, r3, #12
 8003e36:	693a      	ldr	r2, [r7, #16]
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003e3c:	697b      	ldr	r3, [r7, #20]
 8003e3e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003e42:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	011b      	lsls	r3, r3, #4
 8003e48:	697a      	ldr	r2, [r7, #20]
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	693a      	ldr	r2, [r7, #16]
 8003e52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	697a      	ldr	r2, [r7, #20]
 8003e58:	621a      	str	r2, [r3, #32]
}
 8003e5a:	bf00      	nop
 8003e5c:	371c      	adds	r7, #28
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e64:	4770      	bx	lr

08003e66 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003e66:	b480      	push	{r7}
 8003e68:	b085      	sub	sp, #20
 8003e6a:	af00      	add	r7, sp, #0
 8003e6c:	6078      	str	r0, [r7, #4]
 8003e6e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	689b      	ldr	r3, [r3, #8]
 8003e74:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e7c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003e7e:	683a      	ldr	r2, [r7, #0]
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	4313      	orrs	r3, r2
 8003e84:	f043 0307 	orr.w	r3, r3, #7
 8003e88:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	68fa      	ldr	r2, [r7, #12]
 8003e8e:	609a      	str	r2, [r3, #8]
}
 8003e90:	bf00      	nop
 8003e92:	3714      	adds	r7, #20
 8003e94:	46bd      	mov	sp, r7
 8003e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9a:	4770      	bx	lr

08003e9c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b087      	sub	sp, #28
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	60f8      	str	r0, [r7, #12]
 8003ea4:	60b9      	str	r1, [r7, #8]
 8003ea6:	607a      	str	r2, [r7, #4]
 8003ea8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	689b      	ldr	r3, [r3, #8]
 8003eae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003eb0:	697b      	ldr	r3, [r7, #20]
 8003eb2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003eb6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	021a      	lsls	r2, r3, #8
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	431a      	orrs	r2, r3
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	697a      	ldr	r2, [r7, #20]
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	697a      	ldr	r2, [r7, #20]
 8003ece:	609a      	str	r2, [r3, #8]
}
 8003ed0:	bf00      	nop
 8003ed2:	371c      	adds	r7, #28
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eda:	4770      	bx	lr

08003edc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003edc:	b480      	push	{r7}
 8003ede:	b085      	sub	sp, #20
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
 8003ee4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003eec:	2b01      	cmp	r3, #1
 8003eee:	d101      	bne.n	8003ef4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003ef0:	2302      	movs	r3, #2
 8003ef2:	e05a      	b.n	8003faa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2202      	movs	r2, #2
 8003f00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f1a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	68fa      	ldr	r2, [r7, #12]
 8003f22:	4313      	orrs	r3, r2
 8003f24:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	68fa      	ldr	r2, [r7, #12]
 8003f2c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a21      	ldr	r2, [pc, #132]	@ (8003fb8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d022      	beq.n	8003f7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f40:	d01d      	beq.n	8003f7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	4a1d      	ldr	r2, [pc, #116]	@ (8003fbc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003f48:	4293      	cmp	r3, r2
 8003f4a:	d018      	beq.n	8003f7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4a1b      	ldr	r2, [pc, #108]	@ (8003fc0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d013      	beq.n	8003f7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	4a1a      	ldr	r2, [pc, #104]	@ (8003fc4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d00e      	beq.n	8003f7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	4a18      	ldr	r2, [pc, #96]	@ (8003fc8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d009      	beq.n	8003f7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4a17      	ldr	r2, [pc, #92]	@ (8003fcc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d004      	beq.n	8003f7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4a15      	ldr	r2, [pc, #84]	@ (8003fd0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d10c      	bne.n	8003f98 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003f7e:	68bb      	ldr	r3, [r7, #8]
 8003f80:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003f84:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	68ba      	ldr	r2, [r7, #8]
 8003f8c:	4313      	orrs	r3, r2
 8003f8e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	68ba      	ldr	r2, [r7, #8]
 8003f96:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003fa8:	2300      	movs	r3, #0
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	3714      	adds	r7, #20
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb4:	4770      	bx	lr
 8003fb6:	bf00      	nop
 8003fb8:	40010000 	.word	0x40010000
 8003fbc:	40000400 	.word	0x40000400
 8003fc0:	40000800 	.word	0x40000800
 8003fc4:	40000c00 	.word	0x40000c00
 8003fc8:	40010400 	.word	0x40010400
 8003fcc:	40014000 	.word	0x40014000
 8003fd0:	40001800 	.word	0x40001800

08003fd4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b082      	sub	sp, #8
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d101      	bne.n	8003fe6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	e042      	b.n	800406c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003fec:	b2db      	uxtb	r3, r3
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d106      	bne.n	8004000 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ffa:	6878      	ldr	r0, [r7, #4]
 8003ffc:	f7fd fd82 	bl	8001b04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2224      	movs	r2, #36	@ 0x24
 8004004:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	68da      	ldr	r2, [r3, #12]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004016:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004018:	6878      	ldr	r0, [r7, #4]
 800401a:	f000 f973 	bl	8004304 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	691a      	ldr	r2, [r3, #16]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800402c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	695a      	ldr	r2, [r3, #20]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800403c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	68da      	ldr	r2, [r3, #12]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800404c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2200      	movs	r2, #0
 8004052:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2220      	movs	r2, #32
 8004058:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2220      	movs	r2, #32
 8004060:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2200      	movs	r2, #0
 8004068:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800406a:	2300      	movs	r3, #0
}
 800406c:	4618      	mov	r0, r3
 800406e:	3708      	adds	r7, #8
 8004070:	46bd      	mov	sp, r7
 8004072:	bd80      	pop	{r7, pc}

08004074 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b08a      	sub	sp, #40	@ 0x28
 8004078:	af02      	add	r7, sp, #8
 800407a:	60f8      	str	r0, [r7, #12]
 800407c:	60b9      	str	r1, [r7, #8]
 800407e:	603b      	str	r3, [r7, #0]
 8004080:	4613      	mov	r3, r2
 8004082:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004084:	2300      	movs	r3, #0
 8004086:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800408e:	b2db      	uxtb	r3, r3
 8004090:	2b20      	cmp	r3, #32
 8004092:	d175      	bne.n	8004180 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d002      	beq.n	80040a0 <HAL_UART_Transmit+0x2c>
 800409a:	88fb      	ldrh	r3, [r7, #6]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d101      	bne.n	80040a4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80040a0:	2301      	movs	r3, #1
 80040a2:	e06e      	b.n	8004182 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	2200      	movs	r2, #0
 80040a8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	2221      	movs	r2, #33	@ 0x21
 80040ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80040b2:	f7fd fe93 	bl	8001ddc <HAL_GetTick>
 80040b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	88fa      	ldrh	r2, [r7, #6]
 80040bc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	88fa      	ldrh	r2, [r7, #6]
 80040c2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	689b      	ldr	r3, [r3, #8]
 80040c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040cc:	d108      	bne.n	80040e0 <HAL_UART_Transmit+0x6c>
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	691b      	ldr	r3, [r3, #16]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d104      	bne.n	80040e0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80040d6:	2300      	movs	r3, #0
 80040d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80040da:	68bb      	ldr	r3, [r7, #8]
 80040dc:	61bb      	str	r3, [r7, #24]
 80040de:	e003      	b.n	80040e8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80040e0:	68bb      	ldr	r3, [r7, #8]
 80040e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80040e4:	2300      	movs	r3, #0
 80040e6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80040e8:	e02e      	b.n	8004148 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	9300      	str	r3, [sp, #0]
 80040ee:	697b      	ldr	r3, [r7, #20]
 80040f0:	2200      	movs	r2, #0
 80040f2:	2180      	movs	r1, #128	@ 0x80
 80040f4:	68f8      	ldr	r0, [r7, #12]
 80040f6:	f000 f848 	bl	800418a <UART_WaitOnFlagUntilTimeout>
 80040fa:	4603      	mov	r3, r0
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d005      	beq.n	800410c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	2220      	movs	r2, #32
 8004104:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004108:	2303      	movs	r3, #3
 800410a:	e03a      	b.n	8004182 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800410c:	69fb      	ldr	r3, [r7, #28]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d10b      	bne.n	800412a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004112:	69bb      	ldr	r3, [r7, #24]
 8004114:	881b      	ldrh	r3, [r3, #0]
 8004116:	461a      	mov	r2, r3
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004120:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004122:	69bb      	ldr	r3, [r7, #24]
 8004124:	3302      	adds	r3, #2
 8004126:	61bb      	str	r3, [r7, #24]
 8004128:	e007      	b.n	800413a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800412a:	69fb      	ldr	r3, [r7, #28]
 800412c:	781a      	ldrb	r2, [r3, #0]
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004134:	69fb      	ldr	r3, [r7, #28]
 8004136:	3301      	adds	r3, #1
 8004138:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800413e:	b29b      	uxth	r3, r3
 8004140:	3b01      	subs	r3, #1
 8004142:	b29a      	uxth	r2, r3
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800414c:	b29b      	uxth	r3, r3
 800414e:	2b00      	cmp	r3, #0
 8004150:	d1cb      	bne.n	80040ea <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	9300      	str	r3, [sp, #0]
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	2200      	movs	r2, #0
 800415a:	2140      	movs	r1, #64	@ 0x40
 800415c:	68f8      	ldr	r0, [r7, #12]
 800415e:	f000 f814 	bl	800418a <UART_WaitOnFlagUntilTimeout>
 8004162:	4603      	mov	r3, r0
 8004164:	2b00      	cmp	r3, #0
 8004166:	d005      	beq.n	8004174 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	2220      	movs	r2, #32
 800416c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004170:	2303      	movs	r3, #3
 8004172:	e006      	b.n	8004182 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	2220      	movs	r2, #32
 8004178:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800417c:	2300      	movs	r3, #0
 800417e:	e000      	b.n	8004182 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004180:	2302      	movs	r3, #2
  }
}
 8004182:	4618      	mov	r0, r3
 8004184:	3720      	adds	r7, #32
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}

0800418a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800418a:	b580      	push	{r7, lr}
 800418c:	b086      	sub	sp, #24
 800418e:	af00      	add	r7, sp, #0
 8004190:	60f8      	str	r0, [r7, #12]
 8004192:	60b9      	str	r1, [r7, #8]
 8004194:	603b      	str	r3, [r7, #0]
 8004196:	4613      	mov	r3, r2
 8004198:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800419a:	e03b      	b.n	8004214 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800419c:	6a3b      	ldr	r3, [r7, #32]
 800419e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041a2:	d037      	beq.n	8004214 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041a4:	f7fd fe1a 	bl	8001ddc <HAL_GetTick>
 80041a8:	4602      	mov	r2, r0
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	1ad3      	subs	r3, r2, r3
 80041ae:	6a3a      	ldr	r2, [r7, #32]
 80041b0:	429a      	cmp	r2, r3
 80041b2:	d302      	bcc.n	80041ba <UART_WaitOnFlagUntilTimeout+0x30>
 80041b4:	6a3b      	ldr	r3, [r7, #32]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d101      	bne.n	80041be <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80041ba:	2303      	movs	r3, #3
 80041bc:	e03a      	b.n	8004234 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	68db      	ldr	r3, [r3, #12]
 80041c4:	f003 0304 	and.w	r3, r3, #4
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d023      	beq.n	8004214 <UART_WaitOnFlagUntilTimeout+0x8a>
 80041cc:	68bb      	ldr	r3, [r7, #8]
 80041ce:	2b80      	cmp	r3, #128	@ 0x80
 80041d0:	d020      	beq.n	8004214 <UART_WaitOnFlagUntilTimeout+0x8a>
 80041d2:	68bb      	ldr	r3, [r7, #8]
 80041d4:	2b40      	cmp	r3, #64	@ 0x40
 80041d6:	d01d      	beq.n	8004214 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f003 0308 	and.w	r3, r3, #8
 80041e2:	2b08      	cmp	r3, #8
 80041e4:	d116      	bne.n	8004214 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80041e6:	2300      	movs	r3, #0
 80041e8:	617b      	str	r3, [r7, #20]
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	617b      	str	r3, [r7, #20]
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	617b      	str	r3, [r7, #20]
 80041fa:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80041fc:	68f8      	ldr	r0, [r7, #12]
 80041fe:	f000 f81d 	bl	800423c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	2208      	movs	r2, #8
 8004206:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	2200      	movs	r2, #0
 800420c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004210:	2301      	movs	r3, #1
 8004212:	e00f      	b.n	8004234 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	681a      	ldr	r2, [r3, #0]
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	4013      	ands	r3, r2
 800421e:	68ba      	ldr	r2, [r7, #8]
 8004220:	429a      	cmp	r2, r3
 8004222:	bf0c      	ite	eq
 8004224:	2301      	moveq	r3, #1
 8004226:	2300      	movne	r3, #0
 8004228:	b2db      	uxtb	r3, r3
 800422a:	461a      	mov	r2, r3
 800422c:	79fb      	ldrb	r3, [r7, #7]
 800422e:	429a      	cmp	r2, r3
 8004230:	d0b4      	beq.n	800419c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004232:	2300      	movs	r3, #0
}
 8004234:	4618      	mov	r0, r3
 8004236:	3718      	adds	r7, #24
 8004238:	46bd      	mov	sp, r7
 800423a:	bd80      	pop	{r7, pc}

0800423c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800423c:	b480      	push	{r7}
 800423e:	b095      	sub	sp, #84	@ 0x54
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	330c      	adds	r3, #12
 800424a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800424c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800424e:	e853 3f00 	ldrex	r3, [r3]
 8004252:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004256:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800425a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	330c      	adds	r3, #12
 8004262:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004264:	643a      	str	r2, [r7, #64]	@ 0x40
 8004266:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004268:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800426a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800426c:	e841 2300 	strex	r3, r2, [r1]
 8004270:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004272:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004274:	2b00      	cmp	r3, #0
 8004276:	d1e5      	bne.n	8004244 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	3314      	adds	r3, #20
 800427e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004280:	6a3b      	ldr	r3, [r7, #32]
 8004282:	e853 3f00 	ldrex	r3, [r3]
 8004286:	61fb      	str	r3, [r7, #28]
   return(result);
 8004288:	69fb      	ldr	r3, [r7, #28]
 800428a:	f023 0301 	bic.w	r3, r3, #1
 800428e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	3314      	adds	r3, #20
 8004296:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004298:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800429a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800429c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800429e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80042a0:	e841 2300 	strex	r3, r2, [r1]
 80042a4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80042a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d1e5      	bne.n	8004278 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042b0:	2b01      	cmp	r3, #1
 80042b2:	d119      	bne.n	80042e8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	330c      	adds	r3, #12
 80042ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	e853 3f00 	ldrex	r3, [r3]
 80042c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80042c4:	68bb      	ldr	r3, [r7, #8]
 80042c6:	f023 0310 	bic.w	r3, r3, #16
 80042ca:	647b      	str	r3, [r7, #68]	@ 0x44
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	330c      	adds	r3, #12
 80042d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80042d4:	61ba      	str	r2, [r7, #24]
 80042d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042d8:	6979      	ldr	r1, [r7, #20]
 80042da:	69ba      	ldr	r2, [r7, #24]
 80042dc:	e841 2300 	strex	r3, r2, [r1]
 80042e0:	613b      	str	r3, [r7, #16]
   return(result);
 80042e2:	693b      	ldr	r3, [r7, #16]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d1e5      	bne.n	80042b4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2220      	movs	r2, #32
 80042ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2200      	movs	r2, #0
 80042f4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80042f6:	bf00      	nop
 80042f8:	3754      	adds	r7, #84	@ 0x54
 80042fa:	46bd      	mov	sp, r7
 80042fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004300:	4770      	bx	lr
	...

08004304 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004304:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004308:	b0c0      	sub	sp, #256	@ 0x100
 800430a:	af00      	add	r7, sp, #0
 800430c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004310:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	691b      	ldr	r3, [r3, #16]
 8004318:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800431c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004320:	68d9      	ldr	r1, [r3, #12]
 8004322:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004326:	681a      	ldr	r2, [r3, #0]
 8004328:	ea40 0301 	orr.w	r3, r0, r1
 800432c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800432e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004332:	689a      	ldr	r2, [r3, #8]
 8004334:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004338:	691b      	ldr	r3, [r3, #16]
 800433a:	431a      	orrs	r2, r3
 800433c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004340:	695b      	ldr	r3, [r3, #20]
 8004342:	431a      	orrs	r2, r3
 8004344:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004348:	69db      	ldr	r3, [r3, #28]
 800434a:	4313      	orrs	r3, r2
 800434c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004350:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	68db      	ldr	r3, [r3, #12]
 8004358:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800435c:	f021 010c 	bic.w	r1, r1, #12
 8004360:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004364:	681a      	ldr	r2, [r3, #0]
 8004366:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800436a:	430b      	orrs	r3, r1
 800436c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800436e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	695b      	ldr	r3, [r3, #20]
 8004376:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800437a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800437e:	6999      	ldr	r1, [r3, #24]
 8004380:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004384:	681a      	ldr	r2, [r3, #0]
 8004386:	ea40 0301 	orr.w	r3, r0, r1
 800438a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800438c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004390:	681a      	ldr	r2, [r3, #0]
 8004392:	4b8f      	ldr	r3, [pc, #572]	@ (80045d0 <UART_SetConfig+0x2cc>)
 8004394:	429a      	cmp	r2, r3
 8004396:	d005      	beq.n	80043a4 <UART_SetConfig+0xa0>
 8004398:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800439c:	681a      	ldr	r2, [r3, #0]
 800439e:	4b8d      	ldr	r3, [pc, #564]	@ (80045d4 <UART_SetConfig+0x2d0>)
 80043a0:	429a      	cmp	r2, r3
 80043a2:	d104      	bne.n	80043ae <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80043a4:	f7ff f81c 	bl	80033e0 <HAL_RCC_GetPCLK2Freq>
 80043a8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80043ac:	e003      	b.n	80043b6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80043ae:	f7ff f803 	bl	80033b8 <HAL_RCC_GetPCLK1Freq>
 80043b2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80043b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043ba:	69db      	ldr	r3, [r3, #28]
 80043bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80043c0:	f040 810c 	bne.w	80045dc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80043c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80043c8:	2200      	movs	r2, #0
 80043ca:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80043ce:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80043d2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80043d6:	4622      	mov	r2, r4
 80043d8:	462b      	mov	r3, r5
 80043da:	1891      	adds	r1, r2, r2
 80043dc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80043de:	415b      	adcs	r3, r3
 80043e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80043e2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80043e6:	4621      	mov	r1, r4
 80043e8:	eb12 0801 	adds.w	r8, r2, r1
 80043ec:	4629      	mov	r1, r5
 80043ee:	eb43 0901 	adc.w	r9, r3, r1
 80043f2:	f04f 0200 	mov.w	r2, #0
 80043f6:	f04f 0300 	mov.w	r3, #0
 80043fa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80043fe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004402:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004406:	4690      	mov	r8, r2
 8004408:	4699      	mov	r9, r3
 800440a:	4623      	mov	r3, r4
 800440c:	eb18 0303 	adds.w	r3, r8, r3
 8004410:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004414:	462b      	mov	r3, r5
 8004416:	eb49 0303 	adc.w	r3, r9, r3
 800441a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800441e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	2200      	movs	r2, #0
 8004426:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800442a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800442e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004432:	460b      	mov	r3, r1
 8004434:	18db      	adds	r3, r3, r3
 8004436:	653b      	str	r3, [r7, #80]	@ 0x50
 8004438:	4613      	mov	r3, r2
 800443a:	eb42 0303 	adc.w	r3, r2, r3
 800443e:	657b      	str	r3, [r7, #84]	@ 0x54
 8004440:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004444:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004448:	f7fb ff2a 	bl	80002a0 <__aeabi_uldivmod>
 800444c:	4602      	mov	r2, r0
 800444e:	460b      	mov	r3, r1
 8004450:	4b61      	ldr	r3, [pc, #388]	@ (80045d8 <UART_SetConfig+0x2d4>)
 8004452:	fba3 2302 	umull	r2, r3, r3, r2
 8004456:	095b      	lsrs	r3, r3, #5
 8004458:	011c      	lsls	r4, r3, #4
 800445a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800445e:	2200      	movs	r2, #0
 8004460:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004464:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004468:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800446c:	4642      	mov	r2, r8
 800446e:	464b      	mov	r3, r9
 8004470:	1891      	adds	r1, r2, r2
 8004472:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004474:	415b      	adcs	r3, r3
 8004476:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004478:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800447c:	4641      	mov	r1, r8
 800447e:	eb12 0a01 	adds.w	sl, r2, r1
 8004482:	4649      	mov	r1, r9
 8004484:	eb43 0b01 	adc.w	fp, r3, r1
 8004488:	f04f 0200 	mov.w	r2, #0
 800448c:	f04f 0300 	mov.w	r3, #0
 8004490:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004494:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004498:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800449c:	4692      	mov	sl, r2
 800449e:	469b      	mov	fp, r3
 80044a0:	4643      	mov	r3, r8
 80044a2:	eb1a 0303 	adds.w	r3, sl, r3
 80044a6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80044aa:	464b      	mov	r3, r9
 80044ac:	eb4b 0303 	adc.w	r3, fp, r3
 80044b0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80044b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	2200      	movs	r2, #0
 80044bc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80044c0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80044c4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80044c8:	460b      	mov	r3, r1
 80044ca:	18db      	adds	r3, r3, r3
 80044cc:	643b      	str	r3, [r7, #64]	@ 0x40
 80044ce:	4613      	mov	r3, r2
 80044d0:	eb42 0303 	adc.w	r3, r2, r3
 80044d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80044d6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80044da:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80044de:	f7fb fedf 	bl	80002a0 <__aeabi_uldivmod>
 80044e2:	4602      	mov	r2, r0
 80044e4:	460b      	mov	r3, r1
 80044e6:	4611      	mov	r1, r2
 80044e8:	4b3b      	ldr	r3, [pc, #236]	@ (80045d8 <UART_SetConfig+0x2d4>)
 80044ea:	fba3 2301 	umull	r2, r3, r3, r1
 80044ee:	095b      	lsrs	r3, r3, #5
 80044f0:	2264      	movs	r2, #100	@ 0x64
 80044f2:	fb02 f303 	mul.w	r3, r2, r3
 80044f6:	1acb      	subs	r3, r1, r3
 80044f8:	00db      	lsls	r3, r3, #3
 80044fa:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80044fe:	4b36      	ldr	r3, [pc, #216]	@ (80045d8 <UART_SetConfig+0x2d4>)
 8004500:	fba3 2302 	umull	r2, r3, r3, r2
 8004504:	095b      	lsrs	r3, r3, #5
 8004506:	005b      	lsls	r3, r3, #1
 8004508:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800450c:	441c      	add	r4, r3
 800450e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004512:	2200      	movs	r2, #0
 8004514:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004518:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800451c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004520:	4642      	mov	r2, r8
 8004522:	464b      	mov	r3, r9
 8004524:	1891      	adds	r1, r2, r2
 8004526:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004528:	415b      	adcs	r3, r3
 800452a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800452c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004530:	4641      	mov	r1, r8
 8004532:	1851      	adds	r1, r2, r1
 8004534:	6339      	str	r1, [r7, #48]	@ 0x30
 8004536:	4649      	mov	r1, r9
 8004538:	414b      	adcs	r3, r1
 800453a:	637b      	str	r3, [r7, #52]	@ 0x34
 800453c:	f04f 0200 	mov.w	r2, #0
 8004540:	f04f 0300 	mov.w	r3, #0
 8004544:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004548:	4659      	mov	r1, fp
 800454a:	00cb      	lsls	r3, r1, #3
 800454c:	4651      	mov	r1, sl
 800454e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004552:	4651      	mov	r1, sl
 8004554:	00ca      	lsls	r2, r1, #3
 8004556:	4610      	mov	r0, r2
 8004558:	4619      	mov	r1, r3
 800455a:	4603      	mov	r3, r0
 800455c:	4642      	mov	r2, r8
 800455e:	189b      	adds	r3, r3, r2
 8004560:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004564:	464b      	mov	r3, r9
 8004566:	460a      	mov	r2, r1
 8004568:	eb42 0303 	adc.w	r3, r2, r3
 800456c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004570:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	2200      	movs	r2, #0
 8004578:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800457c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004580:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004584:	460b      	mov	r3, r1
 8004586:	18db      	adds	r3, r3, r3
 8004588:	62bb      	str	r3, [r7, #40]	@ 0x28
 800458a:	4613      	mov	r3, r2
 800458c:	eb42 0303 	adc.w	r3, r2, r3
 8004590:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004592:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004596:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800459a:	f7fb fe81 	bl	80002a0 <__aeabi_uldivmod>
 800459e:	4602      	mov	r2, r0
 80045a0:	460b      	mov	r3, r1
 80045a2:	4b0d      	ldr	r3, [pc, #52]	@ (80045d8 <UART_SetConfig+0x2d4>)
 80045a4:	fba3 1302 	umull	r1, r3, r3, r2
 80045a8:	095b      	lsrs	r3, r3, #5
 80045aa:	2164      	movs	r1, #100	@ 0x64
 80045ac:	fb01 f303 	mul.w	r3, r1, r3
 80045b0:	1ad3      	subs	r3, r2, r3
 80045b2:	00db      	lsls	r3, r3, #3
 80045b4:	3332      	adds	r3, #50	@ 0x32
 80045b6:	4a08      	ldr	r2, [pc, #32]	@ (80045d8 <UART_SetConfig+0x2d4>)
 80045b8:	fba2 2303 	umull	r2, r3, r2, r3
 80045bc:	095b      	lsrs	r3, r3, #5
 80045be:	f003 0207 	and.w	r2, r3, #7
 80045c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4422      	add	r2, r4
 80045ca:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80045cc:	e106      	b.n	80047dc <UART_SetConfig+0x4d8>
 80045ce:	bf00      	nop
 80045d0:	40011000 	.word	0x40011000
 80045d4:	40011400 	.word	0x40011400
 80045d8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80045dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80045e0:	2200      	movs	r2, #0
 80045e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80045e6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80045ea:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80045ee:	4642      	mov	r2, r8
 80045f0:	464b      	mov	r3, r9
 80045f2:	1891      	adds	r1, r2, r2
 80045f4:	6239      	str	r1, [r7, #32]
 80045f6:	415b      	adcs	r3, r3
 80045f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80045fa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80045fe:	4641      	mov	r1, r8
 8004600:	1854      	adds	r4, r2, r1
 8004602:	4649      	mov	r1, r9
 8004604:	eb43 0501 	adc.w	r5, r3, r1
 8004608:	f04f 0200 	mov.w	r2, #0
 800460c:	f04f 0300 	mov.w	r3, #0
 8004610:	00eb      	lsls	r3, r5, #3
 8004612:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004616:	00e2      	lsls	r2, r4, #3
 8004618:	4614      	mov	r4, r2
 800461a:	461d      	mov	r5, r3
 800461c:	4643      	mov	r3, r8
 800461e:	18e3      	adds	r3, r4, r3
 8004620:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004624:	464b      	mov	r3, r9
 8004626:	eb45 0303 	adc.w	r3, r5, r3
 800462a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800462e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	2200      	movs	r2, #0
 8004636:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800463a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800463e:	f04f 0200 	mov.w	r2, #0
 8004642:	f04f 0300 	mov.w	r3, #0
 8004646:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800464a:	4629      	mov	r1, r5
 800464c:	008b      	lsls	r3, r1, #2
 800464e:	4621      	mov	r1, r4
 8004650:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004654:	4621      	mov	r1, r4
 8004656:	008a      	lsls	r2, r1, #2
 8004658:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800465c:	f7fb fe20 	bl	80002a0 <__aeabi_uldivmod>
 8004660:	4602      	mov	r2, r0
 8004662:	460b      	mov	r3, r1
 8004664:	4b60      	ldr	r3, [pc, #384]	@ (80047e8 <UART_SetConfig+0x4e4>)
 8004666:	fba3 2302 	umull	r2, r3, r3, r2
 800466a:	095b      	lsrs	r3, r3, #5
 800466c:	011c      	lsls	r4, r3, #4
 800466e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004672:	2200      	movs	r2, #0
 8004674:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004678:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800467c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004680:	4642      	mov	r2, r8
 8004682:	464b      	mov	r3, r9
 8004684:	1891      	adds	r1, r2, r2
 8004686:	61b9      	str	r1, [r7, #24]
 8004688:	415b      	adcs	r3, r3
 800468a:	61fb      	str	r3, [r7, #28]
 800468c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004690:	4641      	mov	r1, r8
 8004692:	1851      	adds	r1, r2, r1
 8004694:	6139      	str	r1, [r7, #16]
 8004696:	4649      	mov	r1, r9
 8004698:	414b      	adcs	r3, r1
 800469a:	617b      	str	r3, [r7, #20]
 800469c:	f04f 0200 	mov.w	r2, #0
 80046a0:	f04f 0300 	mov.w	r3, #0
 80046a4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80046a8:	4659      	mov	r1, fp
 80046aa:	00cb      	lsls	r3, r1, #3
 80046ac:	4651      	mov	r1, sl
 80046ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80046b2:	4651      	mov	r1, sl
 80046b4:	00ca      	lsls	r2, r1, #3
 80046b6:	4610      	mov	r0, r2
 80046b8:	4619      	mov	r1, r3
 80046ba:	4603      	mov	r3, r0
 80046bc:	4642      	mov	r2, r8
 80046be:	189b      	adds	r3, r3, r2
 80046c0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80046c4:	464b      	mov	r3, r9
 80046c6:	460a      	mov	r2, r1
 80046c8:	eb42 0303 	adc.w	r3, r2, r3
 80046cc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80046d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	2200      	movs	r2, #0
 80046d8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80046da:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80046dc:	f04f 0200 	mov.w	r2, #0
 80046e0:	f04f 0300 	mov.w	r3, #0
 80046e4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80046e8:	4649      	mov	r1, r9
 80046ea:	008b      	lsls	r3, r1, #2
 80046ec:	4641      	mov	r1, r8
 80046ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80046f2:	4641      	mov	r1, r8
 80046f4:	008a      	lsls	r2, r1, #2
 80046f6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80046fa:	f7fb fdd1 	bl	80002a0 <__aeabi_uldivmod>
 80046fe:	4602      	mov	r2, r0
 8004700:	460b      	mov	r3, r1
 8004702:	4611      	mov	r1, r2
 8004704:	4b38      	ldr	r3, [pc, #224]	@ (80047e8 <UART_SetConfig+0x4e4>)
 8004706:	fba3 2301 	umull	r2, r3, r3, r1
 800470a:	095b      	lsrs	r3, r3, #5
 800470c:	2264      	movs	r2, #100	@ 0x64
 800470e:	fb02 f303 	mul.w	r3, r2, r3
 8004712:	1acb      	subs	r3, r1, r3
 8004714:	011b      	lsls	r3, r3, #4
 8004716:	3332      	adds	r3, #50	@ 0x32
 8004718:	4a33      	ldr	r2, [pc, #204]	@ (80047e8 <UART_SetConfig+0x4e4>)
 800471a:	fba2 2303 	umull	r2, r3, r2, r3
 800471e:	095b      	lsrs	r3, r3, #5
 8004720:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004724:	441c      	add	r4, r3
 8004726:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800472a:	2200      	movs	r2, #0
 800472c:	673b      	str	r3, [r7, #112]	@ 0x70
 800472e:	677a      	str	r2, [r7, #116]	@ 0x74
 8004730:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004734:	4642      	mov	r2, r8
 8004736:	464b      	mov	r3, r9
 8004738:	1891      	adds	r1, r2, r2
 800473a:	60b9      	str	r1, [r7, #8]
 800473c:	415b      	adcs	r3, r3
 800473e:	60fb      	str	r3, [r7, #12]
 8004740:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004744:	4641      	mov	r1, r8
 8004746:	1851      	adds	r1, r2, r1
 8004748:	6039      	str	r1, [r7, #0]
 800474a:	4649      	mov	r1, r9
 800474c:	414b      	adcs	r3, r1
 800474e:	607b      	str	r3, [r7, #4]
 8004750:	f04f 0200 	mov.w	r2, #0
 8004754:	f04f 0300 	mov.w	r3, #0
 8004758:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800475c:	4659      	mov	r1, fp
 800475e:	00cb      	lsls	r3, r1, #3
 8004760:	4651      	mov	r1, sl
 8004762:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004766:	4651      	mov	r1, sl
 8004768:	00ca      	lsls	r2, r1, #3
 800476a:	4610      	mov	r0, r2
 800476c:	4619      	mov	r1, r3
 800476e:	4603      	mov	r3, r0
 8004770:	4642      	mov	r2, r8
 8004772:	189b      	adds	r3, r3, r2
 8004774:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004776:	464b      	mov	r3, r9
 8004778:	460a      	mov	r2, r1
 800477a:	eb42 0303 	adc.w	r3, r2, r3
 800477e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004780:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	2200      	movs	r2, #0
 8004788:	663b      	str	r3, [r7, #96]	@ 0x60
 800478a:	667a      	str	r2, [r7, #100]	@ 0x64
 800478c:	f04f 0200 	mov.w	r2, #0
 8004790:	f04f 0300 	mov.w	r3, #0
 8004794:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004798:	4649      	mov	r1, r9
 800479a:	008b      	lsls	r3, r1, #2
 800479c:	4641      	mov	r1, r8
 800479e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80047a2:	4641      	mov	r1, r8
 80047a4:	008a      	lsls	r2, r1, #2
 80047a6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80047aa:	f7fb fd79 	bl	80002a0 <__aeabi_uldivmod>
 80047ae:	4602      	mov	r2, r0
 80047b0:	460b      	mov	r3, r1
 80047b2:	4b0d      	ldr	r3, [pc, #52]	@ (80047e8 <UART_SetConfig+0x4e4>)
 80047b4:	fba3 1302 	umull	r1, r3, r3, r2
 80047b8:	095b      	lsrs	r3, r3, #5
 80047ba:	2164      	movs	r1, #100	@ 0x64
 80047bc:	fb01 f303 	mul.w	r3, r1, r3
 80047c0:	1ad3      	subs	r3, r2, r3
 80047c2:	011b      	lsls	r3, r3, #4
 80047c4:	3332      	adds	r3, #50	@ 0x32
 80047c6:	4a08      	ldr	r2, [pc, #32]	@ (80047e8 <UART_SetConfig+0x4e4>)
 80047c8:	fba2 2303 	umull	r2, r3, r2, r3
 80047cc:	095b      	lsrs	r3, r3, #5
 80047ce:	f003 020f 	and.w	r2, r3, #15
 80047d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4422      	add	r2, r4
 80047da:	609a      	str	r2, [r3, #8]
}
 80047dc:	bf00      	nop
 80047de:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80047e2:	46bd      	mov	sp, r7
 80047e4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80047e8:	51eb851f 	.word	0x51eb851f

080047ec <siprintf>:
 80047ec:	b40e      	push	{r1, r2, r3}
 80047ee:	b500      	push	{lr}
 80047f0:	b09c      	sub	sp, #112	@ 0x70
 80047f2:	ab1d      	add	r3, sp, #116	@ 0x74
 80047f4:	9002      	str	r0, [sp, #8]
 80047f6:	9006      	str	r0, [sp, #24]
 80047f8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80047fc:	4809      	ldr	r0, [pc, #36]	@ (8004824 <siprintf+0x38>)
 80047fe:	9107      	str	r1, [sp, #28]
 8004800:	9104      	str	r1, [sp, #16]
 8004802:	4909      	ldr	r1, [pc, #36]	@ (8004828 <siprintf+0x3c>)
 8004804:	f853 2b04 	ldr.w	r2, [r3], #4
 8004808:	9105      	str	r1, [sp, #20]
 800480a:	6800      	ldr	r0, [r0, #0]
 800480c:	9301      	str	r3, [sp, #4]
 800480e:	a902      	add	r1, sp, #8
 8004810:	f000 f994 	bl	8004b3c <_svfiprintf_r>
 8004814:	9b02      	ldr	r3, [sp, #8]
 8004816:	2200      	movs	r2, #0
 8004818:	701a      	strb	r2, [r3, #0]
 800481a:	b01c      	add	sp, #112	@ 0x70
 800481c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004820:	b003      	add	sp, #12
 8004822:	4770      	bx	lr
 8004824:	20000078 	.word	0x20000078
 8004828:	ffff0208 	.word	0xffff0208

0800482c <memset>:
 800482c:	4402      	add	r2, r0
 800482e:	4603      	mov	r3, r0
 8004830:	4293      	cmp	r3, r2
 8004832:	d100      	bne.n	8004836 <memset+0xa>
 8004834:	4770      	bx	lr
 8004836:	f803 1b01 	strb.w	r1, [r3], #1
 800483a:	e7f9      	b.n	8004830 <memset+0x4>

0800483c <__errno>:
 800483c:	4b01      	ldr	r3, [pc, #4]	@ (8004844 <__errno+0x8>)
 800483e:	6818      	ldr	r0, [r3, #0]
 8004840:	4770      	bx	lr
 8004842:	bf00      	nop
 8004844:	20000078 	.word	0x20000078

08004848 <__libc_init_array>:
 8004848:	b570      	push	{r4, r5, r6, lr}
 800484a:	4d0d      	ldr	r5, [pc, #52]	@ (8004880 <__libc_init_array+0x38>)
 800484c:	4c0d      	ldr	r4, [pc, #52]	@ (8004884 <__libc_init_array+0x3c>)
 800484e:	1b64      	subs	r4, r4, r5
 8004850:	10a4      	asrs	r4, r4, #2
 8004852:	2600      	movs	r6, #0
 8004854:	42a6      	cmp	r6, r4
 8004856:	d109      	bne.n	800486c <__libc_init_array+0x24>
 8004858:	4d0b      	ldr	r5, [pc, #44]	@ (8004888 <__libc_init_array+0x40>)
 800485a:	4c0c      	ldr	r4, [pc, #48]	@ (800488c <__libc_init_array+0x44>)
 800485c:	f000 fc66 	bl	800512c <_init>
 8004860:	1b64      	subs	r4, r4, r5
 8004862:	10a4      	asrs	r4, r4, #2
 8004864:	2600      	movs	r6, #0
 8004866:	42a6      	cmp	r6, r4
 8004868:	d105      	bne.n	8004876 <__libc_init_array+0x2e>
 800486a:	bd70      	pop	{r4, r5, r6, pc}
 800486c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004870:	4798      	blx	r3
 8004872:	3601      	adds	r6, #1
 8004874:	e7ee      	b.n	8004854 <__libc_init_array+0xc>
 8004876:	f855 3b04 	ldr.w	r3, [r5], #4
 800487a:	4798      	blx	r3
 800487c:	3601      	adds	r6, #1
 800487e:	e7f2      	b.n	8004866 <__libc_init_array+0x1e>
 8004880:	080509b0 	.word	0x080509b0
 8004884:	080509b0 	.word	0x080509b0
 8004888:	080509b0 	.word	0x080509b0
 800488c:	080509b4 	.word	0x080509b4

08004890 <__retarget_lock_acquire_recursive>:
 8004890:	4770      	bx	lr

08004892 <__retarget_lock_release_recursive>:
 8004892:	4770      	bx	lr

08004894 <_free_r>:
 8004894:	b538      	push	{r3, r4, r5, lr}
 8004896:	4605      	mov	r5, r0
 8004898:	2900      	cmp	r1, #0
 800489a:	d041      	beq.n	8004920 <_free_r+0x8c>
 800489c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80048a0:	1f0c      	subs	r4, r1, #4
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	bfb8      	it	lt
 80048a6:	18e4      	addlt	r4, r4, r3
 80048a8:	f000 f8e0 	bl	8004a6c <__malloc_lock>
 80048ac:	4a1d      	ldr	r2, [pc, #116]	@ (8004924 <_free_r+0x90>)
 80048ae:	6813      	ldr	r3, [r2, #0]
 80048b0:	b933      	cbnz	r3, 80048c0 <_free_r+0x2c>
 80048b2:	6063      	str	r3, [r4, #4]
 80048b4:	6014      	str	r4, [r2, #0]
 80048b6:	4628      	mov	r0, r5
 80048b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80048bc:	f000 b8dc 	b.w	8004a78 <__malloc_unlock>
 80048c0:	42a3      	cmp	r3, r4
 80048c2:	d908      	bls.n	80048d6 <_free_r+0x42>
 80048c4:	6820      	ldr	r0, [r4, #0]
 80048c6:	1821      	adds	r1, r4, r0
 80048c8:	428b      	cmp	r3, r1
 80048ca:	bf01      	itttt	eq
 80048cc:	6819      	ldreq	r1, [r3, #0]
 80048ce:	685b      	ldreq	r3, [r3, #4]
 80048d0:	1809      	addeq	r1, r1, r0
 80048d2:	6021      	streq	r1, [r4, #0]
 80048d4:	e7ed      	b.n	80048b2 <_free_r+0x1e>
 80048d6:	461a      	mov	r2, r3
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	b10b      	cbz	r3, 80048e0 <_free_r+0x4c>
 80048dc:	42a3      	cmp	r3, r4
 80048de:	d9fa      	bls.n	80048d6 <_free_r+0x42>
 80048e0:	6811      	ldr	r1, [r2, #0]
 80048e2:	1850      	adds	r0, r2, r1
 80048e4:	42a0      	cmp	r0, r4
 80048e6:	d10b      	bne.n	8004900 <_free_r+0x6c>
 80048e8:	6820      	ldr	r0, [r4, #0]
 80048ea:	4401      	add	r1, r0
 80048ec:	1850      	adds	r0, r2, r1
 80048ee:	4283      	cmp	r3, r0
 80048f0:	6011      	str	r1, [r2, #0]
 80048f2:	d1e0      	bne.n	80048b6 <_free_r+0x22>
 80048f4:	6818      	ldr	r0, [r3, #0]
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	6053      	str	r3, [r2, #4]
 80048fa:	4408      	add	r0, r1
 80048fc:	6010      	str	r0, [r2, #0]
 80048fe:	e7da      	b.n	80048b6 <_free_r+0x22>
 8004900:	d902      	bls.n	8004908 <_free_r+0x74>
 8004902:	230c      	movs	r3, #12
 8004904:	602b      	str	r3, [r5, #0]
 8004906:	e7d6      	b.n	80048b6 <_free_r+0x22>
 8004908:	6820      	ldr	r0, [r4, #0]
 800490a:	1821      	adds	r1, r4, r0
 800490c:	428b      	cmp	r3, r1
 800490e:	bf04      	itt	eq
 8004910:	6819      	ldreq	r1, [r3, #0]
 8004912:	685b      	ldreq	r3, [r3, #4]
 8004914:	6063      	str	r3, [r4, #4]
 8004916:	bf04      	itt	eq
 8004918:	1809      	addeq	r1, r1, r0
 800491a:	6021      	streq	r1, [r4, #0]
 800491c:	6054      	str	r4, [r2, #4]
 800491e:	e7ca      	b.n	80048b6 <_free_r+0x22>
 8004920:	bd38      	pop	{r3, r4, r5, pc}
 8004922:	bf00      	nop
 8004924:	2000037c 	.word	0x2000037c

08004928 <sbrk_aligned>:
 8004928:	b570      	push	{r4, r5, r6, lr}
 800492a:	4e0f      	ldr	r6, [pc, #60]	@ (8004968 <sbrk_aligned+0x40>)
 800492c:	460c      	mov	r4, r1
 800492e:	6831      	ldr	r1, [r6, #0]
 8004930:	4605      	mov	r5, r0
 8004932:	b911      	cbnz	r1, 800493a <sbrk_aligned+0x12>
 8004934:	f000 fba6 	bl	8005084 <_sbrk_r>
 8004938:	6030      	str	r0, [r6, #0]
 800493a:	4621      	mov	r1, r4
 800493c:	4628      	mov	r0, r5
 800493e:	f000 fba1 	bl	8005084 <_sbrk_r>
 8004942:	1c43      	adds	r3, r0, #1
 8004944:	d103      	bne.n	800494e <sbrk_aligned+0x26>
 8004946:	f04f 34ff 	mov.w	r4, #4294967295
 800494a:	4620      	mov	r0, r4
 800494c:	bd70      	pop	{r4, r5, r6, pc}
 800494e:	1cc4      	adds	r4, r0, #3
 8004950:	f024 0403 	bic.w	r4, r4, #3
 8004954:	42a0      	cmp	r0, r4
 8004956:	d0f8      	beq.n	800494a <sbrk_aligned+0x22>
 8004958:	1a21      	subs	r1, r4, r0
 800495a:	4628      	mov	r0, r5
 800495c:	f000 fb92 	bl	8005084 <_sbrk_r>
 8004960:	3001      	adds	r0, #1
 8004962:	d1f2      	bne.n	800494a <sbrk_aligned+0x22>
 8004964:	e7ef      	b.n	8004946 <sbrk_aligned+0x1e>
 8004966:	bf00      	nop
 8004968:	20000378 	.word	0x20000378

0800496c <_malloc_r>:
 800496c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004970:	1ccd      	adds	r5, r1, #3
 8004972:	f025 0503 	bic.w	r5, r5, #3
 8004976:	3508      	adds	r5, #8
 8004978:	2d0c      	cmp	r5, #12
 800497a:	bf38      	it	cc
 800497c:	250c      	movcc	r5, #12
 800497e:	2d00      	cmp	r5, #0
 8004980:	4606      	mov	r6, r0
 8004982:	db01      	blt.n	8004988 <_malloc_r+0x1c>
 8004984:	42a9      	cmp	r1, r5
 8004986:	d904      	bls.n	8004992 <_malloc_r+0x26>
 8004988:	230c      	movs	r3, #12
 800498a:	6033      	str	r3, [r6, #0]
 800498c:	2000      	movs	r0, #0
 800498e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004992:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004a68 <_malloc_r+0xfc>
 8004996:	f000 f869 	bl	8004a6c <__malloc_lock>
 800499a:	f8d8 3000 	ldr.w	r3, [r8]
 800499e:	461c      	mov	r4, r3
 80049a0:	bb44      	cbnz	r4, 80049f4 <_malloc_r+0x88>
 80049a2:	4629      	mov	r1, r5
 80049a4:	4630      	mov	r0, r6
 80049a6:	f7ff ffbf 	bl	8004928 <sbrk_aligned>
 80049aa:	1c43      	adds	r3, r0, #1
 80049ac:	4604      	mov	r4, r0
 80049ae:	d158      	bne.n	8004a62 <_malloc_r+0xf6>
 80049b0:	f8d8 4000 	ldr.w	r4, [r8]
 80049b4:	4627      	mov	r7, r4
 80049b6:	2f00      	cmp	r7, #0
 80049b8:	d143      	bne.n	8004a42 <_malloc_r+0xd6>
 80049ba:	2c00      	cmp	r4, #0
 80049bc:	d04b      	beq.n	8004a56 <_malloc_r+0xea>
 80049be:	6823      	ldr	r3, [r4, #0]
 80049c0:	4639      	mov	r1, r7
 80049c2:	4630      	mov	r0, r6
 80049c4:	eb04 0903 	add.w	r9, r4, r3
 80049c8:	f000 fb5c 	bl	8005084 <_sbrk_r>
 80049cc:	4581      	cmp	r9, r0
 80049ce:	d142      	bne.n	8004a56 <_malloc_r+0xea>
 80049d0:	6821      	ldr	r1, [r4, #0]
 80049d2:	1a6d      	subs	r5, r5, r1
 80049d4:	4629      	mov	r1, r5
 80049d6:	4630      	mov	r0, r6
 80049d8:	f7ff ffa6 	bl	8004928 <sbrk_aligned>
 80049dc:	3001      	adds	r0, #1
 80049de:	d03a      	beq.n	8004a56 <_malloc_r+0xea>
 80049e0:	6823      	ldr	r3, [r4, #0]
 80049e2:	442b      	add	r3, r5
 80049e4:	6023      	str	r3, [r4, #0]
 80049e6:	f8d8 3000 	ldr.w	r3, [r8]
 80049ea:	685a      	ldr	r2, [r3, #4]
 80049ec:	bb62      	cbnz	r2, 8004a48 <_malloc_r+0xdc>
 80049ee:	f8c8 7000 	str.w	r7, [r8]
 80049f2:	e00f      	b.n	8004a14 <_malloc_r+0xa8>
 80049f4:	6822      	ldr	r2, [r4, #0]
 80049f6:	1b52      	subs	r2, r2, r5
 80049f8:	d420      	bmi.n	8004a3c <_malloc_r+0xd0>
 80049fa:	2a0b      	cmp	r2, #11
 80049fc:	d917      	bls.n	8004a2e <_malloc_r+0xc2>
 80049fe:	1961      	adds	r1, r4, r5
 8004a00:	42a3      	cmp	r3, r4
 8004a02:	6025      	str	r5, [r4, #0]
 8004a04:	bf18      	it	ne
 8004a06:	6059      	strne	r1, [r3, #4]
 8004a08:	6863      	ldr	r3, [r4, #4]
 8004a0a:	bf08      	it	eq
 8004a0c:	f8c8 1000 	streq.w	r1, [r8]
 8004a10:	5162      	str	r2, [r4, r5]
 8004a12:	604b      	str	r3, [r1, #4]
 8004a14:	4630      	mov	r0, r6
 8004a16:	f000 f82f 	bl	8004a78 <__malloc_unlock>
 8004a1a:	f104 000b 	add.w	r0, r4, #11
 8004a1e:	1d23      	adds	r3, r4, #4
 8004a20:	f020 0007 	bic.w	r0, r0, #7
 8004a24:	1ac2      	subs	r2, r0, r3
 8004a26:	bf1c      	itt	ne
 8004a28:	1a1b      	subne	r3, r3, r0
 8004a2a:	50a3      	strne	r3, [r4, r2]
 8004a2c:	e7af      	b.n	800498e <_malloc_r+0x22>
 8004a2e:	6862      	ldr	r2, [r4, #4]
 8004a30:	42a3      	cmp	r3, r4
 8004a32:	bf0c      	ite	eq
 8004a34:	f8c8 2000 	streq.w	r2, [r8]
 8004a38:	605a      	strne	r2, [r3, #4]
 8004a3a:	e7eb      	b.n	8004a14 <_malloc_r+0xa8>
 8004a3c:	4623      	mov	r3, r4
 8004a3e:	6864      	ldr	r4, [r4, #4]
 8004a40:	e7ae      	b.n	80049a0 <_malloc_r+0x34>
 8004a42:	463c      	mov	r4, r7
 8004a44:	687f      	ldr	r7, [r7, #4]
 8004a46:	e7b6      	b.n	80049b6 <_malloc_r+0x4a>
 8004a48:	461a      	mov	r2, r3
 8004a4a:	685b      	ldr	r3, [r3, #4]
 8004a4c:	42a3      	cmp	r3, r4
 8004a4e:	d1fb      	bne.n	8004a48 <_malloc_r+0xdc>
 8004a50:	2300      	movs	r3, #0
 8004a52:	6053      	str	r3, [r2, #4]
 8004a54:	e7de      	b.n	8004a14 <_malloc_r+0xa8>
 8004a56:	230c      	movs	r3, #12
 8004a58:	6033      	str	r3, [r6, #0]
 8004a5a:	4630      	mov	r0, r6
 8004a5c:	f000 f80c 	bl	8004a78 <__malloc_unlock>
 8004a60:	e794      	b.n	800498c <_malloc_r+0x20>
 8004a62:	6005      	str	r5, [r0, #0]
 8004a64:	e7d6      	b.n	8004a14 <_malloc_r+0xa8>
 8004a66:	bf00      	nop
 8004a68:	2000037c 	.word	0x2000037c

08004a6c <__malloc_lock>:
 8004a6c:	4801      	ldr	r0, [pc, #4]	@ (8004a74 <__malloc_lock+0x8>)
 8004a6e:	f7ff bf0f 	b.w	8004890 <__retarget_lock_acquire_recursive>
 8004a72:	bf00      	nop
 8004a74:	20000374 	.word	0x20000374

08004a78 <__malloc_unlock>:
 8004a78:	4801      	ldr	r0, [pc, #4]	@ (8004a80 <__malloc_unlock+0x8>)
 8004a7a:	f7ff bf0a 	b.w	8004892 <__retarget_lock_release_recursive>
 8004a7e:	bf00      	nop
 8004a80:	20000374 	.word	0x20000374

08004a84 <__ssputs_r>:
 8004a84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a88:	688e      	ldr	r6, [r1, #8]
 8004a8a:	461f      	mov	r7, r3
 8004a8c:	42be      	cmp	r6, r7
 8004a8e:	680b      	ldr	r3, [r1, #0]
 8004a90:	4682      	mov	sl, r0
 8004a92:	460c      	mov	r4, r1
 8004a94:	4690      	mov	r8, r2
 8004a96:	d82d      	bhi.n	8004af4 <__ssputs_r+0x70>
 8004a98:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004a9c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004aa0:	d026      	beq.n	8004af0 <__ssputs_r+0x6c>
 8004aa2:	6965      	ldr	r5, [r4, #20]
 8004aa4:	6909      	ldr	r1, [r1, #16]
 8004aa6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004aaa:	eba3 0901 	sub.w	r9, r3, r1
 8004aae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004ab2:	1c7b      	adds	r3, r7, #1
 8004ab4:	444b      	add	r3, r9
 8004ab6:	106d      	asrs	r5, r5, #1
 8004ab8:	429d      	cmp	r5, r3
 8004aba:	bf38      	it	cc
 8004abc:	461d      	movcc	r5, r3
 8004abe:	0553      	lsls	r3, r2, #21
 8004ac0:	d527      	bpl.n	8004b12 <__ssputs_r+0x8e>
 8004ac2:	4629      	mov	r1, r5
 8004ac4:	f7ff ff52 	bl	800496c <_malloc_r>
 8004ac8:	4606      	mov	r6, r0
 8004aca:	b360      	cbz	r0, 8004b26 <__ssputs_r+0xa2>
 8004acc:	6921      	ldr	r1, [r4, #16]
 8004ace:	464a      	mov	r2, r9
 8004ad0:	f000 fae8 	bl	80050a4 <memcpy>
 8004ad4:	89a3      	ldrh	r3, [r4, #12]
 8004ad6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004ada:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ade:	81a3      	strh	r3, [r4, #12]
 8004ae0:	6126      	str	r6, [r4, #16]
 8004ae2:	6165      	str	r5, [r4, #20]
 8004ae4:	444e      	add	r6, r9
 8004ae6:	eba5 0509 	sub.w	r5, r5, r9
 8004aea:	6026      	str	r6, [r4, #0]
 8004aec:	60a5      	str	r5, [r4, #8]
 8004aee:	463e      	mov	r6, r7
 8004af0:	42be      	cmp	r6, r7
 8004af2:	d900      	bls.n	8004af6 <__ssputs_r+0x72>
 8004af4:	463e      	mov	r6, r7
 8004af6:	6820      	ldr	r0, [r4, #0]
 8004af8:	4632      	mov	r2, r6
 8004afa:	4641      	mov	r1, r8
 8004afc:	f000 faa8 	bl	8005050 <memmove>
 8004b00:	68a3      	ldr	r3, [r4, #8]
 8004b02:	1b9b      	subs	r3, r3, r6
 8004b04:	60a3      	str	r3, [r4, #8]
 8004b06:	6823      	ldr	r3, [r4, #0]
 8004b08:	4433      	add	r3, r6
 8004b0a:	6023      	str	r3, [r4, #0]
 8004b0c:	2000      	movs	r0, #0
 8004b0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b12:	462a      	mov	r2, r5
 8004b14:	f000 fad4 	bl	80050c0 <_realloc_r>
 8004b18:	4606      	mov	r6, r0
 8004b1a:	2800      	cmp	r0, #0
 8004b1c:	d1e0      	bne.n	8004ae0 <__ssputs_r+0x5c>
 8004b1e:	6921      	ldr	r1, [r4, #16]
 8004b20:	4650      	mov	r0, sl
 8004b22:	f7ff feb7 	bl	8004894 <_free_r>
 8004b26:	230c      	movs	r3, #12
 8004b28:	f8ca 3000 	str.w	r3, [sl]
 8004b2c:	89a3      	ldrh	r3, [r4, #12]
 8004b2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004b32:	81a3      	strh	r3, [r4, #12]
 8004b34:	f04f 30ff 	mov.w	r0, #4294967295
 8004b38:	e7e9      	b.n	8004b0e <__ssputs_r+0x8a>
	...

08004b3c <_svfiprintf_r>:
 8004b3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b40:	4698      	mov	r8, r3
 8004b42:	898b      	ldrh	r3, [r1, #12]
 8004b44:	061b      	lsls	r3, r3, #24
 8004b46:	b09d      	sub	sp, #116	@ 0x74
 8004b48:	4607      	mov	r7, r0
 8004b4a:	460d      	mov	r5, r1
 8004b4c:	4614      	mov	r4, r2
 8004b4e:	d510      	bpl.n	8004b72 <_svfiprintf_r+0x36>
 8004b50:	690b      	ldr	r3, [r1, #16]
 8004b52:	b973      	cbnz	r3, 8004b72 <_svfiprintf_r+0x36>
 8004b54:	2140      	movs	r1, #64	@ 0x40
 8004b56:	f7ff ff09 	bl	800496c <_malloc_r>
 8004b5a:	6028      	str	r0, [r5, #0]
 8004b5c:	6128      	str	r0, [r5, #16]
 8004b5e:	b930      	cbnz	r0, 8004b6e <_svfiprintf_r+0x32>
 8004b60:	230c      	movs	r3, #12
 8004b62:	603b      	str	r3, [r7, #0]
 8004b64:	f04f 30ff 	mov.w	r0, #4294967295
 8004b68:	b01d      	add	sp, #116	@ 0x74
 8004b6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b6e:	2340      	movs	r3, #64	@ 0x40
 8004b70:	616b      	str	r3, [r5, #20]
 8004b72:	2300      	movs	r3, #0
 8004b74:	9309      	str	r3, [sp, #36]	@ 0x24
 8004b76:	2320      	movs	r3, #32
 8004b78:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004b7c:	f8cd 800c 	str.w	r8, [sp, #12]
 8004b80:	2330      	movs	r3, #48	@ 0x30
 8004b82:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004d20 <_svfiprintf_r+0x1e4>
 8004b86:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004b8a:	f04f 0901 	mov.w	r9, #1
 8004b8e:	4623      	mov	r3, r4
 8004b90:	469a      	mov	sl, r3
 8004b92:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004b96:	b10a      	cbz	r2, 8004b9c <_svfiprintf_r+0x60>
 8004b98:	2a25      	cmp	r2, #37	@ 0x25
 8004b9a:	d1f9      	bne.n	8004b90 <_svfiprintf_r+0x54>
 8004b9c:	ebba 0b04 	subs.w	fp, sl, r4
 8004ba0:	d00b      	beq.n	8004bba <_svfiprintf_r+0x7e>
 8004ba2:	465b      	mov	r3, fp
 8004ba4:	4622      	mov	r2, r4
 8004ba6:	4629      	mov	r1, r5
 8004ba8:	4638      	mov	r0, r7
 8004baa:	f7ff ff6b 	bl	8004a84 <__ssputs_r>
 8004bae:	3001      	adds	r0, #1
 8004bb0:	f000 80a7 	beq.w	8004d02 <_svfiprintf_r+0x1c6>
 8004bb4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004bb6:	445a      	add	r2, fp
 8004bb8:	9209      	str	r2, [sp, #36]	@ 0x24
 8004bba:	f89a 3000 	ldrb.w	r3, [sl]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	f000 809f 	beq.w	8004d02 <_svfiprintf_r+0x1c6>
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	f04f 32ff 	mov.w	r2, #4294967295
 8004bca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004bce:	f10a 0a01 	add.w	sl, sl, #1
 8004bd2:	9304      	str	r3, [sp, #16]
 8004bd4:	9307      	str	r3, [sp, #28]
 8004bd6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004bda:	931a      	str	r3, [sp, #104]	@ 0x68
 8004bdc:	4654      	mov	r4, sl
 8004bde:	2205      	movs	r2, #5
 8004be0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004be4:	484e      	ldr	r0, [pc, #312]	@ (8004d20 <_svfiprintf_r+0x1e4>)
 8004be6:	f7fb fb0b 	bl	8000200 <memchr>
 8004bea:	9a04      	ldr	r2, [sp, #16]
 8004bec:	b9d8      	cbnz	r0, 8004c26 <_svfiprintf_r+0xea>
 8004bee:	06d0      	lsls	r0, r2, #27
 8004bf0:	bf44      	itt	mi
 8004bf2:	2320      	movmi	r3, #32
 8004bf4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004bf8:	0711      	lsls	r1, r2, #28
 8004bfa:	bf44      	itt	mi
 8004bfc:	232b      	movmi	r3, #43	@ 0x2b
 8004bfe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004c02:	f89a 3000 	ldrb.w	r3, [sl]
 8004c06:	2b2a      	cmp	r3, #42	@ 0x2a
 8004c08:	d015      	beq.n	8004c36 <_svfiprintf_r+0xfa>
 8004c0a:	9a07      	ldr	r2, [sp, #28]
 8004c0c:	4654      	mov	r4, sl
 8004c0e:	2000      	movs	r0, #0
 8004c10:	f04f 0c0a 	mov.w	ip, #10
 8004c14:	4621      	mov	r1, r4
 8004c16:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004c1a:	3b30      	subs	r3, #48	@ 0x30
 8004c1c:	2b09      	cmp	r3, #9
 8004c1e:	d94b      	bls.n	8004cb8 <_svfiprintf_r+0x17c>
 8004c20:	b1b0      	cbz	r0, 8004c50 <_svfiprintf_r+0x114>
 8004c22:	9207      	str	r2, [sp, #28]
 8004c24:	e014      	b.n	8004c50 <_svfiprintf_r+0x114>
 8004c26:	eba0 0308 	sub.w	r3, r0, r8
 8004c2a:	fa09 f303 	lsl.w	r3, r9, r3
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	9304      	str	r3, [sp, #16]
 8004c32:	46a2      	mov	sl, r4
 8004c34:	e7d2      	b.n	8004bdc <_svfiprintf_r+0xa0>
 8004c36:	9b03      	ldr	r3, [sp, #12]
 8004c38:	1d19      	adds	r1, r3, #4
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	9103      	str	r1, [sp, #12]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	bfbb      	ittet	lt
 8004c42:	425b      	neglt	r3, r3
 8004c44:	f042 0202 	orrlt.w	r2, r2, #2
 8004c48:	9307      	strge	r3, [sp, #28]
 8004c4a:	9307      	strlt	r3, [sp, #28]
 8004c4c:	bfb8      	it	lt
 8004c4e:	9204      	strlt	r2, [sp, #16]
 8004c50:	7823      	ldrb	r3, [r4, #0]
 8004c52:	2b2e      	cmp	r3, #46	@ 0x2e
 8004c54:	d10a      	bne.n	8004c6c <_svfiprintf_r+0x130>
 8004c56:	7863      	ldrb	r3, [r4, #1]
 8004c58:	2b2a      	cmp	r3, #42	@ 0x2a
 8004c5a:	d132      	bne.n	8004cc2 <_svfiprintf_r+0x186>
 8004c5c:	9b03      	ldr	r3, [sp, #12]
 8004c5e:	1d1a      	adds	r2, r3, #4
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	9203      	str	r2, [sp, #12]
 8004c64:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004c68:	3402      	adds	r4, #2
 8004c6a:	9305      	str	r3, [sp, #20]
 8004c6c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004d30 <_svfiprintf_r+0x1f4>
 8004c70:	7821      	ldrb	r1, [r4, #0]
 8004c72:	2203      	movs	r2, #3
 8004c74:	4650      	mov	r0, sl
 8004c76:	f7fb fac3 	bl	8000200 <memchr>
 8004c7a:	b138      	cbz	r0, 8004c8c <_svfiprintf_r+0x150>
 8004c7c:	9b04      	ldr	r3, [sp, #16]
 8004c7e:	eba0 000a 	sub.w	r0, r0, sl
 8004c82:	2240      	movs	r2, #64	@ 0x40
 8004c84:	4082      	lsls	r2, r0
 8004c86:	4313      	orrs	r3, r2
 8004c88:	3401      	adds	r4, #1
 8004c8a:	9304      	str	r3, [sp, #16]
 8004c8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c90:	4824      	ldr	r0, [pc, #144]	@ (8004d24 <_svfiprintf_r+0x1e8>)
 8004c92:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004c96:	2206      	movs	r2, #6
 8004c98:	f7fb fab2 	bl	8000200 <memchr>
 8004c9c:	2800      	cmp	r0, #0
 8004c9e:	d036      	beq.n	8004d0e <_svfiprintf_r+0x1d2>
 8004ca0:	4b21      	ldr	r3, [pc, #132]	@ (8004d28 <_svfiprintf_r+0x1ec>)
 8004ca2:	bb1b      	cbnz	r3, 8004cec <_svfiprintf_r+0x1b0>
 8004ca4:	9b03      	ldr	r3, [sp, #12]
 8004ca6:	3307      	adds	r3, #7
 8004ca8:	f023 0307 	bic.w	r3, r3, #7
 8004cac:	3308      	adds	r3, #8
 8004cae:	9303      	str	r3, [sp, #12]
 8004cb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004cb2:	4433      	add	r3, r6
 8004cb4:	9309      	str	r3, [sp, #36]	@ 0x24
 8004cb6:	e76a      	b.n	8004b8e <_svfiprintf_r+0x52>
 8004cb8:	fb0c 3202 	mla	r2, ip, r2, r3
 8004cbc:	460c      	mov	r4, r1
 8004cbe:	2001      	movs	r0, #1
 8004cc0:	e7a8      	b.n	8004c14 <_svfiprintf_r+0xd8>
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	3401      	adds	r4, #1
 8004cc6:	9305      	str	r3, [sp, #20]
 8004cc8:	4619      	mov	r1, r3
 8004cca:	f04f 0c0a 	mov.w	ip, #10
 8004cce:	4620      	mov	r0, r4
 8004cd0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004cd4:	3a30      	subs	r2, #48	@ 0x30
 8004cd6:	2a09      	cmp	r2, #9
 8004cd8:	d903      	bls.n	8004ce2 <_svfiprintf_r+0x1a6>
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d0c6      	beq.n	8004c6c <_svfiprintf_r+0x130>
 8004cde:	9105      	str	r1, [sp, #20]
 8004ce0:	e7c4      	b.n	8004c6c <_svfiprintf_r+0x130>
 8004ce2:	fb0c 2101 	mla	r1, ip, r1, r2
 8004ce6:	4604      	mov	r4, r0
 8004ce8:	2301      	movs	r3, #1
 8004cea:	e7f0      	b.n	8004cce <_svfiprintf_r+0x192>
 8004cec:	ab03      	add	r3, sp, #12
 8004cee:	9300      	str	r3, [sp, #0]
 8004cf0:	462a      	mov	r2, r5
 8004cf2:	4b0e      	ldr	r3, [pc, #56]	@ (8004d2c <_svfiprintf_r+0x1f0>)
 8004cf4:	a904      	add	r1, sp, #16
 8004cf6:	4638      	mov	r0, r7
 8004cf8:	f3af 8000 	nop.w
 8004cfc:	1c42      	adds	r2, r0, #1
 8004cfe:	4606      	mov	r6, r0
 8004d00:	d1d6      	bne.n	8004cb0 <_svfiprintf_r+0x174>
 8004d02:	89ab      	ldrh	r3, [r5, #12]
 8004d04:	065b      	lsls	r3, r3, #25
 8004d06:	f53f af2d 	bmi.w	8004b64 <_svfiprintf_r+0x28>
 8004d0a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004d0c:	e72c      	b.n	8004b68 <_svfiprintf_r+0x2c>
 8004d0e:	ab03      	add	r3, sp, #12
 8004d10:	9300      	str	r3, [sp, #0]
 8004d12:	462a      	mov	r2, r5
 8004d14:	4b05      	ldr	r3, [pc, #20]	@ (8004d2c <_svfiprintf_r+0x1f0>)
 8004d16:	a904      	add	r1, sp, #16
 8004d18:	4638      	mov	r0, r7
 8004d1a:	f000 f879 	bl	8004e10 <_printf_i>
 8004d1e:	e7ed      	b.n	8004cfc <_svfiprintf_r+0x1c0>
 8004d20:	08050974 	.word	0x08050974
 8004d24:	0805097e 	.word	0x0805097e
 8004d28:	00000000 	.word	0x00000000
 8004d2c:	08004a85 	.word	0x08004a85
 8004d30:	0805097a 	.word	0x0805097a

08004d34 <_printf_common>:
 8004d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d38:	4616      	mov	r6, r2
 8004d3a:	4698      	mov	r8, r3
 8004d3c:	688a      	ldr	r2, [r1, #8]
 8004d3e:	690b      	ldr	r3, [r1, #16]
 8004d40:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004d44:	4293      	cmp	r3, r2
 8004d46:	bfb8      	it	lt
 8004d48:	4613      	movlt	r3, r2
 8004d4a:	6033      	str	r3, [r6, #0]
 8004d4c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004d50:	4607      	mov	r7, r0
 8004d52:	460c      	mov	r4, r1
 8004d54:	b10a      	cbz	r2, 8004d5a <_printf_common+0x26>
 8004d56:	3301      	adds	r3, #1
 8004d58:	6033      	str	r3, [r6, #0]
 8004d5a:	6823      	ldr	r3, [r4, #0]
 8004d5c:	0699      	lsls	r1, r3, #26
 8004d5e:	bf42      	ittt	mi
 8004d60:	6833      	ldrmi	r3, [r6, #0]
 8004d62:	3302      	addmi	r3, #2
 8004d64:	6033      	strmi	r3, [r6, #0]
 8004d66:	6825      	ldr	r5, [r4, #0]
 8004d68:	f015 0506 	ands.w	r5, r5, #6
 8004d6c:	d106      	bne.n	8004d7c <_printf_common+0x48>
 8004d6e:	f104 0a19 	add.w	sl, r4, #25
 8004d72:	68e3      	ldr	r3, [r4, #12]
 8004d74:	6832      	ldr	r2, [r6, #0]
 8004d76:	1a9b      	subs	r3, r3, r2
 8004d78:	42ab      	cmp	r3, r5
 8004d7a:	dc26      	bgt.n	8004dca <_printf_common+0x96>
 8004d7c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004d80:	6822      	ldr	r2, [r4, #0]
 8004d82:	3b00      	subs	r3, #0
 8004d84:	bf18      	it	ne
 8004d86:	2301      	movne	r3, #1
 8004d88:	0692      	lsls	r2, r2, #26
 8004d8a:	d42b      	bmi.n	8004de4 <_printf_common+0xb0>
 8004d8c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004d90:	4641      	mov	r1, r8
 8004d92:	4638      	mov	r0, r7
 8004d94:	47c8      	blx	r9
 8004d96:	3001      	adds	r0, #1
 8004d98:	d01e      	beq.n	8004dd8 <_printf_common+0xa4>
 8004d9a:	6823      	ldr	r3, [r4, #0]
 8004d9c:	6922      	ldr	r2, [r4, #16]
 8004d9e:	f003 0306 	and.w	r3, r3, #6
 8004da2:	2b04      	cmp	r3, #4
 8004da4:	bf02      	ittt	eq
 8004da6:	68e5      	ldreq	r5, [r4, #12]
 8004da8:	6833      	ldreq	r3, [r6, #0]
 8004daa:	1aed      	subeq	r5, r5, r3
 8004dac:	68a3      	ldr	r3, [r4, #8]
 8004dae:	bf0c      	ite	eq
 8004db0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004db4:	2500      	movne	r5, #0
 8004db6:	4293      	cmp	r3, r2
 8004db8:	bfc4      	itt	gt
 8004dba:	1a9b      	subgt	r3, r3, r2
 8004dbc:	18ed      	addgt	r5, r5, r3
 8004dbe:	2600      	movs	r6, #0
 8004dc0:	341a      	adds	r4, #26
 8004dc2:	42b5      	cmp	r5, r6
 8004dc4:	d11a      	bne.n	8004dfc <_printf_common+0xc8>
 8004dc6:	2000      	movs	r0, #0
 8004dc8:	e008      	b.n	8004ddc <_printf_common+0xa8>
 8004dca:	2301      	movs	r3, #1
 8004dcc:	4652      	mov	r2, sl
 8004dce:	4641      	mov	r1, r8
 8004dd0:	4638      	mov	r0, r7
 8004dd2:	47c8      	blx	r9
 8004dd4:	3001      	adds	r0, #1
 8004dd6:	d103      	bne.n	8004de0 <_printf_common+0xac>
 8004dd8:	f04f 30ff 	mov.w	r0, #4294967295
 8004ddc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004de0:	3501      	adds	r5, #1
 8004de2:	e7c6      	b.n	8004d72 <_printf_common+0x3e>
 8004de4:	18e1      	adds	r1, r4, r3
 8004de6:	1c5a      	adds	r2, r3, #1
 8004de8:	2030      	movs	r0, #48	@ 0x30
 8004dea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004dee:	4422      	add	r2, r4
 8004df0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004df4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004df8:	3302      	adds	r3, #2
 8004dfa:	e7c7      	b.n	8004d8c <_printf_common+0x58>
 8004dfc:	2301      	movs	r3, #1
 8004dfe:	4622      	mov	r2, r4
 8004e00:	4641      	mov	r1, r8
 8004e02:	4638      	mov	r0, r7
 8004e04:	47c8      	blx	r9
 8004e06:	3001      	adds	r0, #1
 8004e08:	d0e6      	beq.n	8004dd8 <_printf_common+0xa4>
 8004e0a:	3601      	adds	r6, #1
 8004e0c:	e7d9      	b.n	8004dc2 <_printf_common+0x8e>
	...

08004e10 <_printf_i>:
 8004e10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004e14:	7e0f      	ldrb	r7, [r1, #24]
 8004e16:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004e18:	2f78      	cmp	r7, #120	@ 0x78
 8004e1a:	4691      	mov	r9, r2
 8004e1c:	4680      	mov	r8, r0
 8004e1e:	460c      	mov	r4, r1
 8004e20:	469a      	mov	sl, r3
 8004e22:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004e26:	d807      	bhi.n	8004e38 <_printf_i+0x28>
 8004e28:	2f62      	cmp	r7, #98	@ 0x62
 8004e2a:	d80a      	bhi.n	8004e42 <_printf_i+0x32>
 8004e2c:	2f00      	cmp	r7, #0
 8004e2e:	f000 80d2 	beq.w	8004fd6 <_printf_i+0x1c6>
 8004e32:	2f58      	cmp	r7, #88	@ 0x58
 8004e34:	f000 80b9 	beq.w	8004faa <_printf_i+0x19a>
 8004e38:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004e3c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004e40:	e03a      	b.n	8004eb8 <_printf_i+0xa8>
 8004e42:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004e46:	2b15      	cmp	r3, #21
 8004e48:	d8f6      	bhi.n	8004e38 <_printf_i+0x28>
 8004e4a:	a101      	add	r1, pc, #4	@ (adr r1, 8004e50 <_printf_i+0x40>)
 8004e4c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004e50:	08004ea9 	.word	0x08004ea9
 8004e54:	08004ebd 	.word	0x08004ebd
 8004e58:	08004e39 	.word	0x08004e39
 8004e5c:	08004e39 	.word	0x08004e39
 8004e60:	08004e39 	.word	0x08004e39
 8004e64:	08004e39 	.word	0x08004e39
 8004e68:	08004ebd 	.word	0x08004ebd
 8004e6c:	08004e39 	.word	0x08004e39
 8004e70:	08004e39 	.word	0x08004e39
 8004e74:	08004e39 	.word	0x08004e39
 8004e78:	08004e39 	.word	0x08004e39
 8004e7c:	08004fbd 	.word	0x08004fbd
 8004e80:	08004ee7 	.word	0x08004ee7
 8004e84:	08004f77 	.word	0x08004f77
 8004e88:	08004e39 	.word	0x08004e39
 8004e8c:	08004e39 	.word	0x08004e39
 8004e90:	08004fdf 	.word	0x08004fdf
 8004e94:	08004e39 	.word	0x08004e39
 8004e98:	08004ee7 	.word	0x08004ee7
 8004e9c:	08004e39 	.word	0x08004e39
 8004ea0:	08004e39 	.word	0x08004e39
 8004ea4:	08004f7f 	.word	0x08004f7f
 8004ea8:	6833      	ldr	r3, [r6, #0]
 8004eaa:	1d1a      	adds	r2, r3, #4
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	6032      	str	r2, [r6, #0]
 8004eb0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004eb4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004eb8:	2301      	movs	r3, #1
 8004eba:	e09d      	b.n	8004ff8 <_printf_i+0x1e8>
 8004ebc:	6833      	ldr	r3, [r6, #0]
 8004ebe:	6820      	ldr	r0, [r4, #0]
 8004ec0:	1d19      	adds	r1, r3, #4
 8004ec2:	6031      	str	r1, [r6, #0]
 8004ec4:	0606      	lsls	r6, r0, #24
 8004ec6:	d501      	bpl.n	8004ecc <_printf_i+0xbc>
 8004ec8:	681d      	ldr	r5, [r3, #0]
 8004eca:	e003      	b.n	8004ed4 <_printf_i+0xc4>
 8004ecc:	0645      	lsls	r5, r0, #25
 8004ece:	d5fb      	bpl.n	8004ec8 <_printf_i+0xb8>
 8004ed0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004ed4:	2d00      	cmp	r5, #0
 8004ed6:	da03      	bge.n	8004ee0 <_printf_i+0xd0>
 8004ed8:	232d      	movs	r3, #45	@ 0x2d
 8004eda:	426d      	negs	r5, r5
 8004edc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004ee0:	4859      	ldr	r0, [pc, #356]	@ (8005048 <_printf_i+0x238>)
 8004ee2:	230a      	movs	r3, #10
 8004ee4:	e011      	b.n	8004f0a <_printf_i+0xfa>
 8004ee6:	6821      	ldr	r1, [r4, #0]
 8004ee8:	6833      	ldr	r3, [r6, #0]
 8004eea:	0608      	lsls	r0, r1, #24
 8004eec:	f853 5b04 	ldr.w	r5, [r3], #4
 8004ef0:	d402      	bmi.n	8004ef8 <_printf_i+0xe8>
 8004ef2:	0649      	lsls	r1, r1, #25
 8004ef4:	bf48      	it	mi
 8004ef6:	b2ad      	uxthmi	r5, r5
 8004ef8:	2f6f      	cmp	r7, #111	@ 0x6f
 8004efa:	4853      	ldr	r0, [pc, #332]	@ (8005048 <_printf_i+0x238>)
 8004efc:	6033      	str	r3, [r6, #0]
 8004efe:	bf14      	ite	ne
 8004f00:	230a      	movne	r3, #10
 8004f02:	2308      	moveq	r3, #8
 8004f04:	2100      	movs	r1, #0
 8004f06:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004f0a:	6866      	ldr	r6, [r4, #4]
 8004f0c:	60a6      	str	r6, [r4, #8]
 8004f0e:	2e00      	cmp	r6, #0
 8004f10:	bfa2      	ittt	ge
 8004f12:	6821      	ldrge	r1, [r4, #0]
 8004f14:	f021 0104 	bicge.w	r1, r1, #4
 8004f18:	6021      	strge	r1, [r4, #0]
 8004f1a:	b90d      	cbnz	r5, 8004f20 <_printf_i+0x110>
 8004f1c:	2e00      	cmp	r6, #0
 8004f1e:	d04b      	beq.n	8004fb8 <_printf_i+0x1a8>
 8004f20:	4616      	mov	r6, r2
 8004f22:	fbb5 f1f3 	udiv	r1, r5, r3
 8004f26:	fb03 5711 	mls	r7, r3, r1, r5
 8004f2a:	5dc7      	ldrb	r7, [r0, r7]
 8004f2c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004f30:	462f      	mov	r7, r5
 8004f32:	42bb      	cmp	r3, r7
 8004f34:	460d      	mov	r5, r1
 8004f36:	d9f4      	bls.n	8004f22 <_printf_i+0x112>
 8004f38:	2b08      	cmp	r3, #8
 8004f3a:	d10b      	bne.n	8004f54 <_printf_i+0x144>
 8004f3c:	6823      	ldr	r3, [r4, #0]
 8004f3e:	07df      	lsls	r7, r3, #31
 8004f40:	d508      	bpl.n	8004f54 <_printf_i+0x144>
 8004f42:	6923      	ldr	r3, [r4, #16]
 8004f44:	6861      	ldr	r1, [r4, #4]
 8004f46:	4299      	cmp	r1, r3
 8004f48:	bfde      	ittt	le
 8004f4a:	2330      	movle	r3, #48	@ 0x30
 8004f4c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004f50:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004f54:	1b92      	subs	r2, r2, r6
 8004f56:	6122      	str	r2, [r4, #16]
 8004f58:	f8cd a000 	str.w	sl, [sp]
 8004f5c:	464b      	mov	r3, r9
 8004f5e:	aa03      	add	r2, sp, #12
 8004f60:	4621      	mov	r1, r4
 8004f62:	4640      	mov	r0, r8
 8004f64:	f7ff fee6 	bl	8004d34 <_printf_common>
 8004f68:	3001      	adds	r0, #1
 8004f6a:	d14a      	bne.n	8005002 <_printf_i+0x1f2>
 8004f6c:	f04f 30ff 	mov.w	r0, #4294967295
 8004f70:	b004      	add	sp, #16
 8004f72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f76:	6823      	ldr	r3, [r4, #0]
 8004f78:	f043 0320 	orr.w	r3, r3, #32
 8004f7c:	6023      	str	r3, [r4, #0]
 8004f7e:	4833      	ldr	r0, [pc, #204]	@ (800504c <_printf_i+0x23c>)
 8004f80:	2778      	movs	r7, #120	@ 0x78
 8004f82:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004f86:	6823      	ldr	r3, [r4, #0]
 8004f88:	6831      	ldr	r1, [r6, #0]
 8004f8a:	061f      	lsls	r7, r3, #24
 8004f8c:	f851 5b04 	ldr.w	r5, [r1], #4
 8004f90:	d402      	bmi.n	8004f98 <_printf_i+0x188>
 8004f92:	065f      	lsls	r7, r3, #25
 8004f94:	bf48      	it	mi
 8004f96:	b2ad      	uxthmi	r5, r5
 8004f98:	6031      	str	r1, [r6, #0]
 8004f9a:	07d9      	lsls	r1, r3, #31
 8004f9c:	bf44      	itt	mi
 8004f9e:	f043 0320 	orrmi.w	r3, r3, #32
 8004fa2:	6023      	strmi	r3, [r4, #0]
 8004fa4:	b11d      	cbz	r5, 8004fae <_printf_i+0x19e>
 8004fa6:	2310      	movs	r3, #16
 8004fa8:	e7ac      	b.n	8004f04 <_printf_i+0xf4>
 8004faa:	4827      	ldr	r0, [pc, #156]	@ (8005048 <_printf_i+0x238>)
 8004fac:	e7e9      	b.n	8004f82 <_printf_i+0x172>
 8004fae:	6823      	ldr	r3, [r4, #0]
 8004fb0:	f023 0320 	bic.w	r3, r3, #32
 8004fb4:	6023      	str	r3, [r4, #0]
 8004fb6:	e7f6      	b.n	8004fa6 <_printf_i+0x196>
 8004fb8:	4616      	mov	r6, r2
 8004fba:	e7bd      	b.n	8004f38 <_printf_i+0x128>
 8004fbc:	6833      	ldr	r3, [r6, #0]
 8004fbe:	6825      	ldr	r5, [r4, #0]
 8004fc0:	6961      	ldr	r1, [r4, #20]
 8004fc2:	1d18      	adds	r0, r3, #4
 8004fc4:	6030      	str	r0, [r6, #0]
 8004fc6:	062e      	lsls	r6, r5, #24
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	d501      	bpl.n	8004fd0 <_printf_i+0x1c0>
 8004fcc:	6019      	str	r1, [r3, #0]
 8004fce:	e002      	b.n	8004fd6 <_printf_i+0x1c6>
 8004fd0:	0668      	lsls	r0, r5, #25
 8004fd2:	d5fb      	bpl.n	8004fcc <_printf_i+0x1bc>
 8004fd4:	8019      	strh	r1, [r3, #0]
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	6123      	str	r3, [r4, #16]
 8004fda:	4616      	mov	r6, r2
 8004fdc:	e7bc      	b.n	8004f58 <_printf_i+0x148>
 8004fde:	6833      	ldr	r3, [r6, #0]
 8004fe0:	1d1a      	adds	r2, r3, #4
 8004fe2:	6032      	str	r2, [r6, #0]
 8004fe4:	681e      	ldr	r6, [r3, #0]
 8004fe6:	6862      	ldr	r2, [r4, #4]
 8004fe8:	2100      	movs	r1, #0
 8004fea:	4630      	mov	r0, r6
 8004fec:	f7fb f908 	bl	8000200 <memchr>
 8004ff0:	b108      	cbz	r0, 8004ff6 <_printf_i+0x1e6>
 8004ff2:	1b80      	subs	r0, r0, r6
 8004ff4:	6060      	str	r0, [r4, #4]
 8004ff6:	6863      	ldr	r3, [r4, #4]
 8004ff8:	6123      	str	r3, [r4, #16]
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005000:	e7aa      	b.n	8004f58 <_printf_i+0x148>
 8005002:	6923      	ldr	r3, [r4, #16]
 8005004:	4632      	mov	r2, r6
 8005006:	4649      	mov	r1, r9
 8005008:	4640      	mov	r0, r8
 800500a:	47d0      	blx	sl
 800500c:	3001      	adds	r0, #1
 800500e:	d0ad      	beq.n	8004f6c <_printf_i+0x15c>
 8005010:	6823      	ldr	r3, [r4, #0]
 8005012:	079b      	lsls	r3, r3, #30
 8005014:	d413      	bmi.n	800503e <_printf_i+0x22e>
 8005016:	68e0      	ldr	r0, [r4, #12]
 8005018:	9b03      	ldr	r3, [sp, #12]
 800501a:	4298      	cmp	r0, r3
 800501c:	bfb8      	it	lt
 800501e:	4618      	movlt	r0, r3
 8005020:	e7a6      	b.n	8004f70 <_printf_i+0x160>
 8005022:	2301      	movs	r3, #1
 8005024:	4632      	mov	r2, r6
 8005026:	4649      	mov	r1, r9
 8005028:	4640      	mov	r0, r8
 800502a:	47d0      	blx	sl
 800502c:	3001      	adds	r0, #1
 800502e:	d09d      	beq.n	8004f6c <_printf_i+0x15c>
 8005030:	3501      	adds	r5, #1
 8005032:	68e3      	ldr	r3, [r4, #12]
 8005034:	9903      	ldr	r1, [sp, #12]
 8005036:	1a5b      	subs	r3, r3, r1
 8005038:	42ab      	cmp	r3, r5
 800503a:	dcf2      	bgt.n	8005022 <_printf_i+0x212>
 800503c:	e7eb      	b.n	8005016 <_printf_i+0x206>
 800503e:	2500      	movs	r5, #0
 8005040:	f104 0619 	add.w	r6, r4, #25
 8005044:	e7f5      	b.n	8005032 <_printf_i+0x222>
 8005046:	bf00      	nop
 8005048:	08050985 	.word	0x08050985
 800504c:	08050996 	.word	0x08050996

08005050 <memmove>:
 8005050:	4288      	cmp	r0, r1
 8005052:	b510      	push	{r4, lr}
 8005054:	eb01 0402 	add.w	r4, r1, r2
 8005058:	d902      	bls.n	8005060 <memmove+0x10>
 800505a:	4284      	cmp	r4, r0
 800505c:	4623      	mov	r3, r4
 800505e:	d807      	bhi.n	8005070 <memmove+0x20>
 8005060:	1e43      	subs	r3, r0, #1
 8005062:	42a1      	cmp	r1, r4
 8005064:	d008      	beq.n	8005078 <memmove+0x28>
 8005066:	f811 2b01 	ldrb.w	r2, [r1], #1
 800506a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800506e:	e7f8      	b.n	8005062 <memmove+0x12>
 8005070:	4402      	add	r2, r0
 8005072:	4601      	mov	r1, r0
 8005074:	428a      	cmp	r2, r1
 8005076:	d100      	bne.n	800507a <memmove+0x2a>
 8005078:	bd10      	pop	{r4, pc}
 800507a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800507e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005082:	e7f7      	b.n	8005074 <memmove+0x24>

08005084 <_sbrk_r>:
 8005084:	b538      	push	{r3, r4, r5, lr}
 8005086:	4d06      	ldr	r5, [pc, #24]	@ (80050a0 <_sbrk_r+0x1c>)
 8005088:	2300      	movs	r3, #0
 800508a:	4604      	mov	r4, r0
 800508c:	4608      	mov	r0, r1
 800508e:	602b      	str	r3, [r5, #0]
 8005090:	f7fc fdcc 	bl	8001c2c <_sbrk>
 8005094:	1c43      	adds	r3, r0, #1
 8005096:	d102      	bne.n	800509e <_sbrk_r+0x1a>
 8005098:	682b      	ldr	r3, [r5, #0]
 800509a:	b103      	cbz	r3, 800509e <_sbrk_r+0x1a>
 800509c:	6023      	str	r3, [r4, #0]
 800509e:	bd38      	pop	{r3, r4, r5, pc}
 80050a0:	20000370 	.word	0x20000370

080050a4 <memcpy>:
 80050a4:	440a      	add	r2, r1
 80050a6:	4291      	cmp	r1, r2
 80050a8:	f100 33ff 	add.w	r3, r0, #4294967295
 80050ac:	d100      	bne.n	80050b0 <memcpy+0xc>
 80050ae:	4770      	bx	lr
 80050b0:	b510      	push	{r4, lr}
 80050b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80050b6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80050ba:	4291      	cmp	r1, r2
 80050bc:	d1f9      	bne.n	80050b2 <memcpy+0xe>
 80050be:	bd10      	pop	{r4, pc}

080050c0 <_realloc_r>:
 80050c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050c4:	4680      	mov	r8, r0
 80050c6:	4615      	mov	r5, r2
 80050c8:	460c      	mov	r4, r1
 80050ca:	b921      	cbnz	r1, 80050d6 <_realloc_r+0x16>
 80050cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80050d0:	4611      	mov	r1, r2
 80050d2:	f7ff bc4b 	b.w	800496c <_malloc_r>
 80050d6:	b92a      	cbnz	r2, 80050e4 <_realloc_r+0x24>
 80050d8:	f7ff fbdc 	bl	8004894 <_free_r>
 80050dc:	2400      	movs	r4, #0
 80050de:	4620      	mov	r0, r4
 80050e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80050e4:	f000 f81a 	bl	800511c <_malloc_usable_size_r>
 80050e8:	4285      	cmp	r5, r0
 80050ea:	4606      	mov	r6, r0
 80050ec:	d802      	bhi.n	80050f4 <_realloc_r+0x34>
 80050ee:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80050f2:	d8f4      	bhi.n	80050de <_realloc_r+0x1e>
 80050f4:	4629      	mov	r1, r5
 80050f6:	4640      	mov	r0, r8
 80050f8:	f7ff fc38 	bl	800496c <_malloc_r>
 80050fc:	4607      	mov	r7, r0
 80050fe:	2800      	cmp	r0, #0
 8005100:	d0ec      	beq.n	80050dc <_realloc_r+0x1c>
 8005102:	42b5      	cmp	r5, r6
 8005104:	462a      	mov	r2, r5
 8005106:	4621      	mov	r1, r4
 8005108:	bf28      	it	cs
 800510a:	4632      	movcs	r2, r6
 800510c:	f7ff ffca 	bl	80050a4 <memcpy>
 8005110:	4621      	mov	r1, r4
 8005112:	4640      	mov	r0, r8
 8005114:	f7ff fbbe 	bl	8004894 <_free_r>
 8005118:	463c      	mov	r4, r7
 800511a:	e7e0      	b.n	80050de <_realloc_r+0x1e>

0800511c <_malloc_usable_size_r>:
 800511c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005120:	1f18      	subs	r0, r3, #4
 8005122:	2b00      	cmp	r3, #0
 8005124:	bfbc      	itt	lt
 8005126:	580b      	ldrlt	r3, [r1, r0]
 8005128:	18c0      	addlt	r0, r0, r3
 800512a:	4770      	bx	lr

0800512c <_init>:
 800512c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800512e:	bf00      	nop
 8005130:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005132:	bc08      	pop	{r3}
 8005134:	469e      	mov	lr, r3
 8005136:	4770      	bx	lr

08005138 <_fini>:
 8005138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800513a:	bf00      	nop
 800513c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800513e:	bc08      	pop	{r3}
 8005140:	469e      	mov	lr, r3
 8005142:	4770      	bx	lr
