ARM GAS  /tmp/cc7WLoeo.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"stm32h7xx_hal_rcc_ex.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.RCCEx_PLL2_Config,"ax",%progbits
  17              		.align	1
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu fpv5-d16
  23              	RCCEx_PLL2_Config:
  24              	.LFB164:
  25              		.file 1 "Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c"
   1:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
   2:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   ******************************************************************************
   3:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @file    stm32h7xx_hal_rcc_ex.c
   4:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @author  MCD Application Team
   5:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief   Extended RCC HAL module driver.
   6:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *          functionalities RCC extension peripheral:
   8:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *           + Extended Peripheral Control functions
   9:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
  10:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   ******************************************************************************
  11:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @attention
  12:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
  13:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics.
  14:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * All rights reserved.</center></h2>
  15:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
  16:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  17:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * the "License"; You may not use this file except in compliance with the
  18:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * License. You may obtain a copy of the License at:
  19:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *                        opensource.org/licenses/BSD-3-Clause
  20:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
  21:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   ******************************************************************************
  22:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  23:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  24:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Includes ------------------------------------------------------------------*/
  25:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #include "stm32h7xx_hal.h"
  26:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  27:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @addtogroup STM32H7xx_HAL_Driver
  28:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @{
  29:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  30:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  31:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx  RCCEx
  32:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief RCC HAL module driver
  33:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @{
ARM GAS  /tmp/cc7WLoeo.s 			page 2


  34:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  35:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  36:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #ifdef HAL_RCC_MODULE_ENABLED
  37:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  38:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Private typedef -----------------------------------------------------------*/
  39:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Private defines -----------------------------------------------------------*/
  40:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_defines Private Defines
  41:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  * @{
  42:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  */
  43:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #define PLL2_TIMEOUT_VALUE         PLL_TIMEOUT_VALUE    /* 2 ms */
  44:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #define PLL3_TIMEOUT_VALUE         PLL_TIMEOUT_VALUE    /* 2 ms */
  45:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  46:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #define DIVIDER_P_UPDATE          0U
  47:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #define DIVIDER_Q_UPDATE          1U
  48:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #define DIVIDER_R_UPDATE          2U
  49:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
  50:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @}
  51:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  52:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  53:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Private macros ------------------------------------------------------------*/
  54:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Macros RCCEx Private Macros
  55:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  * @{
  56:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  */
  57:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
  58:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @}
  59:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  60:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  61:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Private variables ---------------------------------------------------------*/
  62:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Private function prototypes -----------------------------------------------*/
  63:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider);
  64:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider);
  65:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  66:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  67:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /* Exported functions --------------------------------------------------------*/
  68:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  69:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions Exported Functions
  70:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @{
  71:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  72:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  73:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group1 Extended Peripheral Control functions
  74:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  *  @brief  Extended Peripheral Control functions
  75:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  *
  76:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** @verbatim
  77:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  ===============================================================================
  78:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                 ##### Extended Peripheral Control functions  #####
  79:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  ===============================================================================
  80:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     [..]
  81:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
  82:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     frequencies.
  83:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     [..]
  84:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     (@) Important note: Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to
  85:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         select the RTC clock source; in this case the Backup domain will be reset in
  86:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         order to modify the RTC Clock source, as consequence RTC registers (including
  87:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         the backup registers) and RCC_BDCR register are set to their reset values.
  88:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  89:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** @endverbatim
  90:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @{
ARM GAS  /tmp/cc7WLoeo.s 			page 3


  91:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
  92:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
  93:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Initializes the RCC extended peripherals clocks according to the specified
  94:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         parameters in the RCC_PeriphCLKInitTypeDef.
  95:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PeriphClkInit: pointer to an RCC_PeriphCLKInitTypeDef structure that
  96:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         contains the configuration information for the Extended Peripherals
  97:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         clocks(SDMMC, CKPER, FMC, QSPI, DSI, SPI45, SPDIF, DFSDM1, FDCAN, SWPMI,SAI23, SAI1, SP
  98:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         USART234578, USART16, RNG, HRTIM1, I2C123, USB,CEC, LPTIM1, LPUART1, I2C4, LPTIM2, LPTI
  99:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         SAI4A,SAI4B,SPI6,RTC).
 100:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to select
 101:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         the RTC clock source; in this case the Backup domain will be reset in
 102:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         order to modify the RTC Clock source, as consequence RTC registers (including
 103:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         the backup registers) are set to their reset values.
 104:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
 105:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval HAL status
 106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
 107:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 108:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 109:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t tmpreg;
 110:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t tickstart;
 111:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 112:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 113:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 114:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SPDIFRX configuration -------------------------------*/
 115:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 116:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 117:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 118:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 119:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->SpdifrxClockSelection)
 120:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 121:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
 122:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable SAI Clock output generated form System PLL . */
 123:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 124:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 125:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 126:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 127:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 128:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/
 129:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 130:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 131:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 132:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 133:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 134:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 135:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
 136:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 137:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 138:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 139:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 140:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 141:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPDIFRXCLKSOURCE_HSI:
 142:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Internal OSC clock is used as source of SPDIFRX clock*/
 143:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPDIFRX clock source configuration done later after clock selection check */
 144:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 145:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 146:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 147:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
ARM GAS  /tmp/cc7WLoeo.s 			page 4


 148:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 149:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 150:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 151:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 152:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 153:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SPDIFRX clock*/
 154:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 155:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 156:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 157:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 158:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 159:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 160:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 161:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 162:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 163:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SAI1 configuration -------------------------------*/
 164:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 165:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 166:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Sai1ClockSelection)
 167:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 168:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
 169:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable SAI Clock output generated form System PLL . */
 170:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 171:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 172:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 173:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 174:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 175:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/
 176:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 177:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 178:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 179:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 180:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 181:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 182:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
 183:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 184:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 185:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 186:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 187:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 188:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PIN:
 189:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External clock is used as source of SAI1 clock*/
 190:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 191:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 192:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 193:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_CLKP:
 194:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
 195:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 196:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 197:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 198:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 199:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 200:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 201:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 202:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 203:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 204:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
ARM GAS  /tmp/cc7WLoeo.s 			page 5


 205:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SAI1 clock*/
 206:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 207:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 208:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 209:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 210:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 211:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 212:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 213:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 214:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 215:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SAI2/3 configuration -------------------------------*/
 216:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 217:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 218:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Sai23ClockSelection)
 219:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 220:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
 221:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable SAI Clock output generated form System PLL . */
 222:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 223:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 224:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2/3 clock source configuration done later after clock selection check */
 225:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 226:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 227:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */
 228:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 229:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 230:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 231:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2/3 clock source configuration done later after clock selection check */
 232:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 233:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 234:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
 235:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 236:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 237:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2/3 clock source configuration done later after clock selection check */
 238:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 239:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 240:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI23CLKSOURCE_PIN:
 241:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External clock is used as source of SAI2/3 clock*/
 242:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2/3 clock source configuration done later after clock selection check */
 243:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 244:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 245:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI23CLKSOURCE_CLKP:
 246:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
 247:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2/3 clock source configuration done later after clock selection check */
 248:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 249:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 250:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 251:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 252:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 253:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 254:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 255:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 256:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 257:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SAI2/3 clock*/
 258:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 259:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 260:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 261:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
ARM GAS  /tmp/cc7WLoeo.s 			page 6


 262:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 263:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 264:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 265:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 266:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 267:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SAI4A configuration -------------------------------*/
 268:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 269:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 270:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Sai4AClockSelection)
 271:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 272:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
 273:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable SAI Clock output generated form System PLL . */
 274:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 275:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 276:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 277:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 278:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 279:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
 280:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 281:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 282:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 283:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2 clock source configuration done later after clock selection check */
 284:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 285:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 286:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
 287:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 288:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 289:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 290:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 291:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 292:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4ACLKSOURCE_PIN:
 293:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External clock is used as source of SAI2 clock*/
 294:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2 clock source configuration done later after clock selection check */
 295:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 296:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 297:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4ACLKSOURCE_CLKP:
 298:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of SAI2 clock */
 299:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 300:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 301:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 302:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 303:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 304:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 305:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 306:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 307:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 308:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 309:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SAI2 clock*/
 310:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 311:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 312:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 313:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 314:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 315:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 316:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 317:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 318:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SAI4B configuration -------------------------------*/
ARM GAS  /tmp/cc7WLoeo.s 			page 7


 319:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 320:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 321:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Sai4BClockSelection)
 322:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 323:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
 324:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable SAI Clock output generated form System PLL . */
 325:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 326:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 327:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 328:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 329:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 330:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
 331:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 332:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 333:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 334:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2 clock source configuration done later after clock selection check */
 335:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 336:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 337:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
 338:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 339:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 340:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 341:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 342:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 343:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4BCLKSOURCE_PIN:
 344:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External clock is used as source of SAI2 clock*/
 345:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI2 clock source configuration done later after clock selection check */
 346:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 347:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 348:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SAI4BCLKSOURCE_CLKP:
 349:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of SAI2 clock */
 350:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SAI1 clock source configuration done later after clock selection check */
 351:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 352:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 353:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 354:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 355:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 356:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 357:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 358:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 359:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 360:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SAI2 clock*/
 361:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 362:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 363:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 364:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 365:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 366:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 367:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 368:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 369:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- QSPI configuration -------------------------------*/
 370:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 371:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 372:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->QspiClockSelection)
 373:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 374:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
 375:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable QSPI Clock output generated form System PLL . */
ARM GAS  /tmp/cc7WLoeo.s 			page 8


 376:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 377:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 378:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* QSPI clock source configuration done later after clock selection check */
 379:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 380:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 381:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/
 382:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 383:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 384:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 385:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* QSPI clock source configuration done later after clock selection check */
 386:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 387:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 388:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 389:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_QSPICLKSOURCE_CLKP:
 390:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of QSPI clock */
 391:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* QSPI clock source configuration done later after clock selection check */
 392:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 393:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 394:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_QSPICLKSOURCE_D1HCLK:
 395:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
 396:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 397:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 398:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 399:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 400:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 401:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 402:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 403:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 404:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 405:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of QSPI clock*/
 406:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 407:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 408:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 409:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 410:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 411:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 412:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 413:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 414:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 415:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SPI1/2/3 configuration -------------------------------*/
 416:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 417:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 418:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Spi123ClockSelection)
 419:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 420:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
 421:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable SPI Clock output generated form System PLL . */
 422:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 423:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 424:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI1/2/3 clock source configuration done later after clock selection check */
 425:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 426:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 427:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
 428:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 429:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 430:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI1/2/3 clock source configuration done later after clock selection check */
 431:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 432:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/cc7WLoeo.s 			page 9


 433:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
 434:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 435:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 436:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI1/2/3 clock source configuration done later after clock selection check */
 437:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 438:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 439:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI123CLKSOURCE_PIN:
 440:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External clock is used as source of SPI1/2/3 clock*/
 441:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI1/2/3 clock source configuration done later after clock selection check */
 442:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 443:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 444:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI123CLKSOURCE_CLKP:
 445:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
 446:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI1/2/3 clock source configuration done later after clock selection check */
 447:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 448:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 449:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 450:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 451:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 452:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 453:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 454:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 455:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 456:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SPI1/2/3 clock*/
 457:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 458:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 459:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 460:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 461:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 462:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 463:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 464:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 465:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 466:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SPI4/5 configuration -------------------------------*/
 467:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 468:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 469:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Spi45ClockSelection)
 470:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 471:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI45CLKSOURCE_D2PCLK1:      /* D2PCLK1 as clock source for SPI4/5 */
 472:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI4/5 clock source configuration done later after clock selection check */
 473:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 474:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 475:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */
 476:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 477:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 478:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 479:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI4/5 clock source configuration done later after clock selection check */
 480:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 481:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
 482:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 483:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI4/5 clock source configuration done later after clock selection check */
 484:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 485:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 486:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI45CLKSOURCE_HSI:
 487:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI oscillator clock is used as source of SPI4/5 clock*/
 488:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI4/5 clock source configuration done later after clock selection check */
 489:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
ARM GAS  /tmp/cc7WLoeo.s 			page 10


 490:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 491:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI45CLKSOURCE_CSI:
 492:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /*  CSI oscillator clock is used as source of SPI4/5 clock */
 493:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI4/5 clock source configuration done later after clock selection check */
 494:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 495:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 496:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI45CLKSOURCE_HSE:
 497:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSE,  oscillator is used as source of SPI4/5 clock */
 498:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI4/5 clock source configuration done later after clock selection check */
 499:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 500:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 501:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 502:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 503:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 504:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 505:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 506:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 507:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 508:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SPI4/5 clock*/
 509:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 510:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 511:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 512:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 513:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 514:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 515:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 516:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 517:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 518:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- SPI6 configuration -------------------------------*/
 519:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 520:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 521:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Spi6ClockSelection)
 522:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 523:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI6CLKSOURCE_D3PCLK1:      /* D3PCLK1 as clock source for SPI6*/
 524:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI6 clock source configuration done later after clock selection check */
 525:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 526:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 527:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/
 528:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 529:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 530:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 531:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI6 clock source configuration done later after clock selection check */
 532:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 533:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
 534:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 535:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI6 clock source configuration done later after clock selection check */
 536:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 537:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 538:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI6CLKSOURCE_HSI:
 539:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI oscillator clock is used as source of SPI6 clock*/
 540:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI6 clock source configuration done later after clock selection check */
 541:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 542:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 543:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI6CLKSOURCE_CSI:
 544:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /*  CSI oscillator clock is used as source of SPI6 clock */
 545:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI6 clock source configuration done later after clock selection check */
 546:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
ARM GAS  /tmp/cc7WLoeo.s 			page 11


 547:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 548:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SPI6CLKSOURCE_HSE:
 549:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSE,  oscillator is used as source of SPI6 clock */
 550:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI6 clock source configuration done later after clock selection check */
 551:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 552:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 553:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 554:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 555:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 556:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 557:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 558:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 559:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 560:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SPI6 clock*/
 561:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 562:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 563:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 564:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 565:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 566:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 567:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 568:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 569:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 570:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DSI)
 571:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- DSI configuration -------------------------------*/
 572:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 573:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 574:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->DsiClockSelection)
 575:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 576:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 577:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_DSICLKSOURCE_PLL2: /* PLL2 is used as clock source for DSI*/
 578:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 579:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 580:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 581:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* DSI clock source configuration done later after clock selection check */
 582:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 583:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 584:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_DSICLKSOURCE_PHY:
 585:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* PHY is used as clock source for DSI*/
 586:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* DSI clock source configuration done later after clock selection check */
 587:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 588:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 589:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 590:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 591:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 592:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 593:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 594:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 595:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 596:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of DSI clock*/
 597:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 598:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 599:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 600:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 601:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 602:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 603:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
ARM GAS  /tmp/cc7WLoeo.s 			page 12


 604:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 605:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*DSI*/
 606:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 607:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(FDCAN1) || defined(FDCAN2)
 608:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- FDCAN configuration -------------------------------*/
 609:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 610:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 611:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->FdcanClockSelection)
 612:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 613:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
 614:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable FDCAN Clock output generated form System PLL . */
 615:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 616:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 617:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* FDCAN clock source configuration done later after clock selection check */
 618:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 619:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 620:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/
 621:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 622:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 623:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 624:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* FDCAN clock source configuration done later after clock selection check */
 625:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 626:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 627:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_FDCANCLKSOURCE_HSE:
 628:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSE is used as clock source for FDCAN*/
 629:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* FDCAN clock source configuration done later after clock selection check */
 630:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 631:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 632:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 633:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 634:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 635:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 636:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 637:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 638:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 639:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of FDCAN clock*/
 640:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 641:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 642:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 643:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 644:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 645:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 646:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 647:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 648:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 649:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*FDCAN1 || FDCAN2*/
 650:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- FMC configuration -------------------------------*/
 651:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 652:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 653:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->FmcClockSelection)
 654:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 655:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
 656:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable FMC Clock output generated form System PLL . */
 657:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 658:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 659:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* FMC clock source configuration done later after clock selection check */
 660:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
ARM GAS  /tmp/cc7WLoeo.s 			page 13


 661:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 662:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/
 663:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 664:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 665:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 666:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* FMC clock source configuration done later after clock selection check */
 667:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 668:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 669:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 670:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_FMCCLKSOURCE_CLKP:
 671:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of FMC clock */
 672:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* FMC clock source configuration done later after clock selection check */
 673:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 674:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 675:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_FMCCLKSOURCE_D1HCLK:
 676:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
 677:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 678:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 679:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 680:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 681:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 682:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 683:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 684:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 685:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 686:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of FMC clock*/
 687:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 688:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 689:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 690:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 691:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 692:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 693:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 694:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 695:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 696:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- RTC configuration -------------------------------*/
 697:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 698:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 699:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* check for RTC Parameters used to output RTCCLK */
 700:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 701:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 702:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable write access to Backup domain */
 703:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     SET_BIT(PWR->CR1, PWR_CR1_DBP);
 704:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 705:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Wait for Backup domain Write protection disable */
 706:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 707:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 708:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 709:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 710:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 711:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 712:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         ret = HAL_TIMEOUT;
 713:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 714:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 715:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 716:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 717:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
ARM GAS  /tmp/cc7WLoeo.s 			page 14


 718:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 719:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Reset the Backup domain only if the RTC Clock source selection is modified */
 720:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 721:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 722:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Store the content of BDCR register before the reset of Backup Domain */
 723:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 724:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* RTC Clock selection can be changed only if the Backup Domain is reset */
 725:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_FORCE();
 726:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_RELEASE();
 727:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Restore the Content of BDCR register */
 728:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         RCC->BDCR = tmpreg;
 729:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 730:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 731:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* If LSE is selected as RTC clock source, wait for LSE reactivation */
 732:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 733:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 734:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Get Start Tick*/
 735:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         tickstart = HAL_GetTick();
 736:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 737:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Wait till LSE is ready */
 738:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 739:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
 740:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 741:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
 742:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             ret = HAL_TIMEOUT;
 743:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             break;
 744:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 745:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 746:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 747:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 748:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if(ret == HAL_OK)
 749:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 750:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 751:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 752:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       else
 753:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 754:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* set overall return value */
 755:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         status = ret;
 756:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 757:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 758:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 759:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 760:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 761:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 762:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 763:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 764:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 765:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 766:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*-------------------------- USART1/6 configuration --------------------------*/
 767:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 768:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 769:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Usart16ClockSelection)
 770:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 771:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART16CLKSOURCE_D2PCLK2: /* D2PCLK2 as clock source for USART1/6 */
 772:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART1/6 clock source configuration done later after clock selection check */
 773:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 774:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/cc7WLoeo.s 			page 15


 775:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
 776:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 777:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART1/6 clock source configuration done later after clock selection check */
 778:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 779:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 780:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
 781:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 782:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART1/6 clock source configuration done later after clock selection check */
 783:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 784:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 785:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART16CLKSOURCE_HSI:
 786:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI oscillator clock is used as source of USART1/6 clock */
 787:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART1/6 clock source configuration done later after clock selection check */
 788:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 789:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 790:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART16CLKSOURCE_CSI:
 791:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CSI oscillator clock is used as source of USART1/6 clock */
 792:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART1/6 clock source configuration done later after clock selection check */
 793:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 794:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART16CLKSOURCE_LSE:
 796:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LSE,  oscillator is used as source of USART1/6 clock */
 797:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART1/6 clock source configuration done later after clock selection check */
 798:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 799:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 800:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 801:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 802:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 803:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 804:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 805:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 806:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 807:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of USART1/6 clock */
 808:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 809:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 810:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 811:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 812:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 813:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 814:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 815:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 816:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 817:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
 818:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART2345
 819:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 820:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Usart234578ClockSelection)
 821:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 822:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART234578CLKSOURCE_D2PCLK1: /* D2PCLK1 as clock source for USART2/3/4/5/7/8 */
 823:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
 824:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 825:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 826:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
 827:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 828:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
 829:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 830:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 831:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
ARM GAS  /tmp/cc7WLoeo.s 			page 16


 832:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 833:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
 834:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 835:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 836:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART234578CLKSOURCE_HSI:
 837:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI oscillator clock is used as source of USART2/3/4/5/7/8 clock */
 838:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
 839:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 840:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 841:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART234578CLKSOURCE_CSI:
 842:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CSI oscillator clock is used as source of USART2/3/4/5/7/8 clock */
 843:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
 844:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 845:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 846:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USART234578CLKSOURCE_LSE:
 847:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
 848:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
 849:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 850:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 851:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 852:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 853:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 854:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 855:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 856:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 857:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 858:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of USART2/3/4/5/7/8 clock */
 859:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 860:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 861:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 862:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 863:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 864:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 865:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 866:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 867:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 868:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*-------------------------- LPUART1 Configuration -------------------------*/
 869:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 870:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 871:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Lpuart1ClockSelection)
 872:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 873:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPUART1CLKSOURCE_D3PCLK1: /* D3PCLK1 as clock source for LPUART1 */
 874:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPUART1 clock source configuration done later after clock selection check */
 875:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 876:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 877:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
 878:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 879:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPUART1 clock source configuration done later after clock selection check */
 880:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 881:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 882:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
 883:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 884:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPUART1 clock source configuration done later after clock selection check */
 885:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 886:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 887:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPUART1CLKSOURCE_HSI:
 888:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI oscillator clock is used as source of LPUART1 clock */
ARM GAS  /tmp/cc7WLoeo.s 			page 17


 889:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPUART1 clock source configuration done later after clock selection check */
 890:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 891:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 892:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPUART1CLKSOURCE_CSI:
 893:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CSI oscillator clock is used as source of LPUART1 clock */
 894:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPUART1 clock source configuration done later after clock selection check */
 895:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 896:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 897:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPUART1CLKSOURCE_LSE:
 898:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LSE,  oscillator is used as source of LPUART1 clock */
 899:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPUART1 clock source configuration done later after clock selection check */
 900:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 901:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 902:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 903:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 904:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 905:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 906:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 907:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 908:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 909:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of LPUART1 clock */
 910:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 911:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 912:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 913:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 914:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 915:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 916:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 917:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 918:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 919:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- LPTIM1 configuration -------------------------------*/
 920:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 921:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 922:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Lptim1ClockSelection)
 923:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 924:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM1CLKSOURCE_D2PCLK1:      /* D2PCLK1 as clock source for LPTIM1*/
 925:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM1 clock source configuration done later after clock selection check */
 926:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 927:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 928:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/
 929:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 930:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 931:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 932:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM1 clock source configuration done later after clock selection check */
 933:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 934:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 935:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
 936:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 937:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 938:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM1 clock source configuration done later after clock selection check */
 939:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 940:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 941:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM1CLKSOURCE_LSE:
 942:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External low speed OSC clock is used as source of LPTIM1 clock*/
 943:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM1 clock source configuration done later after clock selection check */
 944:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 945:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/cc7WLoeo.s 			page 18


 946:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM1CLKSOURCE_LSI:
 947:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Internal  low speed OSC clock is used  as source of LPTIM1 clock*/
 948:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM1 clock source configuration done later after clock selection check */
 949:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 950:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM1CLKSOURCE_CLKP:
 951:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
 952:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM1 clock source configuration done later after clock selection check */
 953:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 954:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 955:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
 956:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 957:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 958:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 959:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 960:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 961:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 962:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of LPTIM1 clock*/
 963:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 964:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 965:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
 966:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 967:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
 968:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
 969:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 970:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 971:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 972:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- LPTIM2 configuration -------------------------------*/
 973:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 974:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 975:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Lptim2ClockSelection)
 976:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 977:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM2CLKSOURCE_D3PCLK1:      /* D3PCLK1 as clock source for LPTIM2*/
 978:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM2 clock source configuration done later after clock selection check */
 979:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 980:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 981:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/
 982:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 983:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 984:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 985:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM2 clock source configuration done later after clock selection check */
 986:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 987:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 988:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
 989:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 990:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 991:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM2 clock source configuration done later after clock selection check */
 992:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 993:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 994:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM2CLKSOURCE_LSE:
 995:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External low speed OSC clock is used as source of LPTIM2 clock*/
 996:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM2 clock source configuration done later after clock selection check */
 997:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 998:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 999:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM2CLKSOURCE_LSI:
1000:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Internal  low speed OSC clock is used  as source of LPTIM2 clock*/
1001:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM2 clock source configuration done later after clock selection check */
1002:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
ARM GAS  /tmp/cc7WLoeo.s 			page 19


1003:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM2CLKSOURCE_CLKP:
1004:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
1005:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM2 clock source configuration done later after clock selection check */
1006:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1007:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1008:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
1009:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
1010:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1011:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1012:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1013:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
1014:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1015:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of LPTIM2 clock*/
1016:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
1017:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1018:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1019:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1020:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1021:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
1022:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1023:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1024:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1025:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- LPTIM345 configuration -------------------------------*/
1026:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
1027:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1028:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Lptim345ClockSelection)
1029:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1030:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1031:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM345CLKSOURCE_D3PCLK1:      /* D3PCLK1 as clock source for LPTIM3/4/5 */
1032:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM3/4/5 clock source configuration done later after clock selection check */
1033:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1034:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1035:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
1036:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
1037:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1038:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM3/4/5 clock source configuration done later after clock selection check */
1039:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1040:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1041:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
1042:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
1043:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1044:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM3/4/5 clock source configuration done later after clock selection check */
1045:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1046:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1047:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM345CLKSOURCE_LSE:
1048:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* External low speed OSC clock is used as source of LPTIM3/4/5 clock */
1049:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM3/4/5 clock source configuration done later after clock selection check */
1050:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1051:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1052:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM345CLKSOURCE_LSI:
1053:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Internal  low speed OSC clock is used  as source of LPTIM3/4/5 clock */
1054:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM3/4/5 clock source configuration done later after clock selection check */
1055:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1056:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_LPTIM345CLKSOURCE_CLKP:
1057:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
1058:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPTIM3/4/5 clock source configuration done later after clock selection check */
1059:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
ARM GAS  /tmp/cc7WLoeo.s 			page 20


1060:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1061:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
1062:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
1063:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1064:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1065:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1066:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
1067:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1068:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of LPTIM3/4/5 clock */
1069:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
1070:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1071:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1072:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1073:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1074:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
1075:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1076:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1077:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1078:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ I2C1/2/3 Configuration ------------------------*/
1079:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
1080:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1081:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1082:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));
1083:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1084:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
1085:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1086:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
1087:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1088:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           status = HAL_ERROR;
1089:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1090:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1091:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1092:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1093:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1094:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
1095:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1096:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1097:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1098:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1099:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ I2C4 Configuration ------------------------*/
1100:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
1101:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1102:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1103:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
1104:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1105:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
1106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1107:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
1108:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1109:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         status = HAL_ERROR;
1110:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1111:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1112:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1113:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1114:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1115:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
1116:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
ARM GAS  /tmp/cc7WLoeo.s 			page 21


1117:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1118:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1119:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*---------------------------- ADC configuration -------------------------------*/
1120:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
1121:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1122:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->AdcClockSelection)
1123:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1124:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1125:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/
1126:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1127:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
1128:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1129:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* ADC clock source configuration done later after clock selection check */
1130:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1131:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1132:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
1133:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
1134:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1135:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* ADC clock source configuration done later after clock selection check */
1136:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1137:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1138:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_ADCCLKSOURCE_CLKP:
1139:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
1140:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* ADC clock source configuration done later after clock selection check */
1141:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1142:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1143:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
1144:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
1145:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1146:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1147:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1148:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
1149:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1150:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of ADC clock*/
1151:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
1152:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1153:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1154:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1155:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1156:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
1157:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1158:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1159:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1160:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ USB Configuration -------------------------*/
1161:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
1162:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1163:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1164:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->UsbClockSelection)
1165:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1166:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
1167:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable USB Clock output generated form System USB . */
1168:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
1169:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1170:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USB clock source configuration done later after clock selection check */
1171:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1172:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1173:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/
ARM GAS  /tmp/cc7WLoeo.s 			page 22


1174:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1175:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
1176:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1177:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USB clock source configuration done later after clock selection check */
1178:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1179:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1180:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_USBCLKSOURCE_HSI48:
1181:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI48 oscillator is used as source of USB clock */
1182:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USB clock source configuration done later after clock selection check */
1183:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1184:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1185:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
1186:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
1187:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1188:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1189:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1190:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
1191:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1192:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of USB clock*/
1193:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
1194:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1195:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1196:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1197:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1198:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
1199:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1200:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1201:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1202:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1203:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------------- SDMMC Configuration ------------------------------------*
1204:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
1205:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1206:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1207:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));
1208:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1209:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->SdmmcClockSelection)
1210:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1211:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
1212:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable SDMMC Clock output generated form System PLL . */
1213:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
1214:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1215:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SDMMC clock source configuration done later after clock selection check */
1216:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1217:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1218:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/
1219:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1220:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
1221:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1222:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SDMMC clock source configuration done later after clock selection check */
1223:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1224:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1225:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
1226:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
1227:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1228:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1229:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1230:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
ARM GAS  /tmp/cc7WLoeo.s 			page 23


1231:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1232:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of SDMMC clock*/
1233:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
1234:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1235:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1236:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1237:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1238:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
1239:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1240:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1241:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1242:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(LTDC)
1243:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*-------------------------------------- LTDC Configuration -----------------------------------*/
1244:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
1245:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1246:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
1247:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1248:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status=HAL_ERROR;
1249:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1250:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1251:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* LTDC */
1252:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1253:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ RNG Configuration -------------------------*/
1254:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
1255:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1256:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1257:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch(PeriphClkInit->RngClockSelection)
1258:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1259:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
1260:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Enable RNG Clock output generated form System RNG . */
1261:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
1262:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1263:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* RNG clock source configuration done later after clock selection check */
1264:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1265:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1266:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_RNGCLKSOURCE_LSE: /* LSE is used as clock source for RNG*/
1267:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1268:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* RNG clock source configuration done later after clock selection check */
1269:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1270:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1271:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_RNGCLKSOURCE_LSI: /* LSI is used as clock source for RNG*/
1272:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1273:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* RNG clock source configuration done later after clock selection check */
1274:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1275:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_RNGCLKSOURCE_HSI48:
1276:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* HSI48 oscillator is used as source of RNG clock */
1277:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* RNG clock source configuration done later after clock selection check */
1278:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1279:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1280:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
1281:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
1282:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
1283:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1284:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1285:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
1286:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1287:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Set the source of RNG clock*/
ARM GAS  /tmp/cc7WLoeo.s 			page 24


1288:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
1289:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1290:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
1291:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1292:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* set overall return value */
1293:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       status = ret;
1294:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1295:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1296:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1297:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1298:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ SWPMI1 Configuration ------------------------*/
1299:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
1300:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1301:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1302:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));
1303:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1304:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the SWPMI1 interface clock source */
1305:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
1306:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1307:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1308:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ HRTIM1 clock Configuration ----------------*/
1309:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
1310:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1311:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1312:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
1313:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1314:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the HRTIM1 clock source */
1315:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
1316:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1317:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1318:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------ DFSDM1 Configuration ------------------------*/
1319:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
1320:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1321:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1322:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
1323:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1324:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the DFSDM1 interface clock source */
1325:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
1326:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1327:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1328:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------------ TIM configuration --------------------------------------*/
1329:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
1330:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1331:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1332:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
1333:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1334:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure Timer Prescaler */
1335:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
1336:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1337:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1338:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /*------------------------------------ CKPER configuration --------------------------------------
1339:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
1340:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1341:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check the parameters */
1342:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));
1343:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1344:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the CKPER clock source */
ARM GAS  /tmp/cc7WLoeo.s 			page 25


1345:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
1346:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1347:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1348:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (status == HAL_OK)
1349:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1350:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     return HAL_OK;
1351:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1352:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return HAL_ERROR;
1353:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
1354:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1355:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
1356:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal RCC configuration registers.
1357:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PeriphClkInit: pointer to an RCC_PeriphCLKInitTypeDef structure that
1358:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *         returns the configuration information for the Extended Peripherals clocks :
1359:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         (SDMMC, CKPER, FMC, QSPI, DSI, SPI45, SPDIF, DFSDM1, FDCAN, SWPMI,SAI23, SAI1, SPI123,
1360:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         USART234578, USART16, RNG,HRTIM1, I2C123, USB,CEC, LPTIM1, LPUART1, I2C4, LPTIM2, LPTIM
1361:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *         SAI4A,SAI4B,SPI6,RTC,TIM).
1362:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
1363:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
1364:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
1365:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
1366:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set all possible values for the extended clock type parameter------------*/
1367:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection =
1368:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                  RCC_PERIPHCLK_USART16 | RCC_PERIPHCLK_USART234578 | RCC_PERIPHCLK_LPUART1 | RCC_PE
1369:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                  RCC_PERIPHCLK_I2C4    | RCC_PERIPHCLK_LPTIM1      | RCC_PERIPHCLK_LPTIM2  | RCC_PE
1370:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                  RCC_PERIPHCLK_SAI1    | RCC_PERIPHCLK_SAI23       | RCC_PERIPHCLK_SAI4A   | RCC_PE
1371:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                  RCC_PERIPHCLK_SPI123  | RCC_PERIPHCLK_SPI45       | RCC_PERIPHCLK_SPI6    | RCC_PE
1372:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                  RCC_PERIPHCLK_SDMMC   | RCC_PERIPHCLK_RNG         | RCC_PERIPHCLK_USB     | RCC_PE
1373:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                  RCC_PERIPHCLK_SWPMI1  | RCC_PERIPHCLK_DFSDM1      | RCC_PERIPHCLK_RTC     | RCC_PE
1374:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                  RCC_PERIPHCLK_FMC     | RCC_PERIPHCLK_QSPI        | RCC_PERIPHCLK_DSI     | RCC_PE
1375:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                  RCC_PERIPHCLK_HRTIM1  | RCC_PERIPHCLK_TIM         | RCC_PERIPHCLK_CKPER;
1376:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1377:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(LTDC)
1378:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_LTDC;
1379:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* LTDC */
1380:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1381:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the PLL3 Clock configuration -----------------------------------------------*/
1382:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3M = (uint32_t)((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> RCC_PLLCKSELR_DIV
1383:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3N = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) >> RCC_PLL3DIVR_N3_Pos)+
1384:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3R = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> RCC_PLL3DIVR_R3_Pos)+
1385:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3P = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> RCC_PLL3DIVR_P3_Pos)+
1386:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3Q = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> RCC_PLL3DIVR_Q3_Pos)+
1387:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3RGE = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL3RGE) >> RCC_PLLCFGR_PLL3
1388:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3VCOSEL = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL3VCOSEL) >> RCC_PLLCFG
1389:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1390:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the PLL2 Clock configuration -----------------------------------------------*/
1391:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2M = (uint32_t)((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> RCC_PLLCKSELR_DIV
1392:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2N = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) >> RCC_PLL2DIVR_N2_Pos)+
1393:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2R = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> RCC_PLL2DIVR_R2_Pos)+
1394:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2P = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> RCC_PLL2DIVR_P2_Pos)+
1395:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2Q = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> RCC_PLL2DIVR_Q2_Pos)+
1396:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2RGE = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL2RGE) >> RCC_PLLCFGR_PLL2
1397:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2VCOSEL = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL2VCOSEL) >> RCC_PLLCFG
1398:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1399:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the USART1 configuration --------------------------------------------*/
1400:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Usart16ClockSelection      = __HAL_RCC_GET_USART16_SOURCE();
1401:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the USART2/3/4/5/7/8 clock source -----------------------------------*/
ARM GAS  /tmp/cc7WLoeo.s 			page 26


1402:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Usart234578ClockSelection  = __HAL_RCC_GET_USART234578_SOURCE();
1403:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the LPUART1 clock source --------------------------------------------*/
1404:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Lpuart1ClockSelection      = __HAL_RCC_GET_LPUART1_SOURCE();
1405:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the I2C1/2/3 clock source -------------------------------------------*/
1406:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->I2c123ClockSelection       = __HAL_RCC_GET_I2C1_SOURCE();
1407:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the LPTIM1 clock source ---------------------------------------------*/
1408:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim1ClockSelection       = __HAL_RCC_GET_LPTIM1_SOURCE();
1409:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the LPTIM2 clock source ---------------------------------------------*/
1410:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim2ClockSelection       = __HAL_RCC_GET_LPTIM2_SOURCE();
1411:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the LPTIM3/4/5 clock source -----------------------------------------*/
1412:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim345ClockSelection     = __HAL_RCC_GET_LPTIM345_SOURCE();
1413:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI1 clock source -----------------------------------------------*/
1414:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Sai1ClockSelection         = __HAL_RCC_GET_SAI1_SOURCE();
1415:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI2/3 clock source ---------------------------------------------*/
1416:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Sai23ClockSelection        = __HAL_RCC_GET_SAI23_SOURCE();
1417:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI4A clock source ----------------------------------------------*/
1418:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Sai4AClockSelection        = __HAL_RCC_GET_SAI4A_SOURCE();
1419:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI4B clock source ----------------------------------------------*/
1420:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Sai4BClockSelection        = __HAL_RCC_GET_SAI4B_SOURCE();
1421:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the RTC clock source ------------------------------------------------*/
1422:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->RTCClockSelection          = __HAL_RCC_GET_RTC_SOURCE();
1423:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the USB clock source ------------------------------------------------*/
1424:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->UsbClockSelection          = __HAL_RCC_GET_USB_SOURCE();
1425:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SDMMC clock source ----------------------------------------------*/
1426:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->SdmmcClockSelection        = __HAL_RCC_GET_SDMMC_SOURCE();
1427:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the RNG clock source ------------------------------------------------*/
1428:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->RngClockSelection          = __HAL_RCC_GET_RNG_SOURCE();
1429:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the HRTIM1 clock source ---------------------------------------------*/
1430:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Hrtim1ClockSelection       = __HAL_RCC_GET_HRTIM1_SOURCE();
1431:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the ADC clock source ------------------------------------------------*/
1432:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->AdcClockSelection          = __HAL_RCC_GET_ADC_SOURCE();
1433:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SWPMI1 clock source ---------------------------------------------*/
1434:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Swpmi1ClockSelection       = __HAL_RCC_GET_SWPMI1_SOURCE();
1435:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the DFSDM1 clock source ---------------------------------------------*/
1436:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Dfsdm1ClockSelection       = __HAL_RCC_GET_DFSDM1_SOURCE();
1437:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SPDIFRX clock source --------------------------------------------*/
1438:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->SpdifrxClockSelection      = __HAL_RCC_GET_SPDIFRX_SOURCE();
1439:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SPI1/2/3 clock source -------------------------------------------*/
1440:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Spi123ClockSelection       = __HAL_RCC_GET_SPI123_SOURCE();
1441:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SPI4/5 clock source ---------------------------------------------*/
1442:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Spi45ClockSelection        = __HAL_RCC_GET_SPI45_SOURCE();
1443:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SPI6 clock source -----------------------------------------------*/
1444:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->Spi6ClockSelection         = __HAL_RCC_GET_SPI6_SOURCE();
1445:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the FDCAN clock source ----------------------------------------------*/
1446:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->FdcanClockSelection        = __HAL_RCC_GET_FDCAN_SOURCE();
1447:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the CEC clock source ------------------------------------------------*/
1448:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->CecClockSelection          = __HAL_RCC_GET_CEC_SOURCE();
1449:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the FMC clock source ------------------------------------------------*/
1450:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->FmcClockSelection          = __HAL_RCC_GET_FMC_SOURCE();
1451:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the QSPI clock source -----------------------------------------------*/
1452:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->QspiClockSelection         = __HAL_RCC_GET_QSPI_SOURCE();
1453:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1454:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DSI)
1455:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the DSI clock source ------------------------------------------------*/
1456:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->DsiClockSelection          = __HAL_RCC_GET_DSI_SOURCE();
1457:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*DSI*/
1458:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/cc7WLoeo.s 			page 27


1459:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the CKPER clock source ----------------------------------------------*/
1460:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->CkperClockSelection        = __HAL_RCC_GET_CLKP_SOURCE();
1461:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1462:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the TIM Prescaler configuration -------------------------------------*/
1463:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if ((RCC->CFGR & RCC_CFGR_TIMPRE) == 0U)
1464:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1465:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
1466:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1467:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
1468:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
1469:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
1470:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
1471:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
1472:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1473:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
1474:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Return the peripheral clock frequency for a given peripheral(SAI..)
1475:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Return 0 if peripheral clock identifier not managed by this API
1476:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PeriphClk: Peripheral clock identifier
1477:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
1478:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SAI1  : SAI1 peripheral clock
1479:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SAI23 : SAI2/3 peripheral clock
1480:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SAI4A : SAI4A peripheral clock
1481:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SAI4B : SAI4B peripheral clock
1482:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_PERIPHCLK_SPI123: SPI1/2/3 peripheral clock
1483:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval Frequency in KHz
1484:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
1485:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
1486:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
1487:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PLL1_ClocksTypeDef pll1_clocks;
1488:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PLL2_ClocksTypeDef pll2_clocks;
1489:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PLL3_ClocksTypeDef pll3_clocks;
1490:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1491:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* This variable is used to store the SAI clock frequency (value in Hz) */
1492:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t frequency;
1493:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* This variable is used to store the SAI and CKP clock source */
1494:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t saiclocksource;
1495:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t ckpclocksource;
1496:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t srcclk;
1497:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1498:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (PeriphClk == RCC_PERIPHCLK_SAI1)
1499:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1500:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1501:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
1502:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1503:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (saiclocksource)
1504:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1505:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case 0: /* PLL1 is the clock source for SAI1 */
1506:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1507:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
1508:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
1509:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
1510:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1511:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_D2CCIP1R_SAI1SEL_0: /* PLLI2 is the clock source for SAI1 */
1512:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1513:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
1514:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
1515:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
ARM GAS  /tmp/cc7WLoeo.s 			page 28


1516:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1517:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1518:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_D2CCIP1R_SAI1SEL_1: /* PLLI3 is the clock source for SAI1 */
1519:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1520:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
1521:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
1522:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
1523:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1524:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1525:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_D2CCIP1R_SAI1SEL_2: /* CKPER is the clock source for SAI1*/
1526:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1527:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1528:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
1529:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1530:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           if(ckpclocksource== 0U)
1531:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1532:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSI */
1533:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1534:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1535:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1536:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if(ckpclocksource== RCC_D1CCIPR_CKPERSEL_0)
1537:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1538:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is CSI */
1539:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = CSI_VALUE;
1540:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1541:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1542:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if (ckpclocksource== RCC_D1CCIPR_CKPERSEL_1)
1543:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1544:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSE */
1545:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSE_VALUE;
1546:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1547:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1548:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else
1549:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1550:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER is disabled*/
1551:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = 0;
1552:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1553:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1554:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
1555:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1556:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1557:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case (RCC_D2CCIP1R_SAI1SEL_0 | RCC_D2CCIP1R_SAI1SEL_1 ): /* External clock is the clock sourc
1558:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1559:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = EXTERNAL_CLOCK_VALUE;
1560:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
1561:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1562:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
1563:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1564:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
1565:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
1566:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1567:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1568:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1569:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1570:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SAI23)
1571:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1572:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/cc7WLoeo.s 			page 29


1573:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
1574:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1575:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (saiclocksource)
1576:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1577:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case 0: /* PLL1 is the clock source for SAI2/3 */
1578:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1579:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
1580:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
1581:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
1582:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1583:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_D2CCIP1R_SAI23SEL_0: /* PLLI2 is the clock source for SAI2/3 */
1584:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1585:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
1586:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
1587:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
1588:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1589:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1590:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_D2CCIP1R_SAI23SEL_1: /* PLLI3 is the clock source for SAI2/3 */
1591:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1592:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
1593:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
1594:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
1595:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1596:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1597:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_D2CCIP1R_SAI23SEL_2: /* CKPER is the clock source for SAI2/3 */
1598:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1599:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1600:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
1601:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1602:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           if(ckpclocksource== 0U)
1603:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1604:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSI */
1605:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1606:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1607:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1608:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if(ckpclocksource== RCC_D1CCIPR_CKPERSEL_0)
1609:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1610:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is CSI */
1611:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = CSI_VALUE;
1612:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1613:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1614:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if (ckpclocksource== RCC_D1CCIPR_CKPERSEL_1)
1615:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1616:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSE */
1617:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSE_VALUE;
1618:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1619:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1620:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else
1621:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1622:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER is disabled*/
1623:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = 0;
1624:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1625:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1626:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
1627:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1628:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1629:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case (RCC_D2CCIP1R_SAI23SEL_0 | RCC_D2CCIP1R_SAI23SEL_1 ): /* External clock is the clock sou
ARM GAS  /tmp/cc7WLoeo.s 			page 30


1630:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1631:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = EXTERNAL_CLOCK_VALUE;
1632:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
1633:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1634:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
1635:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1636:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
1637:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
1638:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1639:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1640:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1641:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1642:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
1643:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1644:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1645:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
1646:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1647:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (saiclocksource)
1648:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1649:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case 0: /* PLL1 is the clock source for SAI4A */
1650:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1651:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
1652:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
1653:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
1654:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1655:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_D3CCIPR_SAI4ASEL_0: /* PLLI2 is the clock source for SAI4A */
1656:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1657:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
1658:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
1659:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
1660:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1661:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1662:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_D3CCIPR_SAI4ASEL_1: /* PLLI3 is the clock source for SAI4A */
1663:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1664:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
1665:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
1666:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
1667:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1668:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1669:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_D3CCIPR_SAI4ASEL_2: /* CKPER is the clock source for SAI4A*/
1670:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1671:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1672:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
1673:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1674:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           if(ckpclocksource== 0U)
1675:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1676:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSI */
1677:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1678:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1679:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1680:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if(ckpclocksource== RCC_D1CCIPR_CKPERSEL_0)
1681:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1682:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is CSI */
1683:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = CSI_VALUE;
1684:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1685:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1686:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if (ckpclocksource== RCC_D1CCIPR_CKPERSEL_1)
ARM GAS  /tmp/cc7WLoeo.s 			page 31


1687:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1688:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSE */
1689:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSE_VALUE;
1690:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1691:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1692:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else
1693:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1694:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER is disabled*/
1695:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = 0;
1696:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1697:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1698:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
1699:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1700:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1701:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case (RCC_D3CCIPR_SAI4ASEL_0 | RCC_D3CCIPR_SAI4ASEL_1 ): /* External clock is the clock sourc
1702:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1703:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = EXTERNAL_CLOCK_VALUE;
1704:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
1705:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1706:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1707:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
1708:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1709:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
1710:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
1711:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1712:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1713:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1714:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1715:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
1716:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1717:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1718:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
1719:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1720:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (saiclocksource)
1721:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1722:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case 0: /* PLL1 is the clock source for SAI4B */
1723:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1724:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
1725:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
1726:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
1727:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1728:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_D3CCIPR_SAI4BSEL_0: /* PLLI2 is the clock source for SAI4B */
1729:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1730:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
1731:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
1732:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
1733:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1734:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1735:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_D3CCIPR_SAI4BSEL_1: /* PLLI3 is the clock source for SAI4B */
1736:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1737:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
1738:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
1739:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
1740:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1741:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1742:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_D3CCIPR_SAI4BSEL_2: /* CKPER is the clock source for SAI4B*/
1743:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
ARM GAS  /tmp/cc7WLoeo.s 			page 32


1744:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1745:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
1746:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1747:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           if(ckpclocksource== 0U)
1748:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1749:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSI */
1750:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1751:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1752:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1753:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if(ckpclocksource== RCC_D1CCIPR_CKPERSEL_0)
1754:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1755:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is CSI */
1756:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = CSI_VALUE;
1757:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1758:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1759:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if (ckpclocksource== RCC_D1CCIPR_CKPERSEL_1)
1760:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1761:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSE */
1762:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSE_VALUE;
1763:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1764:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1765:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else
1766:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1767:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER is disabled*/
1768:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = 0;
1769:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1770:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1771:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
1772:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1773:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1774:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case (RCC_D3CCIPR_SAI4BSEL_0 | RCC_D3CCIPR_SAI4BSEL_1 ): /* External clock is the clock sourc
1775:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1776:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = EXTERNAL_CLOCK_VALUE;
1777:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
1778:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1779:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1780:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
1781:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1782:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
1783:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
1784:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1785:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1786:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1787:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1788:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SPI123)
1789:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1790:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Get SPI1/2/3 clock source */
1791:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       srcclk= __HAL_RCC_GET_SPI123_SOURCE();
1792:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1793:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (srcclk)
1794:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case 0: /* PLL1 is the clock source for I2S */
1796:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1797:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
1798:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
1799:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
1800:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
ARM GAS  /tmp/cc7WLoeo.s 			page 33


1801:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_D2CCIP1R_SPI123SEL_0: /* PLL2 is the clock source for I2S */
1802:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1803:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
1804:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
1805:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
1806:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1807:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1808:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_D2CCIP1R_SPI123SEL_1: /* PLL3 is the clock source for I2S */
1809:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1810:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
1811:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
1812:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
1813:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1814:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1815:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_D2CCIP1R_SPI123SEL_2: /* CKPER is the clock source for I2S */
1816:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1817:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1818:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
1819:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1820:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           if(ckpclocksource== RCC_CLKPSOURCE_HSI)
1821:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1822:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSI */
1823:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1824:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1825:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1826:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
1827:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1828:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is CSI */
1829:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = CSI_VALUE;
1830:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1831:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1832:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
1833:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1834:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSE */
1835:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSE_VALUE;
1836:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1837:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1838:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else
1839:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1840:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER is disabled*/
1841:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = 0;
1842:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1843:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1844:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
1845:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1846:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1847:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case (RCC_D2CCIP1R_SPI123SEL_0 | RCC_D2CCIP1R_SPI123SEL_1): /* External clock is the clock so
1848:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1849:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = EXTERNAL_CLOCK_VALUE;
1850:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
1851:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1852:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
1853:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1854:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
1855:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
1856:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1857:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
ARM GAS  /tmp/cc7WLoeo.s 			page 34


1858:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1859:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_ADC)
1860:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1861:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Get ADC clock source */
1862:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       srcclk= __HAL_RCC_GET_ADC_SOURCE();
1863:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1864:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (srcclk)
1865:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1866:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_ADCCLKSOURCE_PLL2:
1867:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1868:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
1869:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
1870:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
1871:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1872:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_ADCCLKSOURCE_PLL3:
1873:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1874:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
1875:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_R_Frequency;
1876:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
1877:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1878:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1879:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_ADCCLKSOURCE_CLKP:
1880:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1881:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1882:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
1883:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1884:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           if(ckpclocksource== RCC_CLKPSOURCE_HSI)
1885:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1886:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSI */
1887:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1888:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1889:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1890:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
1891:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1892:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is CSI */
1893:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = CSI_VALUE;
1894:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1895:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1896:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
1897:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1898:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER Source is HSE */
1899:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = HSE_VALUE;
1900:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1901:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1902:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           else
1903:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
1904:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             /* In Case the CKPER is disabled*/
1905:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             frequency = 0;
1906:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
1907:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1908:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
1909:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1910:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1911:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
1912:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1913:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
1914:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
ARM GAS  /tmp/cc7WLoeo.s 			page 35


1915:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1916:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1917:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1918:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
1919:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1920:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Get SDMMC clock source */
1921:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
1922:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1923:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       switch (srcclk)
1924:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
1925:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
1926:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1927:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
1928:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
1929:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
1930:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1931:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
1932:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1933:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
1934:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_R_Frequency;
1935:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
1936:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1937:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1938:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       default :
1939:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
1940:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = 0;
1941:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
1942:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
1943:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
1944:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1945:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
1946:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
1947:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       frequency = 0;
1948:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
1949:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1950:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return frequency;
1951:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
1952:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1953:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1954:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
1955:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Returns the D1PCLK1 frequency
1956:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time D1PCLK1 changes, this function must be called to update the
1957:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right D1PCLK1 value. Otherwise, any configuration based on this function will be incorr
1958:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval D1PCLK1 frequency
1959:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
1960:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetD1PCLK1Freq(void)
1961:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
1962:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get HCLK source and Compute D1PCLK1 frequency ---------------------------*/
1963:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1PPRE)>> RCC_D1CFGR
1964:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
1965:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1966:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
1967:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Returns the D3PCLK1 frequency
1968:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time D3PCLK1 changes, this function must be called to update the
1969:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorr
1970:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval D3PCLK1 frequency
1971:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
ARM GAS  /tmp/cc7WLoeo.s 			page 36


1972:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
1973:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
1974:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
1975:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR
1976:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
1977:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
1978:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @brief  Returns the PLL2 clock frequencies :PLL2_P_Frequency,PLL2_R_Frequency and PLL2_Q_Frequenc
1979:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   The PLL2 clock frequencies computed by this function is not the real
1980:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         frequency in the chip. It is calculated based on the predefined
1981:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         constant and the selected clock source:
1982:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note     The function returns values based on HSE_VALUE, HSI_VALUE or CSI Value multiplied/div
1983:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This function can be used by the user application to compute the
1984:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         baud-rate for the communication peripherals or configure other parameters.
1985:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
1986:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time PLL2CLK changes, this function must be called to update the
1987:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorr
1988:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PLL2_Clocks structure.
1989:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
1990:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
1991:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
1992:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
1993:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t  pllsource, pll2m,  pll2fracen, hsivalue;
1994:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   float_t fracn2, pll2vco;
1995:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
1996:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
1997:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****      PLL2xCLK = PLL2_VCO / PLL2x
1998:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
1999:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
2000:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12)  ;
2001:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll2fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN;
2002:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
2003:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2004:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (pll2m != 0U)
2005:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2006:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (pllsource)
2007:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2008:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2009:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
2010:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2011:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
2012:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2013:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
2014:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_
2015:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2016:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       else
2017:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2018:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_
2019:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2020:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
2021:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2022:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
2023:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PL
2024:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
2025:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2026:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
2027:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PL
2028:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
ARM GAS  /tmp/cc7WLoeo.s 			page 37


2029:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2030:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
2031:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PL
2032:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
2033:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2034:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR
2035:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR
2036:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR
2037:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2038:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
2039:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2040:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_P_Frequency = 0U;
2041:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_Q_Frequency = 0U;
2042:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_R_Frequency = 0U;
2043:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2044:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
2045:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2046:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2047:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @brief  Returns the PLL3 clock frequencies :PLL3_P_Frequency,PLL3_R_Frequency and PLL3_Q_Frequenc
2048:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   The PLL3 clock frequencies computed by this function is not the real
2049:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         frequency in the chip. It is calculated based on the predefined
2050:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         constant and the selected clock source:
2051:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note     The function returns values based on HSE_VALUE, HSI_VALUE or CSI Value multiplied/div
2052:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This function can be used by the user application to compute the
2053:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         baud-rate for the communication peripherals or configure other parameters.
2054:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
2055:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time PLL3CLK changes, this function must be called to update the
2056:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorr
2057:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PLL3_Clocks structure.
2058:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
2059:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2060:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
2061:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
2062:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t pllsource, pll3m, pll3fracen, hsivalue;
2063:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   float_t fracn3, pll3vco;
2064:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2065:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
2066:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****      PLL3xCLK = PLL3_VCO / PLLxR
2067:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2068:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
2069:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
2070:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll3fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN;
2071:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
2072:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2073:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (pll3m != 0U)
2074:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2075:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (pllsource)
2076:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2077:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
2078:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2079:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
2080:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2081:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
2082:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_P
2083:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2084:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       else
2085:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
ARM GAS  /tmp/cc7WLoeo.s 			page 38


2086:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_
2087:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2088:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
2089:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
2090:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PL
2091:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
2092:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2093:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
2094:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PL
2095:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
2096:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2097:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
2098:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PL
2099:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
2100:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2101:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR
2102:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR
2103:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR
2104:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2105:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
2106:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2107:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_P_Frequency = 0U;
2108:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_Q_Frequency = 0U;
2109:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_R_Frequency = 0U;
2110:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2111:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2112:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
2113:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2114:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2115:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @brief  Returns the PLL1 clock frequencies :PLL1_P_Frequency,PLL1_R_Frequency and PLL1_Q_Frequenc
2116:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   The PLL1 clock frequencies computed by this function is not the real
2117:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         frequency in the chip. It is calculated based on the predefined
2118:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         constant and the selected clock source:
2119:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note     The function returns values based on HSE_VALUE, HSI_VALUE or CSI Value multiplied/div
2120:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This function can be used by the user application to compute the
2121:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         baud-rate for the communication peripherals or configure other parameters.
2122:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
2123:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time PLL1CLK changes, this function must be called to update the
2124:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorr
2125:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  PLL1_Clocks structure.
2126:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
2127:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2128:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
2129:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
2130:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t pllsource, pll1m, pll1fracen, hsivalue;
2131:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   float_t fracn1, pll1vco;
2132:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2133:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
2134:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
2135:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
2136:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
2137:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2138:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if (pll1m != 0U)
2139:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2140:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     switch (pllsource)
2141:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2142:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/cc7WLoeo.s 			page 39


2143:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
2144:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2145:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
2146:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2147:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
2148:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
2149:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2150:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       else
2151:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2152:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_
2153:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2154:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
2155:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
2156:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
2157:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
2158:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2159:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
2160:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
2161:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
2162:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2163:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     default:
2164:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
2165:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
2166:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2167:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2168:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR
2169:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR
2170:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR
2171:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2172:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
2173:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2174:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_P_Frequency = 0U;
2175:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_Q_Frequency = 0U;
2176:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_R_Frequency = 0U;
2177:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2178:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2179:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
2180:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2181:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2182:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Returns the main Core frequency
2183:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Each time core clock changes, this function must be called to update the
2184:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         right system core clock value. Otherwise, any configuration based on this function will
2185:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
2186:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         and updated within this function
2187:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval HCLK frequency
2188:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2189:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetD1SysClockFreq(void)
2190:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
2191:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE
2192:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return SystemCoreClock;
2193:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
2194:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2195:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2196:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Enables the LSE Clock Security System.
2197:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   Prior to enable the LSE Clock Security System, LSE oscillator is to be enabled
2198:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         with HAL_RCC_OscConfig() and the LSE oscillator clock is to be selected as RTC
2199:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         clock with HAL_RCCEx_PeriphCLKConfig().
ARM GAS  /tmp/cc7WLoeo.s 			page 40


2200:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
2201:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2202:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS(void)
2203:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
2204:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
2205:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
2206:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2207:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2208:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Disables the LSE Clock Security System.
2209:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   LSE Clock Security System can only be disabled after a LSE failure detection.
2210:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
2211:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2212:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableLSECSS(void)
2213:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
2214:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
2215:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Disable LSE CSS IT if any */
2216:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_DISABLE_IT(RCC_IT_LSECSS);
2217:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
2218:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2219:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2220:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure the oscillator clock source for wakeup from Stop and CSS backup clock
2221:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  WakeUpClk: Wakeup clock
2222:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
2223:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_STOP_WAKEUPCLOCK_CSI: CSI oscillator selection
2224:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_STOP_WAKEUPCLOCK_HSI: HSI oscillator selection
2225:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This function shall not be called after the Clock Security System on HSE has been
2226:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         enabled.
2227:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
2228:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2229:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_WakeUpStopCLKConfig(uint32_t WakeUpClk)
2230:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
2231:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_STOP_WAKEUPCLOCK(WakeUpClk));
2232:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2233:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(WakeUpClk);
2234:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
2235:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2236:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2237:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure the oscillator Kernel clock source for wakeup from Stop
2238:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  WakeUpClk: Kernel Wakeup clock
2239:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
2240:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_STOP_KERWAKEUPCLOCK_CSI: CSI oscillator selection
2241:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_STOP_KERWAKEUPCLOCK_HSI: HSI oscillator selection
2242:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
2243:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2244:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_KerWakeUpStopCLKConfig(uint32_t WakeUpClk)
2245:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
2246:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_STOP_KERWAKEUPCLOCK(WakeUpClk));
2247:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2248:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_KERWAKEUPSTOP_CLK_CONFIG(WakeUpClk);
2249:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
2250:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2251:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DUAL_CORE)
2252:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2253:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Enable COREx boot independently of CMx_B option byte value
2254:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  RCC_BootCx: Boot Core to be enabled
2255:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
2256:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_BOOT_C1: CM7 core selection
ARM GAS  /tmp/cc7WLoeo.s 			page 41


2257:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_BOOT_C2: CM4 core selection
2258:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This bit can be set by software but is cleared by hardware after a system reset or STAN
2259:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
2260:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
2261:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2262:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableBootCore(uint32_t RCC_BootCx)
2263:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
2264:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_BOOT_CORE(RCC_BootCx));
2265:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(RCC->GCR, RCC_BootCx) ;
2266:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
2267:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2268:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*DUAL_CORE*/
2269:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2270:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #if defined(DUAL_CORE)
2271:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2272:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure WWDGx to generate a system reset not only CPUx reset(default) when a time-out
2273:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  RCC_WWDGx: WWDGx to be configured
2274:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
2275:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_WWDG1: WWDG1 generates system reset
2276:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_WWDG2: WWDG2 generates system reset
2277:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This bit can be set by software but is cleared by hardware during a system reset
2278:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
2279:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
2280:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2281:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_WWDGxSysResetConfig(uint32_t RCC_WWDGx)
2282:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
2283:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_SCOPE_WWDG(RCC_WWDGx));
2284:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(RCC->GCR, RCC_WWDGx) ;
2285:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
2286:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2287:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #else
2288:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2289:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2290:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure WWDG1 to generate a system reset not only CPU reset(default) when a time-out 
2291:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  RCC_WWDGx: WWDGx to be configured
2292:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
2293:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *            @arg RCC_WWDG1: WWDG1 generates system reset
2294:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   This bit can be set by software but is cleared by hardware during a system reset
2295:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
2296:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
2297:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2298:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_WWDGxSysResetConfig(uint32_t RCC_WWDGx)
2299:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
2300:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_SCOPE_WWDG(RCC_WWDGx));
2301:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(RCC->GCR, RCC_WWDGx) ;
2302:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
2303:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2304:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /*DUAL_CORE*/
2305:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2306:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2307:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group3 Extended Clock Recovery System Control functions
2308:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  *  @brief  Extended Clock Recovery System Control functions
2309:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  *
2310:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** @verbatim
2311:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  ===============================================================================
2312:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                 ##### Extended Clock Recovery System Control functions  #####
2313:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  ===============================================================================
ARM GAS  /tmp/cc7WLoeo.s 			page 42


2314:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     [..]
2315:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       For devices with Clock Recovery System feature (CRS), RCC Extension HAL driver can be used as
2316:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2317:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) In System clock config, HSI48 needs to be enabled
2318:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2319:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) Enable CRS clock in IP MSP init which will use CRS functions
2320:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2321:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) Call CRS functions as follows:
2322:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           (##) Prepare synchronization configuration necessary for HSI48 calibration
2323:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Default values can be set for frequency Error Measurement (reload and error lim
2324:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                         and also HSI48 oscillator smooth trimming.
2325:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Macro __HAL_RCC_CRS_RELOADVALUE_CALCULATE can be also used to calculate
2326:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                         directly reload value with target and synchronization frequencies values
2327:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           (##) Call function HAL_RCCEx_CRSConfig which
2328:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Resets CRS registers to their default values.
2329:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Configures CRS registers with synchronization configuration
2330:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Enables automatic calibration and frequency error counter feature
2331:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            Note: When using USB LPM (Link Power Management) and the device is in Sleep mode, the
2332:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            periodic USB SOF will not be generated by the host. No SYNC signal will therefore be
2333:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            provided to the CRS to calibrate the HSI48 on the run. To guarantee the required clock
2334:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            precision after waking up from Sleep mode, the LSE or reference clock on the GPIOs
2335:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            should be used as SYNC signal.
2336:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2337:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           (##) A polling function is provided to wait for complete synchronization
2338:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) Call function HAL_RCCEx_CRSWaitSynchronization()
2339:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (+++) According to CRS status, user can decide to adjust again the calibration or con
2340:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                         application if synchronization is OK
2341:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2342:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) User can retrieve information related to synchronization in calling function
2343:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             HAL_RCCEx_CRSGetSynchronizationInfo()
2344:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2345:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) Regarding synchronization status and synchronization information, user can try a new cali
2346:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            in changing synchronization configuration and call again HAL_RCCEx_CRSConfig.
2347:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            Note: When the SYNC event is detected during the down-counting phase (before reaching th
2348:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            it means that the actual frequency is lower than the target (and so, that the TRIM value
2349:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            incremented), while when it is detected during the up-counting phase it means that the a
2350:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****            is higher (and that the TRIM value should be decremented).
2351:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2352:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) In interrupt mode, user can resort to the available macros (__HAL_RCC_CRS_XXX_IT). Interr
2353:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           through CRS Handler (CRS_IRQn/CRS_IRQHandler)
2354:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (++) Call function HAL_RCCEx_CRSConfig()
2355:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (++) Enable CRS_IRQn (thanks to NVIC functions)
2356:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (++) Enable CRS interrupt (__HAL_RCC_CRS_ENABLE_IT)
2357:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****               (++) Implement CRS status management in the following user callbacks called from
2358:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                    HAL_RCCEx_CRS_IRQHandler():
2359:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_SyncOkCallback()
2360:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_SyncWarnCallback()
2361:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_ExpectedSyncCallback()
2362:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_ErrorCallback()
2363:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2364:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       (#) To force a SYNC EVENT, user can use the function HAL_RCCEx_CRSSoftwareSynchronizationGene
2365:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           This function can be called before calling HAL_RCCEx_CRSConfig (for instance in Systick h
2366:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2367:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** @endverbatim
2368:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  * @{
2369:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  */
2370:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/cc7WLoeo.s 			page 43


2371:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2372:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Start automatic synchronization for polling mode
2373:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  pInit Pointer on RCC_CRSInitTypeDef structure
2374:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
2375:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2376:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit)
2377:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
2378:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t value;
2379:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2380:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check the parameters */
2381:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_DIV(pInit->Prescaler));
2382:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_SOURCE(pInit->Source));
2383:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_POLARITY(pInit->Polarity));
2384:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_RELOADVALUE(pInit->ReloadValue));
2385:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_ERRORLIMIT(pInit->ErrorLimitValue));
2386:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));
2387:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2388:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* CONFIGURATION */
2389:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2390:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Before configuration, reset CRS registers to their default values*/
2391:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_CRS_FORCE_RESET();
2392:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_CRS_RELEASE_RESET();
2393:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2394:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the SYNCDIV[2:0] bits according to Pre-scaler value */
2395:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the SYNCSRC[1:0] bits according to Source value */
2396:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the SYNCSPOL bit according to Polarity value */
2397:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if ((HAL_GetREVID() <= REV_ID_Y) && (pInit->Source == RCC_CRS_SYNC_SOURCE_USB2))
2398:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2399:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Use Rev.Y value of USB2 */
2400:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     value = (pInit->Prescaler | RCC_CRS_SYNC_SOURCE_PIN | pInit->Polarity);
2401:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2402:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
2403:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2404:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
2405:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2406:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the RELOAD[15:0] bits according to ReloadValue value */
2407:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   value |= pInit->ReloadValue;
2408:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
2409:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
2410:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   WRITE_REG(CRS->CFGR, value);
2411:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2412:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Adjust HSI48 oscillator smooth trimming */
2413:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the TRIM[5:0] bits according to RCC_CRS_HSI48CalibrationValue value */
2414:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
2415:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2416:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* START AUTOMATIC SYNCHRONIZATION*/
2417:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2418:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Enable Automatic trimming & Frequency error counter */
2419:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
2420:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
2421:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2422:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2423:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Generate the software synchronization event
2424:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
2425:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2426:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSSoftwareSynchronizationGenerate(void)
2427:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
ARM GAS  /tmp/cc7WLoeo.s 			page 44


2428:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(CRS->CR, CRS_CR_SWSYNC);
2429:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
2430:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2431:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2432:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Return synchronization info
2433:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  pSynchroInfo Pointer on RCC_CRSSynchroInfoTypeDef structure
2434:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
2435:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2436:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSGetSynchronizationInfo(RCC_CRSSynchroInfoTypeDef *pSynchroInfo)
2437:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
2438:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check the parameter */
2439:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(pSynchroInfo != (void *)NULL);
2440:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2441:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the reload value */
2442:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pSynchroInfo->ReloadValue = (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_RELOAD));
2443:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2444:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get HSI48 oscillator smooth trimming */
2445:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pSynchroInfo->HSI48CalibrationValue = (uint32_t)(READ_BIT(CRS->CR, CRS_CR_TRIM) >> CRS_CR_TRIM_Po
2446:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2447:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get Frequency error capture */
2448:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pSynchroInfo->FreqErrorCapture = (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FECAP) >> CRS_ISR_FECAP_Po
2449:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2450:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get Frequency error direction */
2451:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pSynchroInfo->FreqErrorDirection = (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FEDIR));
2452:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
2453:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2454:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2455:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @brief Wait for CRS Synchronization status.
2456:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @param Timeout  Duration of the time-out
2457:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @note  Timeout is based on the maximum time to receive a SYNC event based on synchronization
2458:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *        frequency.
2459:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @note    If Time-out set to HAL_MAX_DELAY, HAL_TIMEOUT will be never returned.
2460:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** * @retval Combination of Synchronization status
2461:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *          This parameter can be a combination of the following values:
2462:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_TIMEOUT
2463:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCOK
2464:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCWARN
2465:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCERR
2466:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCMISS
2467:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_TRIMOVF
2468:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** */
2469:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_CRSWaitSynchronization(uint32_t Timeout)
2470:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
2471:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t crsstatus = RCC_CRS_NONE;
2472:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t tickstart;
2473:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2474:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get time-out */
2475:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
2476:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2477:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Wait for CRS flag or time-out detection */
2478:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   do
2479:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2480:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(Timeout != HAL_MAX_DELAY)
2481:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2482:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
2483:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2484:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         crsstatus = RCC_CRS_TIMEOUT;
ARM GAS  /tmp/cc7WLoeo.s 			page 45


2485:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2486:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2487:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS SYNCOK flag  */
2488:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCOK))
2489:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2490:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CRS SYNC event OK */
2491:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCOK;
2492:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2493:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS SYNC event OK bit */
2494:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCOK);
2495:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2496:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2497:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS SYNCWARN flag  */
2498:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCWARN))
2499:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2500:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CRS SYNC warning */
2501:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCWARN;
2502:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2503:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS SYNCWARN bit */
2504:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCWARN);
2505:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2506:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2507:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS TRIM overflow flag  */
2508:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_TRIMOVF))
2509:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2510:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CRS SYNC Error */
2511:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_TRIMOVF;
2512:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2513:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS Error bit */
2514:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_TRIMOVF);
2515:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2516:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2517:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS Error flag  */
2518:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCERR))
2519:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2520:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CRS SYNC Error */
2521:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCERR;
2522:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2523:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS Error bit */
2524:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCERR);
2525:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2526:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2527:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS SYNC Missed flag  */
2528:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCMISS))
2529:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2530:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* CRS SYNC Missed */
2531:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCMISS;
2532:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2533:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS SYNC Missed bit */
2534:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCMISS);
2535:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2536:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2537:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Check CRS Expected SYNC flag  */
2538:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_ESYNC))
2539:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2540:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* frequency error counter reached a zero value */
2541:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_ESYNC);
ARM GAS  /tmp/cc7WLoeo.s 			page 46


2542:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2543:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   } while(RCC_CRS_NONE == crsstatus);
2544:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2545:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return crsstatus;
2546:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
2547:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2548:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2549:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief Handle the Clock Recovery System interrupt request.
2550:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval None
2551:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2552:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** void HAL_RCCEx_CRS_IRQHandler(void)
2553:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
2554:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t crserror = RCC_CRS_NONE;
2555:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get current IT flags and IT sources values */
2556:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t itflags = READ_REG(CRS->ISR);
2557:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t itsources = READ_REG(CRS->CR);
2558:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2559:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check CRS SYNCOK flag  */
2560:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(((itflags & RCC_CRS_FLAG_SYNCOK) != 0U) && ((itsources & RCC_CRS_IT_SYNCOK) != 0U))
2561:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2562:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Clear CRS SYNC event OK flag */
2563:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_SYNCOKC);
2564:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2565:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* user callback */
2566:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_SyncOkCallback();
2567:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2568:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check CRS SYNCWARN flag  */
2569:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if(((itflags & RCC_CRS_FLAG_SYNCWARN) != 0U) && ((itsources & RCC_CRS_IT_SYNCWARN) != 0U))
2570:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2571:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Clear CRS SYNCWARN flag */
2572:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_SYNCWARNC);
2573:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2574:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* user callback */
2575:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_SyncWarnCallback();
2576:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2577:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check CRS Expected SYNC flag  */
2578:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else if(((itflags & RCC_CRS_FLAG_ESYNC) != 0U) && ((itsources & RCC_CRS_IT_ESYNC) != 0U))
2579:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2580:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* frequency error counter reached a zero value */
2581:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_ESYNCC);
2582:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2583:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* user callback */
2584:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_ExpectedSyncCallback();
2585:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2586:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check CRS Error flags  */
2587:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
2588:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2589:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(((itflags & RCC_CRS_FLAG_ERR) != 0U) && ((itsources & RCC_CRS_IT_ERR) != 0U))
2590:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2591:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_SYNCERR) != 0U)
2592:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2593:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_SYNCERR;
2594:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2595:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_SYNCMISS) != 0U)
2596:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2597:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_SYNCMISS;
2598:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
ARM GAS  /tmp/cc7WLoeo.s 			page 47


2599:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_TRIMOVF) != 0U)
2600:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2601:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_TRIMOVF;
2602:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2603:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2604:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* Clear CRS Error flags */
2605:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       WRITE_REG(CRS->ICR, CRS_ICR_ERRC);
2606:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2607:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* user error callback */
2608:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       HAL_RCCEx_CRS_ErrorCallback(crserror);
2609:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2610:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2611:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
2612:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2613:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2614:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System SYNCOK interrupt callback.
2615:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval none
2616:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2617:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_SyncOkCallback(void)
2618:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
2619:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2620:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_SyncOkCallback should be implemented in the user file
2621:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****    */
2622:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
2623:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2624:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2625:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System SYNCWARN interrupt callback.
2626:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval none
2627:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2628:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_SyncWarnCallback(void)
2629:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
2630:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2631:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_SyncWarnCallback should be implemented in the user file
2632:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****    */
2633:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
2634:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2635:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2636:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System Expected SYNC interrupt callback.
2637:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval none
2638:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2639:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_ExpectedSyncCallback(void)
2640:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
2641:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2642:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_ExpectedSyncCallback should be implemented in the user file
2643:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****    */
2644:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
2645:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2646:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2647:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System Error interrupt callback.
2648:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  Error Combination of Error status.
2649:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         This parameter can be a combination of the following values:
2650:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_SYNCERR
2651:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_SYNCMISS
2652:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_TRIMOVF
2653:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval none
2654:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2655:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_ErrorCallback(uint32_t Error)
ARM GAS  /tmp/cc7WLoeo.s 			page 48


2656:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
2657:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Prevent unused argument(s) compilation warning */
2658:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   UNUSED(Error);
2659:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2660:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2661:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_ErrorCallback should be implemented in the user file
2662:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****    */
2663:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
2664:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2665:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2666:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2667:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @}
2668:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2669:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2670:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2671:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @}
2672:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2673:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2674:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_functions Private Functions
2675:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  * @{
2676:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****  */
2677:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2678:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2679:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2680:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2681:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure the PLL2 VCI,VCO ranges, multiplication and division factors and enable it
2682:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  pll2: Pointer to an RCC_PLL2InitTypeDef structure that
2683:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         contains the configuration parameters  as well as VCI, VCO clock ranges.
2684:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  Divider  divider parameter to be updated
2685:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   PLL2 is temporary disable to apply new parameters
2686:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
2687:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval HAL status
2688:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2689:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
2690:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
  26              		.loc 1 2690 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              	.LVL0:
2691:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2692:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t tickstart;
2693:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
2694:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2M_VALUE(pll2->PLL2M));
2695:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2N_VALUE(pll2->PLL2N));
2696:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2P_VALUE(pll2->PLL2P));
2697:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2R_VALUE(pll2->PLL2R));
2698:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2Q_VALUE(pll2->PLL2Q));
2699:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
2700:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
2701:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));
2702:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2703:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check that PLL2 OSC clock source is already set */
2704:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
  31              		.loc 1 2704 0
  32 0000 404B     		ldr	r3, .L20
  33 0002 9B6A     		ldr	r3, [r3, #40]
ARM GAS  /tmp/cc7WLoeo.s 			page 49


  34 0004 03F00303 		and	r3, r3, #3
  35 0008 032B     		cmp	r3, #3
  36 000a 79D0     		beq	.L10
2690:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
  37              		.loc 1 2690 0
  38 000c 70B5     		push	{r4, r5, r6, lr}
  39              	.LCFI0:
  40              		.cfi_def_cfa_offset 16
  41              		.cfi_offset 4, -16
  42              		.cfi_offset 5, -12
  43              		.cfi_offset 6, -8
  44              		.cfi_offset 14, -4
  45 000e 0E46     		mov	r6, r1
  46 0010 0546     		mov	r5, r0
2705:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2706:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     return HAL_ERROR;
2707:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2708:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2709:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2710:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
2711:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2712:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Disable  PLL2. */
2713:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2_DISABLE();
  47              		.loc 1 2713 0
  48 0012 3C4A     		ldr	r2, .L20
  49 0014 1368     		ldr	r3, [r2]
  50 0016 23F08063 		bic	r3, r3, #67108864
  51 001a 1360     		str	r3, [r2]
2714:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2715:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Get Start Tick*/
2716:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
  52              		.loc 1 2716 0
  53 001c FFF7FEFF 		bl	HAL_GetTick
  54              	.LVL1:
  55 0020 0446     		mov	r4, r0
  56              	.LVL2:
  57              	.L3:
2717:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2718:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Wait till PLL is ready */
2719:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
  58              		.loc 1 2719 0
  59 0022 384B     		ldr	r3, .L20
  60 0024 1B68     		ldr	r3, [r3]
  61 0026 13F0006F 		tst	r3, #134217728
  62 002a 06D0     		beq	.L17
2720:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2721:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
  63              		.loc 1 2721 0
  64 002c FFF7FEFF 		bl	HAL_GetTick
  65              	.LVL3:
  66 0030 001B     		subs	r0, r0, r4
  67 0032 0228     		cmp	r0, #2
  68 0034 F5D9     		bls	.L3
2722:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2723:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         return HAL_TIMEOUT;
  69              		.loc 1 2723 0
  70 0036 0320     		movs	r0, #3
ARM GAS  /tmp/cc7WLoeo.s 			page 50


  71 0038 70BD     		pop	{r4, r5, r6, pc}
  72              	.LVL4:
  73              	.L17:
2724:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2725:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2726:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2727:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure PLL2 multiplication and division factors. */
2728:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
  74              		.loc 1 2728 0
  75 003a 324B     		ldr	r3, .L20
  76 003c 9A6A     		ldr	r2, [r3, #40]
  77 003e 22F47C32 		bic	r2, r2, #258048
  78 0042 2968     		ldr	r1, [r5]
  79 0044 42EA0132 		orr	r2, r2, r1, lsl #12
  80 0048 9A62     		str	r2, [r3, #40]
  81 004a 6A68     		ldr	r2, [r5, #4]
  82 004c 013A     		subs	r2, r2, #1
  83 004e C2F30802 		ubfx	r2, r2, #0, #9
  84 0052 A968     		ldr	r1, [r5, #8]
  85 0054 0139     		subs	r1, r1, #1
  86 0056 4902     		lsls	r1, r1, #9
  87 0058 89B2     		uxth	r1, r1
  88 005a 0A43     		orrs	r2, r2, r1
  89 005c E968     		ldr	r1, [r5, #12]
  90 005e 0139     		subs	r1, r1, #1
  91 0060 0904     		lsls	r1, r1, #16
  92 0062 01F4FE01 		and	r1, r1, #8323072
  93 0066 0A43     		orrs	r2, r2, r1
  94 0068 2969     		ldr	r1, [r5, #16]
  95 006a 0139     		subs	r1, r1, #1
  96 006c 0906     		lsls	r1, r1, #24
  97 006e 01F0FE41 		and	r1, r1, #2130706432
  98 0072 0A43     		orrs	r2, r2, r1
  99 0074 9A63     		str	r2, [r3, #56]
2729:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll2->PLL2N,
2730:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll2->PLL2P,
2731:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll2->PLL2Q,
2732:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll2->PLL2R);
2733:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2734:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Select PLL2 input reference frequency range: VCI */
2735:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 100              		.loc 1 2735 0
 101 0076 DA6A     		ldr	r2, [r3, #44]
 102 0078 22F0C002 		bic	r2, r2, #192
 103 007c 6969     		ldr	r1, [r5, #20]
 104 007e 0A43     		orrs	r2, r2, r1
 105 0080 DA62     		str	r2, [r3, #44]
2736:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2737:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Select PLL2 output frequency range : VCO */
2738:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 106              		.loc 1 2738 0
 107 0082 DA6A     		ldr	r2, [r3, #44]
 108 0084 22F02002 		bic	r2, r2, #32
 109 0088 A969     		ldr	r1, [r5, #24]
 110 008a 0A43     		orrs	r2, r2, r1
 111 008c DA62     		str	r2, [r3, #44]
2739:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/cc7WLoeo.s 			page 51


2740:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Disable PLL2FRACN . */
2741:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2FRACN_DISABLE();
 112              		.loc 1 2741 0
 113 008e DA6A     		ldr	r2, [r3, #44]
 114 0090 22F01002 		bic	r2, r2, #16
 115 0094 DA62     		str	r2, [r3, #44]
2742:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2743:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
2744:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 116              		.loc 1 2744 0
 117 0096 D96B     		ldr	r1, [r3, #60]
 118 0098 1B4A     		ldr	r2, .L20+4
 119 009a 0A40     		ands	r2, r2, r1
 120 009c E969     		ldr	r1, [r5, #28]
 121 009e 42EAC102 		orr	r2, r2, r1, lsl #3
 122 00a2 DA63     		str	r2, [r3, #60]
2745:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2746:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable PLL2FRACN . */
2747:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2FRACN_ENABLE();
 123              		.loc 1 2747 0
 124 00a4 DA6A     		ldr	r2, [r3, #44]
 125 00a6 42F01002 		orr	r2, r2, #16
 126 00aa DA62     		str	r2, [r3, #44]
2748:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2749:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable the PLL2 clock output */
2750:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(Divider == DIVIDER_P_UPDATE)
 127              		.loc 1 2750 0
 128 00ac C6B9     		cbnz	r6, .L5
2751:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2752:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 129              		.loc 1 2752 0
 130 00ae 1A46     		mov	r2, r3
 131 00b0 DB6A     		ldr	r3, [r3, #44]
 132 00b2 43F40023 		orr	r3, r3, #524288
 133 00b6 D362     		str	r3, [r2, #44]
 134              	.L6:
2753:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2754:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else if(Divider == DIVIDER_Q_UPDATE)
2755:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2756:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
2757:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2758:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
2759:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2760:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
2761:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2762:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2763:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable  PLL2. */
2764:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL2_ENABLE();
 135              		.loc 1 2764 0
 136 00b8 124A     		ldr	r2, .L20
 137 00ba 1368     		ldr	r3, [r2]
 138 00bc 43F08063 		orr	r3, r3, #67108864
 139 00c0 1360     		str	r3, [r2]
2765:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2766:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Get Start Tick*/
2767:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 140              		.loc 1 2767 0
ARM GAS  /tmp/cc7WLoeo.s 			page 52


 141 00c2 FFF7FEFF 		bl	HAL_GetTick
 142              	.LVL5:
 143 00c6 0446     		mov	r4, r0
 144              	.LVL6:
 145              	.L8:
2768:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2769:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Wait till PLL2 is ready */
2770:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 146              		.loc 1 2770 0
 147 00c8 0E4B     		ldr	r3, .L20
 148 00ca 1B68     		ldr	r3, [r3]
 149 00cc 13F0006F 		tst	r3, #134217728
 150 00d0 14D1     		bne	.L18
2771:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2772:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 151              		.loc 1 2772 0
 152 00d2 FFF7FEFF 		bl	HAL_GetTick
 153              	.LVL7:
 154 00d6 001B     		subs	r0, r0, r4
 155 00d8 0228     		cmp	r0, #2
 156 00da F5D9     		bls	.L8
2773:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2774:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         return HAL_TIMEOUT;
 157              		.loc 1 2774 0
 158 00dc 0320     		movs	r0, #3
2775:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2776:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2777:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2778:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2779:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2780:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2781:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return status;
2782:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 159              		.loc 1 2782 0
 160 00de 70BD     		pop	{r4, r5, r6, pc}
 161              	.LVL8:
 162              	.L5:
2754:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 163              		.loc 1 2754 0
 164 00e0 012E     		cmp	r6, #1
 165 00e2 05D0     		beq	.L19
2760:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 166              		.loc 1 2760 0
 167 00e4 074A     		ldr	r2, .L20
 168 00e6 D36A     		ldr	r3, [r2, #44]
 169 00e8 43F40013 		orr	r3, r3, #2097152
 170 00ec D362     		str	r3, [r2, #44]
 171 00ee E3E7     		b	.L6
 172              	.L19:
2756:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 173              		.loc 1 2756 0
 174 00f0 044A     		ldr	r2, .L20
 175 00f2 D36A     		ldr	r3, [r2, #44]
 176 00f4 43F48013 		orr	r3, r3, #1048576
 177 00f8 D362     		str	r3, [r2, #44]
 178 00fa DDE7     		b	.L6
 179              	.L18:
ARM GAS  /tmp/cc7WLoeo.s 			page 53


2781:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 180              		.loc 1 2781 0
 181 00fc 0020     		movs	r0, #0
 182 00fe 70BD     		pop	{r4, r5, r6, pc}
 183              	.LVL9:
 184              	.L10:
 185              	.LCFI1:
 186              		.cfi_def_cfa_offset 0
 187              		.cfi_restore 4
 188              		.cfi_restore 5
 189              		.cfi_restore 6
 190              		.cfi_restore 14
2706:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 191              		.loc 1 2706 0
 192 0100 0120     		movs	r0, #1
 193              	.LVL10:
 194 0102 7047     		bx	lr
 195              	.L21:
 196              		.align	2
 197              	.L20:
 198 0104 00440258 		.word	1476543488
 199 0108 0700FFFF 		.word	-65529
 200              		.cfi_endproc
 201              	.LFE164:
 203              		.section	.text.RCCEx_PLL3_Config,"ax",%progbits
 204              		.align	1
 205              		.syntax unified
 206              		.thumb
 207              		.thumb_func
 208              		.fpu fpv5-d16
 210              	RCCEx_PLL3_Config:
 211              	.LFB165:
2783:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2784:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2785:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
2786:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @brief  Configure the PLL3 VCI,VCO ranges, multiplication and division factors and enable it
2787:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  pll3: Pointer to an RCC_PLL3InitTypeDef structure that
2788:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *         contains the configuration parameters  as well as VCI, VCO clock ranges.
2789:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @param  Divider  divider parameter to be updated
2790:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @note   PLL3 is temporary disable to apply new parameters
2791:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   *
2792:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   * @retval HAL status
2793:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   */
2794:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
2795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** {
 212              		.loc 1 2795 0
 213              		.cfi_startproc
 214              		@ args = 0, pretend = 0, frame = 0
 215              		@ frame_needed = 0, uses_anonymous_args = 0
 216              	.LVL11:
2796:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t tickstart;
2797:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
2798:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3M_VALUE(pll3->PLL3M));
2799:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3N_VALUE(pll3->PLL3N));
2800:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3P_VALUE(pll3->PLL3P));
2801:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3R_VALUE(pll3->PLL3R));
2802:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3Q_VALUE(pll3->PLL3Q));
ARM GAS  /tmp/cc7WLoeo.s 			page 54


2803:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
2804:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
2805:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));
2806:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2807:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check that PLL3 OSC clock source is already set */
2808:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 217              		.loc 1 2808 0
 218 0000 404B     		ldr	r3, .L41
 219 0002 9B6A     		ldr	r3, [r3, #40]
 220 0004 03F00303 		and	r3, r3, #3
 221 0008 032B     		cmp	r3, #3
 222 000a 79D0     		beq	.L31
2795:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t tickstart;
 223              		.loc 1 2795 0
 224 000c 70B5     		push	{r4, r5, r6, lr}
 225              	.LCFI2:
 226              		.cfi_def_cfa_offset 16
 227              		.cfi_offset 4, -16
 228              		.cfi_offset 5, -12
 229              		.cfi_offset 6, -8
 230              		.cfi_offset 14, -4
 231 000e 0E46     		mov	r6, r1
 232 0010 0546     		mov	r5, r0
2809:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2810:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     return HAL_ERROR;
2811:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2812:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2813:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2814:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   else
2815:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
2816:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Disable  PLL3. */
2817:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3_DISABLE();
 233              		.loc 1 2817 0
 234 0012 3C4A     		ldr	r2, .L41
 235 0014 1368     		ldr	r3, [r2]
 236 0016 23F08053 		bic	r3, r3, #268435456
 237 001a 1360     		str	r3, [r2]
2818:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2819:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Get Start Tick*/
2820:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 238              		.loc 1 2820 0
 239 001c FFF7FEFF 		bl	HAL_GetTick
 240              	.LVL12:
 241 0020 0446     		mov	r4, r0
 242              	.LVL13:
 243              	.L24:
2821:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Wait till PLL3 is ready */
2822:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 244              		.loc 1 2822 0
 245 0022 384B     		ldr	r3, .L41
 246 0024 1B68     		ldr	r3, [r3]
 247 0026 13F0005F 		tst	r3, #536870912
 248 002a 06D0     		beq	.L38
2823:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2824:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 249              		.loc 1 2824 0
 250 002c FFF7FEFF 		bl	HAL_GetTick
ARM GAS  /tmp/cc7WLoeo.s 			page 55


 251              	.LVL14:
 252 0030 001B     		subs	r0, r0, r4
 253 0032 0228     		cmp	r0, #2
 254 0034 F5D9     		bls	.L24
2825:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2826:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         return HAL_TIMEOUT;
 255              		.loc 1 2826 0
 256 0036 0320     		movs	r0, #3
 257 0038 70BD     		pop	{r4, r5, r6, pc}
 258              	.LVL15:
 259              	.L38:
2827:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2828:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2829:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2830:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configure the PLL3  multiplication and division factors. */
2831:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 260              		.loc 1 2831 0
 261 003a 324B     		ldr	r3, .L41
 262 003c 9A6A     		ldr	r2, [r3, #40]
 263 003e 22F07C72 		bic	r2, r2, #66060288
 264 0042 2968     		ldr	r1, [r5]
 265 0044 42EA0152 		orr	r2, r2, r1, lsl #20
 266 0048 9A62     		str	r2, [r3, #40]
 267 004a 6A68     		ldr	r2, [r5, #4]
 268 004c 013A     		subs	r2, r2, #1
 269 004e C2F30802 		ubfx	r2, r2, #0, #9
 270 0052 A968     		ldr	r1, [r5, #8]
 271 0054 0139     		subs	r1, r1, #1
 272 0056 4902     		lsls	r1, r1, #9
 273 0058 89B2     		uxth	r1, r1
 274 005a 0A43     		orrs	r2, r2, r1
 275 005c E968     		ldr	r1, [r5, #12]
 276 005e 0139     		subs	r1, r1, #1
 277 0060 0904     		lsls	r1, r1, #16
 278 0062 01F4FE01 		and	r1, r1, #8323072
 279 0066 0A43     		orrs	r2, r2, r1
 280 0068 2969     		ldr	r1, [r5, #16]
 281 006a 0139     		subs	r1, r1, #1
 282 006c 0906     		lsls	r1, r1, #24
 283 006e 01F0FE41 		and	r1, r1, #2130706432
 284 0072 0A43     		orrs	r2, r2, r1
 285 0074 1A64     		str	r2, [r3, #64]
2832:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll3->PLL3N,
2833:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll3->PLL3P,
2834:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll3->PLL3Q,
2835:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****                           pll3->PLL3R);
2836:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2837:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Select PLL3 input reference frequency range: VCI */
2838:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 286              		.loc 1 2838 0
 287 0076 DA6A     		ldr	r2, [r3, #44]
 288 0078 22F44062 		bic	r2, r2, #3072
 289 007c 6969     		ldr	r1, [r5, #20]
 290 007e 0A43     		orrs	r2, r2, r1
 291 0080 DA62     		str	r2, [r3, #44]
2839:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2840:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Select PLL3 output frequency range : VCO */
ARM GAS  /tmp/cc7WLoeo.s 			page 56


2841:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 292              		.loc 1 2841 0
 293 0082 DA6A     		ldr	r2, [r3, #44]
 294 0084 22F40072 		bic	r2, r2, #512
 295 0088 A969     		ldr	r1, [r5, #24]
 296 008a 0A43     		orrs	r2, r2, r1
 297 008c DA62     		str	r2, [r3, #44]
2842:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2843:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Disable PLL3FRACN . */
2844:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3FRACN_DISABLE();
 298              		.loc 1 2844 0
 299 008e DA6A     		ldr	r2, [r3, #44]
 300 0090 22F48072 		bic	r2, r2, #256
 301 0094 DA62     		str	r2, [r3, #44]
2845:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2846:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
2847:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 302              		.loc 1 2847 0
 303 0096 596C     		ldr	r1, [r3, #68]
 304 0098 1B4A     		ldr	r2, .L41+4
 305 009a 0A40     		ands	r2, r2, r1
 306 009c E969     		ldr	r1, [r5, #28]
 307 009e 42EAC102 		orr	r2, r2, r1, lsl #3
 308 00a2 5A64     		str	r2, [r3, #68]
2848:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2849:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable PLL3FRACN . */
2850:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3FRACN_ENABLE();
 309              		.loc 1 2850 0
 310 00a4 DA6A     		ldr	r2, [r3, #44]
 311 00a6 42F48072 		orr	r2, r2, #256
 312 00aa DA62     		str	r2, [r3, #44]
2851:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2852:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable the PLL3 clock output */
2853:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     if(Divider == DIVIDER_P_UPDATE)
 313              		.loc 1 2853 0
 314 00ac C6B9     		cbnz	r6, .L26
2854:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2855:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 315              		.loc 1 2855 0
 316 00ae 1A46     		mov	r2, r3
 317 00b0 DB6A     		ldr	r3, [r3, #44]
 318 00b2 43F48003 		orr	r3, r3, #4194304
 319 00b6 D362     		str	r3, [r2, #44]
 320              	.L27:
2856:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2857:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else if(Divider == DIVIDER_Q_UPDATE)
2858:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2859:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
2860:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2861:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     else
2862:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2863:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
2864:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2865:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2866:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Enable  PLL3. */
2867:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     __HAL_RCC_PLL3_ENABLE();
 321              		.loc 1 2867 0
ARM GAS  /tmp/cc7WLoeo.s 			page 57


 322 00b8 124A     		ldr	r2, .L41
 323 00ba 1368     		ldr	r3, [r2]
 324 00bc 43F08053 		orr	r3, r3, #268435456
 325 00c0 1360     		str	r3, [r2]
2868:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2869:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Get Start Tick*/
2870:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 326              		.loc 1 2870 0
 327 00c2 FFF7FEFF 		bl	HAL_GetTick
 328              	.LVL16:
 329 00c6 0446     		mov	r4, r0
 330              	.LVL17:
 331              	.L29:
2871:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2872:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     /* Wait till PLL3 is ready */
2873:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 332              		.loc 1 2873 0
 333 00c8 0E4B     		ldr	r3, .L41
 334 00ca 1B68     		ldr	r3, [r3]
 335 00cc 13F0005F 		tst	r3, #536870912
 336 00d0 14D1     		bne	.L39
2874:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
2875:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 337              		.loc 1 2875 0
 338 00d2 FFF7FEFF 		bl	HAL_GetTick
 339              	.LVL18:
 340 00d6 001B     		subs	r0, r0, r4
 341 00d8 0228     		cmp	r0, #2
 342 00da F5D9     		bls	.L29
2876:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
2877:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         return HAL_TIMEOUT;
 343              		.loc 1 2877 0
 344 00dc 0320     		movs	r0, #3
2878:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
2879:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
2880:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2881:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
2882:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2883:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
2884:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return status;
2885:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 345              		.loc 1 2885 0
 346 00de 70BD     		pop	{r4, r5, r6, pc}
 347              	.LVL19:
 348              	.L26:
2857:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 349              		.loc 1 2857 0
 350 00e0 012E     		cmp	r6, #1
 351 00e2 05D0     		beq	.L40
2863:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 352              		.loc 1 2863 0
 353 00e4 074A     		ldr	r2, .L41
 354 00e6 D36A     		ldr	r3, [r2, #44]
 355 00e8 43F08073 		orr	r3, r3, #16777216
 356 00ec D362     		str	r3, [r2, #44]
 357 00ee E3E7     		b	.L27
 358              	.L40:
ARM GAS  /tmp/cc7WLoeo.s 			page 58


2859:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 359              		.loc 1 2859 0
 360 00f0 044A     		ldr	r2, .L41
 361 00f2 D36A     		ldr	r3, [r2, #44]
 362 00f4 43F40003 		orr	r3, r3, #8388608
 363 00f8 D362     		str	r3, [r2, #44]
 364 00fa DDE7     		b	.L27
 365              	.L39:
2884:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 366              		.loc 1 2884 0
 367 00fc 0020     		movs	r0, #0
 368 00fe 70BD     		pop	{r4, r5, r6, pc}
 369              	.LVL20:
 370              	.L31:
 371              	.LCFI3:
 372              		.cfi_def_cfa_offset 0
 373              		.cfi_restore 4
 374              		.cfi_restore 5
 375              		.cfi_restore 6
 376              		.cfi_restore 14
2810:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 377              		.loc 1 2810 0
 378 0100 0120     		movs	r0, #1
 379              	.LVL21:
 380 0102 7047     		bx	lr
 381              	.L42:
 382              		.align	2
 383              	.L41:
 384 0104 00440258 		.word	1476543488
 385 0108 0700FFFF 		.word	-65529
 386              		.cfi_endproc
 387              	.LFE165:
 389              		.section	.text.HAL_RCCEx_PeriphCLKConfig,"ax",%progbits
 390              		.align	1
 391              		.global	HAL_RCCEx_PeriphCLKConfig
 392              		.syntax unified
 393              		.thumb
 394              		.thumb_func
 395              		.fpu fpv5-d16
 397              	HAL_RCCEx_PeriphCLKConfig:
 398              	.LFB141:
 108:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t tmpreg;
 399              		.loc 1 108 0
 400              		.cfi_startproc
 401              		@ args = 0, pretend = 0, frame = 0
 402              		@ frame_needed = 0, uses_anonymous_args = 0
 403              	.LVL22:
 404 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 405              	.LCFI4:
 406              		.cfi_def_cfa_offset 24
 407              		.cfi_offset 3, -24
 408              		.cfi_offset 4, -20
 409              		.cfi_offset 5, -16
 410              		.cfi_offset 6, -12
 411              		.cfi_offset 7, -8
 412              		.cfi_offset 14, -4
 413 0002 0446     		mov	r4, r0
ARM GAS  /tmp/cc7WLoeo.s 			page 59


 414              	.LVL23:
 116:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 415              		.loc 1 116 0
 416 0004 0368     		ldr	r3, [r0]
 417 0006 13F0006F 		tst	r3, #134217728
 418 000a 2BD0     		beq	.L191
 119:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 419              		.loc 1 119 0
 420 000c 436E     		ldr	r3, [r0, #100]
 421 000e B3F5801F 		cmp	r3, #1048576
 422 0012 19D0     		beq	.L46
 423 0014 10D9     		bls	.L247
 424 0016 B3F5001F 		cmp	r3, #2097152
 425 001a 1BD0     		beq	.L49
 426 001c B3F5401F 		cmp	r3, #3145728
 427 0020 1ED1     		bne	.L192
 111:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 428              		.loc 1 111 0
 429 0022 0025     		movs	r5, #0
 430              	.LVL24:
 431              	.L45:
 151:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 432              		.loc 1 151 0
 433 0024 65BB     		cbnz	r5, .L193
 154:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 434              		.loc 1 154 0
 435 0026 9B4A     		ldr	r2, .L259
 436 0028 136D     		ldr	r3, [r2, #80]
 437 002a 23F44013 		bic	r3, r3, #3145728
 438 002e 616E     		ldr	r1, [r4, #100]
 439 0030 0B43     		orrs	r3, r3, r1
 440 0032 1365     		str	r3, [r2, #80]
 112:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 441              		.loc 1 112 0
 442 0034 2E46     		mov	r6, r5
 443 0036 17E0     		b	.L44
 444              	.LVL25:
 445              	.L247:
 119:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 446              		.loc 1 119 0
 447 0038 93B9     		cbnz	r3, .L192
 123:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 448              		.loc 1 123 0
 449 003a 964A     		ldr	r2, .L259
 450 003c D36A     		ldr	r3, [r2, #44]
 451 003e 43F40033 		orr	r3, r3, #131072
 452 0042 D362     		str	r3, [r2, #44]
 111:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 453              		.loc 1 111 0
 454 0044 0025     		movs	r5, #0
 126:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 455              		.loc 1 126 0
 456 0046 EDE7     		b	.L45
 457              	.L46:
 130:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 458              		.loc 1 130 0
 459 0048 0221     		movs	r1, #2
ARM GAS  /tmp/cc7WLoeo.s 			page 60


 460 004a 0430     		adds	r0, r0, #4
 461              	.LVL26:
 462 004c FFF7FEFF 		bl	RCCEx_PLL2_Config
 463              	.LVL27:
 464 0050 0546     		mov	r5, r0
 465              	.LVL28:
 133:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 466              		.loc 1 133 0
 467 0052 E7E7     		b	.L45
 468              	.LVL29:
 469              	.L49:
 136:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 470              		.loc 1 136 0
 471 0054 0221     		movs	r1, #2
 472 0056 2430     		adds	r0, r0, #36
 473              	.LVL30:
 474 0058 FFF7FEFF 		bl	RCCEx_PLL3_Config
 475              	.LVL31:
 476 005c 0546     		mov	r5, r0
 477              	.LVL32:
 139:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 478              		.loc 1 139 0
 479 005e E1E7     		b	.L45
 480              	.LVL33:
 481              	.L192:
 147:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 482              		.loc 1 147 0
 483 0060 0125     		movs	r5, #1
 484 0062 DFE7     		b	.L45
 485              	.L191:
 112:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 486              		.loc 1 112 0
 487 0064 0026     		movs	r6, #0
 111:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 488              		.loc 1 111 0
 489 0066 3546     		mov	r5, r6
 490              	.LVL34:
 491              	.L44:
 164:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 492              		.loc 1 164 0
 493 0068 2368     		ldr	r3, [r4]
 494 006a 13F4807F 		tst	r3, #256
 495 006e 27D0     		beq	.L51
 166:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 496              		.loc 1 166 0
 497 0070 636D     		ldr	r3, [r4, #84]
 498 0072 042B     		cmp	r3, #4
 499 0074 21D8     		bhi	.L194
 500 0076 DFE803F0 		tbb	[pc, r3]
 501              	.L54:
 502 007a 05       		.byte	(.L53-.L54)/2
 503 007b 13       		.byte	(.L55-.L54)/2
 504 007c 19       		.byte	(.L56-.L54)/2
 505 007d 0A       		.byte	(.L52-.L54)/2
 506 007e 0A       		.byte	(.L52-.L54)/2
 507              	.LVL35:
 508 007f 00       		.p2align 1
ARM GAS  /tmp/cc7WLoeo.s 			page 61


 509              	.L193:
 159:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 510              		.loc 1 159 0
 511 0080 2E46     		mov	r6, r5
 512 0082 F1E7     		b	.L44
 513              	.LVL36:
 514              	.L53:
 170:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 515              		.loc 1 170 0
 516 0084 834A     		ldr	r2, .L259
 517 0086 D36A     		ldr	r3, [r2, #44]
 518 0088 43F40033 		orr	r3, r3, #131072
 519 008c D362     		str	r3, [r2, #44]
 520              	.LVL37:
 521              	.L52:
 203:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 522              		.loc 1 203 0
 523 008e B5B9     		cbnz	r5, .L195
 206:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 524              		.loc 1 206 0
 525 0090 804A     		ldr	r2, .L259
 526 0092 136D     		ldr	r3, [r2, #80]
 527 0094 23F00703 		bic	r3, r3, #7
 528 0098 616D     		ldr	r1, [r4, #84]
 529 009a 0B43     		orrs	r3, r3, r1
 530 009c 1365     		str	r3, [r2, #80]
 531 009e 0FE0     		b	.L51
 532              	.L55:
 177:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 533              		.loc 1 177 0
 534 00a0 0021     		movs	r1, #0
 535 00a2 201D     		adds	r0, r4, #4
 536 00a4 FFF7FEFF 		bl	RCCEx_PLL2_Config
 537              	.LVL38:
 538 00a8 0546     		mov	r5, r0
 539              	.LVL39:
 180:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 540              		.loc 1 180 0
 541 00aa F0E7     		b	.L52
 542              	.L56:
 183:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 543              		.loc 1 183 0
 544 00ac 0021     		movs	r1, #0
 545 00ae 04F12400 		add	r0, r4, #36
 546 00b2 FFF7FEFF 		bl	RCCEx_PLL3_Config
 547              	.LVL40:
 548 00b6 0546     		mov	r5, r0
 549              	.LVL41:
 186:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 550              		.loc 1 186 0
 551 00b8 E9E7     		b	.L52
 552              	.L194:
 199:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 553              		.loc 1 199 0
 554 00ba 0125     		movs	r5, #1
 555              	.LVL42:
 556 00bc E7E7     		b	.L52
ARM GAS  /tmp/cc7WLoeo.s 			page 62


 557              	.LVL43:
 558              	.L195:
 211:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 559              		.loc 1 211 0
 560 00be 2E46     		mov	r6, r5
 561              	.LVL44:
 562              	.L51:
 216:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 563              		.loc 1 216 0
 564 00c0 2368     		ldr	r3, [r4]
 565 00c2 13F4007F 		tst	r3, #512
 566 00c6 29D0     		beq	.L58
 218:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 567              		.loc 1 218 0
 568 00c8 A36D     		ldr	r3, [r4, #88]
 569 00ca 802B     		cmp	r3, #128
 570 00cc 1ED0     		beq	.L60
 571 00ce 08D8     		bhi	.L61
 572 00d0 73B1     		cbz	r3, .L62
 573 00d2 402B     		cmp	r3, #64
 574 00d4 0AD1     		bne	.L196
 229:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 575              		.loc 1 229 0
 576 00d6 0021     		movs	r1, #0
 577 00d8 201D     		adds	r0, r4, #4
 578 00da FFF7FEFF 		bl	RCCEx_PLL2_Config
 579              	.LVL45:
 580 00de 0546     		mov	r5, r0
 581              	.LVL46:
 232:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 582              		.loc 1 232 0
 583 00e0 0BE0     		b	.L59
 584              	.L61:
 218:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 585              		.loc 1 218 0
 586 00e2 C02B     		cmp	r3, #192
 587 00e4 09D0     		beq	.L59
 588 00e6 B3F5807F 		cmp	r3, #256
 589 00ea 06D0     		beq	.L59
 590              	.L196:
 251:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 591              		.loc 1 251 0
 592 00ec 0125     		movs	r5, #1
 593              	.LVL47:
 594 00ee 04E0     		b	.L59
 595              	.LVL48:
 596              	.L62:
 222:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 597              		.loc 1 222 0
 598 00f0 684A     		ldr	r2, .L259
 599 00f2 D36A     		ldr	r3, [r2, #44]
 600 00f4 43F40033 		orr	r3, r3, #131072
 601 00f8 D362     		str	r3, [r2, #44]
 602              	.LVL49:
 603              	.L59:
 255:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 604              		.loc 1 255 0
ARM GAS  /tmp/cc7WLoeo.s 			page 63


 605 00fa 75B9     		cbnz	r5, .L197
 258:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 606              		.loc 1 258 0
 607 00fc 654A     		ldr	r2, .L259
 608 00fe 136D     		ldr	r3, [r2, #80]
 609 0100 23F4E073 		bic	r3, r3, #448
 610 0104 A16D     		ldr	r1, [r4, #88]
 611 0106 0B43     		orrs	r3, r3, r1
 612 0108 1365     		str	r3, [r2, #80]
 613 010a 07E0     		b	.L58
 614              	.L60:
 235:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 615              		.loc 1 235 0
 616 010c 0021     		movs	r1, #0
 617 010e 04F12400 		add	r0, r4, #36
 618 0112 FFF7FEFF 		bl	RCCEx_PLL3_Config
 619              	.LVL50:
 620 0116 0546     		mov	r5, r0
 621              	.LVL51:
 238:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 622              		.loc 1 238 0
 623 0118 EFE7     		b	.L59
 624              	.L197:
 263:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 625              		.loc 1 263 0
 626 011a 2E46     		mov	r6, r5
 627              	.LVL52:
 628              	.L58:
 268:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 629              		.loc 1 268 0
 630 011c 2368     		ldr	r3, [r4]
 631 011e 13F4806F 		tst	r3, #1024
 632 0122 2ED0     		beq	.L65
 270:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 633              		.loc 1 270 0
 634 0124 D4F8A430 		ldr	r3, [r4, #164]
 635 0128 B3F5800F 		cmp	r3, #4194304
 636 012c 21D0     		beq	.L67
 637 012e 09D8     		bhi	.L68
 638 0130 83B1     		cbz	r3, .L69
 639 0132 B3F5001F 		cmp	r3, #2097152
 640 0136 0BD1     		bne	.L198
 281:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 641              		.loc 1 281 0
 642 0138 0021     		movs	r1, #0
 643 013a 201D     		adds	r0, r4, #4
 644 013c FFF7FEFF 		bl	RCCEx_PLL2_Config
 645              	.LVL53:
 646 0140 0546     		mov	r5, r0
 647              	.LVL54:
 284:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 648              		.loc 1 284 0
 649 0142 0CE0     		b	.L66
 650              	.L68:
 270:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 651              		.loc 1 270 0
 652 0144 B3F5C00F 		cmp	r3, #6291456
ARM GAS  /tmp/cc7WLoeo.s 			page 64


 653 0148 09D0     		beq	.L66
 654 014a B3F5000F 		cmp	r3, #8388608
 655 014e 06D0     		beq	.L66
 656              	.L198:
 303:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 657              		.loc 1 303 0
 658 0150 0125     		movs	r5, #1
 659              	.LVL55:
 660 0152 04E0     		b	.L66
 661              	.LVL56:
 662              	.L69:
 274:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 663              		.loc 1 274 0
 664 0154 4F4A     		ldr	r2, .L259
 665 0156 D36A     		ldr	r3, [r2, #44]
 666 0158 43F40033 		orr	r3, r3, #131072
 667 015c D362     		str	r3, [r2, #44]
 668              	.LVL57:
 669              	.L66:
 307:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 670              		.loc 1 307 0
 671 015e 7DB9     		cbnz	r5, .L199
 310:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 672              		.loc 1 310 0
 673 0160 4C4A     		ldr	r2, .L259
 674 0162 936D     		ldr	r3, [r2, #88]
 675 0164 23F46003 		bic	r3, r3, #14680064
 676 0168 D4F8A410 		ldr	r1, [r4, #164]
 677 016c 0B43     		orrs	r3, r3, r1
 678 016e 9365     		str	r3, [r2, #88]
 679 0170 07E0     		b	.L65
 680              	.L67:
 287:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 681              		.loc 1 287 0
 682 0172 0021     		movs	r1, #0
 683 0174 04F12400 		add	r0, r4, #36
 684 0178 FFF7FEFF 		bl	RCCEx_PLL3_Config
 685              	.LVL58:
 686 017c 0546     		mov	r5, r0
 687              	.LVL59:
 290:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 688              		.loc 1 290 0
 689 017e EEE7     		b	.L66
 690              	.L199:
 315:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 691              		.loc 1 315 0
 692 0180 2E46     		mov	r6, r5
 693              	.LVL60:
 694              	.L65:
 319:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 695              		.loc 1 319 0
 696 0182 2368     		ldr	r3, [r4]
 697 0184 13F4006F 		tst	r3, #2048
 698 0188 2ED0     		beq	.L72
 321:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 699              		.loc 1 321 0
 700 018a D4F8A830 		ldr	r3, [r4, #168]
ARM GAS  /tmp/cc7WLoeo.s 			page 65


 701 018e B3F1007F 		cmp	r3, #33554432
 702 0192 21D0     		beq	.L74
 703 0194 09D8     		bhi	.L75
 704 0196 83B1     		cbz	r3, .L76
 705 0198 B3F1807F 		cmp	r3, #16777216
 706 019c 0BD1     		bne	.L200
 332:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 707              		.loc 1 332 0
 708 019e 0021     		movs	r1, #0
 709 01a0 201D     		adds	r0, r4, #4
 710 01a2 FFF7FEFF 		bl	RCCEx_PLL2_Config
 711              	.LVL61:
 712 01a6 0546     		mov	r5, r0
 713              	.LVL62:
 335:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 714              		.loc 1 335 0
 715 01a8 0CE0     		b	.L73
 716              	.L75:
 321:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 717              		.loc 1 321 0
 718 01aa B3F1407F 		cmp	r3, #50331648
 719 01ae 09D0     		beq	.L73
 720 01b0 B3F1806F 		cmp	r3, #67108864
 721 01b4 06D0     		beq	.L73
 722              	.L200:
 354:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 723              		.loc 1 354 0
 724 01b6 0125     		movs	r5, #1
 725              	.LVL63:
 726 01b8 04E0     		b	.L73
 727              	.LVL64:
 728              	.L76:
 325:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 729              		.loc 1 325 0
 730 01ba 364A     		ldr	r2, .L259
 731 01bc D36A     		ldr	r3, [r2, #44]
 732 01be 43F40033 		orr	r3, r3, #131072
 733 01c2 D362     		str	r3, [r2, #44]
 734              	.LVL65:
 735              	.L73:
 358:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 736              		.loc 1 358 0
 737 01c4 7DB9     		cbnz	r5, .L201
 361:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 738              		.loc 1 361 0
 739 01c6 334A     		ldr	r2, .L259
 740 01c8 936D     		ldr	r3, [r2, #88]
 741 01ca 23F0E063 		bic	r3, r3, #117440512
 742 01ce D4F8A810 		ldr	r1, [r4, #168]
 743 01d2 0B43     		orrs	r3, r3, r1
 744 01d4 9365     		str	r3, [r2, #88]
 745 01d6 07E0     		b	.L72
 746              	.L74:
 338:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 747              		.loc 1 338 0
 748 01d8 0021     		movs	r1, #0
 749 01da 04F12400 		add	r0, r4, #36
ARM GAS  /tmp/cc7WLoeo.s 			page 66


 750 01de FFF7FEFF 		bl	RCCEx_PLL3_Config
 751              	.LVL66:
 752 01e2 0546     		mov	r5, r0
 753              	.LVL67:
 341:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 754              		.loc 1 341 0
 755 01e4 EEE7     		b	.L73
 756              	.L201:
 366:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 757              		.loc 1 366 0
 758 01e6 2E46     		mov	r6, r5
 759              	.LVL68:
 760              	.L72:
 370:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 761              		.loc 1 370 0
 762 01e8 2368     		ldr	r3, [r4]
 763 01ea 13F0007F 		tst	r3, #33554432
 764 01ee 20D0     		beq	.L79
 372:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 765              		.loc 1 372 0
 766 01f0 A36C     		ldr	r3, [r4, #72]
 767 01f2 102B     		cmp	r3, #16
 768 01f4 08D0     		beq	.L81
 769 01f6 04D9     		bls	.L248
 770 01f8 202B     		cmp	r3, #32
 771 01fa 13D0     		beq	.L84
 772 01fc 302B     		cmp	r3, #48
 773 01fe 08D0     		beq	.L80
 774 0200 00E0     		b	.L202
 775              	.L248:
 776 0202 33B1     		cbz	r3, .L80
 777              	.L202:
 399:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 778              		.loc 1 399 0
 779 0204 0125     		movs	r5, #1
 780              	.LVL69:
 781 0206 04E0     		b	.L80
 782              	.LVL70:
 783              	.L81:
 376:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 784              		.loc 1 376 0
 785 0208 224A     		ldr	r2, .L259
 786 020a D36A     		ldr	r3, [r2, #44]
 787 020c 43F40033 		orr	r3, r3, #131072
 788 0210 D362     		str	r3, [r2, #44]
 789              	.LVL71:
 790              	.L80:
 403:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 791              		.loc 1 403 0
 792 0212 6DB9     		cbnz	r5, .L203
 406:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 793              		.loc 1 406 0
 794 0214 1F4A     		ldr	r2, .L259
 795 0216 D36C     		ldr	r3, [r2, #76]
 796 0218 23F03003 		bic	r3, r3, #48
 797 021c A16C     		ldr	r1, [r4, #72]
 798 021e 0B43     		orrs	r3, r3, r1
ARM GAS  /tmp/cc7WLoeo.s 			page 67


 799 0220 D364     		str	r3, [r2, #76]
 800 0222 06E0     		b	.L79
 801              	.L84:
 383:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 802              		.loc 1 383 0
 803 0224 0221     		movs	r1, #2
 804 0226 201D     		adds	r0, r4, #4
 805 0228 FFF7FEFF 		bl	RCCEx_PLL2_Config
 806              	.LVL72:
 807 022c 0546     		mov	r5, r0
 808              	.LVL73:
 386:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 809              		.loc 1 386 0
 810 022e F0E7     		b	.L80
 811              	.L203:
 411:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 812              		.loc 1 411 0
 813 0230 2E46     		mov	r6, r5
 814              	.LVL74:
 815              	.L79:
 416:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 816              		.loc 1 416 0
 817 0232 2368     		ldr	r3, [r4]
 818 0234 13F4805F 		tst	r3, #4096
 819 0238 2FD0     		beq	.L85
 418:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 820              		.loc 1 418 0
 821 023a E36D     		ldr	r3, [r4, #92]
 822 023c B3F5005F 		cmp	r3, #8192
 823 0240 20D0     		beq	.L87
 824 0242 09D8     		bhi	.L88
 825 0244 83B1     		cbz	r3, .L89
 826 0246 B3F5805F 		cmp	r3, #4096
 827 024a 0BD1     		bne	.L204
 428:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 828              		.loc 1 428 0
 829 024c 0021     		movs	r1, #0
 830 024e 201D     		adds	r0, r4, #4
 831 0250 FFF7FEFF 		bl	RCCEx_PLL2_Config
 832              	.LVL75:
 833 0254 0546     		mov	r5, r0
 834              	.LVL76:
 431:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 835              		.loc 1 431 0
 836 0256 0CE0     		b	.L86
 837              	.L88:
 418:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 838              		.loc 1 418 0
 839 0258 B3F5405F 		cmp	r3, #12288
 840 025c 09D0     		beq	.L86
 841 025e B3F5804F 		cmp	r3, #16384
 842 0262 06D0     		beq	.L86
 843              	.L204:
 450:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 844              		.loc 1 450 0
 845 0264 0125     		movs	r5, #1
 846              	.LVL77:
ARM GAS  /tmp/cc7WLoeo.s 			page 68


 847 0266 04E0     		b	.L86
 848              	.LVL78:
 849              	.L89:
 422:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 850              		.loc 1 422 0
 851 0268 0A4A     		ldr	r2, .L259
 852 026a D36A     		ldr	r3, [r2, #44]
 853 026c 43F40033 		orr	r3, r3, #131072
 854 0270 D362     		str	r3, [r2, #44]
 855              	.LVL79:
 856              	.L86:
 454:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 857              		.loc 1 454 0
 858 0272 8DB9     		cbnz	r5, .L205
 457:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 859              		.loc 1 457 0
 860 0274 074A     		ldr	r2, .L259
 861 0276 136D     		ldr	r3, [r2, #80]
 862 0278 23F4E043 		bic	r3, r3, #28672
 863 027c E16D     		ldr	r1, [r4, #92]
 864 027e 0B43     		orrs	r3, r3, r1
 865 0280 1365     		str	r3, [r2, #80]
 866 0282 0AE0     		b	.L85
 867              	.L87:
 434:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 868              		.loc 1 434 0
 869 0284 0021     		movs	r1, #0
 870 0286 04F12400 		add	r0, r4, #36
 871 028a FFF7FEFF 		bl	RCCEx_PLL3_Config
 872              	.LVL80:
 873 028e 0546     		mov	r5, r0
 874              	.LVL81:
 437:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 875              		.loc 1 437 0
 876 0290 EFE7     		b	.L86
 877              	.L260:
 878 0292 00BF     		.align	2
 879              	.L259:
 880 0294 00440258 		.word	1476543488
 881              	.L205:
 462:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 882              		.loc 1 462 0
 883 0298 2E46     		mov	r6, r5
 884              	.LVL82:
 885              	.L85:
 467:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 886              		.loc 1 467 0
 887 029a 2368     		ldr	r3, [r4]
 888 029c 13F4005F 		tst	r3, #8192
 889 02a0 29D0     		beq	.L92
 469:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 890              		.loc 1 469 0
 891 02a2 236E     		ldr	r3, [r4, #96]
 892 02a4 B3F5003F 		cmp	r3, #131072
 893 02a8 1DD0     		beq	.L94
 894 02aa 11D8     		bhi	.L95
 895 02ac 3BB1     		cbz	r3, .L93
ARM GAS  /tmp/cc7WLoeo.s 			page 69


 896 02ae B3F5803F 		cmp	r3, #65536
 897 02b2 16D1     		bne	.L206
 477:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 898              		.loc 1 477 0
 899 02b4 0121     		movs	r1, #1
 900 02b6 201D     		adds	r0, r4, #4
 901 02b8 FFF7FEFF 		bl	RCCEx_PLL2_Config
 902              	.LVL83:
 903 02bc 0546     		mov	r5, r0
 904              	.LVL84:
 905              	.L93:
 506:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 906              		.loc 1 506 0
 907 02be CDB9     		cbnz	r5, .L207
 509:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 908              		.loc 1 509 0
 909 02c0 974A     		ldr	r2, .L261
 910 02c2 136D     		ldr	r3, [r2, #80]
 911 02c4 23F4E023 		bic	r3, r3, #458752
 912 02c8 216E     		ldr	r1, [r4, #96]
 913 02ca 0B43     		orrs	r3, r3, r1
 914 02cc 1365     		str	r3, [r2, #80]
 915 02ce 12E0     		b	.L92
 916              	.L95:
 469:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 917              		.loc 1 469 0
 918 02d0 B3F5802F 		cmp	r3, #262144
 919 02d4 F3D0     		beq	.L93
 920 02d6 B3F5A02F 		cmp	r3, #327680
 921 02da F0D0     		beq	.L93
 922 02dc B3F5403F 		cmp	r3, #196608
 923 02e0 EDD0     		beq	.L93
 924              	.L206:
 502:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 925              		.loc 1 502 0
 926 02e2 0125     		movs	r5, #1
 927              	.LVL85:
 928 02e4 EBE7     		b	.L93
 929              	.LVL86:
 930              	.L94:
 482:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI4/5 clock source configuration done later after clock selection check */
 931              		.loc 1 482 0
 932 02e6 0121     		movs	r1, #1
 933 02e8 04F12400 		add	r0, r4, #36
 934 02ec FFF7FEFF 		bl	RCCEx_PLL3_Config
 935              	.LVL87:
 936 02f0 0546     		mov	r5, r0
 937              	.LVL88:
 484:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 938              		.loc 1 484 0
 939 02f2 E4E7     		b	.L93
 940              	.L207:
 514:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 941              		.loc 1 514 0
 942 02f4 2E46     		mov	r6, r5
 943              	.LVL89:
 944              	.L92:
ARM GAS  /tmp/cc7WLoeo.s 			page 70


 519:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 945              		.loc 1 519 0
 946 02f6 2368     		ldr	r3, [r4]
 947 02f8 13F4804F 		tst	r3, #16384
 948 02fc 2BD0     		beq	.L98
 521:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 949              		.loc 1 521 0
 950 02fe D4F8AC30 		ldr	r3, [r4, #172]
 951 0302 B3F1005F 		cmp	r3, #536870912
 952 0306 1ED0     		beq	.L100
 953 0308 12D8     		bhi	.L101
 954 030a 3BB1     		cbz	r3, .L99
 955 030c B3F1805F 		cmp	r3, #268435456
 956 0310 17D1     		bne	.L208
 529:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 957              		.loc 1 529 0
 958 0312 0121     		movs	r1, #1
 959 0314 201D     		adds	r0, r4, #4
 960 0316 FFF7FEFF 		bl	RCCEx_PLL2_Config
 961              	.LVL90:
 962 031a 0546     		mov	r5, r0
 963              	.LVL91:
 964              	.L99:
 558:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 965              		.loc 1 558 0
 966 031c D5B9     		cbnz	r5, .L209
 561:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 967              		.loc 1 561 0
 968 031e 804A     		ldr	r2, .L261
 969 0320 936D     		ldr	r3, [r2, #88]
 970 0322 23F0E043 		bic	r3, r3, #1879048192
 971 0326 D4F8AC10 		ldr	r1, [r4, #172]
 972 032a 0B43     		orrs	r3, r3, r1
 973 032c 9365     		str	r3, [r2, #88]
 974 032e 12E0     		b	.L98
 975              	.L101:
 521:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 976              		.loc 1 521 0
 977 0330 B3F1804F 		cmp	r3, #1073741824
 978 0334 F2D0     		beq	.L99
 979 0336 B3F1A04F 		cmp	r3, #1342177280
 980 033a EFD0     		beq	.L99
 981 033c B3F1405F 		cmp	r3, #805306368
 982 0340 ECD0     		beq	.L99
 983              	.L208:
 554:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 984              		.loc 1 554 0
 985 0342 0125     		movs	r5, #1
 986              	.LVL92:
 987 0344 EAE7     		b	.L99
 988              	.LVL93:
 989              	.L100:
 534:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* SPI6 clock source configuration done later after clock selection check */
 990              		.loc 1 534 0
 991 0346 0121     		movs	r1, #1
 992 0348 04F12400 		add	r0, r4, #36
 993 034c FFF7FEFF 		bl	RCCEx_PLL3_Config
ARM GAS  /tmp/cc7WLoeo.s 			page 71


 994              	.LVL94:
 995 0350 0546     		mov	r5, r0
 996              	.LVL95:
 536:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 997              		.loc 1 536 0
 998 0352 E3E7     		b	.L99
 999              	.L209:
 566:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 1000              		.loc 1 566 0
 1001 0354 2E46     		mov	r6, r5
 1002              	.LVL96:
 1003              	.L98:
 609:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 1004              		.loc 1 609 0
 1005 0356 2368     		ldr	r3, [r4]
 1006 0358 13F4004F 		tst	r3, #32768
 1007 035c 1ED0     		beq	.L104
 611:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1008              		.loc 1 611 0
 1009 035e E36E     		ldr	r3, [r4, #108]
 1010 0360 B3F1805F 		cmp	r3, #268435456
 1011 0364 05D0     		beq	.L106
 1012 0366 B3F1005F 		cmp	r3, #536870912
 1013 036a 10D0     		beq	.L107
 1014 036c 33B1     		cbz	r3, .L105
 633:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1015              		.loc 1 633 0
 1016 036e 0125     		movs	r5, #1
 1017              	.LVL97:
 1018 0370 04E0     		b	.L105
 1019              	.LVL98:
 1020              	.L106:
 615:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1021              		.loc 1 615 0
 1022 0372 6B4A     		ldr	r2, .L261
 1023 0374 D36A     		ldr	r3, [r2, #44]
 1024 0376 43F40033 		orr	r3, r3, #131072
 1025 037a D362     		str	r3, [r2, #44]
 1026              	.LVL99:
 1027              	.L105:
 637:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1028              		.loc 1 637 0
 1029 037c 6DB9     		cbnz	r5, .L211
 640:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 1030              		.loc 1 640 0
 1031 037e 684A     		ldr	r2, .L261
 1032 0380 136D     		ldr	r3, [r2, #80]
 1033 0382 23F04053 		bic	r3, r3, #805306368
 1034 0386 E16E     		ldr	r1, [r4, #108]
 1035 0388 0B43     		orrs	r3, r3, r1
 1036 038a 1365     		str	r3, [r2, #80]
 1037 038c 06E0     		b	.L104
 1038              	.L107:
 622:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1039              		.loc 1 622 0
 1040 038e 0121     		movs	r1, #1
 1041 0390 201D     		adds	r0, r4, #4
ARM GAS  /tmp/cc7WLoeo.s 			page 72


 1042 0392 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1043              	.LVL100:
 1044 0396 0546     		mov	r5, r0
 1045              	.LVL101:
 625:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1046              		.loc 1 625 0
 1047 0398 F0E7     		b	.L105
 1048              	.L211:
 645:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 1049              		.loc 1 645 0
 1050 039a 2E46     		mov	r6, r5
 1051              	.LVL102:
 1052              	.L104:
 651:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 1053              		.loc 1 651 0
 1054 039c 2368     		ldr	r3, [r4]
 1055 039e 13F0807F 		tst	r3, #16777216
 1056 03a2 1DD0     		beq	.L109
 653:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1057              		.loc 1 653 0
 1058 03a4 636C     		ldr	r3, [r4, #68]
 1059 03a6 032B     		cmp	r3, #3
 1060 03a8 17D8     		bhi	.L212
 1061 03aa DFE803F0 		tbb	[pc, r3]
 1062              	.L112:
 1063 03ae 07       		.byte	(.L110-.L112)/2
 1064 03af 02       		.byte	(.L113-.L112)/2
 1065 03b0 10       		.byte	(.L114-.L112)/2
 1066 03b1 07       		.byte	(.L110-.L112)/2
 1067              		.p2align 1
 1068              	.L113:
 657:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1069              		.loc 1 657 0
 1070 03b2 5B4A     		ldr	r2, .L261
 1071 03b4 D36A     		ldr	r3, [r2, #44]
 1072 03b6 43F40033 		orr	r3, r3, #131072
 1073 03ba D362     		str	r3, [r2, #44]
 1074              	.LVL103:
 1075              	.L110:
 684:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1076              		.loc 1 684 0
 1077 03bc 7DB9     		cbnz	r5, .L213
 687:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 1078              		.loc 1 687 0
 1079 03be 584A     		ldr	r2, .L261
 1080 03c0 D36C     		ldr	r3, [r2, #76]
 1081 03c2 23F00303 		bic	r3, r3, #3
 1082 03c6 616C     		ldr	r1, [r4, #68]
 1083 03c8 0B43     		orrs	r3, r3, r1
 1084 03ca D364     		str	r3, [r2, #76]
 1085 03cc 08E0     		b	.L109
 1086              	.L114:
 664:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1087              		.loc 1 664 0
 1088 03ce 0221     		movs	r1, #2
 1089 03d0 201D     		adds	r0, r4, #4
 1090 03d2 FFF7FEFF 		bl	RCCEx_PLL2_Config
ARM GAS  /tmp/cc7WLoeo.s 			page 73


 1091              	.LVL104:
 1092 03d6 0546     		mov	r5, r0
 1093              	.LVL105:
 667:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1094              		.loc 1 667 0
 1095 03d8 F0E7     		b	.L110
 1096              	.L212:
 680:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1097              		.loc 1 680 0
 1098 03da 0125     		movs	r5, #1
 1099              	.LVL106:
 1100 03dc EEE7     		b	.L110
 1101              	.LVL107:
 1102              	.L213:
 692:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 1103              		.loc 1 692 0
 1104 03de 2E46     		mov	r6, r5
 1105              	.LVL108:
 1106              	.L109:
 697:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 1107              		.loc 1 697 0
 1108 03e0 2368     		ldr	r3, [r4]
 1109 03e2 13F4800F 		tst	r3, #4194304
 1110 03e6 1FD1     		bne	.L249
 1111              	.LVL109:
 1112              	.L115:
 767:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 1113              		.loc 1 767 0
 1114 03e8 2368     		ldr	r3, [r4]
 1115 03ea 13F0010F 		tst	r3, #1
 1116 03ee 00F09E80 		beq	.L125
 769:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1117              		.loc 1 769 0
 1118 03f2 A36F     		ldr	r3, [r4, #120]
 1119 03f4 282B     		cmp	r3, #40
 1120 03f6 00F29080 		bhi	.L218
 1121 03fa DFE803F0 		tbb	[pc, r3]
 1122              	.L128:
 1123 03fe 7E       		.byte	(.L126-.L128)/2
 1124 03ff 8E       		.byte	(.L218-.L128)/2
 1125 0400 8E       		.byte	(.L218-.L128)/2
 1126 0401 8E       		.byte	(.L218-.L128)/2
 1127 0402 8E       		.byte	(.L218-.L128)/2
 1128 0403 8E       		.byte	(.L218-.L128)/2
 1129 0404 8E       		.byte	(.L218-.L128)/2
 1130 0405 8E       		.byte	(.L218-.L128)/2
 1131 0406 79       		.byte	(.L129-.L128)/2
 1132 0407 8E       		.byte	(.L218-.L128)/2
 1133 0408 8E       		.byte	(.L218-.L128)/2
 1134 0409 8E       		.byte	(.L218-.L128)/2
 1135 040a 8E       		.byte	(.L218-.L128)/2
 1136 040b 8E       		.byte	(.L218-.L128)/2
 1137 040c 8E       		.byte	(.L218-.L128)/2
 1138 040d 8E       		.byte	(.L218-.L128)/2
 1139 040e 87       		.byte	(.L130-.L128)/2
 1140 040f 8E       		.byte	(.L218-.L128)/2
 1141 0410 8E       		.byte	(.L218-.L128)/2
ARM GAS  /tmp/cc7WLoeo.s 			page 74


 1142 0411 8E       		.byte	(.L218-.L128)/2
 1143 0412 8E       		.byte	(.L218-.L128)/2
 1144 0413 8E       		.byte	(.L218-.L128)/2
 1145 0414 8E       		.byte	(.L218-.L128)/2
 1146 0415 8E       		.byte	(.L218-.L128)/2
 1147 0416 7E       		.byte	(.L126-.L128)/2
 1148 0417 8E       		.byte	(.L218-.L128)/2
 1149 0418 8E       		.byte	(.L218-.L128)/2
 1150 0419 8E       		.byte	(.L218-.L128)/2
 1151 041a 8E       		.byte	(.L218-.L128)/2
 1152 041b 8E       		.byte	(.L218-.L128)/2
 1153 041c 8E       		.byte	(.L218-.L128)/2
 1154 041d 8E       		.byte	(.L218-.L128)/2
 1155 041e 7E       		.byte	(.L126-.L128)/2
 1156 041f 8E       		.byte	(.L218-.L128)/2
 1157 0420 8E       		.byte	(.L218-.L128)/2
 1158 0421 8E       		.byte	(.L218-.L128)/2
 1159 0422 8E       		.byte	(.L218-.L128)/2
 1160 0423 8E       		.byte	(.L218-.L128)/2
 1161 0424 8E       		.byte	(.L218-.L128)/2
 1162 0425 8E       		.byte	(.L218-.L128)/2
 1163 0426 7E       		.byte	(.L126-.L128)/2
 1164 0427 00       		.p2align 1
 1165              	.L249:
 703:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1166              		.loc 1 703 0
 1167 0428 3E4A     		ldr	r2, .L261+4
 1168 042a 1368     		ldr	r3, [r2]
 1169 042c 43F48073 		orr	r3, r3, #256
 1170 0430 1360     		str	r3, [r2]
 706:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1171              		.loc 1 706 0
 1172 0432 FFF7FEFF 		bl	HAL_GetTick
 1173              	.LVL110:
 1174 0436 0746     		mov	r7, r0
 1175              	.LVL111:
 1176              	.L116:
 708:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1177              		.loc 1 708 0
 1178 0438 3A4B     		ldr	r3, .L261+4
 1179 043a 1B68     		ldr	r3, [r3]
 1180 043c 13F4807F 		tst	r3, #256
 1181 0440 05D1     		bne	.L117
 710:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 1182              		.loc 1 710 0
 1183 0442 FFF7FEFF 		bl	HAL_GetTick
 1184              	.LVL112:
 1185 0446 C01B     		subs	r0, r0, r7
 1186 0448 6428     		cmp	r0, #100
 1187 044a F5D9     		bls	.L116
 712:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         break;
 1188              		.loc 1 712 0
 1189 044c 0325     		movs	r5, #3
 1190              	.LVL113:
 1191              	.L117:
 717:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1192              		.loc 1 717 0
ARM GAS  /tmp/cc7WLoeo.s 			page 75


 1193 044e 002D     		cmp	r5, #0
 1194 0450 4AD1     		bne	.L215
 720:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 1195              		.loc 1 720 0
 1196 0452 334B     		ldr	r3, .L261
 1197 0454 1B6F     		ldr	r3, [r3, #112]
 1198 0456 D4F8B020 		ldr	r2, [r4, #176]
 1199 045a 5340     		eors	r3, r3, r2
 1200 045c 13F4407F 		tst	r3, #768
 1201 0460 0CD0     		beq	.L119
 723:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* RTC Clock selection can be changed only if the Backup Domain is reset */
 1202              		.loc 1 723 0
 1203 0462 2F4B     		ldr	r3, .L261
 1204 0464 1A6F     		ldr	r2, [r3, #112]
 1205 0466 22F44072 		bic	r2, r2, #768
 1206              	.LVL114:
 725:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_RELEASE();
 1207              		.loc 1 725 0
 1208 046a 196F     		ldr	r1, [r3, #112]
 1209 046c 41F48031 		orr	r1, r1, #65536
 1210 0470 1967     		str	r1, [r3, #112]
 726:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         /* Restore the Content of BDCR register */
 1211              		.loc 1 726 0
 1212 0472 196F     		ldr	r1, [r3, #112]
 1213 0474 21F48031 		bic	r1, r1, #65536
 1214 0478 1967     		str	r1, [r3, #112]
 728:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 1215              		.loc 1 728 0
 1216 047a 1A67     		str	r2, [r3, #112]
 1217              	.LVL115:
 1218              	.L119:
 732:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 1219              		.loc 1 732 0
 1220 047c D4F8B030 		ldr	r3, [r4, #176]
 1221 0480 B3F5807F 		cmp	r3, #256
 1222 0484 15D0     		beq	.L250
 1223              	.LVL116:
 1224              	.L120:
 748:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 1225              		.loc 1 748 0
 1226 0486 8DBB     		cbnz	r5, .L217
 750:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 1227              		.loc 1 750 0
 1228 0488 D4F8B030 		ldr	r3, [r4, #176]
 1229 048c 03F44072 		and	r2, r3, #768
 1230 0490 B2F5407F 		cmp	r2, #768
 1231 0494 1ED0     		beq	.L251
 750:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 1232              		.loc 1 750 0 is_stmt 0 discriminator 2
 1233 0496 224A     		ldr	r2, .L261
 1234 0498 1369     		ldr	r3, [r2, #16]
 1235 049a 23F47C53 		bic	r3, r3, #16128
 1236 049e 1361     		str	r3, [r2, #16]
 1237              	.L124:
 750:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 1238              		.loc 1 750 0 discriminator 4
 1239 04a0 1F49     		ldr	r1, .L261
ARM GAS  /tmp/cc7WLoeo.s 			page 76


 1240 04a2 0B6F     		ldr	r3, [r1, #112]
 1241 04a4 D4F8B020 		ldr	r2, [r4, #176]
 1242 04a8 C2F30B02 		ubfx	r2, r2, #0, #12
 1243 04ac 1343     		orrs	r3, r3, r2
 1244 04ae 0B67     		str	r3, [r1, #112]
 1245 04b0 9AE7     		b	.L115
 1246              	.L250:
 735:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1247              		.loc 1 735 0 is_stmt 1
 1248 04b2 FFF7FEFF 		bl	HAL_GetTick
 1249              	.LVL117:
 1250 04b6 0746     		mov	r7, r0
 1251              	.LVL118:
 1252              	.L121:
 738:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
 1253              		.loc 1 738 0
 1254 04b8 194B     		ldr	r3, .L261
 1255 04ba 1B6F     		ldr	r3, [r3, #112]
 1256 04bc 13F0020F 		tst	r3, #2
 1257 04c0 E1D1     		bne	.L120
 740:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
 1258              		.loc 1 740 0
 1259 04c2 FFF7FEFF 		bl	HAL_GetTick
 1260              	.LVL119:
 1261 04c6 C01B     		subs	r0, r0, r7
 1262 04c8 41F28833 		movw	r3, #5000
 1263 04cc 9842     		cmp	r0, r3
 1264 04ce F3D9     		bls	.L121
 742:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****             break;
 1265              		.loc 1 742 0
 1266 04d0 0325     		movs	r5, #3
 1267              	.LVL120:
 1268 04d2 D8E7     		b	.L120
 1269              	.LVL121:
 1270              	.L251:
 750:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 1271              		.loc 1 750 0 discriminator 1
 1272 04d4 1248     		ldr	r0, .L261
 1273 04d6 0269     		ldr	r2, [r0, #16]
 1274 04d8 22F47C52 		bic	r2, r2, #16128
 1275 04dc 1249     		ldr	r1, .L261+8
 1276 04de 01EA1313 		and	r3, r1, r3, lsr #4
 1277 04e2 1343     		orrs	r3, r3, r2
 1278 04e4 0361     		str	r3, [r0, #16]
 1279 04e6 DBE7     		b	.L124
 1280              	.L215:
 761:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 1281              		.loc 1 761 0
 1282 04e8 2E46     		mov	r6, r5
 1283              	.LVL122:
 1284 04ea 7DE7     		b	.L115
 1285              	.LVL123:
 1286              	.L217:
 755:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 1287              		.loc 1 755 0
 1288 04ec 2E46     		mov	r6, r5
 1289              	.LVL124:
ARM GAS  /tmp/cc7WLoeo.s 			page 77


 1290 04ee 7BE7     		b	.L115
 1291              	.LVL125:
 1292              	.L129:
 776:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART1/6 clock source configuration done later after clock selection check */
 1293              		.loc 1 776 0
 1294 04f0 0121     		movs	r1, #1
 1295 04f2 201D     		adds	r0, r4, #4
 1296 04f4 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1297              	.LVL126:
 1298 04f8 0546     		mov	r5, r0
 1299              	.LVL127:
 1300              	.L126:
 805:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1301              		.loc 1 805 0
 1302 04fa BDB9     		cbnz	r5, .L219
 808:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 1303              		.loc 1 808 0
 1304 04fc 084A     		ldr	r2, .L261
 1305 04fe 536D     		ldr	r3, [r2, #84]
 1306 0500 23F03803 		bic	r3, r3, #56
 1307 0504 A16F     		ldr	r1, [r4, #120]
 1308 0506 0B43     		orrs	r3, r3, r1
 1309 0508 5365     		str	r3, [r2, #84]
 1310 050a 10E0     		b	.L125
 1311              	.L130:
 781:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART1/6 clock source configuration done later after clock selection check */
 1312              		.loc 1 781 0
 1313 050c 0121     		movs	r1, #1
 1314 050e 04F12400 		add	r0, r4, #36
 1315 0512 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1316              	.LVL128:
 1317 0516 0546     		mov	r5, r0
 1318              	.LVL129:
 783:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1319              		.loc 1 783 0
 1320 0518 EFE7     		b	.L126
 1321              	.L218:
 801:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1322              		.loc 1 801 0
 1323 051a 0125     		movs	r5, #1
 1324              	.LVL130:
 1325 051c EDE7     		b	.L126
 1326              	.L262:
 1327 051e 00BF     		.align	2
 1328              	.L261:
 1329 0520 00440258 		.word	1476543488
 1330 0524 00480258 		.word	1476544512
 1331 0528 CFFFFF00 		.word	16777167
 1332              	.LVL131:
 1333              	.L219:
 813:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 1334              		.loc 1 813 0
 1335 052c 2E46     		mov	r6, r5
 1336              	.LVL132:
 1337              	.L125:
 818:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 1338              		.loc 1 818 0
ARM GAS  /tmp/cc7WLoeo.s 			page 78


 1339 052e 2368     		ldr	r3, [r4]
 1340 0530 13F0020F 		tst	r3, #2
 1341 0534 1FD0     		beq	.L131
 820:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1342              		.loc 1 820 0
 1343 0536 636F     		ldr	r3, [r4, #116]
 1344 0538 052B     		cmp	r3, #5
 1345 053a 19D8     		bhi	.L220
 1346 053c DFE803F0 		tbb	[pc, r3]
 1347              	.L134:
 1348 0540 08       		.byte	(.L132-.L134)/2
 1349 0541 03       		.byte	(.L135-.L134)/2
 1350 0542 11       		.byte	(.L136-.L134)/2
 1351 0543 08       		.byte	(.L132-.L134)/2
 1352 0544 08       		.byte	(.L132-.L134)/2
 1353 0545 08       		.byte	(.L132-.L134)/2
 1354              		.p2align 1
 1355              	.L135:
 827:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
 1356              		.loc 1 827 0
 1357 0546 0121     		movs	r1, #1
 1358 0548 201D     		adds	r0, r4, #4
 1359 054a FFF7FEFF 		bl	RCCEx_PLL2_Config
 1360              	.LVL133:
 1361 054e 0546     		mov	r5, r0
 1362              	.LVL134:
 1363              	.L132:
 856:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1364              		.loc 1 856 0
 1365 0550 85B9     		cbnz	r5, .L221
 859:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 1366              		.loc 1 859 0
 1367 0552 A84A     		ldr	r2, .L263
 1368 0554 536D     		ldr	r3, [r2, #84]
 1369 0556 23F00703 		bic	r3, r3, #7
 1370 055a 616F     		ldr	r1, [r4, #116]
 1371 055c 0B43     		orrs	r3, r3, r1
 1372 055e 5365     		str	r3, [r2, #84]
 1373 0560 09E0     		b	.L131
 1374              	.L136:
 832:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
 1375              		.loc 1 832 0
 1376 0562 0121     		movs	r1, #1
 1377 0564 04F12400 		add	r0, r4, #36
 1378 0568 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1379              	.LVL135:
 1380 056c 0546     		mov	r5, r0
 1381              	.LVL136:
 834:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1382              		.loc 1 834 0
 1383 056e EFE7     		b	.L132
 1384              	.L220:
 852:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1385              		.loc 1 852 0
 1386 0570 0125     		movs	r5, #1
 1387              	.LVL137:
 1388 0572 EDE7     		b	.L132
ARM GAS  /tmp/cc7WLoeo.s 			page 79


 1389              	.LVL138:
 1390              	.L221:
 864:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 1391              		.loc 1 864 0
 1392 0574 2E46     		mov	r6, r5
 1393              	.LVL139:
 1394              	.L131:
 869:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 1395              		.loc 1 869 0
 1396 0576 2368     		ldr	r3, [r4]
 1397 0578 13F0040F 		tst	r3, #4
 1398 057c 21D0     		beq	.L137
 871:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1399              		.loc 1 871 0
 1400 057e D4F89030 		ldr	r3, [r4, #144]
 1401 0582 052B     		cmp	r3, #5
 1402 0584 1AD8     		bhi	.L222
 1403 0586 DFE803F0 		tbb	[pc, r3]
 1404              	.L140:
 1405 058a 08       		.byte	(.L138-.L140)/2
 1406 058b 03       		.byte	(.L141-.L140)/2
 1407 058c 12       		.byte	(.L142-.L140)/2
 1408 058d 08       		.byte	(.L138-.L140)/2
 1409 058e 08       		.byte	(.L138-.L140)/2
 1410 058f 08       		.byte	(.L138-.L140)/2
 1411              		.p2align 1
 1412              	.L141:
 878:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPUART1 clock source configuration done later after clock selection check */
 1413              		.loc 1 878 0
 1414 0590 0121     		movs	r1, #1
 1415 0592 201D     		adds	r0, r4, #4
 1416 0594 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1417              	.LVL140:
 1418 0598 0546     		mov	r5, r0
 1419              	.LVL141:
 1420              	.L138:
 907:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1421              		.loc 1 907 0
 1422 059a 8DB9     		cbnz	r5, .L223
 910:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 1423              		.loc 1 910 0
 1424 059c 954A     		ldr	r2, .L263
 1425 059e 936D     		ldr	r3, [r2, #88]
 1426 05a0 23F00703 		bic	r3, r3, #7
 1427 05a4 D4F89010 		ldr	r1, [r4, #144]
 1428 05a8 0B43     		orrs	r3, r3, r1
 1429 05aa 9365     		str	r3, [r2, #88]
 1430 05ac 09E0     		b	.L137
 1431              	.L142:
 883:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       /* LPUART1 clock source configuration done later after clock selection check */
 1432              		.loc 1 883 0
 1433 05ae 0121     		movs	r1, #1
 1434 05b0 04F12400 		add	r0, r4, #36
 1435 05b4 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1436              	.LVL142:
 1437 05b8 0546     		mov	r5, r0
 1438              	.LVL143:
ARM GAS  /tmp/cc7WLoeo.s 			page 80


 885:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1439              		.loc 1 885 0
 1440 05ba EEE7     		b	.L138
 1441              	.L222:
 903:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1442              		.loc 1 903 0
 1443 05bc 0125     		movs	r5, #1
 1444              	.LVL144:
 1445 05be ECE7     		b	.L138
 1446              	.LVL145:
 1447              	.L223:
 915:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 1448              		.loc 1 915 0
 1449 05c0 2E46     		mov	r6, r5
 1450              	.LVL146:
 1451              	.L137:
 920:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 1452              		.loc 1 920 0
 1453 05c2 2368     		ldr	r3, [r4]
 1454 05c4 13F0200F 		tst	r3, #32
 1455 05c8 2BD0     		beq	.L143
 922:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1456              		.loc 1 922 0
 1457 05ca D4F88C30 		ldr	r3, [r4, #140]
 1458 05ce B3F1005F 		cmp	r3, #536870912
 1459 05d2 1ED0     		beq	.L145
 1460 05d4 12D8     		bhi	.L146
 1461 05d6 3BB1     		cbz	r3, .L144
 1462 05d8 B3F1805F 		cmp	r3, #268435456
 1463 05dc 17D1     		bne	.L224
 930:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1464              		.loc 1 930 0
 1465 05de 0021     		movs	r1, #0
 1466 05e0 201D     		adds	r0, r4, #4
 1467 05e2 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1468              	.LVL147:
 1469 05e6 0546     		mov	r5, r0
 1470              	.LVL148:
 1471              	.L144:
 960:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1472              		.loc 1 960 0
 1473 05e8 D5B9     		cbnz	r5, .L225
 963:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 1474              		.loc 1 963 0
 1475 05ea 824A     		ldr	r2, .L263
 1476 05ec 536D     		ldr	r3, [r2, #84]
 1477 05ee 23F0E043 		bic	r3, r3, #1879048192
 1478 05f2 D4F88C10 		ldr	r1, [r4, #140]
 1479 05f6 0B43     		orrs	r3, r3, r1
 1480 05f8 5365     		str	r3, [r2, #84]
 1481 05fa 12E0     		b	.L143
 1482              	.L146:
 922:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1483              		.loc 1 922 0
 1484 05fc B3F1804F 		cmp	r3, #1073741824
 1485 0600 F2D0     		beq	.L144
 1486 0602 B3F1A04F 		cmp	r3, #1342177280
ARM GAS  /tmp/cc7WLoeo.s 			page 81


 1487 0606 EFD0     		beq	.L144
 1488 0608 B3F1405F 		cmp	r3, #805306368
 1489 060c ECD0     		beq	.L144
 1490              	.L224:
 956:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1491              		.loc 1 956 0
 1492 060e 0125     		movs	r5, #1
 1493              	.LVL149:
 1494 0610 EAE7     		b	.L144
 1495              	.LVL150:
 1496              	.L145:
 936:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1497              		.loc 1 936 0
 1498 0612 0221     		movs	r1, #2
 1499 0614 04F12400 		add	r0, r4, #36
 1500 0618 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1501              	.LVL151:
 1502 061c 0546     		mov	r5, r0
 1503              	.LVL152:
 939:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1504              		.loc 1 939 0
 1505 061e E3E7     		b	.L144
 1506              	.L225:
 968:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 1507              		.loc 1 968 0
 1508 0620 2E46     		mov	r6, r5
 1509              	.LVL153:
 1510              	.L143:
 973:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 1511              		.loc 1 973 0
 1512 0622 2368     		ldr	r3, [r4]
 1513 0624 13F0400F 		tst	r3, #64
 1514 0628 2BD0     		beq	.L149
 975:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1515              		.loc 1 975 0
 1516 062a D4F89830 		ldr	r3, [r4, #152]
 1517 062e B3F5006F 		cmp	r3, #2048
 1518 0632 1ED0     		beq	.L151
 1519 0634 12D8     		bhi	.L152
 1520 0636 3BB1     		cbz	r3, .L150
 1521 0638 B3F5806F 		cmp	r3, #1024
 1522 063c 17D1     		bne	.L226
 983:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1523              		.loc 1 983 0
 1524 063e 0021     		movs	r1, #0
 1525 0640 201D     		adds	r0, r4, #4
 1526 0642 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1527              	.LVL154:
 1528 0646 0546     		mov	r5, r0
 1529              	.LVL155:
 1530              	.L150:
1013:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1531              		.loc 1 1013 0
 1532 0648 D5B9     		cbnz	r5, .L227
1016:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 1533              		.loc 1 1016 0
 1534 064a 6A4A     		ldr	r2, .L263
ARM GAS  /tmp/cc7WLoeo.s 			page 82


 1535 064c 936D     		ldr	r3, [r2, #88]
 1536 064e 23F4E053 		bic	r3, r3, #7168
 1537 0652 D4F89810 		ldr	r1, [r4, #152]
 1538 0656 0B43     		orrs	r3, r3, r1
 1539 0658 9365     		str	r3, [r2, #88]
 1540 065a 12E0     		b	.L149
 1541              	.L152:
 975:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1542              		.loc 1 975 0
 1543 065c B3F5805F 		cmp	r3, #4096
 1544 0660 F2D0     		beq	.L150
 1545 0662 B3F5A05F 		cmp	r3, #5120
 1546 0666 EFD0     		beq	.L150
 1547 0668 B3F5406F 		cmp	r3, #3072
 1548 066c ECD0     		beq	.L150
 1549              	.L226:
1009:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1550              		.loc 1 1009 0
 1551 066e 0125     		movs	r5, #1
 1552              	.LVL156:
 1553 0670 EAE7     		b	.L150
 1554              	.LVL157:
 1555              	.L151:
 989:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1556              		.loc 1 989 0
 1557 0672 0221     		movs	r1, #2
 1558 0674 04F12400 		add	r0, r4, #36
 1559 0678 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1560              	.LVL158:
 1561 067c 0546     		mov	r5, r0
 1562              	.LVL159:
 992:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1563              		.loc 1 992 0
 1564 067e E3E7     		b	.L150
 1565              	.L227:
1021:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 1566              		.loc 1 1021 0
 1567 0680 2E46     		mov	r6, r5
 1568              	.LVL160:
 1569              	.L149:
1026:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 1570              		.loc 1 1026 0
 1571 0682 2368     		ldr	r3, [r4]
 1572 0684 13F0800F 		tst	r3, #128
 1573 0688 2BD0     		beq	.L155
1028:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1574              		.loc 1 1028 0
 1575 068a D4F89C30 		ldr	r3, [r4, #156]
 1576 068e B3F5804F 		cmp	r3, #16384
 1577 0692 1ED0     		beq	.L157
 1578 0694 12D8     		bhi	.L158
 1579 0696 3BB1     		cbz	r3, .L156
 1580 0698 B3F5005F 		cmp	r3, #8192
 1581 069c 17D1     		bne	.L228
1036:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1582              		.loc 1 1036 0
 1583 069e 0021     		movs	r1, #0
ARM GAS  /tmp/cc7WLoeo.s 			page 83


 1584 06a0 201D     		adds	r0, r4, #4
 1585 06a2 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1586              	.LVL161:
 1587 06a6 0546     		mov	r5, r0
 1588              	.LVL162:
 1589              	.L156:
1066:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1590              		.loc 1 1066 0
 1591 06a8 D5B9     		cbnz	r5, .L229
1069:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 1592              		.loc 1 1069 0
 1593 06aa 524A     		ldr	r2, .L263
 1594 06ac 936D     		ldr	r3, [r2, #88]
 1595 06ae 23F46043 		bic	r3, r3, #57344
 1596 06b2 D4F89C10 		ldr	r1, [r4, #156]
 1597 06b6 0B43     		orrs	r3, r3, r1
 1598 06b8 9365     		str	r3, [r2, #88]
 1599 06ba 12E0     		b	.L155
 1600              	.L158:
1028:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1601              		.loc 1 1028 0
 1602 06bc B3F5004F 		cmp	r3, #32768
 1603 06c0 F2D0     		beq	.L156
 1604 06c2 B3F5204F 		cmp	r3, #40960
 1605 06c6 EFD0     		beq	.L156
 1606 06c8 B3F5C04F 		cmp	r3, #24576
 1607 06cc ECD0     		beq	.L156
 1608              	.L228:
1062:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1609              		.loc 1 1062 0
 1610 06ce 0125     		movs	r5, #1
 1611              	.LVL163:
 1612 06d0 EAE7     		b	.L156
 1613              	.LVL164:
 1614              	.L157:
1042:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1615              		.loc 1 1042 0
 1616 06d2 0221     		movs	r1, #2
 1617 06d4 04F12400 		add	r0, r4, #36
 1618 06d8 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1619              	.LVL165:
 1620 06dc 0546     		mov	r5, r0
 1621              	.LVL166:
1045:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1622              		.loc 1 1045 0
 1623 06de E3E7     		b	.L156
 1624              	.L229:
1074:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 1625              		.loc 1 1074 0
 1626 06e0 2E46     		mov	r6, r5
 1627              	.LVL167:
 1628              	.L155:
1079:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 1629              		.loc 1 1079 0
 1630 06e2 2368     		ldr	r3, [r4]
 1631 06e4 13F0080F 		tst	r3, #8
 1632 06e8 0AD0     		beq	.L161
ARM GAS  /tmp/cc7WLoeo.s 			page 84


1084:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1633              		.loc 1 1084 0
 1634 06ea D4F88030 		ldr	r3, [r4, #128]
 1635 06ee B3F5805F 		cmp	r3, #4096
 1636 06f2 23D0     		beq	.L252
1094:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 1637              		.loc 1 1094 0
 1638 06f4 3F49     		ldr	r1, .L263
 1639 06f6 4A6D     		ldr	r2, [r1, #84]
 1640 06f8 22F44052 		bic	r2, r2, #12288
 1641 06fc 1343     		orrs	r3, r3, r2
 1642 06fe 4B65     		str	r3, [r1, #84]
 1643              	.LVL168:
 1644              	.L161:
1100:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 1645              		.loc 1 1100 0
 1646 0700 2368     		ldr	r3, [r4]
 1647 0702 13F0100F 		tst	r3, #16
 1648 0706 0AD0     		beq	.L163
1105:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1649              		.loc 1 1105 0
 1650 0708 D4F89430 		ldr	r3, [r4, #148]
 1651 070c B3F5807F 		cmp	r3, #256
 1652 0710 1DD0     		beq	.L253
1115:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 1653              		.loc 1 1115 0
 1654 0712 3849     		ldr	r1, .L263
 1655 0714 8A6D     		ldr	r2, [r1, #88]
 1656 0716 22F44072 		bic	r2, r2, #768
 1657 071a 1343     		orrs	r3, r3, r2
 1658 071c 8B65     		str	r3, [r1, #88]
 1659              	.LVL169:
 1660              	.L163:
1120:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 1661              		.loc 1 1120 0
 1662 071e 2368     		ldr	r3, [r4]
 1663 0720 13F4002F 		tst	r3, #524288
 1664 0724 33D0     		beq	.L165
1122:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1665              		.loc 1 1122 0
 1666 0726 D4F8A030 		ldr	r3, [r4, #160]
 1667 072a B3F5803F 		cmp	r3, #65536
 1668 072e 26D0     		beq	.L167
 1669 0730 B3F5003F 		cmp	r3, #131072
 1670 0734 19D0     		beq	.L166
 1671 0736 9BB1     		cbz	r3, .L254
1144:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1672              		.loc 1 1144 0
 1673 0738 0125     		movs	r5, #1
 1674              	.LVL170:
 1675 073a 16E0     		b	.L166
 1676              	.LVL171:
 1677              	.L252:
1086:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         {
 1678              		.loc 1 1086 0
 1679 073c 0221     		movs	r1, #2
 1680 073e 04F12400 		add	r0, r4, #36
ARM GAS  /tmp/cc7WLoeo.s 			page 85


 1681 0742 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1682              	.LVL172:
 1683 0746 0028     		cmp	r0, #0
 1684 0748 DAD0     		beq	.L161
1088:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 1685              		.loc 1 1088 0
 1686 074a 0126     		movs	r6, #1
 1687              	.LVL173:
 1688 074c D8E7     		b	.L161
 1689              	.LVL174:
 1690              	.L253:
1107:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 1691              		.loc 1 1107 0
 1692 074e 0221     		movs	r1, #2
 1693 0750 04F12400 		add	r0, r4, #36
 1694 0754 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1695              	.LVL175:
 1696 0758 0028     		cmp	r0, #0
 1697 075a E0D0     		beq	.L163
1109:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 1698              		.loc 1 1109 0
 1699 075c 0126     		movs	r6, #1
 1700              	.LVL176:
 1701 075e DEE7     		b	.L163
 1702              	.LVL177:
 1703              	.L254:
1127:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1704              		.loc 1 1127 0
 1705 0760 0021     		movs	r1, #0
 1706 0762 201D     		adds	r0, r4, #4
 1707 0764 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1708              	.LVL178:
 1709 0768 0546     		mov	r5, r0
 1710              	.LVL179:
 1711              	.L166:
1148:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1712              		.loc 1 1148 0
 1713 076a 7DB9     		cbnz	r5, .L233
1151:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 1714              		.loc 1 1151 0
 1715 076c 214A     		ldr	r2, .L263
 1716 076e 936D     		ldr	r3, [r2, #88]
 1717 0770 23F44033 		bic	r3, r3, #196608
 1718 0774 D4F8A010 		ldr	r1, [r4, #160]
 1719 0778 0B43     		orrs	r3, r3, r1
 1720 077a 9365     		str	r3, [r2, #88]
 1721 077c 07E0     		b	.L165
 1722              	.L167:
1133:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1723              		.loc 1 1133 0
 1724 077e 0221     		movs	r1, #2
 1725 0780 04F12400 		add	r0, r4, #36
 1726 0784 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1727              	.LVL180:
 1728 0788 0546     		mov	r5, r0
 1729              	.LVL181:
1136:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/cc7WLoeo.s 			page 86


 1730              		.loc 1 1136 0
 1731 078a EEE7     		b	.L166
 1732              	.L233:
1156:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 1733              		.loc 1 1156 0
 1734 078c 2E46     		mov	r6, r5
 1735              	.LVL182:
 1736              	.L165:
1161:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 1737              		.loc 1 1161 0
 1738 078e 2368     		ldr	r3, [r4]
 1739 0790 13F4802F 		tst	r3, #262144
 1740 0794 23D0     		beq	.L170
1164:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1741              		.loc 1 1164 0
 1742 0796 D4F88430 		ldr	r3, [r4, #132]
 1743 079a B3F5001F 		cmp	r3, #2097152
 1744 079e 16D0     		beq	.L172
 1745 07a0 B3F5401F 		cmp	r3, #3145728
 1746 07a4 09D0     		beq	.L171
 1747 07a6 B3F5801F 		cmp	r3, #1048576
 1748 07aa 01D0     		beq	.L255
1186:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1749              		.loc 1 1186 0
 1750 07ac 0125     		movs	r5, #1
 1751              	.LVL183:
 1752 07ae 04E0     		b	.L171
 1753              	.LVL184:
 1754              	.L255:
1168:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1755              		.loc 1 1168 0
 1756 07b0 104A     		ldr	r2, .L263
 1757 07b2 D36A     		ldr	r3, [r2, #44]
 1758 07b4 43F40033 		orr	r3, r3, #131072
 1759 07b8 D362     		str	r3, [r2, #44]
 1760              	.LVL185:
 1761              	.L171:
1190:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1762              		.loc 1 1190 0
 1763 07ba 7DB9     		cbnz	r5, .L235
1193:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 1764              		.loc 1 1193 0
 1765 07bc 0D4A     		ldr	r2, .L263
 1766 07be 536D     		ldr	r3, [r2, #84]
 1767 07c0 23F44013 		bic	r3, r3, #3145728
 1768 07c4 D4F88410 		ldr	r1, [r4, #132]
 1769 07c8 0B43     		orrs	r3, r3, r1
 1770 07ca 5365     		str	r3, [r2, #84]
 1771 07cc 07E0     		b	.L170
 1772              	.L172:
1175:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1773              		.loc 1 1175 0
 1774 07ce 0121     		movs	r1, #1
 1775 07d0 04F12400 		add	r0, r4, #36
 1776 07d4 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1777              	.LVL186:
 1778 07d8 0546     		mov	r5, r0
ARM GAS  /tmp/cc7WLoeo.s 			page 87


 1779              	.LVL187:
1178:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1780              		.loc 1 1178 0
 1781 07da EEE7     		b	.L171
 1782              	.L235:
1198:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 1783              		.loc 1 1198 0
 1784 07dc 2E46     		mov	r6, r5
 1785              	.LVL188:
 1786              	.L170:
1204:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 1787              		.loc 1 1204 0
 1788 07de 2368     		ldr	r3, [r4]
 1789 07e0 13F4803F 		tst	r3, #65536
 1790 07e4 1DD0     		beq	.L175
1209:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1791              		.loc 1 1209 0
 1792 07e6 E36C     		ldr	r3, [r4, #76]
 1793 07e8 33B1     		cbz	r3, .L177
 1794 07ea B3F5803F 		cmp	r3, #65536
 1795 07ee 11D0     		beq	.L178
1226:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 1796              		.loc 1 1226 0
 1797 07f0 0125     		movs	r5, #1
 1798              	.LVL189:
 1799 07f2 06E0     		b	.L176
 1800              	.L264:
 1801              		.align	2
 1802              	.L263:
 1803 07f4 00440258 		.word	1476543488
 1804              	.LVL190:
 1805              	.L177:
1213:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1806              		.loc 1 1213 0
 1807 07f8 414A     		ldr	r2, .L265
 1808 07fa D36A     		ldr	r3, [r2, #44]
 1809 07fc 43F40033 		orr	r3, r3, #131072
 1810 0800 D362     		str	r3, [r2, #44]
 1811              	.LVL191:
 1812              	.L176:
1230:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1813              		.loc 1 1230 0
 1814 0802 6DB9     		cbnz	r5, .L237
1233:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 1815              		.loc 1 1233 0
 1816 0804 3E4A     		ldr	r2, .L265
 1817 0806 D36C     		ldr	r3, [r2, #76]
 1818 0808 23F48033 		bic	r3, r3, #65536
 1819 080c E16C     		ldr	r1, [r4, #76]
 1820 080e 0B43     		orrs	r3, r3, r1
 1821 0810 D364     		str	r3, [r2, #76]
 1822 0812 06E0     		b	.L175
 1823              	.L178:
1220:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1824              		.loc 1 1220 0
 1825 0814 0221     		movs	r1, #2
 1826 0816 201D     		adds	r0, r4, #4
ARM GAS  /tmp/cc7WLoeo.s 			page 88


 1827 0818 FFF7FEFF 		bl	RCCEx_PLL2_Config
 1828              	.LVL192:
 1829 081c 0546     		mov	r5, r0
 1830              	.LVL193:
1223:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1831              		.loc 1 1223 0
 1832 081e F0E7     		b	.L176
 1833              	.L237:
1238:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 1834              		.loc 1 1238 0
 1835 0820 2E46     		mov	r6, r5
 1836              	.LVL194:
 1837              	.L175:
1244:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 1838              		.loc 1 1244 0
 1839 0822 2368     		ldr	r3, [r4]
 1840 0824 13F0005F 		tst	r3, #536870912
 1841 0828 0FD1     		bne	.L256
 1842              	.LVL195:
 1843              	.L179:
1254:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 1844              		.loc 1 1254 0
 1845 082a 2368     		ldr	r3, [r4]
 1846 082c 13F4003F 		tst	r3, #131072
 1847 0830 26D0     		beq	.L180
1257:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1848              		.loc 1 1257 0
 1849 0832 E36F     		ldr	r3, [r4, #124]
 1850 0834 B3F5807F 		cmp	r3, #256
 1851 0838 13D0     		beq	.L182
 1852 083a 0FD9     		bls	.L257
 1853 083c B3F5007F 		cmp	r3, #512
 1854 0840 14D0     		beq	.L181
 1855 0842 B3F5407F 		cmp	r3, #768
 1856 0846 0AD1     		bne	.L239
 1857 0848 10E0     		b	.L181
 1858              	.L256:
1246:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1859              		.loc 1 1246 0
 1860 084a 0221     		movs	r1, #2
 1861 084c 04F12400 		add	r0, r4, #36
 1862 0850 FFF7FEFF 		bl	RCCEx_PLL3_Config
 1863              	.LVL196:
 1864 0854 0028     		cmp	r0, #0
 1865 0856 E8D0     		beq	.L179
1248:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 1866              		.loc 1 1248 0
 1867 0858 0126     		movs	r6, #1
 1868              	.LVL197:
 1869 085a E6E7     		b	.L179
 1870              	.LVL198:
 1871              	.L257:
1257:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1872              		.loc 1 1257 0
 1873 085c 33B1     		cbz	r3, .L181
 1874              	.L239:
1281:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
ARM GAS  /tmp/cc7WLoeo.s 			page 89


 1875              		.loc 1 1281 0
 1876 085e 0125     		movs	r5, #1
 1877              	.LVL199:
 1878 0860 04E0     		b	.L181
 1879              	.LVL200:
 1880              	.L182:
1261:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1881              		.loc 1 1261 0
 1882 0862 274A     		ldr	r2, .L265
 1883 0864 D36A     		ldr	r3, [r2, #44]
 1884 0866 43F40033 		orr	r3, r3, #131072
 1885 086a D362     		str	r3, [r2, #44]
 1886              	.LVL201:
 1887              	.L181:
1285:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 1888              		.loc 1 1285 0
 1889 086c 3DB9     		cbnz	r5, .L240
1288:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 1890              		.loc 1 1288 0
 1891 086e 244A     		ldr	r2, .L265
 1892 0870 536D     		ldr	r3, [r2, #84]
 1893 0872 23F44073 		bic	r3, r3, #768
 1894 0876 E16F     		ldr	r1, [r4, #124]
 1895 0878 0B43     		orrs	r3, r3, r1
 1896 087a 5365     		str	r3, [r2, #84]
 1897 087c 00E0     		b	.L180
 1898              	.L240:
1293:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 1899              		.loc 1 1293 0
 1900 087e 2E46     		mov	r6, r5
 1901              	.LVL202:
 1902              	.L180:
1299:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 1903              		.loc 1 1299 0
 1904 0880 2368     		ldr	r3, [r4]
 1905 0882 13F4801F 		tst	r3, #1048576
 1906 0886 06D0     		beq	.L185
1305:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 1907              		.loc 1 1305 0
 1908 0888 1D4A     		ldr	r2, .L265
 1909 088a 136D     		ldr	r3, [r2, #80]
 1910 088c 23F00043 		bic	r3, r3, #-2147483648
 1911 0890 216F     		ldr	r1, [r4, #112]
 1912 0892 0B43     		orrs	r3, r3, r1
 1913 0894 1365     		str	r3, [r2, #80]
 1914              	.L185:
1309:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 1915              		.loc 1 1309 0
 1916 0896 2368     		ldr	r3, [r4]
 1917 0898 13F0805F 		tst	r3, #268435456
 1918 089c 07D0     		beq	.L186
1315:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 1919              		.loc 1 1315 0
 1920 089e 184A     		ldr	r2, .L265
 1921 08a0 1369     		ldr	r3, [r2, #16]
 1922 08a2 23F48043 		bic	r3, r3, #16384
 1923 08a6 D4F8B410 		ldr	r1, [r4, #180]
ARM GAS  /tmp/cc7WLoeo.s 			page 90


 1924 08aa 0B43     		orrs	r3, r3, r1
 1925 08ac 1361     		str	r3, [r2, #16]
 1926              	.L186:
1319:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 1927              		.loc 1 1319 0
 1928 08ae 2368     		ldr	r3, [r4]
 1929 08b0 13F4001F 		tst	r3, #2097152
 1930 08b4 06D0     		beq	.L187
1325:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 1931              		.loc 1 1325 0
 1932 08b6 124A     		ldr	r2, .L265
 1933 08b8 136D     		ldr	r3, [r2, #80]
 1934 08ba 23F08073 		bic	r3, r3, #16777216
 1935 08be A16E     		ldr	r1, [r4, #104]
 1936 08c0 0B43     		orrs	r3, r3, r1
 1937 08c2 1365     		str	r3, [r2, #80]
 1938              	.L187:
1329:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 1939              		.loc 1 1329 0
 1940 08c4 2368     		ldr	r3, [r4]
 1941 08c6 13F0804F 		tst	r3, #1073741824
 1942 08ca 09D0     		beq	.L188
1335:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 1943              		.loc 1 1335 0
 1944 08cc 0C4B     		ldr	r3, .L265
 1945 08ce 1A69     		ldr	r2, [r3, #16]
 1946 08d0 22F40042 		bic	r2, r2, #32768
 1947 08d4 1A61     		str	r2, [r3, #16]
 1948 08d6 1A69     		ldr	r2, [r3, #16]
 1949 08d8 D4F8B810 		ldr	r1, [r4, #184]
 1950 08dc 0A43     		orrs	r2, r2, r1
 1951 08de 1A61     		str	r2, [r3, #16]
 1952              	.L188:
1339:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 1953              		.loc 1 1339 0
 1954 08e0 2368     		ldr	r3, [r4]
 1955 08e2 002B     		cmp	r3, #0
 1956 08e4 03DB     		blt	.L258
 1957              	.L189:
1348:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 1958              		.loc 1 1348 0
 1959 08e6 06B1     		cbz	r6, .L190
1352:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 1960              		.loc 1 1352 0
 1961 08e8 0126     		movs	r6, #1
 1962              	.LVL203:
 1963              	.L190:
1353:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 1964              		.loc 1 1353 0
 1965 08ea 3046     		mov	r0, r6
 1966 08ec F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1967              	.LVL204:
 1968              	.L258:
1345:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 1969              		.loc 1 1345 0
 1970 08ee 044A     		ldr	r2, .L265
 1971 08f0 D36C     		ldr	r3, [r2, #76]
ARM GAS  /tmp/cc7WLoeo.s 			page 91


 1972 08f2 23F04053 		bic	r3, r3, #805306368
 1973 08f6 216D     		ldr	r1, [r4, #80]
 1974 08f8 0B43     		orrs	r3, r3, r1
 1975 08fa D364     		str	r3, [r2, #76]
 1976 08fc F3E7     		b	.L189
 1977              	.L266:
 1978 08fe 00BF     		.align	2
 1979              	.L265:
 1980 0900 00440258 		.word	1476543488
 1981              		.cfi_endproc
 1982              	.LFE141:
 1984              		.section	.text.HAL_RCCEx_GetPeriphCLKConfig,"ax",%progbits
 1985              		.align	1
 1986              		.global	HAL_RCCEx_GetPeriphCLKConfig
 1987              		.syntax unified
 1988              		.thumb
 1989              		.thumb_func
 1990              		.fpu fpv5-d16
 1992              	HAL_RCCEx_GetPeriphCLKConfig:
 1993              	.LFB142:
1365:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set all possible values for the extended clock type parameter------------*/
 1994              		.loc 1 1365 0
 1995              		.cfi_startproc
 1996              		@ args = 0, pretend = 0, frame = 0
 1997              		@ frame_needed = 0, uses_anonymous_args = 0
 1998              		@ link register save eliminated.
 1999              	.LVL205:
1378:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** #endif /* LTDC */
 2000              		.loc 1 1378 0
 2001 0000 4FF0FF33 		mov	r3, #-1
 2002 0004 0360     		str	r3, [r0]
1382:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3N = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) >> RCC_PLL3DIVR_N3_Pos)+
 2003              		.loc 1 1382 0
 2004 0006 654B     		ldr	r3, .L271
 2005 0008 9A6A     		ldr	r2, [r3, #40]
 2006 000a C2F30552 		ubfx	r2, r2, #20, #6
 2007 000e 4262     		str	r2, [r0, #36]
1383:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3R = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> RCC_PLL3DIVR_R3_Pos)+
 2008              		.loc 1 1383 0
 2009 0010 1A6C     		ldr	r2, [r3, #64]
 2010 0012 C2F30802 		ubfx	r2, r2, #0, #9
 2011 0016 0132     		adds	r2, r2, #1
 2012 0018 8262     		str	r2, [r0, #40]
1384:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3P = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> RCC_PLL3DIVR_P3_Pos)+
 2013              		.loc 1 1384 0
 2014 001a 1A6C     		ldr	r2, [r3, #64]
 2015 001c C2F30662 		ubfx	r2, r2, #24, #7
 2016 0020 0132     		adds	r2, r2, #1
 2017 0022 4263     		str	r2, [r0, #52]
1385:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3Q = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> RCC_PLL3DIVR_Q3_Pos)+
 2018              		.loc 1 1385 0
 2019 0024 1A6C     		ldr	r2, [r3, #64]
 2020 0026 C2F34622 		ubfx	r2, r2, #9, #7
 2021 002a 0132     		adds	r2, r2, #1
 2022 002c C262     		str	r2, [r0, #44]
1386:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3RGE = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL3RGE) >> RCC_PLLCFGR_PLL3
 2023              		.loc 1 1386 0
ARM GAS  /tmp/cc7WLoeo.s 			page 92


 2024 002e 1A6C     		ldr	r2, [r3, #64]
 2025 0030 C2F30642 		ubfx	r2, r2, #16, #7
 2026 0034 0132     		adds	r2, r2, #1
 2027 0036 0263     		str	r2, [r0, #48]
1387:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL3.PLL3VCOSEL = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL3VCOSEL) >> RCC_PLLCFG
 2028              		.loc 1 1387 0
 2029 0038 DA6A     		ldr	r2, [r3, #44]
 2030 003a C2F38122 		ubfx	r2, r2, #10, #2
 2031 003e 8263     		str	r2, [r0, #56]
1388:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 2032              		.loc 1 1388 0
 2033 0040 DA6A     		ldr	r2, [r3, #44]
 2034 0042 C2F34022 		ubfx	r2, r2, #9, #1
 2035 0046 C263     		str	r2, [r0, #60]
1391:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2N = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) >> RCC_PLL2DIVR_N2_Pos)+
 2036              		.loc 1 1391 0
 2037 0048 9A6A     		ldr	r2, [r3, #40]
 2038 004a C2F30532 		ubfx	r2, r2, #12, #6
 2039 004e 4260     		str	r2, [r0, #4]
1392:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2R = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> RCC_PLL2DIVR_R2_Pos)+
 2040              		.loc 1 1392 0
 2041 0050 9A6B     		ldr	r2, [r3, #56]
 2042 0052 C2F30802 		ubfx	r2, r2, #0, #9
 2043 0056 0132     		adds	r2, r2, #1
 2044 0058 8260     		str	r2, [r0, #8]
1393:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2P = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> RCC_PLL2DIVR_P2_Pos)+
 2045              		.loc 1 1393 0
 2046 005a 9A6B     		ldr	r2, [r3, #56]
 2047 005c C2F30662 		ubfx	r2, r2, #24, #7
 2048 0060 0132     		adds	r2, r2, #1
 2049 0062 4261     		str	r2, [r0, #20]
1394:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2Q = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> RCC_PLL2DIVR_Q2_Pos)+
 2050              		.loc 1 1394 0
 2051 0064 9A6B     		ldr	r2, [r3, #56]
 2052 0066 C2F34622 		ubfx	r2, r2, #9, #7
 2053 006a 0132     		adds	r2, r2, #1
 2054 006c C260     		str	r2, [r0, #12]
1395:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2RGE = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL2RGE) >> RCC_PLLCFGR_PLL2
 2055              		.loc 1 1395 0
 2056 006e 9A6B     		ldr	r2, [r3, #56]
 2057 0070 C2F30642 		ubfx	r2, r2, #16, #7
 2058 0074 0132     		adds	r2, r2, #1
 2059 0076 0261     		str	r2, [r0, #16]
1396:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PeriphClkInit->PLL2.PLL2VCOSEL = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL2VCOSEL) >> RCC_PLLCFG
 2060              		.loc 1 1396 0
 2061 0078 DA6A     		ldr	r2, [r3, #44]
 2062 007a C2F38112 		ubfx	r2, r2, #6, #2
 2063 007e 8261     		str	r2, [r0, #24]
1397:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 2064              		.loc 1 1397 0
 2065 0080 DA6A     		ldr	r2, [r3, #44]
 2066 0082 C2F34012 		ubfx	r2, r2, #5, #1
 2067 0086 C261     		str	r2, [r0, #28]
1400:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the USART2/3/4/5/7/8 clock source -----------------------------------*/
 2068              		.loc 1 1400 0
 2069 0088 5A6D     		ldr	r2, [r3, #84]
 2070 008a 02F03802 		and	r2, r2, #56
ARM GAS  /tmp/cc7WLoeo.s 			page 93


 2071 008e 8267     		str	r2, [r0, #120]
1402:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the LPUART1 clock source --------------------------------------------*/
 2072              		.loc 1 1402 0
 2073 0090 5A6D     		ldr	r2, [r3, #84]
 2074 0092 02F00702 		and	r2, r2, #7
 2075 0096 4267     		str	r2, [r0, #116]
1404:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the I2C1/2/3 clock source -------------------------------------------*/
 2076              		.loc 1 1404 0
 2077 0098 9A6D     		ldr	r2, [r3, #88]
 2078 009a 02F00702 		and	r2, r2, #7
 2079 009e C0F89020 		str	r2, [r0, #144]
1406:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the LPTIM1 clock source ---------------------------------------------*/
 2080              		.loc 1 1406 0
 2081 00a2 5A6D     		ldr	r2, [r3, #84]
 2082 00a4 02F44052 		and	r2, r2, #12288
 2083 00a8 C0F88020 		str	r2, [r0, #128]
1408:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the LPTIM2 clock source ---------------------------------------------*/
 2084              		.loc 1 1408 0
 2085 00ac 5A6D     		ldr	r2, [r3, #84]
 2086 00ae 02F0E042 		and	r2, r2, #1879048192
 2087 00b2 C0F88C20 		str	r2, [r0, #140]
1410:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the LPTIM3/4/5 clock source -----------------------------------------*/
 2088              		.loc 1 1410 0
 2089 00b6 9A6D     		ldr	r2, [r3, #88]
 2090 00b8 02F4E052 		and	r2, r2, #7168
 2091 00bc C0F89820 		str	r2, [r0, #152]
1412:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI1 clock source -----------------------------------------------*/
 2092              		.loc 1 1412 0
 2093 00c0 9A6D     		ldr	r2, [r3, #88]
 2094 00c2 02F46042 		and	r2, r2, #57344
 2095 00c6 C0F89C20 		str	r2, [r0, #156]
1414:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI2/3 clock source ---------------------------------------------*/
 2096              		.loc 1 1414 0
 2097 00ca 1A6D     		ldr	r2, [r3, #80]
 2098 00cc 02F00702 		and	r2, r2, #7
 2099 00d0 4265     		str	r2, [r0, #84]
1416:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI4A clock source ----------------------------------------------*/
 2100              		.loc 1 1416 0
 2101 00d2 1A6D     		ldr	r2, [r3, #80]
 2102 00d4 02F4E072 		and	r2, r2, #448
 2103 00d8 8265     		str	r2, [r0, #88]
1418:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SAI4B clock source ----------------------------------------------*/
 2104              		.loc 1 1418 0
 2105 00da 9A6D     		ldr	r2, [r3, #88]
 2106 00dc 02F46002 		and	r2, r2, #14680064
 2107 00e0 C0F8A420 		str	r2, [r0, #164]
1420:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the RTC clock source ------------------------------------------------*/
 2108              		.loc 1 1420 0
 2109 00e4 9A6D     		ldr	r2, [r3, #88]
 2110 00e6 02F0E062 		and	r2, r2, #117440512
 2111 00ea C0F8A820 		str	r2, [r0, #168]
1422:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the USB clock source ------------------------------------------------*/
 2112              		.loc 1 1422 0
 2113 00ee 1A6F     		ldr	r2, [r3, #112]
 2114 00f0 02F44072 		and	r2, r2, #768
 2115 00f4 C0F8B020 		str	r2, [r0, #176]
1424:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SDMMC clock source ----------------------------------------------*/
ARM GAS  /tmp/cc7WLoeo.s 			page 94


 2116              		.loc 1 1424 0
 2117 00f8 5A6D     		ldr	r2, [r3, #84]
 2118 00fa 02F44012 		and	r2, r2, #3145728
 2119 00fe C0F88420 		str	r2, [r0, #132]
1426:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the RNG clock source ------------------------------------------------*/
 2120              		.loc 1 1426 0
 2121 0102 DA6C     		ldr	r2, [r3, #76]
 2122 0104 02F48032 		and	r2, r2, #65536
 2123 0108 C264     		str	r2, [r0, #76]
1428:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the HRTIM1 clock source ---------------------------------------------*/
 2124              		.loc 1 1428 0
 2125 010a 5A6D     		ldr	r2, [r3, #84]
 2126 010c 02F44072 		and	r2, r2, #768
 2127 0110 C267     		str	r2, [r0, #124]
1430:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the ADC clock source ------------------------------------------------*/
 2128              		.loc 1 1430 0
 2129 0112 1A69     		ldr	r2, [r3, #16]
 2130 0114 02F48042 		and	r2, r2, #16384
 2131 0118 C0F8B420 		str	r2, [r0, #180]
1432:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SWPMI1 clock source ---------------------------------------------*/
 2132              		.loc 1 1432 0
 2133 011c 9A6D     		ldr	r2, [r3, #88]
 2134 011e 02F44032 		and	r2, r2, #196608
 2135 0122 C0F8A020 		str	r2, [r0, #160]
1434:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the DFSDM1 clock source ---------------------------------------------*/
 2136              		.loc 1 1434 0
 2137 0126 1A6D     		ldr	r2, [r3, #80]
 2138 0128 02F00042 		and	r2, r2, #-2147483648
 2139 012c 0267     		str	r2, [r0, #112]
1436:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SPDIFRX clock source --------------------------------------------*/
 2140              		.loc 1 1436 0
 2141 012e 1A6D     		ldr	r2, [r3, #80]
 2142 0130 02F08072 		and	r2, r2, #16777216
 2143 0134 8266     		str	r2, [r0, #104]
1438:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SPI1/2/3 clock source -------------------------------------------*/
 2144              		.loc 1 1438 0
 2145 0136 1A6D     		ldr	r2, [r3, #80]
 2146 0138 02F44012 		and	r2, r2, #3145728
 2147 013c 4266     		str	r2, [r0, #100]
1440:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SPI4/5 clock source ---------------------------------------------*/
 2148              		.loc 1 1440 0
 2149 013e 1A6D     		ldr	r2, [r3, #80]
 2150 0140 02F4E042 		and	r2, r2, #28672
 2151 0144 C265     		str	r2, [r0, #92]
1442:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the SPI6 clock source -----------------------------------------------*/
 2152              		.loc 1 1442 0
 2153 0146 1A6D     		ldr	r2, [r3, #80]
 2154 0148 02F4E022 		and	r2, r2, #458752
 2155 014c 0266     		str	r2, [r0, #96]
1444:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the FDCAN clock source ----------------------------------------------*/
 2156              		.loc 1 1444 0
 2157 014e 9A6D     		ldr	r2, [r3, #88]
 2158 0150 02F0E042 		and	r2, r2, #1879048192
 2159 0154 C0F8AC20 		str	r2, [r0, #172]
1446:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the CEC clock source ------------------------------------------------*/
 2160              		.loc 1 1446 0
 2161 0158 1A6D     		ldr	r2, [r3, #80]
ARM GAS  /tmp/cc7WLoeo.s 			page 95


 2162 015a 02F04052 		and	r2, r2, #805306368
 2163 015e C266     		str	r2, [r0, #108]
1448:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the FMC clock source ------------------------------------------------*/
 2164              		.loc 1 1448 0
 2165 0160 5A6D     		ldr	r2, [r3, #84]
 2166 0162 02F44002 		and	r2, r2, #12582912
 2167 0166 C0F88820 		str	r2, [r0, #136]
1450:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get the QSPI clock source -----------------------------------------------*/
 2168              		.loc 1 1450 0
 2169 016a DA6C     		ldr	r2, [r3, #76]
 2170 016c 02F00302 		and	r2, r2, #3
 2171 0170 4264     		str	r2, [r0, #68]
1452:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 2172              		.loc 1 1452 0
 2173 0172 DA6C     		ldr	r2, [r3, #76]
 2174 0174 02F03002 		and	r2, r2, #48
 2175 0178 8264     		str	r2, [r0, #72]
1460:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 2176              		.loc 1 1460 0
 2177 017a DA6C     		ldr	r2, [r3, #76]
 2178 017c 02F04052 		and	r2, r2, #805306368
 2179 0180 0265     		str	r2, [r0, #80]
1463:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 2180              		.loc 1 1463 0
 2181 0182 1B69     		ldr	r3, [r3, #16]
 2182 0184 13F4004F 		tst	r3, #32768
 2183 0188 04D0     		beq	.L270
1469:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 2184              		.loc 1 1469 0
 2185 018a 4FF40043 		mov	r3, #32768
 2186 018e C0F8B830 		str	r3, [r0, #184]
 2187 0192 7047     		bx	lr
 2188              	.L270:
1465:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 2189              		.loc 1 1465 0
 2190 0194 0023     		movs	r3, #0
 2191 0196 C0F8B830 		str	r3, [r0, #184]
 2192 019a 7047     		bx	lr
 2193              	.L272:
 2194              		.align	2
 2195              	.L271:
 2196 019c 00440258 		.word	1476543488
 2197              		.cfi_endproc
 2198              	.LFE142:
 2200              		.section	.text.HAL_RCCEx_GetD1PCLK1Freq,"ax",%progbits
 2201              		.align	1
 2202              		.global	HAL_RCCEx_GetD1PCLK1Freq
 2203              		.syntax unified
 2204              		.thumb
 2205              		.thumb_func
 2206              		.fpu fpv5-d16
 2208              	HAL_RCCEx_GetD1PCLK1Freq:
 2209              	.LFB144:
1961:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get HCLK source and Compute D1PCLK1 frequency ---------------------------*/
 2210              		.loc 1 1961 0
 2211              		.cfi_startproc
 2212              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/cc7WLoeo.s 			page 96


 2213              		@ frame_needed = 0, uses_anonymous_args = 0
 2214 0000 08B5     		push	{r3, lr}
 2215              	.LCFI5:
 2216              		.cfi_def_cfa_offset 8
 2217              		.cfi_offset 3, -8
 2218              		.cfi_offset 14, -4
1963:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 2219              		.loc 1 1963 0
 2220 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2221              	.LVL206:
 2222 0006 054B     		ldr	r3, .L275
 2223 0008 9B69     		ldr	r3, [r3, #24]
 2224 000a C3F30213 		ubfx	r3, r3, #4, #3
 2225 000e 044A     		ldr	r2, .L275+4
 2226 0010 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 2227 0012 03F01F03 		and	r3, r3, #31
1964:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 2228              		.loc 1 1964 0
 2229 0016 D840     		lsrs	r0, r0, r3
 2230 0018 08BD     		pop	{r3, pc}
 2231              	.L276:
 2232 001a 00BF     		.align	2
 2233              	.L275:
 2234 001c 00440258 		.word	1476543488
 2235 0020 00000000 		.word	D1CorePrescTable
 2236              		.cfi_endproc
 2237              	.LFE144:
 2239              		.section	.text.HAL_RCCEx_GetD3PCLK1Freq,"ax",%progbits
 2240              		.align	1
 2241              		.global	HAL_RCCEx_GetD3PCLK1Freq
 2242              		.syntax unified
 2243              		.thumb
 2244              		.thumb_func
 2245              		.fpu fpv5-d16
 2247              	HAL_RCCEx_GetD3PCLK1Freq:
 2248              	.LFB145:
1973:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
 2249              		.loc 1 1973 0
 2250              		.cfi_startproc
 2251              		@ args = 0, pretend = 0, frame = 0
 2252              		@ frame_needed = 0, uses_anonymous_args = 0
 2253 0000 08B5     		push	{r3, lr}
 2254              	.LCFI6:
 2255              		.cfi_def_cfa_offset 8
 2256              		.cfi_offset 3, -8
 2257              		.cfi_offset 14, -4
1975:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 2258              		.loc 1 1975 0
 2259 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2260              	.LVL207:
 2261 0006 054B     		ldr	r3, .L279
 2262 0008 1B6A     		ldr	r3, [r3, #32]
 2263 000a C3F30213 		ubfx	r3, r3, #4, #3
 2264 000e 044A     		ldr	r2, .L279+4
 2265 0010 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 2266 0012 03F01F03 		and	r3, r3, #31
1976:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** /**
ARM GAS  /tmp/cc7WLoeo.s 			page 97


 2267              		.loc 1 1976 0
 2268 0016 D840     		lsrs	r0, r0, r3
 2269 0018 08BD     		pop	{r3, pc}
 2270              	.L280:
 2271 001a 00BF     		.align	2
 2272              	.L279:
 2273 001c 00440258 		.word	1476543488
 2274 0020 00000000 		.word	D1CorePrescTable
 2275              		.cfi_endproc
 2276              	.LFE145:
 2278              		.section	.text.HAL_RCCEx_GetPLL2ClockFreq,"ax",%progbits
 2279              		.align	1
 2280              		.global	HAL_RCCEx_GetPLL2ClockFreq
 2281              		.syntax unified
 2282              		.thumb
 2283              		.thumb_func
 2284              		.fpu fpv5-d16
 2286              	HAL_RCCEx_GetPLL2ClockFreq:
 2287              	.LFB146:
1992:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t  pllsource, pll2m,  pll2fracen, hsivalue;
 2288              		.loc 1 1992 0
 2289              		.cfi_startproc
 2290              		@ args = 0, pretend = 0, frame = 0
 2291              		@ frame_needed = 0, uses_anonymous_args = 0
 2292              		@ link register save eliminated.
 2293              	.LVL208:
 2294 0000 30B4     		push	{r4, r5}
 2295              	.LCFI7:
 2296              		.cfi_def_cfa_offset 8
 2297              		.cfi_offset 4, -8
 2298              		.cfi_offset 5, -4
1999:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12)  ;
 2299              		.loc 1 1999 0
 2300 0002 7749     		ldr	r1, .L292
 2301 0004 8C6A     		ldr	r4, [r1, #40]
 2302              	.LVL209:
2000:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll2fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN;
 2303              		.loc 1 2000 0
 2304 0006 8A6A     		ldr	r2, [r1, #40]
 2305 0008 C2F30532 		ubfx	r2, r2, #12, #6
 2306              	.LVL210:
2001:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 2307              		.loc 1 2001 0
 2308 000c CD6A     		ldr	r5, [r1, #44]
 2309 000e 05F01005 		and	r5, r5, #16
 2310              	.LVL211:
2002:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 2311              		.loc 1 2002 0
 2312 0012 CB6B     		ldr	r3, [r1, #60]
 2313 0014 C3F3CC03 		ubfx	r3, r3, #3, #13
 2314 0018 03FB05F3 		mul	r3, r3, r5
 2315              	.LVL212:
2004:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 2316              		.loc 1 2004 0
 2317 001c 002A     		cmp	r2, #0
 2318 001e 00F0DA80 		beq	.L282
 2319 0022 04F00304 		and	r4, r4, #3
ARM GAS  /tmp/cc7WLoeo.s 			page 98


 2320              	.LVL213:
 2321 0026 07EE903A 		vmov	s15, r3	@ int
 2322 002a F8EE677A 		vcvt.f32.u32	s15, s15
2006:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 2323              		.loc 1 2006 0
 2324 002e 012C     		cmp	r4, #1
 2325 0030 66D0     		beq	.L284
 2326 0032 FCB1     		cbz	r4, .L285
 2327 0034 022C     		cmp	r4, #2
 2328 0036 00F0B180 		beq	.L286
2031:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 2329              		.loc 1 2031 0
 2330 003a 07EE102A 		vmov	s14, r2	@ int
 2331 003e B8EE477A 		vcvt.f32.u32	s14, s14
 2332 0042 9FED686A 		vldr.32	s12, .L292+4
 2333 0046 C6EE076A 		vdiv.f32	s13, s12, s14
 2334 004a 654B     		ldr	r3, .L292
 2335              	.LVL214:
 2336 004c 9B6B     		ldr	r3, [r3, #56]
 2337 004e C3F30803 		ubfx	r3, r3, #0, #9
 2338 0052 07EE103A 		vmov	s14, r3	@ int
 2339 0056 B8EE477A 		vcvt.f32.u32	s14, s14
 2340 005a 9FED636A 		vldr.32	s12, .L292+8
 2341 005e 67EE867A 		vmul.f32	s15, s15, s12
 2342 0062 77EE277A 		vadd.f32	s15, s14, s15
 2343 0066 B7EE007A 		vmov.f32	s14, #1.0e+0
 2344 006a 77EE877A 		vadd.f32	s15, s15, s14
 2345 006e 66EEA76A 		vmul.f32	s13, s13, s15
 2346              	.LVL215:
2032:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 2347              		.loc 1 2032 0
 2348 0072 61E0     		b	.L288
 2349              	.LVL216:
 2350              	.L285:
2011:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 2351              		.loc 1 2011 0
 2352 0074 5A4B     		ldr	r3, .L292
 2353              	.LVL217:
 2354 0076 1B68     		ldr	r3, [r3]
 2355 0078 13F0200F 		tst	r3, #32
 2356 007c 23D0     		beq	.L287
2013:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_
 2357              		.loc 1 2013 0
 2358 007e 584C     		ldr	r4, .L292
 2359              	.LVL218:
 2360 0080 2168     		ldr	r1, [r4]
 2361 0082 C1F3C101 		ubfx	r1, r1, #3, #2
 2362 0086 594B     		ldr	r3, .L292+12
 2363 0088 CB40     		lsrs	r3, r3, r1
 2364              	.LVL219:
2014:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 2365              		.loc 1 2014 0
 2366 008a 07EE103A 		vmov	s14, r3	@ int
 2367 008e B8EE477A 		vcvt.f32.u32	s14, s14
 2368 0092 06EE902A 		vmov	s13, r2	@ int
 2369 0096 B8EE666A 		vcvt.f32.u32	s12, s13
 2370 009a C7EE066A 		vdiv.f32	s13, s14, s12
ARM GAS  /tmp/cc7WLoeo.s 			page 99


 2371 009e A36B     		ldr	r3, [r4, #56]
 2372              	.LVL220:
 2373 00a0 C3F30803 		ubfx	r3, r3, #0, #9
 2374 00a4 07EE103A 		vmov	s14, r3	@ int
 2375 00a8 B8EE477A 		vcvt.f32.u32	s14, s14
 2376 00ac 9FED4E6A 		vldr.32	s12, .L292+8
 2377 00b0 67EE867A 		vmul.f32	s15, s15, s12
 2378 00b4 77EE277A 		vadd.f32	s15, s14, s15
 2379 00b8 B7EE007A 		vmov.f32	s14, #1.0e+0
 2380 00bc 77EE877A 		vadd.f32	s15, s15, s14
 2381 00c0 66EEA76A 		vmul.f32	s13, s13, s15
 2382              	.LVL221:
 2383 00c4 38E0     		b	.L288
 2384              	.LVL222:
 2385              	.L287:
2018:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 2386              		.loc 1 2018 0
 2387 00c6 07EE102A 		vmov	s14, r2	@ int
 2388 00ca B8EE477A 		vcvt.f32.u32	s14, s14
 2389 00ce 9FED486A 		vldr.32	s12, .L292+16
 2390 00d2 C6EE076A 		vdiv.f32	s13, s12, s14
 2391 00d6 424B     		ldr	r3, .L292
 2392 00d8 9B6B     		ldr	r3, [r3, #56]
 2393 00da C3F30803 		ubfx	r3, r3, #0, #9
 2394 00de 07EE103A 		vmov	s14, r3	@ int
 2395 00e2 B8EE477A 		vcvt.f32.u32	s14, s14
 2396 00e6 9FED406A 		vldr.32	s12, .L292+8
 2397 00ea 67EE867A 		vmul.f32	s15, s15, s12
 2398 00ee 77EE277A 		vadd.f32	s15, s14, s15
 2399 00f2 B7EE007A 		vmov.f32	s14, #1.0e+0
 2400 00f6 77EE877A 		vadd.f32	s15, s15, s14
 2401 00fa 66EEA76A 		vmul.f32	s13, s13, s15
 2402              	.LVL223:
 2403 00fe 1BE0     		b	.L288
 2404              	.LVL224:
 2405              	.L284:
2023:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 2406              		.loc 1 2023 0
 2407 0100 07EE102A 		vmov	s14, r2	@ int
 2408 0104 B8EE477A 		vcvt.f32.u32	s14, s14
 2409 0108 9FED366A 		vldr.32	s12, .L292+4
 2410 010c C6EE076A 		vdiv.f32	s13, s12, s14
 2411 0110 334B     		ldr	r3, .L292
 2412              	.LVL225:
 2413 0112 9B6B     		ldr	r3, [r3, #56]
 2414 0114 C3F30803 		ubfx	r3, r3, #0, #9
 2415 0118 07EE103A 		vmov	s14, r3	@ int
 2416 011c B8EE477A 		vcvt.f32.u32	s14, s14
 2417 0120 9FED316A 		vldr.32	s12, .L292+8
 2418 0124 67EE867A 		vmul.f32	s15, s15, s12
 2419 0128 77EE277A 		vadd.f32	s15, s14, s15
 2420 012c B7EE007A 		vmov.f32	s14, #1.0e+0
 2421 0130 77EE877A 		vadd.f32	s15, s15, s14
 2422 0134 66EEA76A 		vmul.f32	s13, s13, s15
 2423              	.LVL226:
 2424              	.L288:
2034:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR
ARM GAS  /tmp/cc7WLoeo.s 			page 100


 2425              		.loc 1 2034 0
 2426 0138 294A     		ldr	r2, .L292
 2427              	.LVL227:
 2428 013a 936B     		ldr	r3, [r2, #56]
 2429 013c C3F34623 		ubfx	r3, r3, #9, #7
 2430 0140 07EE103A 		vmov	s14, r3	@ int
 2431 0144 B8EE477A 		vcvt.f32.u32	s14, s14
 2432 0148 B7EE006A 		vmov.f32	s12, #1.0e+0
 2433 014c 37EE067A 		vadd.f32	s14, s14, s12
 2434 0150 C6EE877A 		vdiv.f32	s15, s13, s14
 2435 0154 FCEEE77A 		vcvt.u32.f32	s15, s15
 2436 0158 C0ED007A 		vstr.32	s15, [r0]	@ int
2035:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR
 2437              		.loc 1 2035 0
 2438 015c 936B     		ldr	r3, [r2, #56]
 2439 015e C3F30643 		ubfx	r3, r3, #16, #7
 2440 0162 07EE103A 		vmov	s14, r3	@ int
 2441 0166 B8EE477A 		vcvt.f32.u32	s14, s14
 2442 016a 37EE067A 		vadd.f32	s14, s14, s12
 2443 016e C6EE877A 		vdiv.f32	s15, s13, s14
 2444 0172 FCEEE77A 		vcvt.u32.f32	s15, s15
 2445 0176 C0ED017A 		vstr.32	s15, [r0, #4]	@ int
2036:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 2446              		.loc 1 2036 0
 2447 017a 936B     		ldr	r3, [r2, #56]
 2448 017c C3F30663 		ubfx	r3, r3, #24, #7
 2449 0180 07EE903A 		vmov	s15, r3	@ int
 2450 0184 F8EE677A 		vcvt.f32.u32	s15, s15
 2451 0188 77EE867A 		vadd.f32	s15, s15, s12
 2452 018c 86EEA77A 		vdiv.f32	s14, s13, s15
 2453 0190 BCEEC77A 		vcvt.u32.f32	s14, s14
 2454 0194 80ED027A 		vstr.32	s14, [r0, #8]	@ int
 2455              	.LVL228:
 2456              	.L281:
2044:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 2457              		.loc 1 2044 0
 2458 0198 30BC     		pop	{r4, r5}
 2459              	.LCFI8:
 2460              		.cfi_remember_state
 2461              		.cfi_restore 5
 2462              		.cfi_restore 4
 2463              		.cfi_def_cfa_offset 0
 2464              	.LVL229:
 2465 019a 7047     		bx	lr
 2466              	.LVL230:
 2467              	.L286:
 2468              	.LCFI9:
 2469              		.cfi_restore_state
2027:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 2470              		.loc 1 2027 0
 2471 019c 07EE102A 		vmov	s14, r2	@ int
 2472 01a0 B8EE477A 		vcvt.f32.u32	s14, s14
 2473 01a4 9FED136A 		vldr.32	s12, .L292+20
 2474 01a8 C6EE076A 		vdiv.f32	s13, s12, s14
 2475 01ac 0C4B     		ldr	r3, .L292
 2476              	.LVL231:
 2477 01ae 9B6B     		ldr	r3, [r3, #56]
ARM GAS  /tmp/cc7WLoeo.s 			page 101


 2478 01b0 C3F30803 		ubfx	r3, r3, #0, #9
 2479 01b4 07EE103A 		vmov	s14, r3	@ int
 2480 01b8 B8EE477A 		vcvt.f32.u32	s14, s14
 2481 01bc 9FED0A6A 		vldr.32	s12, .L292+8
 2482 01c0 67EE867A 		vmul.f32	s15, s15, s12
 2483 01c4 77EE277A 		vadd.f32	s15, s14, s15
 2484 01c8 B7EE007A 		vmov.f32	s14, #1.0e+0
 2485 01cc 77EE877A 		vadd.f32	s15, s15, s14
 2486 01d0 66EEA76A 		vmul.f32	s13, s13, s15
 2487              	.LVL232:
2028:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 2488              		.loc 1 2028 0
 2489 01d4 B0E7     		b	.L288
 2490              	.LVL233:
 2491              	.L282:
2040:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_Q_Frequency = 0U;
 2492              		.loc 1 2040 0
 2493 01d6 0023     		movs	r3, #0
 2494              	.LVL234:
 2495 01d8 0360     		str	r3, [r0]
2041:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL2_Clocks->PLL2_R_Frequency = 0U;
 2496              		.loc 1 2041 0
 2497 01da 4360     		str	r3, [r0, #4]
2042:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 2498              		.loc 1 2042 0
 2499 01dc 8360     		str	r3, [r0, #8]
2044:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 2500              		.loc 1 2044 0
 2501 01de DBE7     		b	.L281
 2502              	.L293:
 2503              		.align	2
 2504              	.L292:
 2505 01e0 00440258 		.word	1476543488
 2506 01e4 0024744A 		.word	1249125376
 2507 01e8 00000039 		.word	956301312
 2508 01ec 0090D003 		.word	64000000
 2509 01f0 0024744C 		.word	1282679808
 2510 01f4 20BCBE4B 		.word	1270791200
 2511              		.cfi_endproc
 2512              	.LFE146:
 2514              		.section	.text.HAL_RCCEx_GetPLL3ClockFreq,"ax",%progbits
 2515              		.align	1
 2516              		.global	HAL_RCCEx_GetPLL3ClockFreq
 2517              		.syntax unified
 2518              		.thumb
 2519              		.thumb_func
 2520              		.fpu fpv5-d16
 2522              	HAL_RCCEx_GetPLL3ClockFreq:
 2523              	.LFB147:
2061:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t pllsource, pll3m, pll3fracen, hsivalue;
 2524              		.loc 1 2061 0
 2525              		.cfi_startproc
 2526              		@ args = 0, pretend = 0, frame = 0
 2527              		@ frame_needed = 0, uses_anonymous_args = 0
 2528              		@ link register save eliminated.
 2529              	.LVL235:
 2530 0000 30B4     		push	{r4, r5}
ARM GAS  /tmp/cc7WLoeo.s 			page 102


 2531              	.LCFI10:
 2532              		.cfi_def_cfa_offset 8
 2533              		.cfi_offset 4, -8
 2534              		.cfi_offset 5, -4
2068:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 2535              		.loc 1 2068 0
 2536 0002 7749     		ldr	r1, .L305
 2537 0004 8C6A     		ldr	r4, [r1, #40]
 2538              	.LVL236:
2069:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll3fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN;
 2539              		.loc 1 2069 0
 2540 0006 8A6A     		ldr	r2, [r1, #40]
 2541 0008 C2F30552 		ubfx	r2, r2, #20, #6
 2542              	.LVL237:
2070:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 2543              		.loc 1 2070 0
 2544 000c CD6A     		ldr	r5, [r1, #44]
 2545 000e 05F48075 		and	r5, r5, #256
 2546              	.LVL238:
2071:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 2547              		.loc 1 2071 0
 2548 0012 4B6C     		ldr	r3, [r1, #68]
 2549 0014 C3F3CC03 		ubfx	r3, r3, #3, #13
 2550 0018 03FB05F3 		mul	r3, r3, r5
 2551              	.LVL239:
2073:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 2552              		.loc 1 2073 0
 2553 001c 002A     		cmp	r2, #0
 2554 001e 00F0DA80 		beq	.L295
 2555 0022 04F00304 		and	r4, r4, #3
 2556              	.LVL240:
 2557 0026 07EE903A 		vmov	s15, r3	@ int
 2558 002a F8EE677A 		vcvt.f32.u32	s15, s15
2075:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 2559              		.loc 1 2075 0
 2560 002e 012C     		cmp	r4, #1
 2561 0030 66D0     		beq	.L297
 2562 0032 FCB1     		cbz	r4, .L298
 2563 0034 022C     		cmp	r4, #2
 2564 0036 00F0B180 		beq	.L299
2098:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 2565              		.loc 1 2098 0
 2566 003a 07EE102A 		vmov	s14, r2	@ int
 2567 003e B8EE477A 		vcvt.f32.u32	s14, s14
 2568 0042 9FED686A 		vldr.32	s12, .L305+4
 2569 0046 C6EE076A 		vdiv.f32	s13, s12, s14
 2570 004a 654B     		ldr	r3, .L305
 2571              	.LVL241:
 2572 004c 1B6C     		ldr	r3, [r3, #64]
 2573 004e C3F30803 		ubfx	r3, r3, #0, #9
 2574 0052 07EE103A 		vmov	s14, r3	@ int
 2575 0056 B8EE477A 		vcvt.f32.u32	s14, s14
 2576 005a 9FED636A 		vldr.32	s12, .L305+8
 2577 005e 67EE867A 		vmul.f32	s15, s15, s12
 2578 0062 77EE277A 		vadd.f32	s15, s14, s15
 2579 0066 B7EE007A 		vmov.f32	s14, #1.0e+0
 2580 006a 77EE877A 		vadd.f32	s15, s15, s14
ARM GAS  /tmp/cc7WLoeo.s 			page 103


 2581 006e 66EEA76A 		vmul.f32	s13, s13, s15
 2582              	.LVL242:
2099:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 2583              		.loc 1 2099 0
 2584 0072 61E0     		b	.L301
 2585              	.LVL243:
 2586              	.L298:
2079:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 2587              		.loc 1 2079 0
 2588 0074 5A4B     		ldr	r3, .L305
 2589              	.LVL244:
 2590 0076 1B68     		ldr	r3, [r3]
 2591 0078 13F0200F 		tst	r3, #32
 2592 007c 23D0     		beq	.L300
2081:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_P
 2593              		.loc 1 2081 0
 2594 007e 584C     		ldr	r4, .L305
 2595              	.LVL245:
 2596 0080 2168     		ldr	r1, [r4]
 2597 0082 C1F3C101 		ubfx	r1, r1, #3, #2
 2598 0086 594B     		ldr	r3, .L305+12
 2599 0088 CB40     		lsrs	r3, r3, r1
 2600              	.LVL246:
2082:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 2601              		.loc 1 2082 0
 2602 008a 07EE103A 		vmov	s14, r3	@ int
 2603 008e B8EE477A 		vcvt.f32.u32	s14, s14
 2604 0092 06EE902A 		vmov	s13, r2	@ int
 2605 0096 B8EE666A 		vcvt.f32.u32	s12, s13
 2606 009a C7EE066A 		vdiv.f32	s13, s14, s12
 2607 009e 236C     		ldr	r3, [r4, #64]
 2608              	.LVL247:
 2609 00a0 C3F30803 		ubfx	r3, r3, #0, #9
 2610 00a4 07EE103A 		vmov	s14, r3	@ int
 2611 00a8 B8EE477A 		vcvt.f32.u32	s14, s14
 2612 00ac 9FED4E6A 		vldr.32	s12, .L305+8
 2613 00b0 67EE867A 		vmul.f32	s15, s15, s12
 2614 00b4 77EE277A 		vadd.f32	s15, s14, s15
 2615 00b8 B7EE007A 		vmov.f32	s14, #1.0e+0
 2616 00bc 77EE877A 		vadd.f32	s15, s15, s14
 2617 00c0 66EEA76A 		vmul.f32	s13, s13, s15
 2618              	.LVL248:
 2619 00c4 38E0     		b	.L301
 2620              	.LVL249:
 2621              	.L300:
2086:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 2622              		.loc 1 2086 0
 2623 00c6 07EE102A 		vmov	s14, r2	@ int
 2624 00ca B8EE477A 		vcvt.f32.u32	s14, s14
 2625 00ce 9FED486A 		vldr.32	s12, .L305+16
 2626 00d2 C6EE076A 		vdiv.f32	s13, s12, s14
 2627 00d6 424B     		ldr	r3, .L305
 2628 00d8 1B6C     		ldr	r3, [r3, #64]
 2629 00da C3F30803 		ubfx	r3, r3, #0, #9
 2630 00de 07EE103A 		vmov	s14, r3	@ int
 2631 00e2 B8EE477A 		vcvt.f32.u32	s14, s14
 2632 00e6 9FED406A 		vldr.32	s12, .L305+8
ARM GAS  /tmp/cc7WLoeo.s 			page 104


 2633 00ea 67EE867A 		vmul.f32	s15, s15, s12
 2634 00ee 77EE277A 		vadd.f32	s15, s14, s15
 2635 00f2 B7EE007A 		vmov.f32	s14, #1.0e+0
 2636 00f6 77EE877A 		vadd.f32	s15, s15, s14
 2637 00fa 66EEA76A 		vmul.f32	s13, s13, s15
 2638              	.LVL250:
 2639 00fe 1BE0     		b	.L301
 2640              	.LVL251:
 2641              	.L297:
2090:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 2642              		.loc 1 2090 0
 2643 0100 07EE102A 		vmov	s14, r2	@ int
 2644 0104 B8EE477A 		vcvt.f32.u32	s14, s14
 2645 0108 9FED366A 		vldr.32	s12, .L305+4
 2646 010c C6EE076A 		vdiv.f32	s13, s12, s14
 2647 0110 334B     		ldr	r3, .L305
 2648              	.LVL252:
 2649 0112 1B6C     		ldr	r3, [r3, #64]
 2650 0114 C3F30803 		ubfx	r3, r3, #0, #9
 2651 0118 07EE103A 		vmov	s14, r3	@ int
 2652 011c B8EE477A 		vcvt.f32.u32	s14, s14
 2653 0120 9FED316A 		vldr.32	s12, .L305+8
 2654 0124 67EE867A 		vmul.f32	s15, s15, s12
 2655 0128 77EE277A 		vadd.f32	s15, s14, s15
 2656 012c B7EE007A 		vmov.f32	s14, #1.0e+0
 2657 0130 77EE877A 		vadd.f32	s15, s15, s14
 2658 0134 66EEA76A 		vmul.f32	s13, s13, s15
 2659              	.LVL253:
 2660              	.L301:
2101:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR
 2661              		.loc 1 2101 0
 2662 0138 294A     		ldr	r2, .L305
 2663              	.LVL254:
 2664 013a 136C     		ldr	r3, [r2, #64]
 2665 013c C3F34623 		ubfx	r3, r3, #9, #7
 2666 0140 07EE103A 		vmov	s14, r3	@ int
 2667 0144 B8EE477A 		vcvt.f32.u32	s14, s14
 2668 0148 B7EE006A 		vmov.f32	s12, #1.0e+0
 2669 014c 37EE067A 		vadd.f32	s14, s14, s12
 2670 0150 C6EE877A 		vdiv.f32	s15, s13, s14
 2671 0154 FCEEE77A 		vcvt.u32.f32	s15, s15
 2672 0158 C0ED007A 		vstr.32	s15, [r0]	@ int
2102:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR
 2673              		.loc 1 2102 0
 2674 015c 136C     		ldr	r3, [r2, #64]
 2675 015e C3F30643 		ubfx	r3, r3, #16, #7
 2676 0162 07EE103A 		vmov	s14, r3	@ int
 2677 0166 B8EE477A 		vcvt.f32.u32	s14, s14
 2678 016a 37EE067A 		vadd.f32	s14, s14, s12
 2679 016e C6EE877A 		vdiv.f32	s15, s13, s14
 2680 0172 FCEEE77A 		vcvt.u32.f32	s15, s15
 2681 0176 C0ED017A 		vstr.32	s15, [r0, #4]	@ int
2103:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 2682              		.loc 1 2103 0
 2683 017a 136C     		ldr	r3, [r2, #64]
 2684 017c C3F30663 		ubfx	r3, r3, #24, #7
 2685 0180 07EE903A 		vmov	s15, r3	@ int
ARM GAS  /tmp/cc7WLoeo.s 			page 105


 2686 0184 F8EE677A 		vcvt.f32.u32	s15, s15
 2687 0188 77EE867A 		vadd.f32	s15, s15, s12
 2688 018c 86EEA77A 		vdiv.f32	s14, s13, s15
 2689 0190 BCEEC77A 		vcvt.u32.f32	s14, s14
 2690 0194 80ED027A 		vstr.32	s14, [r0, #8]	@ int
 2691              	.LVL255:
 2692              	.L294:
2112:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 2693              		.loc 1 2112 0
 2694 0198 30BC     		pop	{r4, r5}
 2695              	.LCFI11:
 2696              		.cfi_remember_state
 2697              		.cfi_restore 5
 2698              		.cfi_restore 4
 2699              		.cfi_def_cfa_offset 0
 2700              	.LVL256:
 2701 019a 7047     		bx	lr
 2702              	.LVL257:
 2703              	.L299:
 2704              	.LCFI12:
 2705              		.cfi_restore_state
2094:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 2706              		.loc 1 2094 0
 2707 019c 07EE102A 		vmov	s14, r2	@ int
 2708 01a0 B8EE477A 		vcvt.f32.u32	s14, s14
 2709 01a4 9FED136A 		vldr.32	s12, .L305+20
 2710 01a8 C6EE076A 		vdiv.f32	s13, s12, s14
 2711 01ac 0C4B     		ldr	r3, .L305
 2712              	.LVL258:
 2713 01ae 1B6C     		ldr	r3, [r3, #64]
 2714 01b0 C3F30803 		ubfx	r3, r3, #0, #9
 2715 01b4 07EE103A 		vmov	s14, r3	@ int
 2716 01b8 B8EE477A 		vcvt.f32.u32	s14, s14
 2717 01bc 9FED0A6A 		vldr.32	s12, .L305+8
 2718 01c0 67EE867A 		vmul.f32	s15, s15, s12
 2719 01c4 77EE277A 		vadd.f32	s15, s14, s15
 2720 01c8 B7EE007A 		vmov.f32	s14, #1.0e+0
 2721 01cc 77EE877A 		vadd.f32	s15, s15, s14
 2722 01d0 66EEA76A 		vmul.f32	s13, s13, s15
 2723              	.LVL259:
2095:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 2724              		.loc 1 2095 0
 2725 01d4 B0E7     		b	.L301
 2726              	.LVL260:
 2727              	.L295:
2107:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_Q_Frequency = 0U;
 2728              		.loc 1 2107 0
 2729 01d6 0023     		movs	r3, #0
 2730              	.LVL261:
 2731 01d8 0360     		str	r3, [r0]
2108:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL3_Clocks->PLL3_R_Frequency = 0U;
 2732              		.loc 1 2108 0
 2733 01da 4360     		str	r3, [r0, #4]
2109:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 2734              		.loc 1 2109 0
 2735 01dc 8360     		str	r3, [r0, #8]
2112:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/cc7WLoeo.s 			page 106


 2736              		.loc 1 2112 0
 2737 01de DBE7     		b	.L294
 2738              	.L306:
 2739              		.align	2
 2740              	.L305:
 2741 01e0 00440258 		.word	1476543488
 2742 01e4 0024744A 		.word	1249125376
 2743 01e8 00000039 		.word	956301312
 2744 01ec 0090D003 		.word	64000000
 2745 01f0 0024744C 		.word	1282679808
 2746 01f4 20BCBE4B 		.word	1270791200
 2747              		.cfi_endproc
 2748              	.LFE147:
 2750              		.section	.text.HAL_RCCEx_GetPLL1ClockFreq,"ax",%progbits
 2751              		.align	1
 2752              		.global	HAL_RCCEx_GetPLL1ClockFreq
 2753              		.syntax unified
 2754              		.thumb
 2755              		.thumb_func
 2756              		.fpu fpv5-d16
 2758              	HAL_RCCEx_GetPLL1ClockFreq:
 2759              	.LFB148:
2129:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t pllsource, pll1m, pll1fracen, hsivalue;
 2760              		.loc 1 2129 0
 2761              		.cfi_startproc
 2762              		@ args = 0, pretend = 0, frame = 0
 2763              		@ frame_needed = 0, uses_anonymous_args = 0
 2764              		@ link register save eliminated.
 2765              	.LVL262:
 2766 0000 30B4     		push	{r4, r5}
 2767              	.LCFI13:
 2768              		.cfi_def_cfa_offset 8
 2769              		.cfi_offset 4, -8
 2770              		.cfi_offset 5, -4
2133:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 2771              		.loc 1 2133 0
 2772 0002 7749     		ldr	r1, .L318
 2773 0004 8C6A     		ldr	r4, [r1, #40]
 2774              	.LVL263:
2134:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 2775              		.loc 1 2134 0
 2776 0006 8A6A     		ldr	r2, [r1, #40]
 2777 0008 C2F30512 		ubfx	r2, r2, #4, #6
 2778              	.LVL264:
2135:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 2779              		.loc 1 2135 0
 2780 000c CD6A     		ldr	r5, [r1, #44]
 2781 000e 05F00105 		and	r5, r5, #1
 2782              	.LVL265:
2136:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 2783              		.loc 1 2136 0
 2784 0012 4B6B     		ldr	r3, [r1, #52]
 2785 0014 C3F3CC03 		ubfx	r3, r3, #3, #13
 2786 0018 03FB05F3 		mul	r3, r3, r5
 2787              	.LVL266:
2138:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 2788              		.loc 1 2138 0
ARM GAS  /tmp/cc7WLoeo.s 			page 107


 2789 001c 002A     		cmp	r2, #0
 2790 001e 00F0DA80 		beq	.L308
 2791 0022 04F00304 		and	r4, r4, #3
 2792              	.LVL267:
 2793 0026 07EE903A 		vmov	s15, r3	@ int
 2794 002a F8EE677A 		vcvt.f32.u32	s15, s15
2140:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 2795              		.loc 1 2140 0
 2796 002e 012C     		cmp	r4, #1
 2797 0030 66D0     		beq	.L310
 2798 0032 FCB1     		cbz	r4, .L311
 2799 0034 022C     		cmp	r4, #2
 2800 0036 00F0B180 		beq	.L312
2164:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 2801              		.loc 1 2164 0
 2802 003a 07EE102A 		vmov	s14, r2	@ int
 2803 003e B8EE477A 		vcvt.f32.u32	s14, s14
 2804 0042 9FED686A 		vldr.32	s12, .L318+4
 2805 0046 C6EE076A 		vdiv.f32	s13, s12, s14
 2806 004a 654B     		ldr	r3, .L318
 2807              	.LVL268:
 2808 004c 1B6B     		ldr	r3, [r3, #48]
 2809 004e C3F30803 		ubfx	r3, r3, #0, #9
 2810 0052 07EE103A 		vmov	s14, r3	@ int
 2811 0056 B8EE477A 		vcvt.f32.u32	s14, s14
 2812 005a 9FED636A 		vldr.32	s12, .L318+8
 2813 005e 67EE867A 		vmul.f32	s15, s15, s12
 2814 0062 77EE277A 		vadd.f32	s15, s14, s15
 2815 0066 B7EE007A 		vmov.f32	s14, #1.0e+0
 2816 006a 77EE877A 		vadd.f32	s15, s15, s14
 2817 006e 66EEA76A 		vmul.f32	s13, s13, s15
 2818              	.LVL269:
2165:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 2819              		.loc 1 2165 0
 2820 0072 61E0     		b	.L314
 2821              	.LVL270:
 2822              	.L311:
2145:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 2823              		.loc 1 2145 0
 2824 0074 5A4B     		ldr	r3, .L318
 2825              	.LVL271:
 2826 0076 1B68     		ldr	r3, [r3]
 2827 0078 13F0200F 		tst	r3, #32
 2828 007c 23D0     		beq	.L313
2147:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 2829              		.loc 1 2147 0
 2830 007e 584C     		ldr	r4, .L318
 2831              	.LVL272:
 2832 0080 2168     		ldr	r1, [r4]
 2833 0082 C1F3C101 		ubfx	r1, r1, #3, #2
 2834 0086 594B     		ldr	r3, .L318+12
 2835 0088 CB40     		lsrs	r3, r3, r1
 2836              	.LVL273:
2148:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 2837              		.loc 1 2148 0
 2838 008a 07EE103A 		vmov	s14, r3	@ int
 2839 008e B8EE477A 		vcvt.f32.u32	s14, s14
ARM GAS  /tmp/cc7WLoeo.s 			page 108


 2840 0092 06EE902A 		vmov	s13, r2	@ int
 2841 0096 B8EE666A 		vcvt.f32.u32	s12, s13
 2842 009a C7EE066A 		vdiv.f32	s13, s14, s12
 2843 009e 236B     		ldr	r3, [r4, #48]
 2844              	.LVL274:
 2845 00a0 C3F30803 		ubfx	r3, r3, #0, #9
 2846 00a4 07EE103A 		vmov	s14, r3	@ int
 2847 00a8 B8EE477A 		vcvt.f32.u32	s14, s14
 2848 00ac 9FED4E6A 		vldr.32	s12, .L318+8
 2849 00b0 67EE867A 		vmul.f32	s15, s15, s12
 2850 00b4 77EE277A 		vadd.f32	s15, s14, s15
 2851 00b8 B7EE007A 		vmov.f32	s14, #1.0e+0
 2852 00bc 77EE877A 		vadd.f32	s15, s15, s14
 2853 00c0 66EEA76A 		vmul.f32	s13, s13, s15
 2854              	.LVL275:
 2855 00c4 38E0     		b	.L314
 2856              	.LVL276:
 2857              	.L313:
2152:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 2858              		.loc 1 2152 0
 2859 00c6 07EE102A 		vmov	s14, r2	@ int
 2860 00ca B8EE477A 		vcvt.f32.u32	s14, s14
 2861 00ce 9FED486A 		vldr.32	s12, .L318+16
 2862 00d2 C6EE076A 		vdiv.f32	s13, s12, s14
 2863 00d6 424B     		ldr	r3, .L318
 2864 00d8 1B6B     		ldr	r3, [r3, #48]
 2865 00da C3F30803 		ubfx	r3, r3, #0, #9
 2866 00de 07EE103A 		vmov	s14, r3	@ int
 2867 00e2 B8EE477A 		vcvt.f32.u32	s14, s14
 2868 00e6 9FED406A 		vldr.32	s12, .L318+8
 2869 00ea 67EE867A 		vmul.f32	s15, s15, s12
 2870 00ee 77EE277A 		vadd.f32	s15, s14, s15
 2871 00f2 B7EE007A 		vmov.f32	s14, #1.0e+0
 2872 00f6 77EE877A 		vadd.f32	s15, s15, s14
 2873 00fa 66EEA76A 		vmul.f32	s13, s13, s15
 2874              	.LVL277:
 2875 00fe 1BE0     		b	.L314
 2876              	.LVL278:
 2877              	.L310:
2156:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 2878              		.loc 1 2156 0
 2879 0100 07EE102A 		vmov	s14, r2	@ int
 2880 0104 B8EE477A 		vcvt.f32.u32	s14, s14
 2881 0108 9FED366A 		vldr.32	s12, .L318+4
 2882 010c C6EE076A 		vdiv.f32	s13, s12, s14
 2883 0110 334B     		ldr	r3, .L318
 2884              	.LVL279:
 2885 0112 1B6B     		ldr	r3, [r3, #48]
 2886 0114 C3F30803 		ubfx	r3, r3, #0, #9
 2887 0118 07EE103A 		vmov	s14, r3	@ int
 2888 011c B8EE477A 		vcvt.f32.u32	s14, s14
 2889 0120 9FED316A 		vldr.32	s12, .L318+8
 2890 0124 67EE867A 		vmul.f32	s15, s15, s12
 2891 0128 77EE277A 		vadd.f32	s15, s14, s15
 2892 012c B7EE007A 		vmov.f32	s14, #1.0e+0
 2893 0130 77EE877A 		vadd.f32	s15, s15, s14
 2894 0134 66EEA76A 		vmul.f32	s13, s13, s15
ARM GAS  /tmp/cc7WLoeo.s 			page 109


 2895              	.LVL280:
 2896              	.L314:
2168:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR
 2897              		.loc 1 2168 0
 2898 0138 294A     		ldr	r2, .L318
 2899              	.LVL281:
 2900 013a 136B     		ldr	r3, [r2, #48]
 2901 013c C3F34623 		ubfx	r3, r3, #9, #7
 2902 0140 07EE103A 		vmov	s14, r3	@ int
 2903 0144 B8EE477A 		vcvt.f32.u32	s14, s14
 2904 0148 B7EE006A 		vmov.f32	s12, #1.0e+0
 2905 014c 37EE067A 		vadd.f32	s14, s14, s12
 2906 0150 C6EE877A 		vdiv.f32	s15, s13, s14
 2907 0154 FCEEE77A 		vcvt.u32.f32	s15, s15
 2908 0158 C0ED007A 		vstr.32	s15, [r0]	@ int
2169:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR
 2909              		.loc 1 2169 0
 2910 015c 136B     		ldr	r3, [r2, #48]
 2911 015e C3F30643 		ubfx	r3, r3, #16, #7
 2912 0162 07EE103A 		vmov	s14, r3	@ int
 2913 0166 B8EE477A 		vcvt.f32.u32	s14, s14
 2914 016a 37EE067A 		vadd.f32	s14, s14, s12
 2915 016e C6EE877A 		vdiv.f32	s15, s13, s14
 2916 0172 FCEEE77A 		vcvt.u32.f32	s15, s15
 2917 0176 C0ED017A 		vstr.32	s15, [r0, #4]	@ int
2170:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 2918              		.loc 1 2170 0
 2919 017a 136B     		ldr	r3, [r2, #48]
 2920 017c C3F30663 		ubfx	r3, r3, #24, #7
 2921 0180 07EE903A 		vmov	s15, r3	@ int
 2922 0184 F8EE677A 		vcvt.f32.u32	s15, s15
 2923 0188 77EE867A 		vadd.f32	s15, s15, s12
 2924 018c 86EEA77A 		vdiv.f32	s14, s13, s15
 2925 0190 BCEEC77A 		vcvt.u32.f32	s14, s14
 2926 0194 80ED027A 		vstr.32	s14, [r0, #8]	@ int
 2927              	.LVL282:
 2928              	.L307:
2179:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 2929              		.loc 1 2179 0
 2930 0198 30BC     		pop	{r4, r5}
 2931              	.LCFI14:
 2932              		.cfi_remember_state
 2933              		.cfi_restore 5
 2934              		.cfi_restore 4
 2935              		.cfi_def_cfa_offset 0
 2936              	.LVL283:
 2937 019a 7047     		bx	lr
 2938              	.LVL284:
 2939              	.L312:
 2940              	.LCFI15:
 2941              		.cfi_restore_state
2160:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       break;
 2942              		.loc 1 2160 0
 2943 019c 07EE102A 		vmov	s14, r2	@ int
 2944 01a0 B8EE477A 		vcvt.f32.u32	s14, s14
 2945 01a4 9FED136A 		vldr.32	s12, .L318+20
 2946 01a8 C6EE076A 		vdiv.f32	s13, s12, s14
ARM GAS  /tmp/cc7WLoeo.s 			page 110


 2947 01ac 0C4B     		ldr	r3, .L318
 2948              	.LVL285:
 2949 01ae 1B6B     		ldr	r3, [r3, #48]
 2950 01b0 C3F30803 		ubfx	r3, r3, #0, #9
 2951 01b4 07EE103A 		vmov	s14, r3	@ int
 2952 01b8 B8EE477A 		vcvt.f32.u32	s14, s14
 2953 01bc 9FED0A6A 		vldr.32	s12, .L318+8
 2954 01c0 67EE867A 		vmul.f32	s15, s15, s12
 2955 01c4 77EE277A 		vadd.f32	s15, s14, s15
 2956 01c8 B7EE007A 		vmov.f32	s14, #1.0e+0
 2957 01cc 77EE877A 		vadd.f32	s15, s15, s14
 2958 01d0 66EEA76A 		vmul.f32	s13, s13, s15
 2959              	.LVL286:
2161:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 2960              		.loc 1 2161 0
 2961 01d4 B0E7     		b	.L314
 2962              	.LVL287:
 2963              	.L308:
2174:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_Q_Frequency = 0U;
 2964              		.loc 1 2174 0
 2965 01d6 0023     		movs	r3, #0
 2966              	.LVL288:
 2967 01d8 0360     		str	r3, [r0]
2175:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     PLL1_Clocks->PLL1_R_Frequency = 0U;
 2968              		.loc 1 2175 0
 2969 01da 4360     		str	r3, [r0, #4]
2176:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 2970              		.loc 1 2176 0
 2971 01dc 8360     		str	r3, [r0, #8]
2179:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 2972              		.loc 1 2179 0
 2973 01de DBE7     		b	.L307
 2974              	.L319:
 2975              		.align	2
 2976              	.L318:
 2977 01e0 00440258 		.word	1476543488
 2978 01e4 0024744A 		.word	1249125376
 2979 01e8 00000039 		.word	956301312
 2980 01ec 0090D003 		.word	64000000
 2981 01f0 0024744C 		.word	1282679808
 2982 01f4 20BCBE4B 		.word	1270791200
 2983              		.cfi_endproc
 2984              	.LFE148:
 2986              		.section	.text.HAL_RCCEx_GetPeriphCLKFreq,"ax",%progbits
 2987              		.align	1
 2988              		.global	HAL_RCCEx_GetPeriphCLKFreq
 2989              		.syntax unified
 2990              		.thumb
 2991              		.thumb_func
 2992              		.fpu fpv5-d16
 2994              	HAL_RCCEx_GetPeriphCLKFreq:
 2995              	.LFB143:
1486:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   PLL1_ClocksTypeDef pll1_clocks;
 2996              		.loc 1 1486 0
 2997              		.cfi_startproc
 2998              		@ args = 0, pretend = 0, frame = 40
 2999              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cc7WLoeo.s 			page 111


 3000              	.LVL289:
 3001 0000 00B5     		push	{lr}
 3002              	.LCFI16:
 3003              		.cfi_def_cfa_offset 4
 3004              		.cfi_offset 14, -4
 3005 0002 8BB0     		sub	sp, sp, #44
 3006              	.LCFI17:
 3007              		.cfi_def_cfa_offset 48
1498:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 3008              		.loc 1 1498 0
 3009 0004 B0F5807F 		cmp	r0, #256
 3010 0008 19D0     		beq	.L392
1570:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 3011              		.loc 1 1570 0
 3012 000a B0F5007F 		cmp	r0, #512
 3013 000e 45D0     		beq	.L393
1642:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 3014              		.loc 1 1642 0
 3015 0010 B0F5806F 		cmp	r0, #1024
 3016 0014 76D0     		beq	.L394
1715:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 3017              		.loc 1 1715 0
 3018 0016 B0F5006F 		cmp	r0, #2048
 3019 001a 00F0AA80 		beq	.L395
1788:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 3020              		.loc 1 1788 0
 3021 001e B0F5805F 		cmp	r0, #4096
 3022 0022 00F0DD80 		beq	.L396
1859:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 3023              		.loc 1 1859 0
 3024 0026 B0F5002F 		cmp	r0, #524288
 3025 002a 00F00D81 		beq	.L397
1918:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 3026              		.loc 1 1918 0
 3027 002e B0F5803F 		cmp	r0, #65536
 3028 0032 00F03181 		beq	.L398
1947:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 3029              		.loc 1 1947 0
 3030 0036 0020     		movs	r0, #0
 3031              	.LVL290:
 3032              	.L320:
1951:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 3033              		.loc 1 1951 0
 3034 0038 0BB0     		add	sp, sp, #44
 3035              	.LCFI18:
 3036              		.cfi_remember_state
 3037              		.cfi_def_cfa_offset 4
 3038              		@ sp needed
 3039 003a 5DF804FB 		ldr	pc, [sp], #4
 3040              	.LVL291:
 3041              	.L392:
 3042              	.LCFI19:
 3043              		.cfi_restore_state
1501:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 3044              		.loc 1 1501 0
 3045 003e A04B     		ldr	r3, .L412
 3046 0040 1B6D     		ldr	r3, [r3, #80]
ARM GAS  /tmp/cc7WLoeo.s 			page 112


 3047 0042 03F00703 		and	r3, r3, #7
 3048              	.LVL292:
1503:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 3049              		.loc 1 1503 0
 3050 0046 042B     		cmp	r3, #4
 3051 0048 00F23881 		bhi	.L363
 3052 004c DFE803F0 		tbb	[pc, r3]
 3053              	.L324:
 3054 0050 05       		.byte	(.L323-.L324)/2
 3055 0051 0A       		.byte	(.L325-.L324)/2
 3056 0052 0F       		.byte	(.L326-.L324)/2
 3057 0053 03       		.byte	(.L327-.L324)/2
 3058 0054 14       		.byte	(.L328-.L324)/2
 3059 0055 00       		.p2align 1
 3060              	.L327:
1559:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3061              		.loc 1 1559 0
 3062 0056 9B48     		ldr	r0, .L412+4
 3063              	.LVL293:
 3064 0058 EEE7     		b	.L320
 3065              	.LVL294:
 3066              	.L323:
1507:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
 3067              		.loc 1 1507 0
 3068 005a 07A8     		add	r0, sp, #28
 3069              	.LVL295:
 3070 005c FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
 3071              	.LVL296:
1508:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3072              		.loc 1 1508 0
 3073 0060 0898     		ldr	r0, [sp, #32]
 3074              	.LVL297:
1509:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3075              		.loc 1 1509 0
 3076 0062 E9E7     		b	.L320
 3077              	.LVL298:
 3078              	.L325:
1513:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
 3079              		.loc 1 1513 0
 3080 0064 04A8     		add	r0, sp, #16
 3081              	.LVL299:
 3082 0066 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
 3083              	.LVL300:
1514:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3084              		.loc 1 1514 0
 3085 006a 0498     		ldr	r0, [sp, #16]
 3086              	.LVL301:
1515:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3087              		.loc 1 1515 0
 3088 006c E4E7     		b	.L320
 3089              	.LVL302:
 3090              	.L326:
1520:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
 3091              		.loc 1 1520 0
 3092 006e 01A8     		add	r0, sp, #4
 3093              	.LVL303:
 3094 0070 FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
ARM GAS  /tmp/cc7WLoeo.s 			page 113


 3095              	.LVL304:
1521:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3096              		.loc 1 1521 0
 3097 0074 0198     		ldr	r0, [sp, #4]
 3098              	.LVL305:
1522:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3099              		.loc 1 1522 0
 3100 0076 DFE7     		b	.L320
 3101              	.LVL306:
 3102              	.L328:
1528:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 3103              		.loc 1 1528 0
 3104 0078 914B     		ldr	r3, .L412
 3105              	.LVL307:
 3106 007a DB6C     		ldr	r3, [r3, #76]
 3107              	.LVL308:
1530:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
 3108              		.loc 1 1530 0
 3109 007c 13F04053 		ands	r3, r3, #805306368
 3110              	.LVL309:
 3111 0080 01D1     		bne	.L399
1533:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 3112              		.loc 1 1533 0
 3113 0082 9148     		ldr	r0, .L412+8
 3114              	.LVL310:
 3115 0084 D8E7     		b	.L320
 3116              	.LVL311:
 3117              	.L399:
1536:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
 3118              		.loc 1 1536 0
 3119 0086 B3F1805F 		cmp	r3, #268435456
 3120 008a 00F02181 		beq	.L365
1542:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
 3121              		.loc 1 1542 0
 3122 008e B3F1005F 		cmp	r3, #536870912
 3123 0092 01D0     		beq	.L400
1551:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 3124              		.loc 1 1551 0
 3125 0094 0020     		movs	r0, #0
 3126              	.LVL312:
 3127 0096 CFE7     		b	.L320
 3128              	.LVL313:
 3129              	.L400:
1545:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 3130              		.loc 1 1545 0
 3131 0098 8C48     		ldr	r0, .L412+12
 3132              	.LVL314:
 3133 009a CDE7     		b	.L320
 3134              	.LVL315:
 3135              	.L393:
1573:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 3136              		.loc 1 1573 0
 3137 009c 884B     		ldr	r3, .L412
 3138 009e 1B6D     		ldr	r3, [r3, #80]
 3139 00a0 03F4E073 		and	r3, r3, #448
 3140              	.LVL316:
1575:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
ARM GAS  /tmp/cc7WLoeo.s 			page 114


 3141              		.loc 1 1575 0
 3142 00a4 802B     		cmp	r3, #128
 3143 00a6 1DD0     		beq	.L330
 3144 00a8 08D8     		bhi	.L331
 3145 00aa B3B1     		cbz	r3, .L332
 3146 00ac 402B     		cmp	r3, #64
 3147 00ae 40F01181 		bne	.L367
1585:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
 3148              		.loc 1 1585 0
 3149 00b2 04A8     		add	r0, sp, #16
 3150              	.LVL317:
 3151 00b4 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
 3152              	.LVL318:
1586:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3153              		.loc 1 1586 0
 3154 00b8 0498     		ldr	r0, [sp, #16]
 3155              	.LVL319:
1587:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3156              		.loc 1 1587 0
 3157 00ba BDE7     		b	.L320
 3158              	.LVL320:
 3159              	.L331:
1575:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 3160              		.loc 1 1575 0
 3161 00bc C02B     		cmp	r3, #192
 3162 00be 0AD0     		beq	.L334
 3163 00c0 B3F5807F 		cmp	r3, #256
 3164 00c4 40F00681 		bne	.L367
1600:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 3165              		.loc 1 1600 0
 3166 00c8 7D4B     		ldr	r3, .L412
 3167              	.LVL321:
 3168 00ca DB6C     		ldr	r3, [r3, #76]
 3169              	.LVL322:
1602:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
 3170              		.loc 1 1602 0
 3171 00cc 13F04053 		ands	r3, r3, #805306368
 3172              	.LVL323:
 3173 00d0 0DD1     		bne	.L401
1605:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 3174              		.loc 1 1605 0
 3175 00d2 7D48     		ldr	r0, .L412+8
 3176              	.LVL324:
 3177 00d4 B0E7     		b	.L320
 3178              	.LVL325:
 3179              	.L334:
1631:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3180              		.loc 1 1631 0
 3181 00d6 7B48     		ldr	r0, .L412+4
 3182              	.LVL326:
 3183 00d8 AEE7     		b	.L320
 3184              	.LVL327:
 3185              	.L332:
1579:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
 3186              		.loc 1 1579 0
 3187 00da 07A8     		add	r0, sp, #28
 3188              	.LVL328:
ARM GAS  /tmp/cc7WLoeo.s 			page 115


 3189 00dc FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
 3190              	.LVL329:
1580:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3191              		.loc 1 1580 0
 3192 00e0 0898     		ldr	r0, [sp, #32]
 3193              	.LVL330:
1581:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3194              		.loc 1 1581 0
 3195 00e2 A9E7     		b	.L320
 3196              	.LVL331:
 3197              	.L330:
1592:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
 3198              		.loc 1 1592 0
 3199 00e4 01A8     		add	r0, sp, #4
 3200              	.LVL332:
 3201 00e6 FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
 3202              	.LVL333:
1593:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3203              		.loc 1 1593 0
 3204 00ea 0198     		ldr	r0, [sp, #4]
 3205              	.LVL334:
1594:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3206              		.loc 1 1594 0
 3207 00ec A4E7     		b	.L320
 3208              	.LVL335:
 3209              	.L401:
1608:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
 3210              		.loc 1 1608 0
 3211 00ee B3F1805F 		cmp	r3, #268435456
 3212 00f2 00F0F180 		beq	.L369
1614:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
 3213              		.loc 1 1614 0
 3214 00f6 B3F1005F 		cmp	r3, #536870912
 3215 00fa 01D0     		beq	.L402
1623:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 3216              		.loc 1 1623 0
 3217 00fc 0020     		movs	r0, #0
 3218              	.LVL336:
 3219 00fe 9BE7     		b	.L320
 3220              	.LVL337:
 3221              	.L402:
1617:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 3222              		.loc 1 1617 0
 3223 0100 7248     		ldr	r0, .L412+12
 3224              	.LVL338:
 3225 0102 99E7     		b	.L320
 3226              	.LVL339:
 3227              	.L394:
1645:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 3228              		.loc 1 1645 0
 3229 0104 6E4B     		ldr	r3, .L412
 3230 0106 9B6D     		ldr	r3, [r3, #88]
 3231 0108 03F46003 		and	r3, r3, #14680064
 3232              	.LVL340:
1647:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 3233              		.loc 1 1647 0
 3234 010c B3F5800F 		cmp	r3, #4194304
ARM GAS  /tmp/cc7WLoeo.s 			page 116


 3235 0110 1FD0     		beq	.L337
 3236 0112 09D8     		bhi	.L338
 3237 0114 C3B1     		cbz	r3, .L339
 3238 0116 B3F5001F 		cmp	r3, #2097152
 3239 011a 40F0DF80 		bne	.L371
1657:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
 3240              		.loc 1 1657 0
 3241 011e 04A8     		add	r0, sp, #16
 3242              	.LVL341:
 3243 0120 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
 3244              	.LVL342:
1658:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3245              		.loc 1 1658 0
 3246 0124 0498     		ldr	r0, [sp, #16]
 3247              	.LVL343:
1659:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3248              		.loc 1 1659 0
 3249 0126 87E7     		b	.L320
 3250              	.LVL344:
 3251              	.L338:
1647:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 3252              		.loc 1 1647 0
 3253 0128 B3F5C00F 		cmp	r3, #6291456
 3254 012c 0AD0     		beq	.L341
 3255 012e B3F5000F 		cmp	r3, #8388608
 3256 0132 40F0D380 		bne	.L371
1672:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 3257              		.loc 1 1672 0
 3258 0136 624B     		ldr	r3, .L412
 3259              	.LVL345:
 3260 0138 DB6C     		ldr	r3, [r3, #76]
 3261              	.LVL346:
1674:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
 3262              		.loc 1 1674 0
 3263 013a 13F04053 		ands	r3, r3, #805306368
 3264              	.LVL347:
 3265 013e 0DD1     		bne	.L403
1677:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 3266              		.loc 1 1677 0
 3267 0140 6148     		ldr	r0, .L412+8
 3268              	.LVL348:
 3269 0142 79E7     		b	.L320
 3270              	.LVL349:
 3271              	.L341:
1703:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3272              		.loc 1 1703 0
 3273 0144 5F48     		ldr	r0, .L412+4
 3274              	.LVL350:
 3275 0146 77E7     		b	.L320
 3276              	.LVL351:
 3277              	.L339:
1651:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
 3278              		.loc 1 1651 0
 3279 0148 07A8     		add	r0, sp, #28
 3280              	.LVL352:
 3281 014a FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
 3282              	.LVL353:
ARM GAS  /tmp/cc7WLoeo.s 			page 117


1652:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3283              		.loc 1 1652 0
 3284 014e 0898     		ldr	r0, [sp, #32]
 3285              	.LVL354:
1653:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3286              		.loc 1 1653 0
 3287 0150 72E7     		b	.L320
 3288              	.LVL355:
 3289              	.L337:
1664:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
 3290              		.loc 1 1664 0
 3291 0152 01A8     		add	r0, sp, #4
 3292              	.LVL356:
 3293 0154 FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
 3294              	.LVL357:
1665:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3295              		.loc 1 1665 0
 3296 0158 0198     		ldr	r0, [sp, #4]
 3297              	.LVL358:
1666:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3298              		.loc 1 1666 0
 3299 015a 6DE7     		b	.L320
 3300              	.LVL359:
 3301              	.L403:
1680:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
 3302              		.loc 1 1680 0
 3303 015c B3F1805F 		cmp	r3, #268435456
 3304 0160 00F0BE80 		beq	.L373
1686:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
 3305              		.loc 1 1686 0
 3306 0164 B3F1005F 		cmp	r3, #536870912
 3307 0168 01D0     		beq	.L404
1695:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 3308              		.loc 1 1695 0
 3309 016a 0020     		movs	r0, #0
 3310              	.LVL360:
 3311 016c 64E7     		b	.L320
 3312              	.LVL361:
 3313              	.L404:
1689:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 3314              		.loc 1 1689 0
 3315 016e 5748     		ldr	r0, .L412+12
 3316              	.LVL362:
 3317 0170 62E7     		b	.L320
 3318              	.LVL363:
 3319              	.L395:
1718:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 3320              		.loc 1 1718 0
 3321 0172 534B     		ldr	r3, .L412
 3322 0174 9B6D     		ldr	r3, [r3, #88]
 3323 0176 03F0E063 		and	r3, r3, #117440512
 3324              	.LVL364:
1720:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 3325              		.loc 1 1720 0
 3326 017a B3F1007F 		cmp	r3, #33554432
 3327 017e 1FD0     		beq	.L344
 3328 0180 09D8     		bhi	.L345
ARM GAS  /tmp/cc7WLoeo.s 			page 118


 3329 0182 C3B1     		cbz	r3, .L346
 3330 0184 B3F1807F 		cmp	r3, #16777216
 3331 0188 40F0AC80 		bne	.L375
1730:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
 3332              		.loc 1 1730 0
 3333 018c 04A8     		add	r0, sp, #16
 3334              	.LVL365:
 3335 018e FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
 3336              	.LVL366:
1731:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3337              		.loc 1 1731 0
 3338 0192 0498     		ldr	r0, [sp, #16]
 3339              	.LVL367:
1732:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3340              		.loc 1 1732 0
 3341 0194 50E7     		b	.L320
 3342              	.LVL368:
 3343              	.L345:
1720:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 3344              		.loc 1 1720 0
 3345 0196 B3F1407F 		cmp	r3, #50331648
 3346 019a 0AD0     		beq	.L348
 3347 019c B3F1806F 		cmp	r3, #67108864
 3348 01a0 40F0A080 		bne	.L375
1745:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 3349              		.loc 1 1745 0
 3350 01a4 464B     		ldr	r3, .L412
 3351              	.LVL369:
 3352 01a6 DB6C     		ldr	r3, [r3, #76]
 3353              	.LVL370:
1747:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
 3354              		.loc 1 1747 0
 3355 01a8 13F04053 		ands	r3, r3, #805306368
 3356              	.LVL371:
 3357 01ac 0DD1     		bne	.L405
1750:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 3358              		.loc 1 1750 0
 3359 01ae 4648     		ldr	r0, .L412+8
 3360              	.LVL372:
 3361 01b0 42E7     		b	.L320
 3362              	.LVL373:
 3363              	.L348:
1776:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3364              		.loc 1 1776 0
 3365 01b2 4448     		ldr	r0, .L412+4
 3366              	.LVL374:
 3367 01b4 40E7     		b	.L320
 3368              	.LVL375:
 3369              	.L346:
1724:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
 3370              		.loc 1 1724 0
 3371 01b6 07A8     		add	r0, sp, #28
 3372              	.LVL376:
 3373 01b8 FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
 3374              	.LVL377:
1725:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3375              		.loc 1 1725 0
ARM GAS  /tmp/cc7WLoeo.s 			page 119


 3376 01bc 0898     		ldr	r0, [sp, #32]
 3377              	.LVL378:
1726:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3378              		.loc 1 1726 0
 3379 01be 3BE7     		b	.L320
 3380              	.LVL379:
 3381              	.L344:
1737:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
 3382              		.loc 1 1737 0
 3383 01c0 01A8     		add	r0, sp, #4
 3384              	.LVL380:
 3385 01c2 FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
 3386              	.LVL381:
1738:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3387              		.loc 1 1738 0
 3388 01c6 0198     		ldr	r0, [sp, #4]
 3389              	.LVL382:
1739:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3390              		.loc 1 1739 0
 3391 01c8 36E7     		b	.L320
 3392              	.LVL383:
 3393              	.L405:
1753:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
 3394              		.loc 1 1753 0
 3395 01ca B3F1805F 		cmp	r3, #268435456
 3396 01ce 00F08B80 		beq	.L377
1759:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
 3397              		.loc 1 1759 0
 3398 01d2 B3F1005F 		cmp	r3, #536870912
 3399 01d6 01D0     		beq	.L406
1768:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 3400              		.loc 1 1768 0
 3401 01d8 0020     		movs	r0, #0
 3402              	.LVL384:
 3403 01da 2DE7     		b	.L320
 3404              	.LVL385:
 3405              	.L406:
1762:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 3406              		.loc 1 1762 0
 3407 01dc 3B48     		ldr	r0, .L412+12
 3408              	.LVL386:
 3409 01de 2BE7     		b	.L320
 3410              	.LVL387:
 3411              	.L396:
1791:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 3412              		.loc 1 1791 0
 3413 01e0 374B     		ldr	r3, .L412
 3414 01e2 1B6D     		ldr	r3, [r3, #80]
 3415 01e4 03F4E043 		and	r3, r3, #28672
 3416              	.LVL388:
1793:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 3417              		.loc 1 1793 0
 3418 01e8 B3F5005F 		cmp	r3, #8192
 3419 01ec 1DD0     		beq	.L351
 3420 01ee 08D8     		bhi	.L352
 3421 01f0 B3B1     		cbz	r3, .L353
 3422 01f2 B3F5805F 		cmp	r3, #4096
ARM GAS  /tmp/cc7WLoeo.s 			page 120


 3423 01f6 79D1     		bne	.L379
1803:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
 3424              		.loc 1 1803 0
 3425 01f8 04A8     		add	r0, sp, #16
 3426              	.LVL389:
 3427 01fa FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
 3428              	.LVL390:
1804:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3429              		.loc 1 1804 0
 3430 01fe 0498     		ldr	r0, [sp, #16]
 3431              	.LVL391:
1805:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3432              		.loc 1 1805 0
 3433 0200 1AE7     		b	.L320
 3434              	.LVL392:
 3435              	.L352:
1793:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 3436              		.loc 1 1793 0
 3437 0202 B3F5405F 		cmp	r3, #12288
 3438 0206 09D0     		beq	.L355
 3439 0208 B3F5804F 		cmp	r3, #16384
 3440 020c 6ED1     		bne	.L379
1818:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 3441              		.loc 1 1818 0
 3442 020e 2C4B     		ldr	r3, .L412
 3443              	.LVL393:
 3444 0210 DB6C     		ldr	r3, [r3, #76]
 3445              	.LVL394:
1820:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
 3446              		.loc 1 1820 0
 3447 0212 13F04053 		ands	r3, r3, #805306368
 3448              	.LVL395:
 3449 0216 0DD1     		bne	.L407
1823:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 3450              		.loc 1 1823 0
 3451 0218 2B48     		ldr	r0, .L412+8
 3452              	.LVL396:
 3453 021a 0DE7     		b	.L320
 3454              	.LVL397:
 3455              	.L355:
1849:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3456              		.loc 1 1849 0
 3457 021c 2948     		ldr	r0, .L412+4
 3458              	.LVL398:
 3459 021e 0BE7     		b	.L320
 3460              	.LVL399:
 3461              	.L353:
1797:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
 3462              		.loc 1 1797 0
 3463 0220 07A8     		add	r0, sp, #28
 3464              	.LVL400:
 3465 0222 FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
 3466              	.LVL401:
1798:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3467              		.loc 1 1798 0
 3468 0226 0898     		ldr	r0, [sp, #32]
 3469              	.LVL402:
ARM GAS  /tmp/cc7WLoeo.s 			page 121


1799:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3470              		.loc 1 1799 0
 3471 0228 06E7     		b	.L320
 3472              	.LVL403:
 3473              	.L351:
1810:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_P_Frequency;
 3474              		.loc 1 1810 0
 3475 022a 01A8     		add	r0, sp, #4
 3476              	.LVL404:
 3477 022c FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
 3478              	.LVL405:
1811:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3479              		.loc 1 1811 0
 3480 0230 0198     		ldr	r0, [sp, #4]
 3481              	.LVL406:
1812:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3482              		.loc 1 1812 0
 3483 0232 01E7     		b	.L320
 3484              	.LVL407:
 3485              	.L407:
1826:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
 3486              		.loc 1 1826 0
 3487 0234 B3F1805F 		cmp	r3, #268435456
 3488 0238 5AD0     		beq	.L381
1832:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
 3489              		.loc 1 1832 0
 3490 023a B3F1005F 		cmp	r3, #536870912
 3491 023e 01D0     		beq	.L408
1841:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 3492              		.loc 1 1841 0
 3493 0240 0020     		movs	r0, #0
 3494              	.LVL408:
 3495 0242 F9E6     		b	.L320
 3496              	.LVL409:
 3497              	.L408:
1835:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 3498              		.loc 1 1835 0
 3499 0244 2148     		ldr	r0, .L412+12
 3500              	.LVL410:
 3501 0246 F7E6     		b	.L320
 3502              	.LVL411:
 3503              	.L397:
1862:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 3504              		.loc 1 1862 0
 3505 0248 1D4B     		ldr	r3, .L412
 3506 024a 9B6D     		ldr	r3, [r3, #88]
 3507 024c 03F44033 		and	r3, r3, #196608
 3508              	.LVL412:
1864:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 3509              		.loc 1 1864 0
 3510 0250 B3F5803F 		cmp	r3, #65536
 3511 0254 0AD0     		beq	.L358
 3512 0256 B3F5003F 		cmp	r3, #131072
 3513 025a 0CD0     		beq	.L359
 3514 025c 0BB1     		cbz	r3, .L409
1913:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3515              		.loc 1 1913 0
ARM GAS  /tmp/cc7WLoeo.s 			page 122


 3516 025e 0020     		movs	r0, #0
 3517              	.LVL413:
 3518 0260 EAE6     		b	.L320
 3519              	.LVL414:
 3520              	.L409:
1868:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_P_Frequency;
 3521              		.loc 1 1868 0
 3522 0262 04A8     		add	r0, sp, #16
 3523              	.LVL415:
 3524 0264 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
 3525              	.LVL416:
1869:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3526              		.loc 1 1869 0
 3527 0268 0498     		ldr	r0, [sp, #16]
 3528              	.LVL417:
1870:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3529              		.loc 1 1870 0
 3530 026a E5E6     		b	.L320
 3531              	.LVL418:
 3532              	.L358:
1874:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll3_clocks.PLL3_R_Frequency;
 3533              		.loc 1 1874 0
 3534 026c 01A8     		add	r0, sp, #4
 3535              	.LVL419:
 3536 026e FFF7FEFF 		bl	HAL_RCCEx_GetPLL3ClockFreq
 3537              	.LVL420:
1875:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3538              		.loc 1 1875 0
 3539 0272 0398     		ldr	r0, [sp, #12]
 3540              	.LVL421:
1876:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3541              		.loc 1 1876 0
 3542 0274 E0E6     		b	.L320
 3543              	.LVL422:
 3544              	.L359:
1882:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 3545              		.loc 1 1882 0
 3546 0276 124B     		ldr	r3, .L412
 3547              	.LVL423:
 3548 0278 DB6C     		ldr	r3, [r3, #76]
 3549              	.LVL424:
1884:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
 3550              		.loc 1 1884 0
 3551 027a 13F04053 		ands	r3, r3, #805306368
 3552              	.LVL425:
 3553 027e 01D1     		bne	.L410
1887:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 3554              		.loc 1 1887 0
 3555 0280 1148     		ldr	r0, .L412+8
 3556              	.LVL426:
 3557 0282 D9E6     		b	.L320
 3558              	.LVL427:
 3559              	.L410:
1890:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
 3560              		.loc 1 1890 0
 3561 0284 B3F1805F 		cmp	r3, #268435456
 3562 0288 34D0     		beq	.L385
ARM GAS  /tmp/cc7WLoeo.s 			page 123


1896:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           {
 3563              		.loc 1 1896 0
 3564 028a B3F1005F 		cmp	r3, #536870912
 3565 028e 01D0     		beq	.L411
1905:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 3566              		.loc 1 1905 0
 3567 0290 0020     		movs	r0, #0
 3568              	.LVL428:
 3569 0292 D1E6     		b	.L320
 3570              	.LVL429:
 3571              	.L411:
1899:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 3572              		.loc 1 1899 0
 3573 0294 0D48     		ldr	r0, .L412+12
 3574              	.LVL430:
 3575 0296 CFE6     		b	.L320
 3576              	.LVL431:
 3577              	.L398:
1921:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 3578              		.loc 1 1921 0
 3579 0298 094B     		ldr	r3, .L412
 3580 029a DB6C     		ldr	r3, [r3, #76]
 3581              	.LVL432:
1923:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 3582              		.loc 1 1923 0
 3583 029c 13F48033 		ands	r3, r3, #65536
 3584              	.LVL433:
 3585 02a0 02D0     		beq	.L361
 3586 02a2 33B9     		cbnz	r3, .L362
1940:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3587              		.loc 1 1940 0
 3588 02a4 0020     		movs	r0, #0
 3589              	.LVL434:
1950:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 3590              		.loc 1 1950 0
 3591 02a6 C7E6     		b	.L320
 3592              	.LVL435:
 3593              	.L361:
1927:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll1_clocks.PLL1_Q_Frequency;
 3594              		.loc 1 1927 0
 3595 02a8 07A8     		add	r0, sp, #28
 3596              	.LVL436:
 3597 02aa FFF7FEFF 		bl	HAL_RCCEx_GetPLL1ClockFreq
 3598              	.LVL437:
1928:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3599              		.loc 1 1928 0
 3600 02ae 0898     		ldr	r0, [sp, #32]
 3601              	.LVL438:
1929:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3602              		.loc 1 1929 0
 3603 02b0 C2E6     		b	.L320
 3604              	.LVL439:
 3605              	.L362:
1933:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           frequency = pll2_clocks.PLL2_R_Frequency;
 3606              		.loc 1 1933 0
 3607 02b2 04A8     		add	r0, sp, #16
 3608              	.LVL440:
ARM GAS  /tmp/cc7WLoeo.s 			page 124


 3609 02b4 FFF7FEFF 		bl	HAL_RCCEx_GetPLL2ClockFreq
 3610              	.LVL441:
1934:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3611              		.loc 1 1934 0
 3612 02b8 0698     		ldr	r0, [sp, #24]
 3613              	.LVL442:
1935:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****         }
 3614              		.loc 1 1935 0
 3615 02ba BDE6     		b	.L320
 3616              	.LVL443:
 3617              	.L363:
1564:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3618              		.loc 1 1564 0
 3619 02bc 0020     		movs	r0, #0
 3620              	.LVL444:
 3621 02be BBE6     		b	.L320
 3622              	.L413:
 3623              		.align	2
 3624              	.L412:
 3625 02c0 00440258 		.word	1476543488
 3626 02c4 0080BB00 		.word	12288000
 3627 02c8 0090D003 		.word	64000000
 3628 02cc 40787D01 		.word	25000000
 3629              	.LVL445:
 3630              	.L365:
1539:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 3631              		.loc 1 1539 0
 3632 02d0 0948     		ldr	r0, .L414
 3633              	.LVL446:
 3634 02d2 B1E6     		b	.L320
 3635              	.LVL447:
 3636              	.L367:
1636:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3637              		.loc 1 1636 0
 3638 02d4 0020     		movs	r0, #0
 3639              	.LVL448:
 3640 02d6 AFE6     		b	.L320
 3641              	.LVL449:
 3642              	.L369:
1611:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 3643              		.loc 1 1611 0
 3644 02d8 0748     		ldr	r0, .L414
 3645              	.LVL450:
 3646 02da ADE6     		b	.L320
 3647              	.LVL451:
 3648              	.L371:
1709:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3649              		.loc 1 1709 0
 3650 02dc 0020     		movs	r0, #0
 3651              	.LVL452:
 3652 02de ABE6     		b	.L320
 3653              	.LVL453:
 3654              	.L373:
1683:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 3655              		.loc 1 1683 0
 3656 02e0 0548     		ldr	r0, .L414
 3657              	.LVL454:
ARM GAS  /tmp/cc7WLoeo.s 			page 125


 3658 02e2 A9E6     		b	.L320
 3659              	.LVL455:
 3660              	.L375:
1782:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3661              		.loc 1 1782 0
 3662 02e4 0020     		movs	r0, #0
 3663              	.LVL456:
 3664 02e6 A7E6     		b	.L320
 3665              	.LVL457:
 3666              	.L377:
1756:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 3667              		.loc 1 1756 0
 3668 02e8 0348     		ldr	r0, .L414
 3669              	.LVL458:
 3670 02ea A5E6     		b	.L320
 3671              	.LVL459:
 3672              	.L379:
1854:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           break;
 3673              		.loc 1 1854 0
 3674 02ec 0020     		movs	r0, #0
 3675              	.LVL460:
 3676 02ee A3E6     		b	.L320
 3677              	.LVL461:
 3678              	.L381:
1829:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 3679              		.loc 1 1829 0
 3680 02f0 0148     		ldr	r0, .L414
 3681              	.LVL462:
 3682 02f2 A1E6     		b	.L320
 3683              	.LVL463:
 3684              	.L385:
1893:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****           }
 3685              		.loc 1 1893 0
 3686 02f4 0048     		ldr	r0, .L414
 3687              	.LVL464:
 3688 02f6 9FE6     		b	.L320
 3689              	.L415:
 3690              		.align	2
 3691              	.L414:
 3692 02f8 00093D00 		.word	4000000
 3693              		.cfi_endproc
 3694              	.LFE143:
 3696              		.section	.text.HAL_RCCEx_GetD1SysClockFreq,"ax",%progbits
 3697              		.align	1
 3698              		.global	HAL_RCCEx_GetD1SysClockFreq
 3699              		.syntax unified
 3700              		.thumb
 3701              		.thumb_func
 3702              		.fpu fpv5-d16
 3704              	HAL_RCCEx_GetD1SysClockFreq:
 3705              	.LFB149:
2190:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE
 3706              		.loc 1 2190 0
 3707              		.cfi_startproc
 3708              		@ args = 0, pretend = 0, frame = 0
 3709              		@ frame_needed = 0, uses_anonymous_args = 0
 3710 0000 08B5     		push	{r3, lr}
ARM GAS  /tmp/cc7WLoeo.s 			page 126


 3711              	.LCFI20:
 3712              		.cfi_def_cfa_offset 8
 3713              		.cfi_offset 3, -8
 3714              		.cfi_offset 14, -4
2191:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   return SystemCoreClock;
 3715              		.loc 1 2191 0
 3716 0002 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 3717              	.LVL465:
 3718 0006 064B     		ldr	r3, .L418
 3719 0008 9B69     		ldr	r3, [r3, #24]
 3720 000a C3F30323 		ubfx	r3, r3, #8, #4
 3721 000e 054A     		ldr	r2, .L418+4
 3722 0010 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 3723 0012 03F01F03 		and	r3, r3, #31
 3724 0016 D840     		lsrs	r0, r0, r3
 3725 0018 034B     		ldr	r3, .L418+8
 3726 001a 1860     		str	r0, [r3]
2193:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 3727              		.loc 1 2193 0
 3728 001c 08BD     		pop	{r3, pc}
 3729              	.L419:
 3730 001e 00BF     		.align	2
 3731              	.L418:
 3732 0020 00440258 		.word	1476543488
 3733 0024 00000000 		.word	D1CorePrescTable
 3734 0028 00000000 		.word	SystemCoreClock
 3735              		.cfi_endproc
 3736              	.LFE149:
 3738              		.section	.text.HAL_RCCEx_EnableLSECSS,"ax",%progbits
 3739              		.align	1
 3740              		.global	HAL_RCCEx_EnableLSECSS
 3741              		.syntax unified
 3742              		.thumb
 3743              		.thumb_func
 3744              		.fpu fpv5-d16
 3746              	HAL_RCCEx_EnableLSECSS:
 3747              	.LFB150:
2203:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 3748              		.loc 1 2203 0
 3749              		.cfi_startproc
 3750              		@ args = 0, pretend = 0, frame = 0
 3751              		@ frame_needed = 0, uses_anonymous_args = 0
 3752              		@ link register save eliminated.
2204:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 3753              		.loc 1 2204 0
 3754 0000 024A     		ldr	r2, .L421
 3755 0002 136F     		ldr	r3, [r2, #112]
 3756 0004 43F02003 		orr	r3, r3, #32
 3757 0008 1367     		str	r3, [r2, #112]
 3758 000a 7047     		bx	lr
 3759              	.L422:
 3760              		.align	2
 3761              	.L421:
 3762 000c 00440258 		.word	1476543488
 3763              		.cfi_endproc
 3764              	.LFE150:
 3766              		.section	.text.HAL_RCCEx_DisableLSECSS,"ax",%progbits
ARM GAS  /tmp/cc7WLoeo.s 			page 127


 3767              		.align	1
 3768              		.global	HAL_RCCEx_DisableLSECSS
 3769              		.syntax unified
 3770              		.thumb
 3771              		.thumb_func
 3772              		.fpu fpv5-d16
 3774              	HAL_RCCEx_DisableLSECSS:
 3775              	.LFB151:
2213:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 3776              		.loc 1 2213 0
 3777              		.cfi_startproc
 3778              		@ args = 0, pretend = 0, frame = 0
 3779              		@ frame_needed = 0, uses_anonymous_args = 0
 3780              		@ link register save eliminated.
2214:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Disable LSE CSS IT if any */
 3781              		.loc 1 2214 0
 3782 0000 044B     		ldr	r3, .L424
 3783 0002 1A6F     		ldr	r2, [r3, #112]
 3784 0004 22F02002 		bic	r2, r2, #32
 3785 0008 1A67     		str	r2, [r3, #112]
2216:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 3786              		.loc 1 2216 0
 3787 000a 1A6E     		ldr	r2, [r3, #96]
 3788 000c 22F40072 		bic	r2, r2, #512
 3789 0010 1A66     		str	r2, [r3, #96]
 3790 0012 7047     		bx	lr
 3791              	.L425:
 3792              		.align	2
 3793              	.L424:
 3794 0014 00440258 		.word	1476543488
 3795              		.cfi_endproc
 3796              	.LFE151:
 3798              		.section	.text.HAL_RCCEx_WakeUpStopCLKConfig,"ax",%progbits
 3799              		.align	1
 3800              		.global	HAL_RCCEx_WakeUpStopCLKConfig
 3801              		.syntax unified
 3802              		.thumb
 3803              		.thumb_func
 3804              		.fpu fpv5-d16
 3806              	HAL_RCCEx_WakeUpStopCLKConfig:
 3807              	.LFB152:
2230:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_STOP_WAKEUPCLOCK(WakeUpClk));
 3808              		.loc 1 2230 0
 3809              		.cfi_startproc
 3810              		@ args = 0, pretend = 0, frame = 0
 3811              		@ frame_needed = 0, uses_anonymous_args = 0
 3812              		@ link register save eliminated.
 3813              	.LVL466:
2233:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 3814              		.loc 1 2233 0
 3815 0000 034A     		ldr	r2, .L427
 3816 0002 1369     		ldr	r3, [r2, #16]
 3817 0004 23F04003 		bic	r3, r3, #64
 3818 0008 1843     		orrs	r0, r0, r3
 3819              	.LVL467:
 3820 000a 1061     		str	r0, [r2, #16]
 3821 000c 7047     		bx	lr
ARM GAS  /tmp/cc7WLoeo.s 			page 128


 3822              	.L428:
 3823 000e 00BF     		.align	2
 3824              	.L427:
 3825 0010 00440258 		.word	1476543488
 3826              		.cfi_endproc
 3827              	.LFE152:
 3829              		.section	.text.HAL_RCCEx_KerWakeUpStopCLKConfig,"ax",%progbits
 3830              		.align	1
 3831              		.global	HAL_RCCEx_KerWakeUpStopCLKConfig
 3832              		.syntax unified
 3833              		.thumb
 3834              		.thumb_func
 3835              		.fpu fpv5-d16
 3837              	HAL_RCCEx_KerWakeUpStopCLKConfig:
 3838              	.LFB153:
2245:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_STOP_KERWAKEUPCLOCK(WakeUpClk));
 3839              		.loc 1 2245 0
 3840              		.cfi_startproc
 3841              		@ args = 0, pretend = 0, frame = 0
 3842              		@ frame_needed = 0, uses_anonymous_args = 0
 3843              		@ link register save eliminated.
 3844              	.LVL468:
2248:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 3845              		.loc 1 2248 0
 3846 0000 034A     		ldr	r2, .L430
 3847 0002 1369     		ldr	r3, [r2, #16]
 3848 0004 23F08003 		bic	r3, r3, #128
 3849 0008 1843     		orrs	r0, r0, r3
 3850              	.LVL469:
 3851 000a 1061     		str	r0, [r2, #16]
 3852 000c 7047     		bx	lr
 3853              	.L431:
 3854 000e 00BF     		.align	2
 3855              	.L430:
 3856 0010 00440258 		.word	1476543488
 3857              		.cfi_endproc
 3858              	.LFE153:
 3860              		.section	.text.HAL_RCCEx_WWDGxSysResetConfig,"ax",%progbits
 3861              		.align	1
 3862              		.global	HAL_RCCEx_WWDGxSysResetConfig
 3863              		.syntax unified
 3864              		.thumb
 3865              		.thumb_func
 3866              		.fpu fpv5-d16
 3868              	HAL_RCCEx_WWDGxSysResetConfig:
 3869              	.LFB154:
2299:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   assert_param(IS_RCC_SCOPE_WWDG(RCC_WWDGx));
 3870              		.loc 1 2299 0
 3871              		.cfi_startproc
 3872              		@ args = 0, pretend = 0, frame = 0
 3873              		@ frame_needed = 0, uses_anonymous_args = 0
 3874              		@ link register save eliminated.
 3875              	.LVL470:
2301:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 3876              		.loc 1 2301 0
 3877 0000 034A     		ldr	r2, .L433
 3878 0002 D2F8A030 		ldr	r3, [r2, #160]
ARM GAS  /tmp/cc7WLoeo.s 			page 129


 3879 0006 1843     		orrs	r0, r0, r3
 3880              	.LVL471:
 3881 0008 C2F8A000 		str	r0, [r2, #160]
 3882 000c 7047     		bx	lr
 3883              	.L434:
 3884 000e 00BF     		.align	2
 3885              	.L433:
 3886 0010 00440258 		.word	1476543488
 3887              		.cfi_endproc
 3888              	.LFE154:
 3890              		.section	.text.HAL_RCCEx_CRSConfig,"ax",%progbits
 3891              		.align	1
 3892              		.global	HAL_RCCEx_CRSConfig
 3893              		.syntax unified
 3894              		.thumb
 3895              		.thumb_func
 3896              		.fpu fpv5-d16
 3898              	HAL_RCCEx_CRSConfig:
 3899              	.LFB155:
2377:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t value;
 3900              		.loc 1 2377 0
 3901              		.cfi_startproc
 3902              		@ args = 0, pretend = 0, frame = 0
 3903              		@ frame_needed = 0, uses_anonymous_args = 0
 3904              	.LVL472:
 3905 0000 10B5     		push	{r4, lr}
 3906              	.LCFI21:
 3907              		.cfi_def_cfa_offset 8
 3908              		.cfi_offset 4, -8
 3909              		.cfi_offset 14, -4
 3910 0002 0446     		mov	r4, r0
2391:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   __HAL_RCC_CRS_RELEASE_RESET();
 3911              		.loc 1 2391 0
 3912 0004 194B     		ldr	r3, .L440
 3913 0006 D3F89420 		ldr	r2, [r3, #148]
 3914 000a 42F00202 		orr	r2, r2, #2
 3915 000e C3F89420 		str	r2, [r3, #148]
2392:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 3916              		.loc 1 2392 0
 3917 0012 D3F89420 		ldr	r2, [r3, #148]
 3918 0016 22F00202 		bic	r2, r2, #2
 3919 001a C3F89420 		str	r2, [r3, #148]
2397:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 3920              		.loc 1 2397 0
 3921 001e FFF7FEFF 		bl	HAL_GetREVID
 3922              	.LVL473:
 3923 0022 41F20303 		movw	r3, #4099
 3924 0026 9842     		cmp	r0, r3
 3925 0028 03D8     		bhi	.L436
2397:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 3926              		.loc 1 2397 0 is_stmt 0 discriminator 1
 3927 002a 6368     		ldr	r3, [r4, #4]
 3928 002c B3F1405F 		cmp	r3, #805306368
 3929 0030 17D0     		beq	.L439
 3930              	.L436:
2404:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 3931              		.loc 1 2404 0 is_stmt 1
ARM GAS  /tmp/cc7WLoeo.s 			page 130


 3932 0032 2368     		ldr	r3, [r4]
 3933 0034 6268     		ldr	r2, [r4, #4]
 3934 0036 1343     		orrs	r3, r3, r2
 3935 0038 A268     		ldr	r2, [r4, #8]
 3936 003a 1343     		orrs	r3, r3, r2
 3937              	.LVL474:
 3938              	.L437:
2407:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
 3939              		.loc 1 2407 0
 3940 003c E268     		ldr	r2, [r4, #12]
 3941 003e 1343     		orrs	r3, r3, r2
 3942              	.LVL475:
2409:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   WRITE_REG(CRS->CFGR, value);
 3943              		.loc 1 2409 0
 3944 0040 2269     		ldr	r2, [r4, #16]
 3945 0042 43EA0243 		orr	r3, r3, r2, lsl #16
 3946              	.LVL476:
2410:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 3947              		.loc 1 2410 0
 3948 0046 0A4A     		ldr	r2, .L440+4
 3949 0048 5360     		str	r3, [r2, #4]
2414:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 3950              		.loc 1 2414 0
 3951 004a 1368     		ldr	r3, [r2]
 3952              	.LVL477:
 3953 004c 23F47C53 		bic	r3, r3, #16128
 3954 0050 6169     		ldr	r1, [r4, #20]
 3955 0052 43EA0123 		orr	r3, r3, r1, lsl #8
 3956 0056 1360     		str	r3, [r2]
 3957              	.LVL478:
2419:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 3958              		.loc 1 2419 0
 3959 0058 1368     		ldr	r3, [r2]
 3960 005a 43F06003 		orr	r3, r3, #96
 3961 005e 1360     		str	r3, [r2]
 3962 0060 10BD     		pop	{r4, pc}
 3963              	.LVL479:
 3964              	.L439:
2400:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 3965              		.loc 1 2400 0
 3966 0062 2368     		ldr	r3, [r4]
 3967 0064 A268     		ldr	r2, [r4, #8]
 3968 0066 1343     		orrs	r3, r3, r2
 3969              	.LVL480:
 3970 0068 E8E7     		b	.L437
 3971              	.L441:
 3972 006a 00BF     		.align	2
 3973              	.L440:
 3974 006c 00440258 		.word	1476543488
 3975 0070 00840040 		.word	1073775616
 3976              		.cfi_endproc
 3977              	.LFE155:
 3979              		.section	.text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate,"ax",%progbits
 3980              		.align	1
 3981              		.global	HAL_RCCEx_CRSSoftwareSynchronizationGenerate
 3982              		.syntax unified
 3983              		.thumb
ARM GAS  /tmp/cc7WLoeo.s 			page 131


 3984              		.thumb_func
 3985              		.fpu fpv5-d16
 3987              	HAL_RCCEx_CRSSoftwareSynchronizationGenerate:
 3988              	.LFB156:
2427:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   SET_BIT(CRS->CR, CRS_CR_SWSYNC);
 3989              		.loc 1 2427 0
 3990              		.cfi_startproc
 3991              		@ args = 0, pretend = 0, frame = 0
 3992              		@ frame_needed = 0, uses_anonymous_args = 0
 3993              		@ link register save eliminated.
2428:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 3994              		.loc 1 2428 0
 3995 0000 024A     		ldr	r2, .L443
 3996 0002 1368     		ldr	r3, [r2]
 3997 0004 43F08003 		orr	r3, r3, #128
 3998 0008 1360     		str	r3, [r2]
 3999 000a 7047     		bx	lr
 4000              	.L444:
 4001              		.align	2
 4002              	.L443:
 4003 000c 00840040 		.word	1073775616
 4004              		.cfi_endproc
 4005              	.LFE156:
 4007              		.section	.text.HAL_RCCEx_CRSGetSynchronizationInfo,"ax",%progbits
 4008              		.align	1
 4009              		.global	HAL_RCCEx_CRSGetSynchronizationInfo
 4010              		.syntax unified
 4011              		.thumb
 4012              		.thumb_func
 4013              		.fpu fpv5-d16
 4015              	HAL_RCCEx_CRSGetSynchronizationInfo:
 4016              	.LFB157:
2437:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Check the parameter */
 4017              		.loc 1 2437 0
 4018              		.cfi_startproc
 4019              		@ args = 0, pretend = 0, frame = 0
 4020              		@ frame_needed = 0, uses_anonymous_args = 0
 4021              		@ link register save eliminated.
 4022              	.LVL481:
2442:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 4023              		.loc 1 2442 0
 4024 0000 074B     		ldr	r3, .L446
 4025 0002 5A68     		ldr	r2, [r3, #4]
 4026 0004 92B2     		uxth	r2, r2
 4027 0006 0260     		str	r2, [r0]
2445:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 4028              		.loc 1 2445 0
 4029 0008 1A68     		ldr	r2, [r3]
 4030 000a C2F30522 		ubfx	r2, r2, #8, #6
 4031 000e 4260     		str	r2, [r0, #4]
2448:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 4032              		.loc 1 2448 0
 4033 0010 9A68     		ldr	r2, [r3, #8]
 4034 0012 120C     		lsrs	r2, r2, #16
 4035 0014 8260     		str	r2, [r0, #8]
2451:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** }
 4036              		.loc 1 2451 0
ARM GAS  /tmp/cc7WLoeo.s 			page 132


 4037 0016 9B68     		ldr	r3, [r3, #8]
 4038 0018 03F40043 		and	r3, r3, #32768
 4039 001c C360     		str	r3, [r0, #12]
 4040 001e 7047     		bx	lr
 4041              	.L447:
 4042              		.align	2
 4043              	.L446:
 4044 0020 00840040 		.word	1073775616
 4045              		.cfi_endproc
 4046              	.LFE157:
 4048              		.section	.text.HAL_RCCEx_CRSWaitSynchronization,"ax",%progbits
 4049              		.align	1
 4050              		.global	HAL_RCCEx_CRSWaitSynchronization
 4051              		.syntax unified
 4052              		.thumb
 4053              		.thumb_func
 4054              		.fpu fpv5-d16
 4056              	HAL_RCCEx_CRSWaitSynchronization:
 4057              	.LFB158:
2470:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t crsstatus = RCC_CRS_NONE;
 4058              		.loc 1 2470 0
 4059              		.cfi_startproc
 4060              		@ args = 0, pretend = 0, frame = 0
 4061              		@ frame_needed = 0, uses_anonymous_args = 0
 4062              	.LVL482:
 4063 0000 70B5     		push	{r4, r5, r6, lr}
 4064              	.LCFI22:
 4065              		.cfi_def_cfa_offset 16
 4066              		.cfi_offset 4, -16
 4067              		.cfi_offset 5, -12
 4068              		.cfi_offset 6, -8
 4069              		.cfi_offset 14, -4
 4070 0002 0546     		mov	r5, r0
 4071              	.LVL483:
2475:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 4072              		.loc 1 2475 0
 4073 0004 FFF7FEFF 		bl	HAL_GetTick
 4074              	.LVL484:
 4075 0008 0646     		mov	r6, r0
 4076              	.LVL485:
2471:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t tickstart;
 4077              		.loc 1 2471 0
 4078 000a 0024     		movs	r4, #0
 4079 000c 3BE0     		b	.L456
 4080              	.LVL486:
 4081              	.L457:
2484:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4082              		.loc 1 2484 0
 4083 000e 0124     		movs	r4, #1
 4084              	.LVL487:
 4085              	.L449:
2488:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 4086              		.loc 1 2488 0
 4087 0010 244B     		ldr	r3, .L461
 4088 0012 9B68     		ldr	r3, [r3, #8]
 4089 0014 13F0010F 		tst	r3, #1
 4090 0018 04D0     		beq	.L450
ARM GAS  /tmp/cc7WLoeo.s 			page 133


2491:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 4091              		.loc 1 2491 0
 4092 001a 44F00204 		orr	r4, r4, #2
 4093              	.LVL488:
2494:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 4094              		.loc 1 2494 0
 4095 001e 0122     		movs	r2, #1
 4096 0020 204B     		ldr	r3, .L461
 4097 0022 DA60     		str	r2, [r3, #12]
 4098              	.L450:
2498:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 4099              		.loc 1 2498 0
 4100 0024 1F4B     		ldr	r3, .L461
 4101 0026 9B68     		ldr	r3, [r3, #8]
 4102 0028 13F0020F 		tst	r3, #2
 4103 002c 04D0     		beq	.L451
2501:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 4104              		.loc 1 2501 0
 4105 002e 44F00404 		orr	r4, r4, #4
 4106              	.LVL489:
2504:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 4107              		.loc 1 2504 0
 4108 0032 0222     		movs	r2, #2
 4109 0034 1B4B     		ldr	r3, .L461
 4110 0036 DA60     		str	r2, [r3, #12]
 4111              	.L451:
2508:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 4112              		.loc 1 2508 0
 4113 0038 1A4B     		ldr	r3, .L461
 4114 003a 9B68     		ldr	r3, [r3, #8]
 4115 003c 13F4806F 		tst	r3, #1024
 4116 0040 04D0     		beq	.L452
2511:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 4117              		.loc 1 2511 0
 4118 0042 44F02004 		orr	r4, r4, #32
 4119              	.LVL490:
2514:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 4120              		.loc 1 2514 0
 4121 0046 0422     		movs	r2, #4
 4122 0048 164B     		ldr	r3, .L461
 4123 004a DA60     		str	r2, [r3, #12]
 4124              	.L452:
2518:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 4125              		.loc 1 2518 0
 4126 004c 154B     		ldr	r3, .L461
 4127 004e 9B68     		ldr	r3, [r3, #8]
 4128 0050 13F4807F 		tst	r3, #256
 4129 0054 04D0     		beq	.L453
2521:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 4130              		.loc 1 2521 0
 4131 0056 44F00804 		orr	r4, r4, #8
 4132              	.LVL491:
2524:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 4133              		.loc 1 2524 0
 4134 005a 0422     		movs	r2, #4
 4135 005c 114B     		ldr	r3, .L461
 4136 005e DA60     		str	r2, [r3, #12]
ARM GAS  /tmp/cc7WLoeo.s 			page 134


 4137              	.L453:
2528:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 4138              		.loc 1 2528 0
 4139 0060 104B     		ldr	r3, .L461
 4140 0062 9B68     		ldr	r3, [r3, #8]
 4141 0064 13F4007F 		tst	r3, #512
 4142 0068 04D0     		beq	.L454
2531:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 4143              		.loc 1 2531 0
 4144 006a 44F01004 		orr	r4, r4, #16
 4145              	.LVL492:
2534:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 4146              		.loc 1 2534 0
 4147 006e 0422     		movs	r2, #4
 4148 0070 0C4B     		ldr	r3, .L461
 4149 0072 DA60     		str	r2, [r3, #12]
 4150              	.L454:
2538:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 4151              		.loc 1 2538 0
 4152 0074 0B4B     		ldr	r3, .L461
 4153 0076 9B68     		ldr	r3, [r3, #8]
 4154 0078 13F0080F 		tst	r3, #8
 4155 007c 02D0     		beq	.L455
2541:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 4156              		.loc 1 2541 0 discriminator 2
 4157 007e 0822     		movs	r2, #8
 4158 0080 084B     		ldr	r3, .L461
 4159 0082 DA60     		str	r2, [r3, #12]
 4160              	.L455:
2543:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 4161              		.loc 1 2543 0
 4162 0084 5CB9     		cbnz	r4, .L460
 4163              	.LVL493:
 4164              	.L456:
2480:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 4165              		.loc 1 2480 0
 4166 0086 B5F1FF3F 		cmp	r5, #-1
 4167 008a C1D0     		beq	.L449
2482:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 4168              		.loc 1 2482 0
 4169 008c FFF7FEFF 		bl	HAL_GetTick
 4170              	.LVL494:
 4171 0090 801B     		subs	r0, r0, r6
 4172 0092 8542     		cmp	r5, r0
 4173 0094 BBD3     		bcc	.L457
2482:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 4174              		.loc 1 2482 0 is_stmt 0 discriminator 1
 4175 0096 002D     		cmp	r5, #0
 4176 0098 BAD1     		bne	.L449
2484:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4177              		.loc 1 2484 0 is_stmt 1
 4178 009a 0124     		movs	r4, #1
 4179              	.LVL495:
 4180 009c B8E7     		b	.L449
 4181              	.LVL496:
 4182              	.L460:
2546:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/cc7WLoeo.s 			page 135


 4183              		.loc 1 2546 0
 4184 009e 2046     		mov	r0, r4
 4185 00a0 70BD     		pop	{r4, r5, r6, pc}
 4186              	.LVL497:
 4187              	.L462:
 4188 00a2 00BF     		.align	2
 4189              	.L461:
 4190 00a4 00840040 		.word	1073775616
 4191              		.cfi_endproc
 4192              	.LFE158:
 4194              		.section	.text.HAL_RCCEx_CRS_SyncOkCallback,"ax",%progbits
 4195              		.align	1
 4196              		.weak	HAL_RCCEx_CRS_SyncOkCallback
 4197              		.syntax unified
 4198              		.thumb
 4199              		.thumb_func
 4200              		.fpu fpv5-d16
 4202              	HAL_RCCEx_CRS_SyncOkCallback:
 4203              	.LFB160:
2618:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 4204              		.loc 1 2618 0
 4205              		.cfi_startproc
 4206              		@ args = 0, pretend = 0, frame = 0
 4207              		@ frame_needed = 0, uses_anonymous_args = 0
 4208              		@ link register save eliminated.
 4209 0000 7047     		bx	lr
 4210              		.cfi_endproc
 4211              	.LFE160:
 4213              		.section	.text.HAL_RCCEx_CRS_SyncWarnCallback,"ax",%progbits
 4214              		.align	1
 4215              		.weak	HAL_RCCEx_CRS_SyncWarnCallback
 4216              		.syntax unified
 4217              		.thumb
 4218              		.thumb_func
 4219              		.fpu fpv5-d16
 4221              	HAL_RCCEx_CRS_SyncWarnCallback:
 4222              	.LFB161:
2629:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 4223              		.loc 1 2629 0
 4224              		.cfi_startproc
 4225              		@ args = 0, pretend = 0, frame = 0
 4226              		@ frame_needed = 0, uses_anonymous_args = 0
 4227              		@ link register save eliminated.
 4228 0000 7047     		bx	lr
 4229              		.cfi_endproc
 4230              	.LFE161:
 4232              		.section	.text.HAL_RCCEx_CRS_ExpectedSyncCallback,"ax",%progbits
 4233              		.align	1
 4234              		.weak	HAL_RCCEx_CRS_ExpectedSyncCallback
 4235              		.syntax unified
 4236              		.thumb
 4237              		.thumb_func
 4238              		.fpu fpv5-d16
 4240              	HAL_RCCEx_CRS_ExpectedSyncCallback:
 4241              	.LFB162:
2640:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 4242              		.loc 1 2640 0
ARM GAS  /tmp/cc7WLoeo.s 			page 136


 4243              		.cfi_startproc
 4244              		@ args = 0, pretend = 0, frame = 0
 4245              		@ frame_needed = 0, uses_anonymous_args = 0
 4246              		@ link register save eliminated.
 4247 0000 7047     		bx	lr
 4248              		.cfi_endproc
 4249              	.LFE162:
 4251              		.section	.text.HAL_RCCEx_CRS_ErrorCallback,"ax",%progbits
 4252              		.align	1
 4253              		.weak	HAL_RCCEx_CRS_ErrorCallback
 4254              		.syntax unified
 4255              		.thumb
 4256              		.thumb_func
 4257              		.fpu fpv5-d16
 4259              	HAL_RCCEx_CRS_ErrorCallback:
 4260              	.LFB163:
2656:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Prevent unused argument(s) compilation warning */
 4261              		.loc 1 2656 0
 4262              		.cfi_startproc
 4263              		@ args = 0, pretend = 0, frame = 0
 4264              		@ frame_needed = 0, uses_anonymous_args = 0
 4265              		@ link register save eliminated.
 4266              	.LVL498:
 4267 0000 7047     		bx	lr
 4268              		.cfi_endproc
 4269              	.LFE163:
 4271              		.section	.text.HAL_RCCEx_CRS_IRQHandler,"ax",%progbits
 4272              		.align	1
 4273              		.global	HAL_RCCEx_CRS_IRQHandler
 4274              		.syntax unified
 4275              		.thumb
 4276              		.thumb_func
 4277              		.fpu fpv5-d16
 4279              	HAL_RCCEx_CRS_IRQHandler:
 4280              	.LFB159:
2553:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t crserror = RCC_CRS_NONE;
 4281              		.loc 1 2553 0
 4282              		.cfi_startproc
 4283              		@ args = 0, pretend = 0, frame = 0
 4284              		@ frame_needed = 0, uses_anonymous_args = 0
2553:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t crserror = RCC_CRS_NONE;
 4285              		.loc 1 2553 0
 4286 0000 08B5     		push	{r3, lr}
 4287              	.LCFI23:
 4288              		.cfi_def_cfa_offset 8
 4289              		.cfi_offset 3, -8
 4290              		.cfi_offset 14, -4
 4291              	.LVL499:
2556:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   uint32_t itsources = READ_REG(CRS->CR);
 4292              		.loc 1 2556 0
 4293 0002 214A     		ldr	r2, .L480
 4294 0004 9368     		ldr	r3, [r2, #8]
 4295              	.LVL500:
2557:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 4296              		.loc 1 2557 0
 4297 0006 1268     		ldr	r2, [r2]
 4298              	.LVL501:
ARM GAS  /tmp/cc7WLoeo.s 			page 137


2560:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 4299              		.loc 1 2560 0
 4300 0008 13F0010F 		tst	r3, #1
 4301 000c 02D0     		beq	.L468
2560:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 4302              		.loc 1 2560 0 is_stmt 0 discriminator 1
 4303 000e 12F0010F 		tst	r2, #1
 4304 0012 25D1     		bne	.L477
 4305              	.L468:
2569:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 4306              		.loc 1 2569 0 is_stmt 1
 4307 0014 13F0020F 		tst	r3, #2
 4308 0018 02D0     		beq	.L470
2569:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 4309              		.loc 1 2569 0 is_stmt 0 discriminator 1
 4310 001a 12F0020F 		tst	r2, #2
 4311 001e 25D1     		bne	.L478
 4312              	.L470:
2578:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 4313              		.loc 1 2578 0 is_stmt 1
 4314 0020 13F0080F 		tst	r3, #8
 4315 0024 02D0     		beq	.L471
2578:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   {
 4316              		.loc 1 2578 0 is_stmt 0 discriminator 1
 4317 0026 12F0080F 		tst	r2, #8
 4318 002a 25D1     		bne	.L479
 4319              	.L471:
2589:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 4320              		.loc 1 2589 0 is_stmt 1
 4321 002c 13F0040F 		tst	r3, #4
 4322 0030 15D0     		beq	.L467
2589:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     {
 4323              		.loc 1 2589 0 is_stmt 0 discriminator 1
 4324 0032 12F0040F 		tst	r2, #4
 4325 0036 12D0     		beq	.L467
2591:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 4326              		.loc 1 2591 0 is_stmt 1
 4327 0038 13F4807F 		tst	r3, #256
 4328 003c 22D1     		bne	.L475
2554:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   /* Get current IT flags and IT sources values */
 4329              		.loc 1 2554 0
 4330 003e 0020     		movs	r0, #0
 4331              	.L472:
 4332              	.LVL502:
2595:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 4333              		.loc 1 2595 0
 4334 0040 13F4007F 		tst	r3, #512
 4335 0044 01D0     		beq	.L473
2597:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4336              		.loc 1 2597 0
 4337 0046 40F01000 		orr	r0, r0, #16
 4338              	.LVL503:
 4339              	.L473:
2599:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       {
 4340              		.loc 1 2599 0
 4341 004a 13F4806F 		tst	r3, #1024
 4342 004e 01D0     		beq	.L474
ARM GAS  /tmp/cc7WLoeo.s 			page 138


2601:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4343              		.loc 1 2601 0
 4344 0050 40F02000 		orr	r0, r0, #32
 4345              	.LVL504:
 4346              	.L474:
2605:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 4347              		.loc 1 2605 0
 4348 0054 0422     		movs	r2, #4
 4349              	.LVL505:
 4350 0056 0C4B     		ldr	r3, .L480
 4351              	.LVL506:
 4352 0058 DA60     		str	r2, [r3, #12]
2608:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****     }
 4353              		.loc 1 2608 0
 4354 005a FFF7FEFF 		bl	HAL_RCCEx_CRS_ErrorCallback
 4355              	.LVL507:
 4356              	.L467:
 4357 005e 08BD     		pop	{r3, pc}
 4358              	.LVL508:
 4359              	.L477:
2563:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 4360              		.loc 1 2563 0
 4361 0060 0122     		movs	r2, #1
 4362              	.LVL509:
 4363 0062 094B     		ldr	r3, .L480
 4364              	.LVL510:
 4365 0064 DA60     		str	r2, [r3, #12]
2566:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 4366              		.loc 1 2566 0
 4367 0066 FFF7FEFF 		bl	HAL_RCCEx_CRS_SyncOkCallback
 4368              	.LVL511:
 4369 006a 08BD     		pop	{r3, pc}
 4370              	.LVL512:
 4371              	.L478:
2572:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 4372              		.loc 1 2572 0
 4373 006c 0222     		movs	r2, #2
 4374              	.LVL513:
 4375 006e 064B     		ldr	r3, .L480
 4376              	.LVL514:
 4377 0070 DA60     		str	r2, [r3, #12]
2575:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 4378              		.loc 1 2575 0
 4379 0072 FFF7FEFF 		bl	HAL_RCCEx_CRS_SyncWarnCallback
 4380              	.LVL515:
 4381 0076 08BD     		pop	{r3, pc}
 4382              	.LVL516:
 4383              	.L479:
2581:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c **** 
 4384              		.loc 1 2581 0
 4385 0078 0822     		movs	r2, #8
 4386              	.LVL517:
 4387 007a 034B     		ldr	r3, .L480
 4388              	.LVL518:
 4389 007c DA60     		str	r2, [r3, #12]
2584:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****   }
 4390              		.loc 1 2584 0
ARM GAS  /tmp/cc7WLoeo.s 			page 139


 4391 007e FFF7FEFF 		bl	HAL_RCCEx_CRS_ExpectedSyncCallback
 4392              	.LVL519:
 4393 0082 08BD     		pop	{r3, pc}
 4394              	.LVL520:
 4395              	.L475:
2593:Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c ****       }
 4396              		.loc 1 2593 0
 4397 0084 0820     		movs	r0, #8
 4398 0086 DBE7     		b	.L472
 4399              	.L481:
 4400              		.align	2
 4401              	.L480:
 4402 0088 00840040 		.word	1073775616
 4403              		.cfi_endproc
 4404              	.LFE159:
 4406              		.text
 4407              	.Letext0:
 4408              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 4409              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 4410              		.file 4 "Drivers/CMSIS/Include/core_cm7.h"
 4411              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 4412              		.file 6 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 4413              		.file 7 "/usr/include/newlib/sys/lock.h"
 4414              		.file 8 "/usr/include/newlib/sys/_types.h"
 4415              		.file 9 "/usr/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h"
 4416              		.file 10 "/usr/include/newlib/sys/reent.h"
 4417              		.file 11 "/usr/include/newlib/math.h"
 4418              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 4419              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 4420              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h"
 4421              		.file 15 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 4422              		.file 16 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
ARM GAS  /tmp/cc7WLoeo.s 			page 140


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32h7xx_hal_rcc_ex.c
     /tmp/cc7WLoeo.s:17     .text.RCCEx_PLL2_Config:0000000000000000 $t
     /tmp/cc7WLoeo.s:23     .text.RCCEx_PLL2_Config:0000000000000000 RCCEx_PLL2_Config
     /tmp/cc7WLoeo.s:198    .text.RCCEx_PLL2_Config:0000000000000104 $d
     /tmp/cc7WLoeo.s:204    .text.RCCEx_PLL3_Config:0000000000000000 $t
     /tmp/cc7WLoeo.s:210    .text.RCCEx_PLL3_Config:0000000000000000 RCCEx_PLL3_Config
     /tmp/cc7WLoeo.s:384    .text.RCCEx_PLL3_Config:0000000000000104 $d
     /tmp/cc7WLoeo.s:390    .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 $t
     /tmp/cc7WLoeo.s:397    .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 HAL_RCCEx_PeriphCLKConfig
     /tmp/cc7WLoeo.s:502    .text.HAL_RCCEx_PeriphCLKConfig:000000000000007a $d
     /tmp/cc7WLoeo.s:880    .text.HAL_RCCEx_PeriphCLKConfig:0000000000000294 $d
     /tmp/cc7WLoeo.s:883    .text.HAL_RCCEx_PeriphCLKConfig:0000000000000298 $t
     /tmp/cc7WLoeo.s:1063   .text.HAL_RCCEx_PeriphCLKConfig:00000000000003ae $d
     /tmp/cc7WLoeo.s:1067   .text.HAL_RCCEx_PeriphCLKConfig:00000000000003b2 $t
     /tmp/cc7WLoeo.s:1123   .text.HAL_RCCEx_PeriphCLKConfig:00000000000003fe $d
     /tmp/cc7WLoeo.s:1329   .text.HAL_RCCEx_PeriphCLKConfig:0000000000000520 $d
     /tmp/cc7WLoeo.s:1335   .text.HAL_RCCEx_PeriphCLKConfig:000000000000052c $t
     /tmp/cc7WLoeo.s:1348   .text.HAL_RCCEx_PeriphCLKConfig:0000000000000540 $d
     /tmp/cc7WLoeo.s:1354   .text.HAL_RCCEx_PeriphCLKConfig:0000000000000546 $t
     /tmp/cc7WLoeo.s:1405   .text.HAL_RCCEx_PeriphCLKConfig:000000000000058a $d
     /tmp/cc7WLoeo.s:1411   .text.HAL_RCCEx_PeriphCLKConfig:0000000000000590 $t
     /tmp/cc7WLoeo.s:1803   .text.HAL_RCCEx_PeriphCLKConfig:00000000000007f4 $d
     /tmp/cc7WLoeo.s:1807   .text.HAL_RCCEx_PeriphCLKConfig:00000000000007f8 $t
     /tmp/cc7WLoeo.s:1980   .text.HAL_RCCEx_PeriphCLKConfig:0000000000000900 $d
     /tmp/cc7WLoeo.s:1985   .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 $t
     /tmp/cc7WLoeo.s:1992   .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 HAL_RCCEx_GetPeriphCLKConfig
     /tmp/cc7WLoeo.s:2196   .text.HAL_RCCEx_GetPeriphCLKConfig:000000000000019c $d
     /tmp/cc7WLoeo.s:2201   .text.HAL_RCCEx_GetD1PCLK1Freq:0000000000000000 $t
     /tmp/cc7WLoeo.s:2208   .text.HAL_RCCEx_GetD1PCLK1Freq:0000000000000000 HAL_RCCEx_GetD1PCLK1Freq
     /tmp/cc7WLoeo.s:2234   .text.HAL_RCCEx_GetD1PCLK1Freq:000000000000001c $d
     /tmp/cc7WLoeo.s:2240   .text.HAL_RCCEx_GetD3PCLK1Freq:0000000000000000 $t
     /tmp/cc7WLoeo.s:2247   .text.HAL_RCCEx_GetD3PCLK1Freq:0000000000000000 HAL_RCCEx_GetD3PCLK1Freq
     /tmp/cc7WLoeo.s:2273   .text.HAL_RCCEx_GetD3PCLK1Freq:000000000000001c $d
     /tmp/cc7WLoeo.s:2279   .text.HAL_RCCEx_GetPLL2ClockFreq:0000000000000000 $t
     /tmp/cc7WLoeo.s:2286   .text.HAL_RCCEx_GetPLL2ClockFreq:0000000000000000 HAL_RCCEx_GetPLL2ClockFreq
     /tmp/cc7WLoeo.s:2505   .text.HAL_RCCEx_GetPLL2ClockFreq:00000000000001e0 $d
     /tmp/cc7WLoeo.s:2515   .text.HAL_RCCEx_GetPLL3ClockFreq:0000000000000000 $t
     /tmp/cc7WLoeo.s:2522   .text.HAL_RCCEx_GetPLL3ClockFreq:0000000000000000 HAL_RCCEx_GetPLL3ClockFreq
     /tmp/cc7WLoeo.s:2741   .text.HAL_RCCEx_GetPLL3ClockFreq:00000000000001e0 $d
     /tmp/cc7WLoeo.s:2751   .text.HAL_RCCEx_GetPLL1ClockFreq:0000000000000000 $t
     /tmp/cc7WLoeo.s:2758   .text.HAL_RCCEx_GetPLL1ClockFreq:0000000000000000 HAL_RCCEx_GetPLL1ClockFreq
     /tmp/cc7WLoeo.s:2977   .text.HAL_RCCEx_GetPLL1ClockFreq:00000000000001e0 $d
     /tmp/cc7WLoeo.s:2987   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 $t
     /tmp/cc7WLoeo.s:2994   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 HAL_RCCEx_GetPeriphCLKFreq
     /tmp/cc7WLoeo.s:3054   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000050 $d
     /tmp/cc7WLoeo.s:3625   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000002c0 $d
     /tmp/cc7WLoeo.s:3632   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000002d0 $t
     /tmp/cc7WLoeo.s:3692   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000002f8 $d
     /tmp/cc7WLoeo.s:3697   .text.HAL_RCCEx_GetD1SysClockFreq:0000000000000000 $t
     /tmp/cc7WLoeo.s:3704   .text.HAL_RCCEx_GetD1SysClockFreq:0000000000000000 HAL_RCCEx_GetD1SysClockFreq
     /tmp/cc7WLoeo.s:3732   .text.HAL_RCCEx_GetD1SysClockFreq:0000000000000020 $d
     /tmp/cc7WLoeo.s:3739   .text.HAL_RCCEx_EnableLSECSS:0000000000000000 $t
     /tmp/cc7WLoeo.s:3746   .text.HAL_RCCEx_EnableLSECSS:0000000000000000 HAL_RCCEx_EnableLSECSS
     /tmp/cc7WLoeo.s:3762   .text.HAL_RCCEx_EnableLSECSS:000000000000000c $d
     /tmp/cc7WLoeo.s:3767   .text.HAL_RCCEx_DisableLSECSS:0000000000000000 $t
     /tmp/cc7WLoeo.s:3774   .text.HAL_RCCEx_DisableLSECSS:0000000000000000 HAL_RCCEx_DisableLSECSS
ARM GAS  /tmp/cc7WLoeo.s 			page 141


     /tmp/cc7WLoeo.s:3794   .text.HAL_RCCEx_DisableLSECSS:0000000000000014 $d
     /tmp/cc7WLoeo.s:3799   .text.HAL_RCCEx_WakeUpStopCLKConfig:0000000000000000 $t
     /tmp/cc7WLoeo.s:3806   .text.HAL_RCCEx_WakeUpStopCLKConfig:0000000000000000 HAL_RCCEx_WakeUpStopCLKConfig
     /tmp/cc7WLoeo.s:3825   .text.HAL_RCCEx_WakeUpStopCLKConfig:0000000000000010 $d
     /tmp/cc7WLoeo.s:3830   .text.HAL_RCCEx_KerWakeUpStopCLKConfig:0000000000000000 $t
     /tmp/cc7WLoeo.s:3837   .text.HAL_RCCEx_KerWakeUpStopCLKConfig:0000000000000000 HAL_RCCEx_KerWakeUpStopCLKConfig
     /tmp/cc7WLoeo.s:3856   .text.HAL_RCCEx_KerWakeUpStopCLKConfig:0000000000000010 $d
     /tmp/cc7WLoeo.s:3861   .text.HAL_RCCEx_WWDGxSysResetConfig:0000000000000000 $t
     /tmp/cc7WLoeo.s:3868   .text.HAL_RCCEx_WWDGxSysResetConfig:0000000000000000 HAL_RCCEx_WWDGxSysResetConfig
     /tmp/cc7WLoeo.s:3886   .text.HAL_RCCEx_WWDGxSysResetConfig:0000000000000010 $d
     /tmp/cc7WLoeo.s:3891   .text.HAL_RCCEx_CRSConfig:0000000000000000 $t
     /tmp/cc7WLoeo.s:3898   .text.HAL_RCCEx_CRSConfig:0000000000000000 HAL_RCCEx_CRSConfig
     /tmp/cc7WLoeo.s:3974   .text.HAL_RCCEx_CRSConfig:000000000000006c $d
     /tmp/cc7WLoeo.s:3980   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:0000000000000000 $t
     /tmp/cc7WLoeo.s:3987   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:0000000000000000 HAL_RCCEx_CRSSoftwareSynchronizationGenerate
     /tmp/cc7WLoeo.s:4003   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:000000000000000c $d
     /tmp/cc7WLoeo.s:4008   .text.HAL_RCCEx_CRSGetSynchronizationInfo:0000000000000000 $t
     /tmp/cc7WLoeo.s:4015   .text.HAL_RCCEx_CRSGetSynchronizationInfo:0000000000000000 HAL_RCCEx_CRSGetSynchronizationInfo
     /tmp/cc7WLoeo.s:4044   .text.HAL_RCCEx_CRSGetSynchronizationInfo:0000000000000020 $d
     /tmp/cc7WLoeo.s:4049   .text.HAL_RCCEx_CRSWaitSynchronization:0000000000000000 $t
     /tmp/cc7WLoeo.s:4056   .text.HAL_RCCEx_CRSWaitSynchronization:0000000000000000 HAL_RCCEx_CRSWaitSynchronization
     /tmp/cc7WLoeo.s:4190   .text.HAL_RCCEx_CRSWaitSynchronization:00000000000000a4 $d
     /tmp/cc7WLoeo.s:4195   .text.HAL_RCCEx_CRS_SyncOkCallback:0000000000000000 $t
     /tmp/cc7WLoeo.s:4202   .text.HAL_RCCEx_CRS_SyncOkCallback:0000000000000000 HAL_RCCEx_CRS_SyncOkCallback
     /tmp/cc7WLoeo.s:4214   .text.HAL_RCCEx_CRS_SyncWarnCallback:0000000000000000 $t
     /tmp/cc7WLoeo.s:4221   .text.HAL_RCCEx_CRS_SyncWarnCallback:0000000000000000 HAL_RCCEx_CRS_SyncWarnCallback
     /tmp/cc7WLoeo.s:4233   .text.HAL_RCCEx_CRS_ExpectedSyncCallback:0000000000000000 $t
     /tmp/cc7WLoeo.s:4240   .text.HAL_RCCEx_CRS_ExpectedSyncCallback:0000000000000000 HAL_RCCEx_CRS_ExpectedSyncCallback
     /tmp/cc7WLoeo.s:4252   .text.HAL_RCCEx_CRS_ErrorCallback:0000000000000000 $t
     /tmp/cc7WLoeo.s:4259   .text.HAL_RCCEx_CRS_ErrorCallback:0000000000000000 HAL_RCCEx_CRS_ErrorCallback
     /tmp/cc7WLoeo.s:4272   .text.HAL_RCCEx_CRS_IRQHandler:0000000000000000 $t
     /tmp/cc7WLoeo.s:4279   .text.HAL_RCCEx_CRS_IRQHandler:0000000000000000 HAL_RCCEx_CRS_IRQHandler
     /tmp/cc7WLoeo.s:4402   .text.HAL_RCCEx_CRS_IRQHandler:0000000000000088 $d
                     .debug_frame:0000000000000010 $d
     /tmp/cc7WLoeo.s:508    .text.HAL_RCCEx_PeriphCLKConfig:000000000000007f $d
     /tmp/cc7WLoeo.s:508    .text.HAL_RCCEx_PeriphCLKConfig:0000000000000080 $t
     /tmp/cc7WLoeo.s:1164   .text.HAL_RCCEx_PeriphCLKConfig:0000000000000427 $d
     /tmp/cc7WLoeo.s:1164   .text.HAL_RCCEx_PeriphCLKConfig:0000000000000428 $t
     /tmp/cc7WLoeo.s:3059   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000055 $d
     /tmp/cc7WLoeo.s:3059   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000056 $t

UNDEFINED SYMBOLS
HAL_GetTick
HAL_RCC_GetHCLKFreq
D1CorePrescTable
HAL_RCC_GetSysClockFreq
SystemCoreClock
HAL_GetREVID
