{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 20:55:18 2019 " "Info: Processing started: Tue Oct 15 20:55:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoVerilog -c projetoVerilog " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projetoVerilog -c projetoVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxalusrca.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxalusrca.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxAluSrcA " "Info: Found entity 1: MuxAluSrcA" {  } { { "Multiplexadores/MuxAluSrcA.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxalusrcb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxalusrcb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxAluSrcB " "Info: Found entity 1: MuxAluSrcB" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxexceptionsctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxexceptionsctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxExceptionsCtrl " "Info: Found entity 1: MuxExceptionsCtrl" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxhictrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxhictrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxHICtrl " "Info: Found entity 1: MuxHICtrl" {  } { { "Multiplexadores/MuxHICtrl.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxHICtrl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxiord.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxiord.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxIorD " "Info: Found entity 1: MuxIorD" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxloctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxloctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxLOCtrl " "Info: Found entity 1: MuxLOCtrl" {  } { { "Multiplexadores/MuxLOCtrl.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxLOCtrl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxmemtoreg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxmemtoreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxMemToReg " "Info: Found entity 1: MuxMemToReg" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxpcsource.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxpcsource.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxPCSource " "Info: Found entity 1: MuxPCSource" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxregdst.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxregdst.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxRegDst " "Info: Found entity 1: MuxRegDst" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxshiftamt.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxshiftamt.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxShiftAmt " "Info: Found entity 1: MuxShiftAmt" {  } { { "Multiplexadores/MuxShiftAmt.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxShiftAmt.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxshiftsrc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxshiftsrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxShiftSrc " "Info: Found entity 1: MuxShiftSrc" {  } { { "Multiplexadores/MuxShiftSrc.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxShiftSrc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "functextract.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file functextract.v" { { "Info" "ISGN_ENTITY_NAME" "1 FunctExtract " "Info: Found entity 1: FunctExtract" {  } { { "FunctExtract.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/FunctExtract.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2 " "Info: Found entity 1: ShiftLeft2" {  } { { "ShiftLeft2.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/ShiftLeft2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadsize.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file loadsize.v" { { "Info" "ISGN_ENTITY_NAME" "1 LoadSize " "Info: Found entity 1: LoadSize" {  } { { "LoadSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/LoadSize.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storesize.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file storesize.v" { { "Info" "ISGN_ENTITY_NAME" "1 StoreSize " "Info: Found entity 1: StoreSize" {  } { { "StoreSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/StoreSize.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "givencomps/banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file givencomps/banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "GivenComps/Banco_reg.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "GivenComps/Banco_reg.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "givencomps/instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file givencomps/instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "GivenComps/Instr_Reg.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "GivenComps/Instr_Reg.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "givencomps/memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file givencomps/memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "GivenComps/Memoria.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "GivenComps/Memoria.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "GivenComps/Memoria.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "givencomps/regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file givencomps/regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "givencomps/registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file givencomps/registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "GivenComps/Registrador.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "GivenComps/Registrador.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "givencomps/ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file givencomps/ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "GivenComps/ula32.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Info: Found entity 1: Controle" {  } { { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Info: Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:A " "Info: Elaborating entity \"Registrador\" for hierarchy \"Registrador:A\"" {  } { { "CPU.v" "A" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 59 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:banco_registradores " "Info: Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:banco_registradores\"" {  } { { "CPU.v" "banco_registradores" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegDesloc RegDesloc:regdesloc " "Info: Elaborating entity \"RegDesloc\" for hierarchy \"RegDesloc:regdesloc\"" {  } { { "CPU.v" "regdesloc" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp RegDesloc.vhd(1072) " "Warning (10492): VHDL Process Statement warning at RegDesloc.vhd(1072): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 1072 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:controle " "Info: Elaborating entity \"Controle\" for hierarchy \"Controle:controle\"" {  } { { "CPU.v" "controle" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "EQ 0 Controle.v(27) " "Warning (10030): Net \"EQ\" at Controle.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "GT 0 Controle.v(28) " "Warning (10030): Net \"GT\" at Controle.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LT 0 Controle.v(29) " "Warning (10030): Net \"LT\" at Controle.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Overflow Controle.v(24) " "Warning (10034): Output port \"Overflow\" at Controle.v(24) has no driver" {  } { { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Negativo Controle.v(25) " "Warning (10034): Output port \"Negativo\" at Controle.v(25) has no driver" {  } { { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Zero Controle.v(26) " "Warning (10034): Output port \"Zero\" at Controle.v(26) has no driver" {  } { { "Controle.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Controle.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:memoria " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:memoria\"" {  } { { "CPU.v" "memoria" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:memoria\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:memoria\|LPM_RAM_DQ:MEM\"" {  } { { "GivenComps/Memoria.vhd" "MEM" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:memoria\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:memoria\|LPM_RAM_DQ:MEM\"" {  } { { "GivenComps/Memoria.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:memoria\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"Memoria:memoria\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Info: Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "GivenComps/Memoria.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/Memoria.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:memoria\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Memoria:memoria\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/users/sinxk/desktop/quartetus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "c:/users/sinxk/desktop/quartetus/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/sinxk/desktop/quartetus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "GivenComps/Memoria.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/Memoria.vhd" 144 0 0 } } { "CPU.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 82 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:memoria\|LPM_RAM_DQ:MEM\|altram:sram Memoria:memoria\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:memoria\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:memoria\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/users/sinxk/desktop/quartetus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "GivenComps/Memoria.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/users/sinxk/desktop/quartetus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:memoria\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:memoria\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "c:/users/sinxk/desktop/quartetus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "GivenComps/Memoria.vhd" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/GivenComps/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2a1 " "Info: Found entity 1: altsyncram_g2a1" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/db/altsyncram_g2a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g2a1 Memoria:memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated " "Info: Elaborating entity \"altsyncram_g2a1\" for hierarchy \"Memoria:memoria\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/sinxk/desktop/quartetus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:InstructionRegisters " "Info: Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:InstructionRegisters\"" {  } { { "CPU.v" "InstructionRegisters" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:Alu " "Info: Elaborating entity \"Ula32\" for hierarchy \"Ula32:Alu\"" {  } { { "CPU.v" "Alu" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxIorD MuxIorD:MuxIorD " "Info: Elaborating entity \"MuxIorD\" for hierarchy \"MuxIorD:MuxIorD\"" {  } { { "CPU.v" "MuxIorD" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxIorD.v(12) " "Warning (10270): Verilog HDL Case Statement warning at MuxIorD.v(12): incomplete case statement has no default case item" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MuxIorDOut MuxIorD.v(12) " "Warning (10240): Verilog HDL Always Construct warning at MuxIorD.v(12): inferring latch(es) for variable \"MuxIorDOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[0\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[0\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[1\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[1\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[2\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[2\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[3\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[3\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[4\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[4\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[5\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[5\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[6\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[6\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[7\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[7\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[8\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[8\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[9\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[9\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[10\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[10\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[11\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[11\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[12\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[12\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[13\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[13\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[14\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[14\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[15\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[15\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[16\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[16\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[17\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[17\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[18\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[18\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[19\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[19\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[20\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[20\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[21\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[21\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[22\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[22\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[23\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[23\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[24\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[24\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[25\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[25\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[26\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[26\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[27\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[27\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[28\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[28\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[29\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[29\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[30\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[30\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxIorDOut\[31\] MuxIorD.v(12) " "Info (10041): Inferred latch for \"MuxIorDOut\[31\]\" at MuxIorD.v(12)" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxRegDst MuxRegDst:MuxRegDst " "Info: Elaborating entity \"MuxRegDst\" for hierarchy \"MuxRegDst:MuxRegDst\"" {  } { { "CPU.v" "MuxRegDst" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxRegDst.v(10) " "Warning (10270): Verilog HDL Case Statement warning at MuxRegDst.v(10): incomplete case statement has no default case item" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MuxRegDstOut MuxRegDst.v(10) " "Warning (10240): Verilog HDL Always Construct warning at MuxRegDst.v(10): inferring latch(es) for variable \"MuxRegDstOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDstOut\[0\] MuxRegDst.v(10) " "Info (10041): Inferred latch for \"MuxRegDstOut\[0\]\" at MuxRegDst.v(10)" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDstOut\[1\] MuxRegDst.v(10) " "Info (10041): Inferred latch for \"MuxRegDstOut\[1\]\" at MuxRegDst.v(10)" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDstOut\[2\] MuxRegDst.v(10) " "Info (10041): Inferred latch for \"MuxRegDstOut\[2\]\" at MuxRegDst.v(10)" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDstOut\[3\] MuxRegDst.v(10) " "Info (10041): Inferred latch for \"MuxRegDstOut\[3\]\" at MuxRegDst.v(10)" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxRegDstOut\[4\] MuxRegDst.v(10) " "Info (10041): Inferred latch for \"MuxRegDstOut\[4\]\" at MuxRegDst.v(10)" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxAluSrcA MuxAluSrcA:MuxAluSrcA " "Info: Elaborating entity \"MuxAluSrcA\" for hierarchy \"MuxAluSrcA:MuxAluSrcA\"" {  } { { "CPU.v" "MuxAluSrcA" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxAluSrcB MuxAluSrcB:MuxAluSrcB " "Info: Elaborating entity \"MuxAluSrcB\" for hierarchy \"MuxAluSrcB:MuxAluSrcB\"" {  } { { "CPU.v" "MuxAluSrcB" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxAluSrcB.v(12) " "Warning (10270): Verilog HDL Case Statement warning at MuxAluSrcB.v(12): incomplete case statement has no default case item" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MuxAluSrcBOut MuxAluSrcB.v(12) " "Warning (10240): Verilog HDL Always Construct warning at MuxAluSrcB.v(12): inferring latch(es) for variable \"MuxAluSrcBOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[0\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[0\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[1\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[1\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[2\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[2\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[3\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[3\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[4\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[4\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[5\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[5\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[6\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[6\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[7\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[7\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[8\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[8\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[9\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[9\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[10\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[10\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[11\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[11\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[12\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[12\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[13\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[13\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[14\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[14\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[15\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[15\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[16\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[16\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[17\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[17\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[18\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[18\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[19\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[19\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[20\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[20\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[21\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[21\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[22\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[22\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[23\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[23\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[24\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[24\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[25\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[25\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[26\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[26\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[27\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[27\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[28\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[28\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[29\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[29\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[30\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[30\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxAluSrcBOut\[31\] MuxAluSrcB.v(12) " "Info (10041): Inferred latch for \"MuxAluSrcBOut\[31\]\" at MuxAluSrcB.v(12)" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxPCSource MuxPCSource:MuxPCSource " "Info: Elaborating entity \"MuxPCSource\" for hierarchy \"MuxPCSource:MuxPCSource\"" {  } { { "CPU.v" "MuxPCSource" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxPCSource.v(13) " "Warning (10270): Verilog HDL Case Statement warning at MuxPCSource.v(13): incomplete case statement has no default case item" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MuxPCSourceOut MuxPCSource.v(13) " "Warning (10240): Verilog HDL Always Construct warning at MuxPCSource.v(13): inferring latch(es) for variable \"MuxPCSourceOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[0\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[0\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[1\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[1\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[2\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[2\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[3\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[3\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[4\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[4\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[5\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[5\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[6\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[6\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[7\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[7\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[8\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[8\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[9\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[9\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[10\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[10\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[11\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[11\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[12\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[12\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[13\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[13\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[14\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[14\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[15\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[15\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[16\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[16\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[17\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[17\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[18\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[18\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[19\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[19\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[20\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[20\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[21\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[21\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[22\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[22\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[23\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[23\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[24\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[24\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[25\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[25\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[26\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[26\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[27\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[27\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[28\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[28\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[29\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[29\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[30\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[30\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPCSourceOut\[31\] MuxPCSource.v(13) " "Info (10041): Inferred latch for \"MuxPCSourceOut\[31\]\" at MuxPCSource.v(13)" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxExceptionsCtrl MuxExceptionsCtrl:MuxExceptionsCtrl " "Info: Elaborating entity \"MuxExceptionsCtrl\" for hierarchy \"MuxExceptionsCtrl:MuxExceptionsCtrl\"" {  } { { "CPU.v" "MuxExceptionsCtrl" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxExceptionsCtrl.v(8) " "Warning (10270): Verilog HDL Case Statement warning at MuxExceptionsCtrl.v(8): incomplete case statement has no default case item" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MuxExceptionsCtrlOut MuxExceptionsCtrl.v(8) " "Warning (10240): Verilog HDL Always Construct warning at MuxExceptionsCtrl.v(8): inferring latch(es) for variable \"MuxExceptionsCtrlOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[0\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[0\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[1\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[1\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[2\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[2\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[3\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[3\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[4\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[4\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[5\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[5\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[6\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[6\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[7\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[7\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[8\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[8\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[9\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[9\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[10\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[10\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[11\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[11\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[12\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[12\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[13\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[13\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[14\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[14\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[15\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[15\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[16\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[16\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[17\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[17\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[18\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[18\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[19\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[19\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[20\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[20\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[21\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[21\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[22\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[22\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[23\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[23\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[24\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[24\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[25\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[25\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[26\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[26\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[27\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[27\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[28\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[28\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[29\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[29\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[30\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[30\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxExceptionsCtrlOut\[31\] MuxExceptionsCtrl.v(8) " "Info (10041): Inferred latch for \"MuxExceptionsCtrlOut\[31\]\" at MuxExceptionsCtrl.v(8)" {  } { { "Multiplexadores/MuxExceptionsCtrl.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxExceptionsCtrl.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxShiftSrc MuxShiftSrc:MuxShiftSrc " "Info: Elaborating entity \"MuxShiftSrc\" for hierarchy \"MuxShiftSrc:MuxShiftSrc\"" {  } { { "CPU.v" "MuxShiftSrc" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxShiftAmt MuxShiftAmt:MuxShiftAmt " "Info: Elaborating entity \"MuxShiftAmt\" for hierarchy \"MuxShiftAmt:MuxShiftAmt\"" {  } { { "CPU.v" "MuxShiftAmt" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 104 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxMemToReg MuxMemToReg:MuxMemToReg " "Info: Elaborating entity \"MuxMemToReg\" for hierarchy \"MuxMemToReg:MuxMemToReg\"" {  } { { "CPU.v" "MuxMemToReg" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MuxMemToReg.v(17) " "Warning (10270): Verilog HDL Case Statement warning at MuxMemToReg.v(17): incomplete case statement has no default case item" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MuxMemToRegOut MuxMemToReg.v(17) " "Warning (10240): Verilog HDL Always Construct warning at MuxMemToReg.v(17): inferring latch(es) for variable \"MuxMemToRegOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[0\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[0\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[1\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[1\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[2\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[2\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[3\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[3\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[4\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[4\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[5\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[5\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[6\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[6\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[7\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[7\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[8\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[8\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[9\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[9\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[10\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[10\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[11\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[11\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[12\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[12\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[13\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[13\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[14\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[14\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[15\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[15\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[16\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[16\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[17\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[17\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[18\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[18\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[19\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[19\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[20\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[20\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[21\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[21\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[22\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[22\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[23\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[23\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[24\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[24\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[25\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[25\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[26\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[26\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[27\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[27\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[28\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[28\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[29\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[29\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[30\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[30\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxMemToRegOut\[31\] MuxMemToReg.v(17) " "Info (10041): Inferred latch for \"MuxMemToRegOut\[31\]\" at MuxMemToReg.v(17)" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxHICtrl MuxHICtrl:MuxHICtrl " "Info: Elaborating entity \"MuxHICtrl\" for hierarchy \"MuxHICtrl:MuxHICtrl\"" {  } { { "CPU.v" "MuxHICtrl" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 108 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxLOCtrl MuxLOCtrl:MuxLOCtrl " "Info: Elaborating entity \"MuxLOCtrl\" for hierarchy \"MuxLOCtrl:MuxLOCtrl\"" {  } { { "CPU.v" "MuxLOCtrl" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoadSize LoadSize:LS " "Info: Elaborating entity \"LoadSize\" for hierarchy \"LoadSize:LS\"" {  } { { "CPU.v" "LS" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 112 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LoadSize.v(8) " "Warning (10270): Verilog HDL Case Statement warning at LoadSize.v(8): incomplete case statement has no default case item" {  } { { "LoadSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LSControlOut LoadSize.v(8) " "Warning (10240): Verilog HDL Always Construct warning at LoadSize.v(8): inferring latch(es) for variable \"LSControlOut\", which holds its previous value in one or more paths through the always construct" {  } { { "LoadSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[0\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[0\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[1\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[1\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[2\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[2\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[3\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[3\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[4\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[4\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[5\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[5\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[6\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[6\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[7\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[7\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[8\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[8\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[9\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[9\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[10\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[10\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[11\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[11\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[12\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[12\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[13\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[13\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[14\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[14\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[15\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[15\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[16\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[16\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[17\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[17\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[18\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[18\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[19\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[19\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[20\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[20\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[21\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[21\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[22\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[22\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[23\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[23\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[24\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[24\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[25\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[25\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[26\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[26\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[27\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[27\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[28\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[28\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[29\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[29\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[30\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[30\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSControlOut\[31\] LoadSize.v(8) " "Info (10041): Inferred latch for \"LSControlOut\[31\]\" at LoadSize.v(8)" {  } { { "LoadSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/LoadSize.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StoreSize StoreSize:SS " "Info: Elaborating entity \"StoreSize\" for hierarchy \"StoreSize:SS\"" {  } { { "CPU.v" "SS" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 114 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "StoreSize.v(9) " "Warning (10270): Verilog HDL Case Statement warning at StoreSize.v(9): incomplete case statement has no default case item" {  } { { "StoreSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SSControlOut StoreSize.v(9) " "Warning (10240): Verilog HDL Always Construct warning at StoreSize.v(9): inferring latch(es) for variable \"SSControlOut\", which holds its previous value in one or more paths through the always construct" {  } { { "StoreSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[0\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[0\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[1\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[1\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[2\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[2\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[3\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[3\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[4\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[4\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[5\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[5\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[6\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[6\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[7\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[7\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[8\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[8\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[9\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[9\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[10\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[10\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[11\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[11\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[12\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[12\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[13\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[13\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[14\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[14\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[15\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[15\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[16\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[16\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[17\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[17\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[18\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[18\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[19\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[19\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[20\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[20\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[21\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[21\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[22\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[22\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[23\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[23\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[24\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[24\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[25\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[25\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[26\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[26\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[27\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[27\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[28\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[28\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[29\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[29\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[30\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[30\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSControlOut\[31\] StoreSize.v(9) " "Info (10041): Inferred latch for \"SSControlOut\[31\]\" at StoreSize.v(9)" {  } { { "StoreSize.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/StoreSize.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "div.v(28) " "Warning (10268): Verilog HDL information at div.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "div.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/div.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "div.v 1 1 " "Warning: Using design file div.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Div " "Info: Found entity 1: Div" {  } { { "div.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/div.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div Div:div " "Info: Elaborating entity \"Div\" for hierarchy \"Div:div\"" {  } { { "CPU.v" "div" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 116 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_MIX_BLOCK_NON_BLOCK" "Remainder div.v(16) " "Error (10110): Verilog HDL error at div.v(16): variable \"Remainder\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" {  } { { "div.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/div.v" 16 0 0 } }  } 0 10110 "Verilog HDL error at %2!s!: variable \"%1!s!\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Divisor div.v(28) " "Warning (10240): Verilog HDL Always Construct warning at div.v(28): inferring latch(es) for variable \"Divisor\", which holds its previous value in one or more paths through the always construct" {  } { { "div.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/div.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Remainder div.v(28) " "Warning (10240): Verilog HDL Always Construct warning at div.v(28): inferring latch(es) for variable \"Remainder\", which holds its previous value in one or more paths through the always construct" {  } { { "div.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/div.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Contador div.v(28) " "Warning (10240): Verilog HDL Always Construct warning at div.v(28): inferring latch(es) for variable \"Contador\", which holds its previous value in one or more paths through the always construct" {  } { { "div.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/div.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ativado div.v(28) " "Warning (10240): Verilog HDL Always Construct warning at div.v(28): inferring latch(es) for variable \"ativado\", which holds its previous value in one or more paths through the always construct" {  } { { "div.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/div.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Div0 div.v(28) " "Warning (10240): Verilog HDL Always Construct warning at div.v(28): inferring latch(es) for variable \"Div0\", which holds its previous value in one or more paths through the always construct" {  } { { "div.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/div.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DivDone div.v(28) " "Warning (10240): Verilog HDL Always Construct warning at div.v(28): inferring latch(es) for variable \"DivDone\", which holds its previous value in one or more paths through the always construct" {  } { { "div.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/div.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HIOut div.v(28) " "Warning (10240): Verilog HDL Always Construct warning at div.v(28): inferring latch(es) for variable \"HIOut\", which holds its previous value in one or more paths through the always construct" {  } { { "div.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/div.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LOOut div.v(28) " "Warning (10240): Verilog HDL Always Construct warning at div.v(28): inferring latch(es) for variable \"LOOut\", which holds its previous value in one or more paths through the always construct" {  } { { "div.v" "" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/div.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Div:div " "Error: Can't elaborate user hierarchy \"Div:div\"" {  } { { "CPU.v" "div" { Text "C:/Users/sinxk/Desktop/projetoHW/Quartus II/CPU.v" 116 0 0 } }  } 0 0 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sinxk/Desktop/projetoHW/Quartus II/projetoVerilog.map.smsg " "Info: Generated suppressed messages file C:/Users/sinxk/Desktop/projetoHW/Quartus II/projetoVerilog.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 33 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 33 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "258 " "Error: Peak virtual memory: 258 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 15 20:55:19 2019 " "Error: Processing ended: Tue Oct 15 20:55:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
