Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 37084e077ebf483684e341186cdf049e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot write_to_file_behav xil_defaultlib.write_to_file -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture arch1 of entity xil_defaultlib.write_to_file
Built simulation snapshot write_to_file_behav
