{"vcs1":{"timestamp_begin":1670469543.271683311, "rt":0.24, "ut":0.19, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1670469542.873025750}
{"VCS_COMP_START_TIME": 1670469542.873025750}
{"VCS_COMP_END_TIME": 1670469543.586498300}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all /apps/designlib/SAED90_EDK/SAED_EDK90nm/Digital_Standard_cell_Library/verilog/saed90nm.v tb_ppu32.sv ../dc-syn/output/ppu_syn.sv"}
{"vcs1": {"peak_mem": 318432}}
