{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706680509239 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706680509240 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 31 09:25:09 2024 " "Processing started: Wed Jan 31 09:25:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706680509240 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680509240 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CAD_VGA_Quartus -c CAD_VGA_Quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off CAD_VGA_Quartus -c CAD_VGA_Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680509240 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706680509867 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706680509868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cad_vga_quartus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cad_vga_quartus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CAD_VGA_Quartus-CAD_VGA_Quartus " "Found design unit 1: CAD_VGA_Quartus-CAD_VGA_Quartus" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706680520990 ""} { "Info" "ISGN_ENTITY_NAME" "1 CAD_VGA_Quartus " "Found entity 1: CAD_VGA_Quartus" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706680520990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680520990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/game.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/game.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Game-Behavioral " "Found design unit 1: Game-Behavioral" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706680520994 ""} { "Info" "ISGN_ENTITY_NAME" "1 Game " "Found entity 1: Game" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706680520994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680520994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/neonblaster_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/neonblaster_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NeonBlaster_pkg " "Found design unit 1: NeonBlaster_pkg" {  } { { "src/NeonBlaster_pkg.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/NeonBlaster_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706680520996 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NeonBlaster_pkg-body " "Found design unit 2: NeonBlaster_pkg-body" {  } { { "src/NeonBlaster_pkg.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/NeonBlaster_pkg.vhd" 337 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706680520996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680520996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_controller-Behavioral " "Found design unit 1: VGA_controller-Behavioral" {  } { { "src/VGA_controller.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/VGA_controller.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706680521000 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "src/VGA_controller.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/VGA_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706680521000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680521000 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CAD_VGA_Quartus " "Elaborating entity \"CAD_VGA_Quartus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706680521061 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR CAD_VGA_Quartus.vhd(40) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(40): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706680521071 "|CAD_VGA_Quartus"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA CAD_VGA_Quartus.vhd(41) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(41): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706680521071 "|CAD_VGA_Quartus"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N CAD_VGA_Quartus.vhd(42) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(42): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706680521071 "|CAD_VGA_Quartus"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE CAD_VGA_Quartus.vhd(43) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(43): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706680521071 "|CAD_VGA_Quartus"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK CAD_VGA_Quartus.vhd(44) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(44): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706680521071 "|CAD_VGA_Quartus"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N CAD_VGA_Quartus.vhd(45) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(45): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706680521071 "|CAD_VGA_Quartus"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_LDQM CAD_VGA_Quartus.vhd(47) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(47): used implicit default value for signal \"DRAM_LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706680521071 "|CAD_VGA_Quartus"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N CAD_VGA_Quartus.vhd(48) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(48): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706680521071 "|CAD_VGA_Quartus"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_UDQM CAD_VGA_Quartus.vhd(49) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(49): used implicit default value for signal \"DRAM_UDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706680521071 "|CAD_VGA_Quartus"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N CAD_VGA_Quartus.vhd(50) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(50): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706680521071 "|CAD_VGA_Quartus"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SD_CLK CAD_VGA_Quartus.vhd(53) " "VHDL Signal Declaration warning at CAD_VGA_Quartus.vhd(53): used implicit default value for signal \"SD_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706680521071 "|CAD_VGA_Quartus"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RESET CAD_VGA_Quartus.vhd(118) " "Verilog HDL or VHDL warning at CAD_VGA_Quartus.vhd(118): object \"RESET\" assigned a value but never read" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1706680521072 "|CAD_VGA_Quartus"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:VGA_Control " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:VGA_Control\"" {  } { { "CAD_VGA_Quartus.vhd" "VGA_Control" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706680521073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Game Game:VGA_SQ " "Elaborating entity \"Game\" for hierarchy \"Game:VGA_SQ\"" {  } { { "CAD_VGA_Quartus.vhd" "VGA_SQ" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706680521076 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enemies Game.vhd(131) " "VHDL Process Statement warning at Game.vhd(131): inferring latch(es) for signal or variable \"enemies\", which holds its previous value in one or more paths through the process" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706680521163 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "player Game.vhd(131) " "VHDL Process Statement warning at Game.vhd(131): inferring latch(es) for signal or variable \"player\", which holds its previous value in one or more paths through the process" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706680521174 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EnemyMoveLimit Game.vhd(131) " "VHDL Process Statement warning at Game.vhd(131): inferring latch(es) for signal or variable \"EnemyMoveLimit\", which holds its previous value in one or more paths through the process" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1706680521185 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "game Game.vhd(256) " "VHDL warning at Game.vhd(256): sensitivity list already contains game" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 256 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680521185 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EnemyMoveLimit\[0\] Game.vhd(131) " "Inferred latch for \"EnemyMoveLimit\[0\]\" at Game.vhd(131)" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680521608 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EnemyMoveLimit\[1\] Game.vhd(131) " "Inferred latch for \"EnemyMoveLimit\[1\]\" at Game.vhd(131)" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680521608 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EnemyMoveLimit\[2\] Game.vhd(131) " "Inferred latch for \"EnemyMoveLimit\[2\]\" at Game.vhd(131)" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680521608 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EnemyMoveLimit\[3\] Game.vhd(131) " "Inferred latch for \"EnemyMoveLimit\[3\]\" at Game.vhd(131)" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680521609 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player.y_position\[0\] Game.vhd(131) " "Inferred latch for \"player.y_position\[0\]\" at Game.vhd(131)" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680521676 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player.y_position\[1\] Game.vhd(131) " "Inferred latch for \"player.y_position\[1\]\" at Game.vhd(131)" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680521676 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player.y_position\[2\] Game.vhd(131) " "Inferred latch for \"player.y_position\[2\]\" at Game.vhd(131)" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680521676 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player.y_position\[3\] Game.vhd(131) " "Inferred latch for \"player.y_position\[3\]\" at Game.vhd(131)" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680521676 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player.y_position\[4\] Game.vhd(131) " "Inferred latch for \"player.y_position\[4\]\" at Game.vhd(131)" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680521676 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player.y_position\[5\] Game.vhd(131) " "Inferred latch for \"player.y_position\[5\]\" at Game.vhd(131)" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680521676 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player.y_position\[6\] Game.vhd(131) " "Inferred latch for \"player.y_position\[6\]\" at Game.vhd(131)" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680521676 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player.y_position\[7\] Game.vhd(131) " "Inferred latch for \"player.y_position\[7\]\" at Game.vhd(131)" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680521676 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player.y_position\[8\] Game.vhd(131) " "Inferred latch for \"player.y_position\[8\]\" at Game.vhd(131)" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680521676 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player.y_position\[9\] Game.vhd(131) " "Inferred latch for \"player.y_position\[9\]\" at Game.vhd(131)" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680521676 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player.y_position\[10\] Game.vhd(131) " "Inferred latch for \"player.y_position\[10\]\" at Game.vhd(131)" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680521677 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player.y_position\[11\] Game.vhd(131) " "Inferred latch for \"player.y_position\[11\]\" at Game.vhd(131)" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680521677 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player.y_position\[12\] Game.vhd(131) " "Inferred latch for \"player.y_position\[12\]\" at Game.vhd(131)" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680521677 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player.y_position\[13\] Game.vhd(131) " "Inferred latch for \"player.y_position\[13\]\" at Game.vhd(131)" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680521677 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player.y_position\[14\] Game.vhd(131) " "Inferred latch for \"player.y_position\[14\]\" at Game.vhd(131)" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680521677 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player.y_position\[15\] Game.vhd(131) " "Inferred latch for \"player.y_position\[15\]\" at Game.vhd(131)" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680521677 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player.y_position\[16\] Game.vhd(131) " "Inferred latch for \"player.y_position\[16\]\" at Game.vhd(131)" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680521677 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player.y_position\[17\] Game.vhd(131) " "Inferred latch for \"player.y_position\[17\]\" at Game.vhd(131)" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680521677 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player.y_position\[18\] Game.vhd(131) " "Inferred latch for \"player.y_position\[18\]\" at Game.vhd(131)" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680521677 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player.y_position\[19\] Game.vhd(131) " "Inferred latch for \"player.y_position\[19\]\" at Game.vhd(131)" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680521677 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player.y_position\[20\] Game.vhd(131) " "Inferred latch for \"player.y_position\[20\]\" at Game.vhd(131)" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680521677 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player.y_position\[21\] Game.vhd(131) " "Inferred latch for \"player.y_position\[21\]\" at Game.vhd(131)" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680521677 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player.y_position\[22\] Game.vhd(131) " "Inferred latch for \"player.y_position\[22\]\" at Game.vhd(131)" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680521677 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player.y_position\[23\] Game.vhd(131) " "Inferred latch for \"player.y_position\[23\]\" at Game.vhd(131)" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680521677 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player.y_position\[24\] Game.vhd(131) " "Inferred latch for \"player.y_position\[24\]\" at Game.vhd(131)" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680521678 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player.y_position\[25\] Game.vhd(131) " "Inferred latch for \"player.y_position\[25\]\" at Game.vhd(131)" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680521678 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player.y_position\[26\] Game.vhd(131) " "Inferred latch for \"player.y_position\[26\]\" at Game.vhd(131)" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680521678 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player.y_position\[27\] Game.vhd(131) " "Inferred latch for \"player.y_position\[27\]\" at Game.vhd(131)" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680521678 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player.y_position\[28\] Game.vhd(131) " "Inferred latch for \"player.y_position\[28\]\" at Game.vhd(131)" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680521678 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player.y_position\[29\] Game.vhd(131) " "Inferred latch for \"player.y_position\[29\]\" at Game.vhd(131)" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680521678 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player.y_position\[30\] Game.vhd(131) " "Inferred latch for \"player.y_position\[30\]\" at Game.vhd(131)" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680521678 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player.y_position\[31\] Game.vhd(131) " "Inferred latch for \"player.y_position\[31\]\" at Game.vhd(131)" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680521678 "|CAD_VGA_Quartus|Game:VGA_SQ"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Game:VGA_SQ\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Game:VGA_SQ\|Mod0\"" {  } { { "src/Game.vhd" "Mod0" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 276 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1706680528360 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Game:VGA_SQ\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Game:VGA_SQ\|Div0\"" {  } { { "src/Game.vhd" "Div0" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 277 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1706680528360 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Game:VGA_SQ\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Game:VGA_SQ\|Mod1\"" {  } { { "src/Game.vhd" "Mod1" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 277 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1706680528360 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Game:VGA_SQ\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Game:VGA_SQ\|Div1\"" {  } { { "src/Game.vhd" "Div1" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 278 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1706680528360 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Game:VGA_SQ\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Game:VGA_SQ\|Mod2\"" {  } { { "src/Game.vhd" "Mod2" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 278 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1706680528360 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Game:VGA_SQ\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Game:VGA_SQ\|Div2\"" {  } { { "src/Game.vhd" "Div2" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 279 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1706680528360 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Game:VGA_SQ\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Game:VGA_SQ\|Mod3\"" {  } { { "src/Game.vhd" "Mod3" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 280 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1706680528360 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Game:VGA_SQ\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Game:VGA_SQ\|Div3\"" {  } { { "src/Game.vhd" "Div3" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 281 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1706680528360 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Game:VGA_SQ\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Game:VGA_SQ\|Mod4\"" {  } { { "src/Game.vhd" "Mod4" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 281 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1706680528360 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1706680528360 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Game:VGA_SQ\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Game:VGA_SQ\|lpm_divide:Mod0\"" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 276 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706680528429 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Game:VGA_SQ\|lpm_divide:Mod0 " "Instantiated megafunction \"Game:VGA_SQ\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706680528430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706680528430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706680528430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706680528430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706680528430 ""}  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 276 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1706680528430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uio.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uio.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uio " "Found entity 1: lpm_divide_uio" {  } { { "db/lpm_divide_uio.tdf" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/db/lpm_divide_uio.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706680528476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680528476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706680528489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680528489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706680528556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680528556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/db/lpm_abs_4p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706680528688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680528688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Game:VGA_SQ\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Game:VGA_SQ\|lpm_divide:Div0\"" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 277 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706680528708 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Game:VGA_SQ\|lpm_divide:Div0 " "Instantiated megafunction \"Game:VGA_SQ\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706680528708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706680528708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706680528708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706680528708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706680528708 ""}  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 277 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1706680528708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bpo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bpo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bpo " "Found entity 1: lpm_divide_bpo" {  } { { "db/lpm_divide_bpo.tdf" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/db/lpm_divide_bpo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706680528746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680528746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706680528766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680528766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/db/alt_u_div_ove.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706680528838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680528838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_kn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_kn9 " "Found entity 1: lpm_abs_kn9" {  } { { "db/lpm_abs_kn9.tdf" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/db/lpm_abs_kn9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706680528901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680528901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Game:VGA_SQ\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Game:VGA_SQ\|lpm_divide:Div1\"" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 278 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706680528923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Game:VGA_SQ\|lpm_divide:Div1 " "Instantiated megafunction \"Game:VGA_SQ\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706680528923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706680528923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706680528923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706680528923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706680528923 ""}  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 278 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1706680528923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_epo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_epo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_epo " "Found entity 1: lpm_divide_epo" {  } { { "db/lpm_divide_epo.tdf" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/db/lpm_divide_epo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706680528963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680528963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/db/abs_divider_nbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706680528982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680528982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/db/alt_u_div_uve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706680529026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680529026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_nn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_nn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_nn9 " "Found entity 1: lpm_abs_nn9" {  } { { "db/lpm_abs_nn9.tdf" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/db/lpm_abs_nn9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706680529104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680529104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Game:VGA_SQ\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"Game:VGA_SQ\|lpm_divide:Div2\"" {  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 279 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706680529129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Game:VGA_SQ\|lpm_divide:Div2 " "Instantiated megafunction \"Game:VGA_SQ\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706680529129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706680529129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706680529129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706680529129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706680529129 ""}  } { { "src/Game.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/src/Game.vhd" 279 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1706680529129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_oqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_oqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_oqo " "Found entity 1: lpm_divide_oqo" {  } { { "db/lpm_divide_oqo.tdf" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/db/lpm_divide_oqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706680529167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680529167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_1dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_1dg " "Found entity 1: abs_divider_1dg" {  } { { "db/abs_divider_1dg.tdf" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/db/abs_divider_1dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706680529181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680529181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/db/alt_u_div_i2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706680529240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680529240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_1p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_1p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_1p9 " "Found entity 1: lpm_abs_1p9" {  } { { "db/lpm_abs_1p9.tdf" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/db/lpm_abs_1p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706680529336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680529336 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CLOCK4_50 " "bidirectional pin \"CLOCK4_50\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706680531832 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706680531832 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706680531832 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706680531832 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706680531832 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706680531832 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706680531832 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706680531832 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706680531832 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706680531832 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706680531832 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706680531832 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706680531832 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706680531832 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706680531832 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706680531832 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706680531832 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706680531832 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[0\] " "bidirectional pin \"SD_DATA\[0\]\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706680531832 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[1\] " "bidirectional pin \"SD_DATA\[1\]\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706680531832 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[2\] " "bidirectional pin \"SD_DATA\[2\]\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706680531832 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[3\] " "bidirectional pin \"SD_DATA\[3\]\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706680531832 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706680531832 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706680531832 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706680531832 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1706680531832 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1706680531832 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706680547550 "|CAD_VGA_Quartus|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706680547550 "|CAD_VGA_Quartus|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706680547550 "|CAD_VGA_Quartus|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706680547550 "|CAD_VGA_Quartus|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706680547550 "|CAD_VGA_Quartus|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706680547550 "|CAD_VGA_Quartus|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706680547550 "|CAD_VGA_Quartus|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] VCC " "Pin \"LEDR\[9\]\" is stuck at VCC" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706680547550 "|CAD_VGA_Quartus|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706680547550 "|CAD_VGA_Quartus|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706680547550 "|CAD_VGA_Quartus|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706680547550 "|CAD_VGA_Quartus|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706680547550 "|CAD_VGA_Quartus|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706680547550 "|CAD_VGA_Quartus|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706680547550 "|CAD_VGA_Quartus|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706680547550 "|CAD_VGA_Quartus|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706680547550 "|CAD_VGA_Quartus|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706680547550 "|CAD_VGA_Quartus|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706680547550 "|CAD_VGA_Quartus|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706680547550 "|CAD_VGA_Quartus|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706680547550 "|CAD_VGA_Quartus|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706680547550 "|CAD_VGA_Quartus|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706680547550 "|CAD_VGA_Quartus|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706680547550 "|CAD_VGA_Quartus|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706680547550 "|CAD_VGA_Quartus|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706680547550 "|CAD_VGA_Quartus|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706680547550 "|CAD_VGA_Quartus|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706680547550 "|CAD_VGA_Quartus|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706680547550 "|CAD_VGA_Quartus|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706680547550 "|CAD_VGA_Quartus|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706680547550 "|CAD_VGA_Quartus|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706680547550 "|CAD_VGA_Quartus|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706680547550 "|CAD_VGA_Quartus|SD_CLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1706680547550 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1706680548196 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1706680566987 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706680566987 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706680567913 "|CAD_VGA_Quartus|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706680567913 "|CAD_VGA_Quartus|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Key\[1\] " "No output dependent on input pin \"Key\[1\]\"" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706680567913 "|CAD_VGA_Quartus|Key[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Key\[2\] " "No output dependent on input pin \"Key\[2\]\"" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706680567913 "|CAD_VGA_Quartus|Key[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706680567913 "|CAD_VGA_Quartus|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706680567913 "|CAD_VGA_Quartus|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706680567913 "|CAD_VGA_Quartus|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706680567913 "|CAD_VGA_Quartus|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706680567913 "|CAD_VGA_Quartus|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706680567913 "|CAD_VGA_Quartus|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706680567913 "|CAD_VGA_Quartus|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706680567913 "|CAD_VGA_Quartus|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706680567913 "|CAD_VGA_Quartus|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "CAD_VGA_Quartus.vhd" "" { Text "C:/intelFPGA_lite/workspace/CAD_VGA_Quartus 2/CAD_VGA_Quartus.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706680567913 "|CAD_VGA_Quartus|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1706680567913 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20143 " "Implemented 20143 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1706680567962 ""} { "Info" "ICUT_CUT_TM_OPINS" "90 " "Implemented 90 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1706680567962 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "26 " "Implemented 26 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1706680567962 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20009 " "Implemented 20009 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1706680567962 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1706680567962 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 92 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5020 " "Peak virtual memory: 5020 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706680567991 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 31 09:26:07 2024 " "Processing ended: Wed Jan 31 09:26:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706680567991 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706680567991 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706680567991 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706680567991 ""}
