<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>hw_dma.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="$relpath/search.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_43e0a1f539e00dcfa1a6bc4d4fee4fc2.html">home</a></li><li class="navelem"><a class="el" href="dir_cb014abec909cd1f2f747a8fabc06ef7.html">a0221343</a></li><li class="navelem"><a class="el" href="dir_68d51b26df0948e389e8c3ede5e4cf3d.html">c2000ware_dev</a></li><li class="navelem"><a class="el" href="dir_5941e6303d8c20d86135ae6396d87598.html">c2000ware</a></li><li class="navelem"><a class="el" href="dir_2e729ad448dd2645239094b36b6c71f7.html">repos</a></li><li class="navelem"><a class="el" href="dir_eecdfc121e85ff7acfcd64df3cbe7ba3.html">driverlib_repo</a></li><li class="navelem"><a class="el" href="dir_760da502b132e7442314098681d5fad0.html">src</a></li><li class="navelem"><a class="el" href="dir_31934bde8701934b41159377b07b6b48.html">f2837xs</a></li><li class="navelem"><a class="el" href="dir_dbc43b3a0c3902340373c4587d4dd455.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_dma.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__dma_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// FILE:    hw_dma.h</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// TITLE:   Definitions for the DMA registers.</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">// $TI Release:  $</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// $Release Date:  $</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// $Copyright:  $</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef HW_DMA_H</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HW_DMA_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">// The following are defines for the DMA register offsets</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00021"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#af29defe5e41bc146059be49adffcc04d">   21</a></span>&#160;<span class="preprocessor">#define DMA_O_CTRL                0x0U         // DMA Control Register</span></div>
<div class="line"><a name="l00022"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#a91842f741e10155884cc022dc73ba434">   22</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_O_DEBUGCTRL           0x1U         // Debug Control Register</span></div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#a44285892e9c2ef77faee704c273def24">   23</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_O_PRIORITYCTRL1       0x4U         // Priority Control 1 Register</span></div>
<div class="line"><a name="l00024"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#ab1e607b412be3c0a5df93a7a88265bc8">   24</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_O_PRIORITYSTAT        0x6U         // Priority Status Register</span></div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#a50195bb794b536fad293632e132bbd21">   25</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_O_MODE                0x0U         // Mode Register</span></div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#aad60f9b6ea941441fc03e0cfc0662a02">   26</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_O_CONTROL             0x1U         // Control Register</span></div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#ac8b64740785ef3b0aa4c1147958a3355">   27</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_O_BURST_SIZE          0x2U         // Burst Size Register</span></div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#a8292a556b0780cde2ccba1423394a8e0">   28</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_O_BURST_COUNT         0x3U         // Burst Count Register</span></div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#a2f309dc8fab57c61792ccdcc92da0868">   29</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_O_SRC_BURST_STEP      0x4U         // Source Burst Step Register</span></div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#a28c719c9752cfd01182a75abf49d1ed6">   30</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_O_DST_BURST_STEP      0x5U         // Destination Burst Step</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#aa6dcc37ee284ee943b6acbdeca08d027">   32</a></span>&#160;<span class="preprocessor">#define DMA_O_TRANSFER_SIZE       0x6U         // Transfer Size Register</span></div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#a6da3119174fdfc7cba3fc0b53f7404eb">   33</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_O_TRANSFER_COUNT      0x7U         // Transfer Count Register</span></div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#a58dc0fe13b530b28259269c2d241d1b8">   34</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_O_SRC_TRANSFER_STEP   0x8U         // Source Transfer Step Register</span></div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#a56b8ec4a8d1bfb0283516dbd31710462">   35</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_O_DST_TRANSFER_STEP   0x9U         // Destination Transfer Step</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#a44a73b3e236e7b541f9151292c9fe997">   37</a></span>&#160;<span class="preprocessor">#define DMA_O_SRC_WRAP_SIZE       0xAU         // Source Wrap Size Register</span></div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#afa72d238fc7065674e747ae53501812a">   38</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_O_SRC_WRAP_COUNT      0xBU         // Source Wrap Count Register</span></div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#a37e65e768a7d537777d9394a0b0713d6">   39</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_O_SRC_WRAP_STEP       0xCU         // Source Wrap Step Register</span></div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#a52961ee12c733176ad87a720f643685b">   40</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_O_DST_WRAP_SIZE       0xDU         // Destination Wrap Size</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#af67d7844fa8ddefa83941becd4ba51a4">   42</a></span>&#160;<span class="preprocessor">#define DMA_O_DST_WRAP_COUNT      0xEU         // Destination Wrap Count</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#aaff326659840b126bdd388cdf8aea5cb">   44</a></span>&#160;<span class="preprocessor">#define DMA_O_DST_WRAP_STEP       0xFU         // Destination Wrap Step</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#a37dcd5babd40b28d97f09195cd76d601">   46</a></span>&#160;<span class="preprocessor">#define DMA_O_SRC_BEG_ADDR_SHADOW  0x10U        // Source Begin Address Shadow</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#a6690df33561d9cec859ebf009f00956f">   48</a></span>&#160;<span class="preprocessor">#define DMA_O_SRC_ADDR_SHADOW     0x12U        // Source Address Shadow</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#a2d810ff1aac5b370b3f8c061471256ec">   50</a></span>&#160;<span class="preprocessor">#define DMA_O_SRC_BEG_ADDR_ACTIVE  0x14U        // Source Begin Address Active</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#a9961c79884c3772db754b509f8d33916">   52</a></span>&#160;<span class="preprocessor">#define DMA_O_SRC_ADDR_ACTIVE     0x16U        // Source Address Active</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#a49fd20715eb88404f789be73e7fabf0c">   54</a></span>&#160;<span class="preprocessor">#define DMA_O_DST_BEG_ADDR_SHADOW  0x18U        // Destination Begin Address</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Shadow Register</span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#a3568fb5a90874cc9cda2d2880819786a">   56</a></span>&#160;<span class="preprocessor">#define DMA_O_DST_ADDR_SHADOW     0x1AU        // Destination Address Shadow</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#a82d5aa291af0689e015dea07e31f2625">   58</a></span>&#160;<span class="preprocessor">#define DMA_O_DST_BEG_ADDR_ACTIVE  0x1CU        // Destination Begin Address</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Active Register</span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#af7305b3aa41baf1d04849e99d03aaa7d">   60</a></span>&#160;<span class="preprocessor">#define DMA_O_DST_ADDR_ACTIVE     0x1EU        // Destination Address Active</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">// The following are defines for the bit fields in the DMACTRL register</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#a9ed73a309a2e6a99646980552e9fdb7b">   68</a></span>&#160;<span class="preprocessor">#define DMA_CTRL_HARDRESET        0x1U         // Hard Reset Bit</span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#a27cde5eb605035497d2fec62a2594415">   69</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CTRL_PRIORITYRESET    0x2U         // Priority Reset Bit</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">// The following are defines for the bit fields in the DEBUGCTRL register</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#a7978be4198c9bb31ca4a0dcf40749b9d">   76</a></span>&#160;<span class="preprocessor">#define DMA_DEBUGCTRL_FREE        0x8000U      // Debug Mode Bit</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">// The following are defines for the bit fields in the PRIORITYCTRL1 register</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#ae969cf0f4a1826d6dfb09527304441e8">   83</a></span>&#160;<span class="preprocessor">#define DMA_PRIORITYCTRL1_CH1PRIORITY  0x1U         // Ch1 Priority Bit</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">// The following are defines for the bit fields in the PRIORITYSTAT register</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#aa7ba522d8dc5c5149008257f0b87789e">   90</a></span>&#160;<span class="preprocessor">#define DMA_PRIORITYSTAT_ACTIVESTS_S  0U</span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#a0399b67c17463ee2638dad6562c1b772">   91</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_PRIORITYSTAT_ACTIVESTS_M  0x7U         // Active Channel Status Bits</span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#a34994d9d71486b85498b814c78d861fa">   92</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_PRIORITYSTAT_ACTIVESTS_SHADOW_S  4U</span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#a14aca7d1ddd0dfa553de6623ba59d9a7">   93</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_PRIORITYSTAT_ACTIVESTS_SHADOW_M  0x70U        // Active Channel Status Shadow</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Bits</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">// The following are defines for the bit fields in the MODE register</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#ada66f206f9a0f12bc61e104786e663ba">  101</a></span>&#160;<span class="preprocessor">#define DMA_MODE_PERINTSEL_S      0U</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#ac8133971d145fe8ebbc6d0bcc1245e0a">  102</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_MODE_PERINTSEL_M      0x1FU        // Peripheral Interrupt and Sync</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Select</span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#a989cc8454b281b1fc21ead1406a54bff">  104</a></span>&#160;<span class="preprocessor">#define DMA_MODE_OVRINTE          0x80U        // Overflow Interrupt Enable</span></div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#a71e69ce7fd730c7584611f655630ade1">  105</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_MODE_PERINTE          0x100U       // Peripheral Interrupt Enable</span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#a5fb28ff57a43dd61ed9c2437355fc8e4">  106</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_MODE_CHINTMODE        0x200U       // Channel Interrupt Mode</span></div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#adbf4cb50fd772673279b301003d7f21c">  107</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_MODE_ONESHOT          0x400U       // One Shot Mode Bit</span></div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#a3c014ba701c13f3fd11a12ce4e03d1d3">  108</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_MODE_CONTINUOUS       0x800U       // Continuous Mode Bit</span></div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#a33fbe7de08a13a3d7f7cd4fc98b11a79">  109</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_MODE_DATASIZE         0x4000U      // Data Size Mode Bit</span></div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#a278a6daeba790dcdbdf60b58cff0b679">  110</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_MODE_CHINTE           0x8000U      // Channel Interrupt Enable Bit</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">// The following are defines for the bit fields in the CONTROL register</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#a1eec2efc38cbd6c0f6d3b8775c1ec1db">  117</a></span>&#160;<span class="preprocessor">#define DMA_CONTROL_RUN           0x1U         // Run Bit</span></div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#abefb626ca30461ec9947398b6a0738c0">  118</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CONTROL_HALT          0x2U         // Halt Bit</span></div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#a3a5b319111cd716873949f99f6effb11">  119</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CONTROL_SOFTRESET     0x4U         // Soft Reset Bit</span></div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#a53dda6138699601cdcf6bc94ab59a11f">  120</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CONTROL_PERINTFRC     0x8U         // Interrupt Force Bit</span></div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#a87700cfdfcdd21b48e3a304aa2c615ac">  121</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CONTROL_PERINTCLR     0x10U        // Interrupt Clear Bit</span></div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#a15cfc51fa96ee81f0c163ef8c2dd47d3">  122</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CONTROL_ERRCLR        0x80U        // Error Clear Bit</span></div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#a38e1f9ccf0640ff01df1f6b4147047f7">  123</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CONTROL_PERINTFLG     0x100U       // Interrupt Flag Bit</span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#a65394c902abd04f065278936cf1bf57f">  124</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CONTROL_TRANSFERSTS   0x800U       // Transfer Status Bit</span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#ae3a26135410d7c1566b06e63d86a4495">  125</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CONTROL_BURSTSTS      0x1000U      // Burst Status Bit</span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#a0774ac8fd39ce6aec80742f9828852b4">  126</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CONTROL_RUNSTS        0x2000U      // Run Status Bit</span></div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#a50779822ce4884fe91f5994d005c8991">  127</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_CONTROL_OVRFLG        0x4000U      // Overflow Flag Bit</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">// The following are defines for the bit fields in the BURST_SIZE register</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#aa46ad551f995d83f3c68551923669cc7">  134</a></span>&#160;<span class="preprocessor">#define DMA_BURST_SIZE_BURSTSIZE_S  0U</span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#aab7e3b5f2f73ab4b287bdffd9c07cf07">  135</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_BURST_SIZE_BURSTSIZE_M  0x1FU        // Burst Transfer Size</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">// The following are defines for the bit fields in the BURST_COUNT register</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#acec55833ccf16852642171cadfc4ccb2">  142</a></span>&#160;<span class="preprocessor">#define DMA_BURST_COUNT_BURSTCOUNT_S  0U</span></div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="code" href="hw__dma_8h.html#a7b0207b5bfc92f8ff835aec9c98093b1">  143</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMA_BURST_COUNT_BURSTCOUNT_M  0x1FU        // Burst Transfer Size</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1" /><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
