---
control-signals:
  HLT: 0   # Halt
  MAI: 1   # Memory address in
  MPI: 2   # Memory page in
  MRW: 3   # Memory Read/Write
  ME:  4   # Memory enable
  II:  5   # Instruction in
  CE:  6   # Counter enable
  CO:  7   # Counter out
  J:   8   # Jump
  SU:  9   # Subtract
  RO:  10  # ALU out
  FI:  11  # Flags in
  OI:  12  # Out in
  AI:  13  # A reg in
  AO:  14  # A reg out
  BI:  15  # B reg in
  BO:  16  # B reg out
  SCR: 17  # Step counter reset

fetch-sequence:
  - [000, SCR]

operations:
  LDA:
    - [111, HLT, J, SU, FI, AO, AI]
    - [000, BI, BO, CO, RO, II]
  ADD:
    - [1X1, HLT, J, SU, FI, AO, AI]
    - [00X, BI, BO, CO, RO, II]
    - [XXX, HLT, BI, MPI, SCR, SU]

end-sequence:
  - [00X, HLT, J, SU, FI, AO, AI]
  - [111, BI, BO, CO, RO, II]
