Release 13.4 - xst O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: ALU_REG.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU_REG.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU_REG"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : ALU_REG
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\FPGAJX\ZC_EXP\EXP4_ALU_REG\MIPS_REG.v" into library work
Parsing module <MIPS_REG>.
Analyzing Verilog file "D:\FPGAJX\ZC_EXP\EXP4_ALU_REG\ALU_8F.v" into library work
Parsing module <ALU_8F>.
Analyzing Verilog file "D:\FPGAJX\ZC_EXP\EXP4_ALU_REG\ALU_REG.v" into library work
Parsing module <ALU_REG>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ALU_REG>.

Elaborating module <MIPS_REG>.

Elaborating module <ALU_8F>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ALU_REG>.
    Related source file is "d:/fpgajx/zc_exp/exp4_alu_reg/alu_reg.v".
    Summary:
	no macro.
Unit <ALU_REG> synthesized.

Synthesizing Unit <MIPS_REG>.
    Related source file is "d:/fpgajx/zc_exp/exp4_alu_reg/mips_reg.v".
    Found 992-bit register for signal <n0049[991:0]>.
    Found 32-bit 31-to-1 multiplexer for signal <R_Addr_A[4]_REG_Files[31][31]_wide_mux_1_OUT> created at line 36.
    Found 32-bit 31-to-1 multiplexer for signal <R_Addr_B[4]_REG_Files[31][31]_wide_mux_4_OUT> created at line 37.
    Summary:
	inferred 992 D-type flip-flop(s).
	inferred  35 Multiplexer(s).
Unit <MIPS_REG> synthesized.

Synthesizing Unit <ALU_8F>.
    Related source file is "d:/fpgajx/zc_exp/exp4_alu_reg/alu_8f.v".
        Zero_32 = 32'b00000000000000000000000000000000
        One_32 = 32'b00000000000000000000000000000001
    Found 33-bit subtractor for signal <GND_3_o_GND_3_o_sub_7_OUT> created at line 42.
    Found 33-bit adder for signal <n0035> created at line 41.
    Found 32-bit shifter logical right for signal <B[31]_A[31]_shift_right_9_OUT> created at line 44
    Found 32-bit 8-to-1 multiplexer for signal <F> created at line 36.
    Found 32-bit comparator greater for signal <A[31]_B[31]_LessThan_8_o> created at line 43
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <ALU_8F> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Registers                                            : 1
 992-bit register                                      : 1
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 40
 1-bit 2-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 34
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 8-to-1 multiplexer                             : 1
# Logic shifters                                       : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 2
 1-bit xor4                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Registers                                            : 992
 Flip-Flops                                            : 992
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 40
 1-bit 2-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 34
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 8-to-1 multiplexer                             : 1
# Logic shifters                                       : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 2
 1-bit xor4                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALU_REG> ...

Optimizing unit <MIPS_REG> ...

Optimizing unit <ALU_8F> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU_REG, actual ratio is 30.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 992
 Flip-Flops                                            : 992

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ALU_REG.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2220
#      GND                         : 1
#      LUT3                        : 841
#      LUT4                        : 108
#      LUT5                        : 219
#      LUT6                        : 901
#      MUXCY                       : 80
#      MUXF7                       : 4
#      VCC                         : 1
#      XORCY                       : 65
# FlipFlops/Latches                : 992
#      FDCE                        : 992
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 20
#      OBUF                        : 2

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             992  out of  18224     5%  
 Number of Slice LUTs:                 2069  out of   9112    22%  
    Number used as Logic:              2069  out of   9112    22%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2069
   Number with an unused Flip Flop:    1077  out of   2069    52%  
   Number with an unused LUT:             0  out of   2069     0%  
   Number of fully used LUT-FF pairs:   992  out of   2069    47%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of    232     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 992   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.599ns (Maximum Frequency: 104.176MHz)
   Minimum input arrival time before clock: 12.070ns
   Maximum output required time after clock: 15.828ns
   Maximum combinational path delay: 18.198ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 9.599ns (frequency: 104.176MHz)
  Total number of paths / destination ports: 6640541 / 992
-------------------------------------------------------------------------
Delay:               9.599ns (Levels of Logic = 9)
  Source:            Registers/REG_Files_31_673 (FF)
  Destination:       Registers/REG_Files_31_960 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: Registers/REG_Files_31_673 to Registers/REG_Files_31_960
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.898  Registers/REG_Files_31_673 (Registers/REG_Files_31_673)
     LUT6:I2->O            1   0.203   0.827  Registers/Mmux_R_Addr_A[4]_REG_Files[31][31]_wide_mux_1_OUT_935 (Registers/Mmux_R_Addr_A[4]_REG_Files[31][31]_wide_mux_1_OUT_935)
     LUT6:I2->O           19   0.203   1.176  Registers/Mmux_R_Addr_A[4]_REG_Files[31][31]_wide_mux_1_OUT_411 (Registers/Mmux_R_Addr_A[4]_REG_Files[31][31]_wide_mux_1_OUT_411)
     LUT4:I2->O           12   0.203   0.909  Registers/Mmux_R_Data_A121_1 (Registers/Mmux_R_Data_A121)
     LUT6:I5->O            5   0.205   0.943  MIPS_ALU/Sh161 (MIPS_ALU/Sh16)
     LUT6:I3->O            3   0.205   0.651  MIPS_ALU/Sh481 (MIPS_ALU/Sh48)
     LUT6:I5->O            1   0.205   0.580  MIPS_ALU/Mmux__n004013 (MIPS_ALU/_n0040<0>)
     LUT6:I5->O            1   0.205   0.000  MIPS_ALU/Mmux_F_3 (MIPS_ALU/Mmux_F_3)
     MUXF7:I1->O          32   0.140   1.292  MIPS_ALU/Mmux_F_2_f7 (W_Data<0>)
     LUT3:I2->O            1   0.205   0.000  Registers/Mmux_REG_Files[1][31]_W_Data[31]_mux_38_OUT110 (Registers/REG_Files[1][31]_W_Data[31]_mux_38_OUT<0>)
     FDCE:D                    0.102          Registers/REG_Files_31_960
    ----------------------------------------
    Total                      9.599ns (2.323ns logic, 7.276ns route)
                                       (24.2% logic, 75.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 5564872 / 2976
-------------------------------------------------------------------------
Offset:              12.070ns (Levels of Logic = 9)
  Source:            R_Addr_A<4> (PAD)
  Destination:       Registers/REG_Files_31_960 (FF)
  Destination Clock: Clk rising

  Data Path: R_Addr_A<4> to Registers/REG_Files_31_960
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           129   1.222   2.298  R_Addr_A_4_IBUF (R_Addr_A_4_IBUF)
     LUT5:I0->O          130   0.203   2.203  Registers/R_Addr_A[4]_GND_2_o_equal_1_o<4>1 (Registers/R_Addr_A[4]_GND_2_o_equal_1_o)
     LUT4:I0->O            4   0.203   1.048  Registers/Mmux_R_Data_A301 (R_Data_A<7>)
     LUT6:I0->O            4   0.203   0.912  MIPS_ALU/out2 (MIPS_ALU/out1)
     LUT6:I3->O            2   0.205   0.845  MIPS_ALU/out7_1 (MIPS_ALU/out7)
     LUT6:I3->O            1   0.205   0.580  MIPS_ALU/Mmux__n004013 (MIPS_ALU/_n0040<0>)
     LUT6:I5->O            1   0.205   0.000  MIPS_ALU/Mmux_F_3 (MIPS_ALU/Mmux_F_3)
     MUXF7:I1->O          32   0.140   1.292  MIPS_ALU/Mmux_F_2_f7 (W_Data<0>)
     LUT3:I2->O            1   0.205   0.000  Registers/Mmux_REG_Files[1][31]_W_Data[31]_mux_38_OUT110 (Registers/REG_Files[1][31]_W_Data[31]_mux_38_OUT<0>)
     FDCE:D                    0.102          Registers/REG_Files_31_960
    ----------------------------------------
    Total                     12.070ns (2.893ns logic, 9.177ns route)
                                       (24.0% logic, 76.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 231508 / 2
-------------------------------------------------------------------------
Offset:              15.828ns (Levels of Logic = 12)
  Source:            Registers/REG_Files_31_673 (FF)
  Destination:       ZF (PAD)
  Source Clock:      Clk rising

  Data Path: Registers/REG_Files_31_673 to ZF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.898  Registers/REG_Files_31_673 (Registers/REG_Files_31_673)
     LUT6:I2->O            1   0.203   0.827  Registers/Mmux_R_Addr_A[4]_REG_Files[31][31]_wide_mux_1_OUT_935 (Registers/Mmux_R_Addr_A[4]_REG_Files[31][31]_wide_mux_1_OUT_935)
     LUT6:I2->O           19   0.203   1.176  Registers/Mmux_R_Addr_A[4]_REG_Files[31][31]_wide_mux_1_OUT_411 (Registers/Mmux_R_Addr_A[4]_REG_Files[31][31]_wide_mux_1_OUT_411)
     LUT4:I2->O           12   0.203   0.909  Registers/Mmux_R_Data_A121_1 (Registers/Mmux_R_Data_A121)
     LUT6:I5->O            3   0.205   0.651  MIPS_ALU/Sh181 (MIPS_ALU/Sh18)
     LUT5:I4->O            2   0.205   0.845  MIPS_ALU/Sh3811 (MIPS_ALU/Sh381)
     LUT6:I3->O            2   0.205   0.617  MIPS_ALU/Mmux_F112 (MIPS_ALU/Mmux_F12)
     LUT6:I5->O           17   0.205   1.275  MIPS_ALU/Mmux_F113 (W_Data<10>)
     LUT5:I1->O            1   0.203   0.924  MIPS_ALU/ZF<31>3_SW0 (N66)
     LUT6:I1->O            1   0.203   0.944  MIPS_ALU/ZF<31>3 (MIPS_ALU/ZF<31>2)
     LUT6:I0->O            1   0.203   0.924  MIPS_ALU/ZF<31>5 (MIPS_ALU/ZF<31>4)
     LUT6:I1->O            1   0.203   0.579  MIPS_ALU/ZF<31>8 (ZF_OBUF)
     OBUF:I->O                 2.571          ZF_OBUF (ZF)
    ----------------------------------------
    Total                     15.828ns (5.259ns logic, 10.569ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 193700 / 2
-------------------------------------------------------------------------
Delay:               18.198ns (Levels of Logic = 12)
  Source:            R_Addr_A<4> (PAD)
  Destination:       ZF (PAD)

  Data Path: R_Addr_A<4> to ZF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           129   1.222   2.298  R_Addr_A_4_IBUF (R_Addr_A_4_IBUF)
     LUT5:I0->O          130   0.203   2.203  Registers/R_Addr_A[4]_GND_2_o_equal_1_o<4>1 (Registers/R_Addr_A[4]_GND_2_o_equal_1_o)
     LUT4:I0->O           16   0.203   1.109  Registers/Mmux_R_Data_A110_1 (Registers/Mmux_R_Data_A110)
     LUT6:I4->O            3   0.203   0.651  MIPS_ALU/Sh181 (MIPS_ALU/Sh18)
     LUT5:I4->O            2   0.205   0.845  MIPS_ALU/Sh3811 (MIPS_ALU/Sh381)
     LUT6:I3->O            2   0.205   0.617  MIPS_ALU/Mmux_F112 (MIPS_ALU/Mmux_F12)
     LUT6:I5->O           17   0.205   1.275  MIPS_ALU/Mmux_F113 (W_Data<10>)
     LUT5:I1->O            1   0.203   0.924  MIPS_ALU/ZF<31>3_SW0 (N66)
     LUT6:I1->O            1   0.203   0.944  MIPS_ALU/ZF<31>3 (MIPS_ALU/ZF<31>2)
     LUT6:I0->O            1   0.203   0.924  MIPS_ALU/ZF<31>5 (MIPS_ALU/ZF<31>4)
     LUT6:I1->O            1   0.203   0.579  MIPS_ALU/ZF<31>8 (ZF_OBUF)
     OBUF:I->O                 2.571          ZF_OBUF (ZF)
    ----------------------------------------
    Total                     18.198ns (5.829ns logic, 12.369ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    9.599|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 24.00 secs
Total CPU time to Xst completion: 24.58 secs
 
--> 

Total memory usage is 158208 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

