<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>"formal verification" | Genetic Logic Lab</title><link>/tag/formal-verification/</link><atom:link href="/tag/formal-verification/index.xml" rel="self" type="application/rss+xml"/><description>"formal verification"</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Mon, 01 Jul 2019 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>"formal verification"</title><link>/tag/formal-verification/</link></image><item><title>Design of Asynchronous Genetic Circuits</title><link>/publication/nguyen-design-2019/</link><pubDate>Mon, 01 Jul 2019 00:00:00 +0000</pubDate><guid>/publication/nguyen-design-2019/</guid><description/></item><item><title>Invited: Advances in formal methods for the design of analog/mixed-signal systems</title><link>/publication/dubikhin-invited-2017/</link><pubDate>Thu, 01 Jun 2017 00:00:00 +0000</pubDate><guid>/publication/dubikhin-invited-2017/</guid><description/></item><item><title>Design of Mixed-Signal Systems With Asynchronous Control</title><link>/publication/dubikhin-design-2016/</link><pubDate>Sat, 01 Oct 2016 00:00:00 +0000</pubDate><guid>/publication/dubikhin-design-2016/</guid><description/></item><item><title>Compositional Model Checking of Concurrent Systems</title><link>/publication/zheng-compositional-2015/</link><pubDate>Mon, 01 Jun 2015 00:00:00 +0000</pubDate><guid>/publication/zheng-compositional-2015/</guid><description/></item><item><title>Formal Analysis of a Fault-Tolerant Routing Algorithm for a Network-on-Chip</title><link>/publication/zhang-formal-2014/</link><pubDate>Mon, 01 Sep 2014 00:00:00 +0000</pubDate><guid>/publication/zhang-formal-2014/</guid><description/></item><item><title>LEMA: A tool for the formal verification of digitally-intensive analog/mixed-signal circuits</title><link>/publication/fisher-lema-2014/</link><pubDate>Fri, 01 Aug 2014 00:00:00 +0000</pubDate><guid>/publication/fisher-lema-2014/</guid><description/></item><item><title>Using decision diagrams to compactly represent the state space for explicit model checking</title><link>/publication/zheng-using-2012/</link><pubDate>Thu, 01 Nov 2012 00:00:00 +0000</pubDate><guid>/publication/zheng-using-2012/</guid><description/></item><item><title>An Improvement in Partial Order Reduction Using Behavioral Analysis</title><link>/publication/zhang-improvement-2012/</link><pubDate>Wed, 01 Aug 2012 00:00:00 +0000</pubDate><guid>/publication/zhang-improvement-2012/</guid><description/></item><item><title>Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets</title><link>/publication/little-verification-2011/</link><pubDate>Fri, 01 Apr 2011 00:00:00 +0000</pubDate><guid>/publication/little-verification-2011/</guid><description/></item><item><title>State space reductions for scalable verification of asynchronous designs</title><link>/publication/yao-state-2010/</link><pubDate>Tue, 01 Jun 2010 00:00:00 +0000</pubDate><guid>/publication/yao-state-2010/</guid><description/></item><item><title>A new verification method for embedded systems</title><link>/publication/thacker-new-2009/</link><pubDate>Thu, 01 Oct 2009 00:00:00 +0000</pubDate><guid>/publication/thacker-new-2009/</guid><description/></item><item><title>Verification of Analog/Mixed-Signal Circuits Using Symbolic Methods</title><link>/publication/walter-verification-2008/</link><pubDate>Mon, 01 Dec 2008 00:00:00 +0000</pubDate><guid>/publication/walter-verification-2008/</guid><description/></item><item><title>Application of Automated Model Generation Techniques to Analog/Mixed-Signal Circuits</title><link>/publication/little-application-2007/</link><pubDate>Sat, 01 Dec 2007 00:00:00 +0000</pubDate><guid>/publication/little-application-2007/</guid><description/></item><item><title>Symbolic Model Checking of Analog/Mixed-Signal Circuits</title><link>/publication/walter-symbolic-2007/</link><pubDate>Mon, 01 Jan 2007 00:00:00 +0000</pubDate><guid>/publication/walter-symbolic-2007/</guid><description/></item><item><title>Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets</title><link>/publication/little-verification-2006/</link><pubDate>Wed, 01 Nov 2006 00:00:00 +0000</pubDate><guid>/publication/little-verification-2006/</guid><description/></item><item><title>The Case for Analog Circuit Verification</title><link>/publication/myers-case-2006/</link><pubDate>Thu, 01 Jun 2006 00:00:00 +0000</pubDate><guid>/publication/myers-case-2006/</guid><description/></item><item><title>Verification of timed circuits with failure-directed abstractions</title><link>/publication/hao-zheng-verification-2006/</link><pubDate>Wed, 01 Mar 2006 00:00:00 +0000</pubDate><guid>/publication/hao-zheng-verification-2006/</guid><description/></item><item><title>Efficient verification of hazard-freedom in gate-level timed asynchronous circuits</title><link>/publication/nelson-efficient-2003/</link><pubDate>Sat, 01 Nov 2003 00:00:00 +0000</pubDate><guid>/publication/nelson-efficient-2003/</guid><description/></item><item><title>Modular verification of timed circuits using automatic abstraction</title><link>/publication/hao-zheng-modular-2003/</link><pubDate>Mon, 01 Sep 2003 00:00:00 +0000</pubDate><guid>/publication/hao-zheng-modular-2003/</guid><description/></item><item><title>Level oriented formal model for asynchronous circuit verification and its efficient analysis method</title><link>/publication/kitai-level-2002/</link><pubDate>Sun, 01 Dec 2002 00:00:00 +0000</pubDate><guid>/publication/kitai-level-2002/</guid><description/></item><item><title>Timed state space exploration using POSETs</title><link>/publication/belluomini-timed-2000/</link><pubDate>Mon, 01 May 2000 00:00:00 +0000</pubDate><guid>/publication/belluomini-timed-2000/</guid><description/></item><item><title>POSET timing and its application to the synthesis and verification of gate-level timed circuits</title><link>/publication/myers-poset-1999/</link><pubDate>Tue, 01 Jun 1999 00:00:00 +0000</pubDate><guid>/publication/myers-poset-1999/</guid><description/></item></channel></rss>