// Seed: 1762651255
module module_0 (
    output tri  id_0,
    input  tri0 id_1
);
  assign id_0 = id_1;
  assign module_2.id_13 = 0;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    output tri0 id_2,
    input wand id_3,
    output tri id_4,
    input tri0 id_5,
    input wor id_6,
    output supply0 id_7,
    output wire id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_7,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    output uwire id_0,
    output supply0 id_1,
    input supply0 id_2,
    input tri0 id_3,
    output tri0 id_4,
    output wand id_5,
    input tri id_6,
    input supply1 id_7,
    output tri0 id_8,
    output tri1 id_9,
    input uwire id_10,
    input wor id_11,
    input tri0 id_12,
    input uwire id_13,
    output wand id_14,
    output tri1 id_15,
    input tri1 id_16,
    output supply0 id_17,
    input supply1 id_18
);
  logic id_20 = 1;
  assign id_14 = 1'b0;
  module_0 modCall_1 (
      id_15,
      id_11
  );
  logic id_21 = -1;
  wire  id_22;
  ;
  logic id_23;
  wire id_24;
  wire [1 : -1  *  1 'b0 -  1] id_25;
endmodule
