Warning : License for product VCSRuntime_Net(725) will expire within 4 days, on: 09-dec-2012.

If you would like to temporarily disable this message, set 
 the VCS_LIC_EXPIRE_WARNING environment variable to the number of days
before expiration that you want this message to start (the minimum is 0).
Chronologic VCS simulator copyright 1991-2011
Contains Synopsys proprietary information.
Compiler version F-2011.12_Full64; Runtime version F-2011.12_Full64;  Dec  6 21:05 2012
Warning : License for product VT_TestbenchRuntime(802) will expire within 4 days, on: 09-dec-2012.

If you would like to temporarily disable this message, set 
 the VCS_LIC_EXPIRE_WARNING environment variable to the number of days
before expiration that you want this message to start (the minimum is 0).
Message: From $vcdplusmemon at time 0 in file genesis_verif/testbench_unq1.v line 369: [VCD+-SFSL]: 
Setting file switch size limit to (100) megabytes.
Message: From $vcdplusmemon at time 0 in file genesis_verif/testbench_unq1.v line 369: [VCD+-SVBS]: 
Setting buffer size to (100) megabytes.
time=         0 ************** Driver Is Initializing Input Signals *****************
time=         0 ************** Loading Arguments *****************
Simulation run with default random seed=12345
Simulation will timout after 50000000 cycles
Simulation will use test file /usr/class/ee271/project//vect//vec_271_01_sv_short.dat
Seed=      12345 
RT Warning: No condition matches in 'unique case' statement.
        "genesis_synth/test_iterator_unq1.v", line 261, for top_rast.rast.test_iterator, at time     0.
RT Warning: No condition matches in 'unique case' statement.
        "genesis_synth/test_iterator_unq1.v", line 261, for top_rast.rast.test_iterator, at time     0.
time=     15000 ************** Driver Is Initializing Test from File *****************
Setting screen params: w=800 h=600 msaa=16
time=     30000 ************** Initializing FB and ZB *****************
time=     30010 ************** Finished Init FB and ZB *****************
time=     45000 ************** Runnning Test *****************
time=     45000 ************** Driver Is Runnning Test -->/usr/class/ee271/project//vect//vec_271_01_sv_short.dat<-- *****************
time=     49000 	         0 samples processed,          0 of them hit
time=     50000 	         0 samples processed,          0 of them hit
time=     51000 	         0 samples processed,          0 of them hit
time=     52000 	         0 samples processed,          0 of them hit
time=     53000 	         0 samples processed,          0 of them hit
time=     54000 	         0 samples processed,          0 of them hit
time=     55000 	         0 samples processed,          0 of them hit
time=     56000 	         0 samples processed,          0 of them hit
time=     57000 	         0 samples processed,          0 of them hit
time=     58000 	         0 samples processed,          0 of them hit
time=     59000 	         0 samples processed,          0 of them hit
time=     60000 	         0 samples processed,          0 of them hit
time=     61000 	         0 samples processed,          0 of them hit
time= 104477000 	    100000 samples processed,      27993 of them hit
time= 209095000 	    200000 samples processed,      57389 of them hit
time= 230569000 ************** Driver Is Done *****************
time= 230584010 ************** Writing Final Image to File *****************
time= 230584030 ************** Finished Final Image to File *****************
time= 230584040 ********************FINISH***********************
Cycles:      230536 uPoly:        9999 sampleTests:      220528 sampleHits:       62984 

JJ: uPoly / cycle : 0.043373 
JJ: cycle / uPoly : 23.055906 
$finish called from file "genesis_verif/testbench_unq1.v", line 328.
$finish at simulation time            230584040
           V C S   S i m u l a t i o n   R e p o r t 
Time: 230584040 ns
CPU Time:     19.290 seconds;       Data structure size:   0.3Mb
Thu Dec  6 21:05:52 2012
