###############################################################
#  Generated by:      Cadence Innovus 19.17-s077_1
#  OS:                Linux x86_64(Host ID ieng6-ece-05.ucsd.edu)
#  Generated on:      Mon Mar 13 01:33:40 2023
#  Design:            fullchip
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   out[54]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_54_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
= Required Time                 0.300
- Arrival Time                  1.019
= Slack Time                   -0.719
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.855
     = Beginpoint Arrival Time       0.855
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                           |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_54_ | CP ^        |        |       |   0.855 |    0.136 | 
     | core_instance/psum_mem_instance/Q_reg_54_ | CP ^ -> Q v | EDFQD1 | 0.164 |   1.019 |    0.300 | 
     |                                           | out[54] v   |        | 0.000 |   1.019 |    0.300 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   out[42]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_42_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
= Required Time                 0.300
- Arrival Time                  1.016
= Slack Time                   -0.716
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.855
     = Beginpoint Arrival Time       0.855
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                           |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_42_ | CP ^        |        |       |   0.855 |    0.139 | 
     | core_instance/psum_mem_instance/Q_reg_42_ | CP ^ -> Q v | EDFQD1 | 0.161 |   1.016 |    0.300 | 
     |                                           | out[42] v   |        | 0.000 |   1.016 |    0.300 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   out[53]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_53_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
= Required Time                 0.300
- Arrival Time                  1.015
= Slack Time                   -0.715
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.855
     = Beginpoint Arrival Time       0.855
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                           |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_53_ | CP ^        |        |       |   0.855 |    0.140 | 
     | core_instance/psum_mem_instance/Q_reg_53_ | CP ^ -> Q v | EDFQD1 | 0.160 |   1.015 |    0.300 | 
     |                                           | out[53] v   |        | 0.000 |   1.015 |    0.300 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   out[69]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_69_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
= Required Time                 0.300
- Arrival Time                  1.015
= Slack Time                   -0.715
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.833
     = Beginpoint Arrival Time       0.833
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                           |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_69_ | CP ^        |        |       |   0.833 |    0.118 | 
     | core_instance/psum_mem_instance/Q_reg_69_ | CP ^ -> Q v | EDFQD1 | 0.182 |   1.015 |    0.300 | 
     |                                           | out[69] v   |        | 0.000 |   1.015 |    0.300 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   out[45]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_45_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   0.500
+ CPPR Adjustment               0.000
= Required Time                 0.300
- Arrival Time                  1.014
= Slack Time                   -0.714
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.855
     = Beginpoint Arrival Time       0.855
     +-----------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                           |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_45_ | CP ^        |        |       |   0.855 |    0.141 | 
     | core_instance/psum_mem_instance/Q_reg_45_ | CP ^ -> Q v | EDFQD1 | 0.159 |   1.014 |    0.300 | 
     |                                           | out[45] v   |        | 0.000 |   1.014 |    0.300 | 
     +-----------------------------------------------------------------------------------------------+ 

