{"vcs1":{"timestamp_begin":1711866485.732176573, "rt":0.27, "ut":0.11, "st":0.06}}
{"vcselab":{"timestamp_begin":1711866486.063017402, "rt":0.33, "ut":0.15, "st":0.03}}
{"link":{"timestamp_begin":1711866486.438447048, "rt":0.23, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711866485.503789180}
{"VCS_COMP_START_TIME": 1711866485.503789180}
{"VCS_COMP_END_TIME": 1711866486.752607479}
{"VCS_USER_OPTIONS": "-sverilog data_worker.sv data_worker_tb.sv"}
{"vcs1": {"peak_mem": 243980}}
{"stitch_vcselab": {"peak_mem": 129288}}
