// Seed: 163436340
module module_0 (
    output uwire id_0,
    output wor   id_1,
    input  wire  id_2,
    input  wor   id_3,
    input  wor   id_4,
    input  uwire id_5,
    output tri0  id_6,
    input  wor   id_7,
    input  uwire id_8,
    output tri   id_9,
    output wire  id_10,
    output uwire id_11
);
  assign id_1 = -1;
endmodule
module module_1 (
    input wor id_0,
    output wand id_1,
    output supply1 id_2
);
  parameter id_4 = -1 - 1;
  wire id_5 = id_5;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_2,
      id_2,
      id_1
  );
  logic [-1 : 1] id_6;
  ;
endmodule
