$date
	Sat Jul 12 17:29:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_sequence_detector_1001 $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 11 $ input_sequence [10:0] $end
$var reg 1 % reset $end
$var integer 32 & i [31:0] $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 % reset $end
$var parameter 2 ' a $end
$var parameter 2 ( b $end
$var parameter 2 ) c $end
$var parameter 2 * d $end
$var reg 1 ! out $end
$var reg 2 + state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 *
b10 )
b1 (
b0 '
$end
#0
$dumpvars
b0 +
bx &
1%
b10010011001 $
0#
0"
0!
$end
#5000
1"
#10000
0"
1#
b0 &
0%
#15000
b1 +
1"
#20000
0"
0#
b1 &
#25000
b10 +
1"
#30000
0"
b10 &
#35000
b11 +
1"
#40000
0"
1#
b11 &
#45000
1!
b1 +
1"
#50000
0"
b100 &
#55000
0!
1"
#60000
0"
0#
b101 &
#65000
b10 +
1"
#70000
0"
b110 &
#75000
b11 +
1"
#80000
0"
1#
b111 &
#85000
1!
b1 +
1"
#90000
0"
0#
b1000 &
#95000
0!
b10 +
1"
#100000
0"
b1001 &
#105000
b11 +
1"
#110000
0"
1#
b1010 &
#115000
1!
b1 +
1"
#120000
0"
b1011 &
#125000
0!
1"
#130000
0"
#135000
1"
#140000
0"
