{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 28 10:55:31 2024 " "Info: Processing started: Sun Apr 28 10:55:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR6 " "Info: Assuming node \"uIR6\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR6" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR5 " "Info: Assuming node \"uIR5\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR5" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR4 " "Info: Assuming node \"uIR4\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "START " "Info: Assuming node \"START\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1448 -496 -328 -1432 "START" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "12 " "Warning: Found 12 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "38_decoder:inst11\|inst11~107 " "Info: Detected gated clock \"38_decoder:inst11\|inst11~107\" as buffer" {  } { { "38_decoder.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/38_decoder.bdf" { { 320 424 488 368 "inst11" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "38_decoder:inst11\|inst11~107" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst7 " "Info: Detected gated clock \"register_4x:inst8\|inst7\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst9 " "Info: Detected gated clock \"register_4x:inst8\|inst9\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register_4x.bdf" { { 424 856 920 472 "inst9" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst18 " "Info: Detected gated clock \"inst18\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1384 2872 2920 -1320 "inst18" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst8 " "Info: Detected gated clock \"register_4x:inst8\|inst8\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register_4x.bdf" { { 472 856 920 520 "inst8" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst5~28 " "Info: Detected gated clock \"register_4x:inst8\|inst5~28\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst5~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst16 " "Info: Detected gated clock \"inst16\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst5 " "Info: Detected gated clock \"register_4x:inst8\|inst5\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst15 " "Info: Detected gated clock \"inst15\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1384 1736 1784 -1320 "inst15" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 " "Info: Detected ripple clock \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" as buffer" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 " "Info: Detected ripple clock \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2\" as buffer" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst17 " "Info: Detected gated clock \"inst17\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1384 2392 2440 -1320 "inst17" "" } } } } { "e:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR6 register register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst2 67.44 MHz 14.827 ns Internal " "Info: Clock \"uIR6\" has Internal fmax of 67.44 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst\" and destination register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst2\" (period= 14.827 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.724 ns + Longest register register " "Info: + Longest register to register delay is 8.724 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst 1 REG LCFF_X31_Y10_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y10_N1; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.206 ns) 0.638 ns mux2-8:B_sclector\|inst18~145 2 COMB LCCOMB_X31_Y10_N2 1 " "Info: 2: + IC(0.432 ns) + CELL(0.206 ns) = 0.638 ns; Loc. = LCCOMB_X31_Y10_N2; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst18~145'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst mux2-8:B_sclector|inst18~145 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.206 ns) 1.520 ns mux2-8:B_sclector\|inst18~146 3 COMB LCCOMB_X30_Y10_N18 1 " "Info: 3: + IC(0.676 ns) + CELL(0.206 ns) = 1.520 ns; Loc. = LCCOMB_X30_Y10_N18; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst18~146'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { mux2-8:B_sclector|inst18~145 mux2-8:B_sclector|inst18~146 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(0.206 ns) 2.803 ns mux2-8:B_sclector\|inst18~147 4 COMB LCCOMB_X31_Y9_N28 3 " "Info: 4: + IC(1.077 ns) + CELL(0.206 ns) = 2.803 ns; Loc. = LCCOMB_X31_Y9_N28; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst18~147'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { mux2-8:B_sclector|inst18~146 mux2-8:B_sclector|inst18~147 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.206 ns) 3.690 ns ALU_parallel_8b:inst4\|74181:inst\|52~197 5 COMB LCCOMB_X30_Y9_N2 4 " "Info: 5: + IC(0.681 ns) + CELL(0.206 ns) = 3.690 ns; Loc. = LCCOMB_X30_Y9_N2; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|52~197'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { mux2-8:B_sclector|inst18~147 ALU_parallel_8b:inst4|74181:inst|52~197 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 216 504 568 256 "52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.206 ns) 4.604 ns ALU_parallel_8b:inst4\|74181:inst1\|69~4 6 COMB LCCOMB_X31_Y9_N30 1 " "Info: 6: + IC(0.708 ns) + CELL(0.206 ns) = 4.604 ns; Loc. = LCCOMB_X31_Y9_N30; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { ALU_parallel_8b:inst4|74181:inst|52~197 ALU_parallel_8b:inst4|74181:inst1|69~4 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.206 ns) 5.835 ns ALU_parallel_8b:inst4\|74181:inst1\|69~5 7 COMB LCCOMB_X29_Y9_N6 2 " "Info: 7: + IC(1.025 ns) + CELL(0.206 ns) = 5.835 ns; Loc. = LCCOMB_X29_Y9_N6; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.231 ns" { ALU_parallel_8b:inst4|74181:inst1|69~4 ALU_parallel_8b:inst4|74181:inst1|69~5 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 6.419 ns ALU_parallel_8b:inst4\|74181:inst1\|81 8 COMB LCCOMB_X29_Y9_N16 8 " "Info: 8: + IC(0.378 ns) + CELL(0.206 ns) = 6.419 ns; Loc. = LCCOMB_X29_Y9_N16; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|81'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { ALU_parallel_8b:inst4|74181:inst1|69~5 ALU_parallel_8b:inst4|74181:inst1|81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.845 ns) + CELL(0.460 ns) 8.724 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst2 9 REG LCFF_X30_Y10_N29 2 " "Info: 9: + IC(1.845 ns) + CELL(0.460 ns) = 8.724 ns; Loc. = LCFF_X30_Y10_N29; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.305 ns" { ALU_parallel_8b:inst4|74181:inst1|81 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.902 ns ( 21.80 % ) " "Info: Total cell delay = 1.902 ns ( 21.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.822 ns ( 78.20 % ) " "Info: Total interconnect delay = 6.822 ns ( 78.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.724 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst mux2-8:B_sclector|inst18~145 mux2-8:B_sclector|inst18~146 mux2-8:B_sclector|inst18~147 ALU_parallel_8b:inst4|74181:inst|52~197 ALU_parallel_8b:inst4|74181:inst1|69~4 ALU_parallel_8b:inst4|74181:inst1|69~5 ALU_parallel_8b:inst4|74181:inst1|81 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.724 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} mux2-8:B_sclector|inst18~145 {} mux2-8:B_sclector|inst18~146 {} mux2-8:B_sclector|inst18~147 {} ALU_parallel_8b:inst4|74181:inst|52~197 {} ALU_parallel_8b:inst4|74181:inst1|69~4 {} ALU_parallel_8b:inst4|74181:inst1|69~5 {} ALU_parallel_8b:inst4|74181:inst1|81 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.432ns 0.676ns 1.077ns 0.681ns 0.708ns 1.025ns 0.378ns 1.845ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.839 ns - Smallest " "Info: - Smallest clock skew is -5.839 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 destination 6.707 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR6\" to destination register is 6.707 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.340 ns) + CELL(0.370 ns) 3.704 ns register_4x:inst8\|inst5 2 COMB LCCOMB_X31_Y10_N6 1 " "Info: 2: + IC(2.340 ns) + CELL(0.370 ns) = 3.704 ns; Loc. = LCCOMB_X31_Y10_N6; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.710 ns" { uIR6 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.458 ns) + CELL(0.000 ns) 5.162 ns register_4x:inst8\|inst5~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(1.458 ns) + CELL(0.000 ns) = 5.162 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.458 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.666 ns) 6.707 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst2 4 REG LCFF_X30_Y10_N29 2 " "Info: 4: + IC(0.879 ns) + CELL(0.666 ns) = 6.707 ns; Loc. = LCFF_X30_Y10_N29; Fanout = 2; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.030 ns ( 30.27 % ) " "Info: Total cell delay = 2.030 ns ( 30.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.677 ns ( 69.73 % ) " "Info: Total interconnect delay = 4.677 ns ( 69.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.707 ns" { uIR6 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.707 ns" { uIR6 {} uIR6~combout {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 2.340ns 1.458ns 0.879ns } { 0.000ns 0.994ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 source 12.546 ns - Longest register " "Info: - Longest clock path from clock \"uIR6\" to source register is 12.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.843 ns) + CELL(0.615 ns) 3.452 ns inst16 2 COMB LCCOMB_X30_Y8_N8 8 " "Info: 2: + IC(1.843 ns) + CELL(0.615 ns) = 3.452 ns; Loc. = LCCOMB_X30_Y8_N8; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { uIR6 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.970 ns) 5.843 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X29_Y9_N21 18 " "Info: 3: + IC(1.421 ns) + CELL(0.970 ns) = 5.843 ns; Loc. = LCFF_X29_Y9_N21; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.391 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.551 ns) + CELL(0.624 ns) 8.018 ns register_4x:inst8\|inst7 4 COMB LCCOMB_X31_Y10_N8 1 " "Info: 4: + IC(1.551 ns) + CELL(0.624 ns) = 8.018 ns; Loc. = LCCOMB_X31_Y10_N8; Fanout = 1; COMB Node = 'register_4x:inst8\|inst7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.983 ns) + CELL(0.000 ns) 11.001 ns register_4x:inst8\|inst7~clkctrl 5 COMB CLKCTRL_G0 8 " "Info: 5: + IC(2.983 ns) + CELL(0.000 ns) = 11.001 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register_4x:inst8\|inst7~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.983 ns" { register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.666 ns) 12.546 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst 6 REG LCFF_X31_Y10_N1 1 " "Info: 6: + IC(0.879 ns) + CELL(0.666 ns) = 12.546 ns; Loc. = LCFF_X31_Y10_N1; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.869 ns ( 30.84 % ) " "Info: Total cell delay = 3.869 ns ( 30.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.677 ns ( 69.16 % ) " "Info: Total interconnect delay = 8.677 ns ( 69.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.546 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.546 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.843ns 1.421ns 1.551ns 2.983ns 0.879ns } { 0.000ns 0.994ns 0.615ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.707 ns" { uIR6 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.707 ns" { uIR6 {} uIR6~combout {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 2.340ns 1.458ns 0.879ns } { 0.000ns 0.994ns 0.370ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.546 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.546 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.843ns 1.421ns 1.551ns 2.983ns 0.879ns } { 0.000ns 0.994ns 0.615ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.724 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst mux2-8:B_sclector|inst18~145 mux2-8:B_sclector|inst18~146 mux2-8:B_sclector|inst18~147 ALU_parallel_8b:inst4|74181:inst|52~197 ALU_parallel_8b:inst4|74181:inst1|69~4 ALU_parallel_8b:inst4|74181:inst1|69~5 ALU_parallel_8b:inst4|74181:inst1|81 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.724 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} mux2-8:B_sclector|inst18~145 {} mux2-8:B_sclector|inst18~146 {} mux2-8:B_sclector|inst18~147 {} ALU_parallel_8b:inst4|74181:inst|52~197 {} ALU_parallel_8b:inst4|74181:inst1|69~4 {} ALU_parallel_8b:inst4|74181:inst1|69~5 {} ALU_parallel_8b:inst4|74181:inst1|81 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.432ns 0.676ns 1.077ns 0.681ns 0.708ns 1.025ns 0.378ns 1.845ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.707 ns" { uIR6 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.707 ns" { uIR6 {} uIR6~combout {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst2 {} } { 0.000ns 0.000ns 2.340ns 1.458ns 0.879ns } { 0.000ns 0.994ns 0.370ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.546 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.546 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.843ns 1.421ns 1.551ns 2.983ns 0.879ns } { 0.000ns 0.994ns 0.615ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR5 register register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst register register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 69.57 MHz 14.373 ns Internal " "Info: Clock \"uIR5\" has Internal fmax of 69.57 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst\" and destination register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1\" (period= 14.373 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.102 ns + Longest register register " "Info: + Longest register to register delay is 7.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst 1 REG LCFF_X31_Y10_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y10_N1; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.206 ns) 0.638 ns mux2-8:B_sclector\|inst18~145 2 COMB LCCOMB_X31_Y10_N2 1 " "Info: 2: + IC(0.432 ns) + CELL(0.206 ns) = 0.638 ns; Loc. = LCCOMB_X31_Y10_N2; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst18~145'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst mux2-8:B_sclector|inst18~145 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.206 ns) 1.520 ns mux2-8:B_sclector\|inst18~146 3 COMB LCCOMB_X30_Y10_N18 1 " "Info: 3: + IC(0.676 ns) + CELL(0.206 ns) = 1.520 ns; Loc. = LCCOMB_X30_Y10_N18; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst18~146'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { mux2-8:B_sclector|inst18~145 mux2-8:B_sclector|inst18~146 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(0.206 ns) 2.803 ns mux2-8:B_sclector\|inst18~147 4 COMB LCCOMB_X31_Y9_N28 3 " "Info: 4: + IC(1.077 ns) + CELL(0.206 ns) = 2.803 ns; Loc. = LCCOMB_X31_Y9_N28; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst18~147'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { mux2-8:B_sclector|inst18~146 mux2-8:B_sclector|inst18~147 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.206 ns) 3.690 ns ALU_parallel_8b:inst4\|74181:inst\|52~197 5 COMB LCCOMB_X30_Y9_N2 4 " "Info: 5: + IC(0.681 ns) + CELL(0.206 ns) = 3.690 ns; Loc. = LCCOMB_X30_Y9_N2; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|52~197'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { mux2-8:B_sclector|inst18~147 ALU_parallel_8b:inst4|74181:inst|52~197 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 216 504 568 256 "52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.206 ns) 4.604 ns ALU_parallel_8b:inst4\|74181:inst1\|69~4 6 COMB LCCOMB_X31_Y9_N30 1 " "Info: 6: + IC(0.708 ns) + CELL(0.206 ns) = 4.604 ns; Loc. = LCCOMB_X31_Y9_N30; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { ALU_parallel_8b:inst4|74181:inst|52~197 ALU_parallel_8b:inst4|74181:inst1|69~4 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.206 ns) 5.835 ns ALU_parallel_8b:inst4\|74181:inst1\|69~5 7 COMB LCCOMB_X29_Y9_N6 2 " "Info: 7: + IC(1.025 ns) + CELL(0.206 ns) = 5.835 ns; Loc. = LCCOMB_X29_Y9_N6; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.231 ns" { ALU_parallel_8b:inst4|74181:inst1|69~4 ALU_parallel_8b:inst4|74181:inst1|69~5 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 6.417 ns ALU_parallel_8b:inst4\|74181:inst1\|75 8 COMB LCCOMB_X29_Y9_N26 1 " "Info: 8: + IC(0.376 ns) + CELL(0.206 ns) = 6.417 ns; Loc. = LCCOMB_X29_Y9_N26; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|75'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { ALU_parallel_8b:inst4|74181:inst1|69~5 ALU_parallel_8b:inst4|74181:inst1|75 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 6.994 ns ALU_parallel_8b:inst4\|74181:inst1\|82 9 COMB LCCOMB_X29_Y9_N2 8 " "Info: 9: + IC(0.371 ns) + CELL(0.206 ns) = 6.994 ns; Loc. = LCCOMB_X29_Y9_N2; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|82'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { ALU_parallel_8b:inst4|74181:inst1|75 ALU_parallel_8b:inst4|74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.102 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 10 REG LCFF_X29_Y9_N3 5 " "Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 7.102 ns; Loc. = LCFF_X29_Y9_N3; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU_parallel_8b:inst4|74181:inst1|82 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 24.73 % ) " "Info: Total cell delay = 1.756 ns ( 24.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.346 ns ( 75.27 % ) " "Info: Total interconnect delay = 5.346 ns ( 75.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.102 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst mux2-8:B_sclector|inst18~145 mux2-8:B_sclector|inst18~146 mux2-8:B_sclector|inst18~147 ALU_parallel_8b:inst4|74181:inst|52~197 ALU_parallel_8b:inst4|74181:inst1|69~4 ALU_parallel_8b:inst4|74181:inst1|69~5 ALU_parallel_8b:inst4|74181:inst1|75 ALU_parallel_8b:inst4|74181:inst1|82 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.102 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} mux2-8:B_sclector|inst18~145 {} mux2-8:B_sclector|inst18~146 {} mux2-8:B_sclector|inst18~147 {} ALU_parallel_8b:inst4|74181:inst|52~197 {} ALU_parallel_8b:inst4|74181:inst1|69~4 {} ALU_parallel_8b:inst4|74181:inst1|69~5 {} ALU_parallel_8b:inst4|74181:inst1|75 {} ALU_parallel_8b:inst4|74181:inst1|82 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.432ns 0.676ns 1.077ns 0.681ns 0.708ns 1.025ns 0.376ns 0.371ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.007 ns - Smallest " "Info: - Smallest clock skew is -7.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 destination 5.455 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR5\" to destination register is 5.455 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.850 ns) + CELL(0.534 ns) 3.368 ns inst16 2 COMB LCCOMB_X30_Y8_N8 8 " "Info: 2: + IC(1.850 ns) + CELL(0.534 ns) = 3.368 ns; Loc. = LCCOMB_X30_Y8_N8; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.384 ns" { uIR5 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.666 ns) 5.455 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 3 REG LCFF_X29_Y9_N3 5 " "Info: 3: + IC(1.421 ns) + CELL(0.666 ns) = 5.455 ns; Loc. = LCFF_X29_Y9_N3; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.087 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 40.04 % ) " "Info: Total cell delay = 2.184 ns ( 40.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.271 ns ( 59.96 % ) " "Info: Total interconnect delay = 3.271 ns ( 59.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.455 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.455 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.850ns 1.421ns } { 0.000ns 0.984ns 0.534ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 source 12.462 ns - Longest register " "Info: - Longest clock path from clock \"uIR5\" to source register is 12.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.850 ns) + CELL(0.534 ns) 3.368 ns inst16 2 COMB LCCOMB_X30_Y8_N8 8 " "Info: 2: + IC(1.850 ns) + CELL(0.534 ns) = 3.368 ns; Loc. = LCCOMB_X30_Y8_N8; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.384 ns" { uIR5 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.970 ns) 5.759 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X29_Y9_N21 18 " "Info: 3: + IC(1.421 ns) + CELL(0.970 ns) = 5.759 ns; Loc. = LCFF_X29_Y9_N21; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.391 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.551 ns) + CELL(0.624 ns) 7.934 ns register_4x:inst8\|inst7 4 COMB LCCOMB_X31_Y10_N8 1 " "Info: 4: + IC(1.551 ns) + CELL(0.624 ns) = 7.934 ns; Loc. = LCCOMB_X31_Y10_N8; Fanout = 1; COMB Node = 'register_4x:inst8\|inst7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.983 ns) + CELL(0.000 ns) 10.917 ns register_4x:inst8\|inst7~clkctrl 5 COMB CLKCTRL_G0 8 " "Info: 5: + IC(2.983 ns) + CELL(0.000 ns) = 10.917 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register_4x:inst8\|inst7~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.983 ns" { register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.666 ns) 12.462 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst 6 REG LCFF_X31_Y10_N1 1 " "Info: 6: + IC(0.879 ns) + CELL(0.666 ns) = 12.462 ns; Loc. = LCFF_X31_Y10_N1; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.778 ns ( 30.32 % ) " "Info: Total cell delay = 3.778 ns ( 30.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.684 ns ( 69.68 % ) " "Info: Total interconnect delay = 8.684 ns ( 69.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.462 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.462 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.850ns 1.421ns 1.551ns 2.983ns 0.879ns } { 0.000ns 0.984ns 0.534ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.455 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.455 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.850ns 1.421ns } { 0.000ns 0.984ns 0.534ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.462 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.462 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.850ns 1.421ns 1.551ns 2.983ns 0.879ns } { 0.000ns 0.984ns 0.534ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.102 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst mux2-8:B_sclector|inst18~145 mux2-8:B_sclector|inst18~146 mux2-8:B_sclector|inst18~147 ALU_parallel_8b:inst4|74181:inst|52~197 ALU_parallel_8b:inst4|74181:inst1|69~4 ALU_parallel_8b:inst4|74181:inst1|69~5 ALU_parallel_8b:inst4|74181:inst1|75 ALU_parallel_8b:inst4|74181:inst1|82 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.102 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} mux2-8:B_sclector|inst18~145 {} mux2-8:B_sclector|inst18~146 {} mux2-8:B_sclector|inst18~147 {} ALU_parallel_8b:inst4|74181:inst|52~197 {} ALU_parallel_8b:inst4|74181:inst1|69~4 {} ALU_parallel_8b:inst4|74181:inst1|69~5 {} ALU_parallel_8b:inst4|74181:inst1|75 {} ALU_parallel_8b:inst4|74181:inst1|82 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.432ns 0.676ns 1.077ns 0.681ns 0.708ns 1.025ns 0.376ns 0.371ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.455 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.455 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.850ns 1.421ns } { 0.000ns 0.984ns 0.534ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.462 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.462 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.850ns 1.421ns 1.551ns 2.983ns 0.879ns } { 0.000ns 0.984ns 0.534ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR4 register register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst register register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 69.57 MHz 14.373 ns Internal " "Info: Clock \"uIR4\" has Internal fmax of 69.57 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst\" and destination register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1\" (period= 14.373 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.102 ns + Longest register register " "Info: + Longest register to register delay is 7.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst 1 REG LCFF_X31_Y10_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y10_N1; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.206 ns) 0.638 ns mux2-8:B_sclector\|inst18~145 2 COMB LCCOMB_X31_Y10_N2 1 " "Info: 2: + IC(0.432 ns) + CELL(0.206 ns) = 0.638 ns; Loc. = LCCOMB_X31_Y10_N2; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst18~145'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.638 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst mux2-8:B_sclector|inst18~145 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.206 ns) 1.520 ns mux2-8:B_sclector\|inst18~146 3 COMB LCCOMB_X30_Y10_N18 1 " "Info: 3: + IC(0.676 ns) + CELL(0.206 ns) = 1.520 ns; Loc. = LCCOMB_X30_Y10_N18; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst18~146'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { mux2-8:B_sclector|inst18~145 mux2-8:B_sclector|inst18~146 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(0.206 ns) 2.803 ns mux2-8:B_sclector\|inst18~147 4 COMB LCCOMB_X31_Y9_N28 3 " "Info: 4: + IC(1.077 ns) + CELL(0.206 ns) = 2.803 ns; Loc. = LCCOMB_X31_Y9_N28; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst18~147'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { mux2-8:B_sclector|inst18~146 mux2-8:B_sclector|inst18~147 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.206 ns) 3.690 ns ALU_parallel_8b:inst4\|74181:inst\|52~197 5 COMB LCCOMB_X30_Y9_N2 4 " "Info: 5: + IC(0.681 ns) + CELL(0.206 ns) = 3.690 ns; Loc. = LCCOMB_X30_Y9_N2; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|52~197'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { mux2-8:B_sclector|inst18~147 ALU_parallel_8b:inst4|74181:inst|52~197 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 216 504 568 256 "52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.206 ns) 4.604 ns ALU_parallel_8b:inst4\|74181:inst1\|69~4 6 COMB LCCOMB_X31_Y9_N30 1 " "Info: 6: + IC(0.708 ns) + CELL(0.206 ns) = 4.604 ns; Loc. = LCCOMB_X31_Y9_N30; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { ALU_parallel_8b:inst4|74181:inst|52~197 ALU_parallel_8b:inst4|74181:inst1|69~4 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.206 ns) 5.835 ns ALU_parallel_8b:inst4\|74181:inst1\|69~5 7 COMB LCCOMB_X29_Y9_N6 2 " "Info: 7: + IC(1.025 ns) + CELL(0.206 ns) = 5.835 ns; Loc. = LCCOMB_X29_Y9_N6; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.231 ns" { ALU_parallel_8b:inst4|74181:inst1|69~4 ALU_parallel_8b:inst4|74181:inst1|69~5 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 6.417 ns ALU_parallel_8b:inst4\|74181:inst1\|75 8 COMB LCCOMB_X29_Y9_N26 1 " "Info: 8: + IC(0.376 ns) + CELL(0.206 ns) = 6.417 ns; Loc. = LCCOMB_X29_Y9_N26; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|75'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { ALU_parallel_8b:inst4|74181:inst1|69~5 ALU_parallel_8b:inst4|74181:inst1|75 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 6.994 ns ALU_parallel_8b:inst4\|74181:inst1\|82 9 COMB LCCOMB_X29_Y9_N2 8 " "Info: 9: + IC(0.371 ns) + CELL(0.206 ns) = 6.994 ns; Loc. = LCCOMB_X29_Y9_N2; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|82'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { ALU_parallel_8b:inst4|74181:inst1|75 ALU_parallel_8b:inst4|74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.102 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 10 REG LCFF_X29_Y9_N3 5 " "Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 7.102 ns; Loc. = LCFF_X29_Y9_N3; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU_parallel_8b:inst4|74181:inst1|82 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 24.73 % ) " "Info: Total cell delay = 1.756 ns ( 24.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.346 ns ( 75.27 % ) " "Info: Total interconnect delay = 5.346 ns ( 75.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.102 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst mux2-8:B_sclector|inst18~145 mux2-8:B_sclector|inst18~146 mux2-8:B_sclector|inst18~147 ALU_parallel_8b:inst4|74181:inst|52~197 ALU_parallel_8b:inst4|74181:inst1|69~4 ALU_parallel_8b:inst4|74181:inst1|69~5 ALU_parallel_8b:inst4|74181:inst1|75 ALU_parallel_8b:inst4|74181:inst1|82 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.102 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} mux2-8:B_sclector|inst18~145 {} mux2-8:B_sclector|inst18~146 {} mux2-8:B_sclector|inst18~147 {} ALU_parallel_8b:inst4|74181:inst|52~197 {} ALU_parallel_8b:inst4|74181:inst1|69~4 {} ALU_parallel_8b:inst4|74181:inst1|69~5 {} ALU_parallel_8b:inst4|74181:inst1|75 {} ALU_parallel_8b:inst4|74181:inst1|82 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.432ns 0.676ns 1.077ns 0.681ns 0.708ns 1.025ns 0.376ns 0.371ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.007 ns - Smallest " "Info: - Smallest clock skew is -7.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 destination 5.296 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR4\" to destination register is 5.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.855 ns) + CELL(0.370 ns) 3.209 ns inst16 2 COMB LCCOMB_X30_Y8_N8 8 " "Info: 2: + IC(1.855 ns) + CELL(0.370 ns) = 3.209 ns; Loc. = LCCOMB_X30_Y8_N8; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.225 ns" { uIR4 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.666 ns) 5.296 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1 3 REG LCFF_X29_Y9_N3 5 " "Info: 3: + IC(1.421 ns) + CELL(0.666 ns) = 5.296 ns; Loc. = LCFF_X29_Y9_N3; Fanout = 5; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst1'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.087 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.020 ns ( 38.14 % ) " "Info: Total cell delay = 2.020 ns ( 38.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.276 ns ( 61.86 % ) " "Info: Total interconnect delay = 3.276 ns ( 61.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.296 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.296 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.855ns 1.421ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 source 12.303 ns - Longest register " "Info: - Longest clock path from clock \"uIR4\" to source register is 12.303 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.855 ns) + CELL(0.370 ns) 3.209 ns inst16 2 COMB LCCOMB_X30_Y8_N8 8 " "Info: 2: + IC(1.855 ns) + CELL(0.370 ns) = 3.209 ns; Loc. = LCCOMB_X30_Y8_N8; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.225 ns" { uIR4 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.970 ns) 5.600 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X29_Y9_N21 18 " "Info: 3: + IC(1.421 ns) + CELL(0.970 ns) = 5.600 ns; Loc. = LCFF_X29_Y9_N21; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.391 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.551 ns) + CELL(0.624 ns) 7.775 ns register_4x:inst8\|inst7 4 COMB LCCOMB_X31_Y10_N8 1 " "Info: 4: + IC(1.551 ns) + CELL(0.624 ns) = 7.775 ns; Loc. = LCCOMB_X31_Y10_N8; Fanout = 1; COMB Node = 'register_4x:inst8\|inst7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.983 ns) + CELL(0.000 ns) 10.758 ns register_4x:inst8\|inst7~clkctrl 5 COMB CLKCTRL_G0 8 " "Info: 5: + IC(2.983 ns) + CELL(0.000 ns) = 10.758 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register_4x:inst8\|inst7~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.983 ns" { register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.666 ns) 12.303 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst 6 REG LCFF_X31_Y10_N1 1 " "Info: 6: + IC(0.879 ns) + CELL(0.666 ns) = 12.303 ns; Loc. = LCFF_X31_Y10_N1; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.614 ns ( 29.37 % ) " "Info: Total cell delay = 3.614 ns ( 29.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.689 ns ( 70.63 % ) " "Info: Total interconnect delay = 8.689 ns ( 70.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.303 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.303 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.855ns 1.421ns 1.551ns 2.983ns 0.879ns } { 0.000ns 0.984ns 0.370ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.296 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.296 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.855ns 1.421ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.303 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.303 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.855ns 1.421ns 1.551ns 2.983ns 0.879ns } { 0.000ns 0.984ns 0.370ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 208 392 456 288 "inst1" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.102 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst mux2-8:B_sclector|inst18~145 mux2-8:B_sclector|inst18~146 mux2-8:B_sclector|inst18~147 ALU_parallel_8b:inst4|74181:inst|52~197 ALU_parallel_8b:inst4|74181:inst1|69~4 ALU_parallel_8b:inst4|74181:inst1|69~5 ALU_parallel_8b:inst4|74181:inst1|75 ALU_parallel_8b:inst4|74181:inst1|82 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.102 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} mux2-8:B_sclector|inst18~145 {} mux2-8:B_sclector|inst18~146 {} mux2-8:B_sclector|inst18~147 {} ALU_parallel_8b:inst4|74181:inst|52~197 {} ALU_parallel_8b:inst4|74181:inst1|69~4 {} ALU_parallel_8b:inst4|74181:inst1|69~5 {} ALU_parallel_8b:inst4|74181:inst1|75 {} ALU_parallel_8b:inst4|74181:inst1|82 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.432ns 0.676ns 1.077ns 0.681ns 0.708ns 1.025ns 0.376ns 0.371ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.296 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.296 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst1 {} } { 0.000ns 0.000ns 1.855ns 1.421ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.303 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.303 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.855ns 1.421ns 1.551ns 2.983ns 0.879ns } { 0.000ns 0.984ns 0.370ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "START register register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst3 register ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|110 49.89 MHz 20.046 ns Internal " "Info: Clock \"START\" has Internal fmax of 49.89 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst3\" and destination register \"ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|110\" (period= 20.046 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.819 ns + Longest register register " "Info: + Longest register to register delay is 10.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X31_Y10_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y10_N17; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.206 ns) 0.929 ns mux2-8:B_sclector\|inst25~151 2 COMB LCCOMB_X31_Y10_N10 1 " "Info: 2: + IC(0.723 ns) + CELL(0.206 ns) = 0.929 ns; Loc. = LCCOMB_X31_Y10_N10; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~151'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~151 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.206 ns) 2.208 ns mux2-8:B_sclector\|inst25~152 3 COMB LCCOMB_X31_Y9_N6 3 " "Info: 3: + IC(1.073 ns) + CELL(0.206 ns) = 2.208 ns; Loc. = LCCOMB_X31_Y9_N6; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst25~152'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { mux2-8:B_sclector|inst25~151 mux2-8:B_sclector|inst25~152 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 2.791 ns ALU_parallel_8b:inst4\|74181:inst\|43~121 4 COMB LCCOMB_X31_Y9_N14 2 " "Info: 4: + IC(0.377 ns) + CELL(0.206 ns) = 2.791 ns; Loc. = LCCOMB_X31_Y9_N14; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.366 ns) 3.539 ns ALU_parallel_8b:inst4\|74182:inst2\|31~162 5 COMB LCCOMB_X31_Y9_N10 3 " "Info: 5: + IC(0.382 ns) + CELL(0.366 ns) = 3.539 ns; Loc. = LCCOMB_X31_Y9_N10; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~162'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74182:inst2|31~162 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.206 ns) 4.788 ns ALU_parallel_8b:inst4\|74182:inst2\|31~163 6 COMB LCCOMB_X29_Y9_N4 3 " "Info: 6: + IC(1.043 ns) + CELL(0.206 ns) = 4.788 ns; Loc. = LCCOMB_X29_Y9_N4; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~163'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.249 ns" { ALU_parallel_8b:inst4|74182:inst2|31~162 ALU_parallel_8b:inst4|74182:inst2|31~163 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.370 ns) 5.847 ns ALU_parallel_8b:inst4\|74182:inst2\|31~164 7 COMB LCCOMB_X30_Y9_N28 3 " "Info: 7: + IC(0.689 ns) + CELL(0.370 ns) = 5.847 ns; Loc. = LCCOMB_X30_Y9_N28; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~164'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.206 ns) 6.436 ns ALU_parallel_8b:inst4\|74181:inst1\|78~83 8 COMB LCCOMB_X30_Y9_N30 2 " "Info: 8: + IC(0.383 ns) + CELL(0.206 ns) = 6.436 ns; Loc. = LCCOMB_X30_Y9_N30; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|78~83'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 7.022 ns ALU_parallel_8b:inst4\|74181:inst1\|77~17 9 COMB LCCOMB_X30_Y9_N4 8 " "Info: 9: + IC(0.380 ns) + CELL(0.206 ns) = 7.022 ns; Loc. = LCCOMB_X30_Y9_N4; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~17'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.651 ns) 8.397 ns inst10~107 10 COMB LCCOMB_X29_Y9_N28 1 " "Info: 10: + IC(0.724 ns) + CELL(0.651 ns) = 8.397 ns; Loc. = LCCOMB_X29_Y9_N28; Fanout = 1; COMB Node = 'inst10~107'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { ALU_parallel_8b:inst4|74181:inst1|77~17 inst10~107 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1120 320 384 -976 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 8.971 ns micro_address_generator:inst22\|inst10~33 11 COMB LCCOMB_X29_Y9_N22 2 " "Info: 11: + IC(0.368 ns) + CELL(0.206 ns) = 8.971 ns; Loc. = LCCOMB_X29_Y9_N22; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|inst10~33'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { inst10~107 micro_address_generator:inst22|inst10~33 } "NODE_NAME" } } { "micro_address_generator.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/micro_address_generator.bdf" { { 768 928 992 848 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 9.549 ns micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~17 12 COMB LCCOMB_X29_Y9_N0 2 " "Info: 12: + IC(0.372 ns) + CELL(0.206 ns) = 9.549 ns; Loc. = LCCOMB_X29_Y9_N0; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~17'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { micro_address_generator:inst22|inst10~33 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 } "NODE_NAME" } } { "mux4-8_4inputs.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/mux4-8_4inputs.bdf" { { 288 872 936 336 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.206 ns) 10.125 ns micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst4~46 13 COMB LCCOMB_X29_Y9_N12 2 " "Info: 13: + IC(0.370 ns) + CELL(0.206 ns) = 10.125 ns; Loc. = LCCOMB_X29_Y9_N12; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst4~46'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 } "NODE_NAME" } } { "mux4-8_4inputs.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/mux4-8_4inputs.bdf" { { 240 872 936 288 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 10.711 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|109~98 14 COMB LCCOMB_X29_Y9_N18 1 " "Info: 14: + IC(0.380 ns) + CELL(0.206 ns) = 10.711 ns; Loc. = LCCOMB_X29_Y9_N18; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|109~98'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|109~98 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 528 592 792 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.819 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|110 15 REG LCFF_X29_Y9_N19 3 " "Info: 15: + IC(0.000 ns) + CELL(0.108 ns) = 10.819 ns; Loc. = LCFF_X29_Y9_N19; Fanout = 3; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|110'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|109~98 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.555 ns ( 32.86 % ) " "Info: Total cell delay = 3.555 ns ( 32.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.264 ns ( 67.14 % ) " "Info: Total interconnect delay = 7.264 ns ( 67.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.819 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~151 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74182:inst2|31~162 ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 inst10~107 micro_address_generator:inst22|inst10~33 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|109~98 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.819 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~151 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~121 {} ALU_parallel_8b:inst4|74182:inst2|31~162 {} ALU_parallel_8b:inst4|74182:inst2|31~163 {} ALU_parallel_8b:inst4|74182:inst2|31~164 {} ALU_parallel_8b:inst4|74181:inst1|78~83 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} inst10~107 {} micro_address_generator:inst22|inst10~33 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|109~98 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 {} } { 0.000ns 0.723ns 1.073ns 0.377ns 0.382ns 1.043ns 0.689ns 0.383ns 0.380ns 0.724ns 0.368ns 0.372ns 0.370ns 0.380ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.366ns 0.206ns 0.370ns 0.206ns 0.206ns 0.651ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.963 ns - Smallest " "Info: - Smallest clock skew is -8.963 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 2.833 ns + Shortest register " "Info: + Shortest clock path from clock \"START\" to destination register is 2.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START 1 CLK PIN_132 9 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 9; CLK Node = 'START'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1448 -496 -328 -1432 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns START~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'START~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { START START~clkctrl } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1448 -496 -328 -1432 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.666 ns) 2.833 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|110 3 REG LCFF_X29_Y9_N19 3 " "Info: 3: + IC(0.878 ns) + CELL(0.666 ns) = 2.833 ns; Loc. = LCFF_X29_Y9_N19; Fanout = 3; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|110'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { START~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 64.10 % ) " "Info: Total cell delay = 1.816 ns ( 64.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 35.90 % ) " "Info: Total interconnect delay = 1.017 ns ( 35.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { START START~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { START {} START~combout {} START~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.139ns 0.878ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 11.796 ns - Longest register " "Info: - Longest clock path from clock \"START\" to source register is 11.796 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START 1 CLK PIN_132 9 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 9; CLK Node = 'START'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1448 -496 -328 -1432 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.350 ns) + CELL(0.202 ns) 2.702 ns inst16 2 COMB LCCOMB_X30_Y8_N8 8 " "Info: 2: + IC(1.350 ns) + CELL(0.202 ns) = 2.702 ns; Loc. = LCCOMB_X30_Y8_N8; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { START inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.970 ns) 5.093 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X29_Y9_N21 18 " "Info: 3: + IC(1.421 ns) + CELL(0.970 ns) = 5.093 ns; Loc. = LCFF_X29_Y9_N21; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.391 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.551 ns) + CELL(0.624 ns) 7.268 ns register_4x:inst8\|inst7 4 COMB LCCOMB_X31_Y10_N8 1 " "Info: 4: + IC(1.551 ns) + CELL(0.624 ns) = 7.268 ns; Loc. = LCCOMB_X31_Y10_N8; Fanout = 1; COMB Node = 'register_4x:inst8\|inst7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.983 ns) + CELL(0.000 ns) 10.251 ns register_4x:inst8\|inst7~clkctrl 5 COMB CLKCTRL_G0 8 " "Info: 5: + IC(2.983 ns) + CELL(0.000 ns) = 10.251 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register_4x:inst8\|inst7~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.983 ns" { register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.666 ns) 11.796 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst3 6 REG LCFF_X31_Y10_N17 1 " "Info: 6: + IC(0.879 ns) + CELL(0.666 ns) = 11.796 ns; Loc. = LCFF_X31_Y10_N17; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.612 ns ( 30.62 % ) " "Info: Total cell delay = 3.612 ns ( 30.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.184 ns ( 69.38 % ) " "Info: Total interconnect delay = 8.184 ns ( 69.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.796 ns" { START inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.796 ns" { START {} START~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.350ns 1.421ns 1.551ns 2.983ns 0.879ns } { 0.000ns 1.150ns 0.202ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { START START~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { START {} START~combout {} START~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.139ns 0.878ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.796 ns" { START inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.796 ns" { START {} START~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.350ns 1.421ns 1.551ns 2.983ns 0.879ns } { 0.000ns 1.150ns 0.202ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.819 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~151 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74182:inst2|31~162 ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 inst10~107 micro_address_generator:inst22|inst10~33 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|109~98 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.819 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~151 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~121 {} ALU_parallel_8b:inst4|74182:inst2|31~162 {} ALU_parallel_8b:inst4|74182:inst2|31~163 {} ALU_parallel_8b:inst4|74182:inst2|31~164 {} ALU_parallel_8b:inst4|74181:inst1|78~83 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} inst10~107 {} micro_address_generator:inst22|inst10~33 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|109~98 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 {} } { 0.000ns 0.723ns 1.073ns 0.377ns 0.382ns 1.043ns 0.689ns 0.383ns 0.380ns 0.724ns 0.368ns 0.372ns 0.370ns 0.380ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.366ns 0.206ns 0.370ns 0.206ns 0.206ns 0.651ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { START START~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { START {} START~combout {} START~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.139ns 0.878ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.796 ns" { START inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.796 ns" { START {} START~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.350ns 1.421ns 1.551ns 2.983ns 0.879ns } { 0.000ns 1.150ns 0.202ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR6 116 " "Warning: Circuit may not operate. Detected 116 non-operational path(s) clocked by clock \"uIR6\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst uIR6 2.187 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" and destination pin or register \"register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst\" for clock \"uIR6\" (Hold time is 2.187 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.095 ns + Largest " "Info: + Largest clock skew is 8.095 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 destination 12.546 ns + Longest register " "Info: + Longest clock path from clock \"uIR6\" to destination register is 12.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.843 ns) + CELL(0.615 ns) 3.452 ns inst16 2 COMB LCCOMB_X30_Y8_N8 8 " "Info: 2: + IC(1.843 ns) + CELL(0.615 ns) = 3.452 ns; Loc. = LCCOMB_X30_Y8_N8; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { uIR6 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.970 ns) 5.843 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X29_Y9_N21 18 " "Info: 3: + IC(1.421 ns) + CELL(0.970 ns) = 5.843 ns; Loc. = LCFF_X29_Y9_N21; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.391 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.551 ns) + CELL(0.624 ns) 8.018 ns register_4x:inst8\|inst7 4 COMB LCCOMB_X31_Y10_N8 1 " "Info: 4: + IC(1.551 ns) + CELL(0.624 ns) = 8.018 ns; Loc. = LCCOMB_X31_Y10_N8; Fanout = 1; COMB Node = 'register_4x:inst8\|inst7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.983 ns) + CELL(0.000 ns) 11.001 ns register_4x:inst8\|inst7~clkctrl 5 COMB CLKCTRL_G0 8 " "Info: 5: + IC(2.983 ns) + CELL(0.000 ns) = 11.001 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register_4x:inst8\|inst7~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.983 ns" { register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.666 ns) 12.546 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst 6 REG LCFF_X31_Y10_N1 1 " "Info: 6: + IC(0.879 ns) + CELL(0.666 ns) = 12.546 ns; Loc. = LCFF_X31_Y10_N1; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.869 ns ( 30.84 % ) " "Info: Total cell delay = 3.869 ns ( 30.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.677 ns ( 69.16 % ) " "Info: Total interconnect delay = 8.677 ns ( 69.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.546 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.546 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.843ns 1.421ns 1.551ns 2.983ns 0.879ns } { 0.000ns 0.994ns 0.615ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 source 4.451 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR6\" to source register is 4.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.843 ns) + CELL(0.615 ns) 3.452 ns inst16 2 COMB LCCOMB_X30_Y8_N8 8 " "Info: 2: + IC(1.843 ns) + CELL(0.615 ns) = 3.452 ns; Loc. = LCCOMB_X30_Y8_N8; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { uIR6 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.666 ns) 4.451 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X30_Y8_N25 20 " "Info: 3: + IC(0.333 ns) + CELL(0.666 ns) = 4.451 ns; Loc. = LCFF_X30_Y8_N25; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.275 ns ( 51.11 % ) " "Info: Total cell delay = 2.275 ns ( 51.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.176 ns ( 48.89 % ) " "Info: Total interconnect delay = 2.176 ns ( 48.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.451 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.451 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.843ns 0.333ns } { 0.000ns 0.994ns 0.615ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.546 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.546 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.843ns 1.421ns 1.551ns 2.983ns 0.879ns } { 0.000ns 0.994ns 0.615ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.451 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.451 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.843ns 0.333ns } { 0.000ns 0.994ns 0.615ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.910 ns - Shortest register register " "Info: - Shortest register to register delay is 5.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X30_Y8_N25 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y8_N25; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.544 ns) 1.729 ns mux2-8:B_sclector\|inst19~129 2 COMB LCCOMB_X31_Y9_N24 1 " "Info: 2: + IC(1.185 ns) + CELL(0.544 ns) = 1.729 ns; Loc. = LCCOMB_X31_Y9_N24; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst19~129'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst19~129 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/mux2-8.bdf" { { 784 408 472 832 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.370 ns) 2.477 ns mux2-8:B_sclector\|inst19~131 3 COMB LCCOMB_X31_Y9_N2 3 " "Info: 3: + IC(0.378 ns) + CELL(0.370 ns) = 2.477 ns; Loc. = LCCOMB_X31_Y9_N2; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst19~131'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/mux2-8.bdf" { { 784 408 472 832 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.206 ns) 3.073 ns ALU_parallel_8b:inst4\|74181:inst\|45~121 4 COMB LCCOMB_X31_Y9_N4 4 " "Info: 4: + IC(0.390 ns) + CELL(0.206 ns) = 3.073 ns; Loc. = LCCOMB_X31_Y9_N4; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|45~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.206 ns) 3.996 ns ALU_parallel_8b:inst4\|74181:inst\|77 5 COMB LCCOMB_X30_Y9_N24 8 " "Info: 5: + IC(0.717 ns) + CELL(0.206 ns) = 3.996 ns; Loc. = LCCOMB_X30_Y9_N24; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|77'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.460 ns) 5.910 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst 6 REG LCFF_X31_Y10_N1 1 " "Info: 6: + IC(1.454 ns) + CELL(0.460 ns) = 5.910 ns; Loc. = LCFF_X31_Y10_N1; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.914 ns" { ALU_parallel_8b:inst4|74181:inst|77 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.786 ns ( 30.22 % ) " "Info: Total cell delay = 1.786 ns ( 30.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.124 ns ( 69.78 % ) " "Info: Total interconnect delay = 4.124 ns ( 69.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.910 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|77 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.910 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst19~129 {} mux2-8:B_sclector|inst19~131 {} ALU_parallel_8b:inst4|74181:inst|45~121 {} ALU_parallel_8b:inst4|74181:inst|77 {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} } { 0.000ns 1.185ns 0.378ns 0.390ns 0.717ns 1.454ns } { 0.000ns 0.544ns 0.370ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.546 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.546 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.843ns 1.421ns 1.551ns 2.983ns 0.879ns } { 0.000ns 0.994ns 0.615ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.451 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.451 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.843ns 0.333ns } { 0.000ns 0.994ns 0.615ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.910 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|77 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.910 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst19~129 {} mux2-8:B_sclector|inst19~131 {} ALU_parallel_8b:inst4|74181:inst|45~121 {} ALU_parallel_8b:inst4|74181:inst|77 {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} } { 0.000ns 1.185ns 0.378ns 0.390ns 0.717ns 1.454ns } { 0.000ns 0.544ns 0.370ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR5 73 " "Warning: Circuit may not operate. Detected 73 non-operational path(s) clocked by clock \"uIR5\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst uIR5 2.187 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" and destination pin or register \"register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst\" for clock \"uIR5\" (Hold time is 2.187 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.095 ns + Largest " "Info: + Largest clock skew is 8.095 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 destination 12.462 ns + Longest register " "Info: + Longest clock path from clock \"uIR5\" to destination register is 12.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.850 ns) + CELL(0.534 ns) 3.368 ns inst16 2 COMB LCCOMB_X30_Y8_N8 8 " "Info: 2: + IC(1.850 ns) + CELL(0.534 ns) = 3.368 ns; Loc. = LCCOMB_X30_Y8_N8; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.384 ns" { uIR5 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.970 ns) 5.759 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X29_Y9_N21 18 " "Info: 3: + IC(1.421 ns) + CELL(0.970 ns) = 5.759 ns; Loc. = LCFF_X29_Y9_N21; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.391 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.551 ns) + CELL(0.624 ns) 7.934 ns register_4x:inst8\|inst7 4 COMB LCCOMB_X31_Y10_N8 1 " "Info: 4: + IC(1.551 ns) + CELL(0.624 ns) = 7.934 ns; Loc. = LCCOMB_X31_Y10_N8; Fanout = 1; COMB Node = 'register_4x:inst8\|inst7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.983 ns) + CELL(0.000 ns) 10.917 ns register_4x:inst8\|inst7~clkctrl 5 COMB CLKCTRL_G0 8 " "Info: 5: + IC(2.983 ns) + CELL(0.000 ns) = 10.917 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register_4x:inst8\|inst7~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.983 ns" { register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.666 ns) 12.462 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst 6 REG LCFF_X31_Y10_N1 1 " "Info: 6: + IC(0.879 ns) + CELL(0.666 ns) = 12.462 ns; Loc. = LCFF_X31_Y10_N1; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.778 ns ( 30.32 % ) " "Info: Total cell delay = 3.778 ns ( 30.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.684 ns ( 69.68 % ) " "Info: Total interconnect delay = 8.684 ns ( 69.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.462 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.462 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.850ns 1.421ns 1.551ns 2.983ns 0.879ns } { 0.000ns 0.984ns 0.534ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 source 4.367 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR5\" to source register is 4.367 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.850 ns) + CELL(0.534 ns) 3.368 ns inst16 2 COMB LCCOMB_X30_Y8_N8 8 " "Info: 2: + IC(1.850 ns) + CELL(0.534 ns) = 3.368 ns; Loc. = LCCOMB_X30_Y8_N8; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.384 ns" { uIR5 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.666 ns) 4.367 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X30_Y8_N25 20 " "Info: 3: + IC(0.333 ns) + CELL(0.666 ns) = 4.367 ns; Loc. = LCFF_X30_Y8_N25; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 50.01 % ) " "Info: Total cell delay = 2.184 ns ( 50.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.183 ns ( 49.99 % ) " "Info: Total interconnect delay = 2.183 ns ( 49.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.367 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.367 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.850ns 0.333ns } { 0.000ns 0.984ns 0.534ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.462 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.462 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.850ns 1.421ns 1.551ns 2.983ns 0.879ns } { 0.000ns 0.984ns 0.534ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.367 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.367 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.850ns 0.333ns } { 0.000ns 0.984ns 0.534ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.910 ns - Shortest register register " "Info: - Shortest register to register delay is 5.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X30_Y8_N25 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y8_N25; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.544 ns) 1.729 ns mux2-8:B_sclector\|inst19~129 2 COMB LCCOMB_X31_Y9_N24 1 " "Info: 2: + IC(1.185 ns) + CELL(0.544 ns) = 1.729 ns; Loc. = LCCOMB_X31_Y9_N24; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst19~129'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst19~129 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/mux2-8.bdf" { { 784 408 472 832 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.370 ns) 2.477 ns mux2-8:B_sclector\|inst19~131 3 COMB LCCOMB_X31_Y9_N2 3 " "Info: 3: + IC(0.378 ns) + CELL(0.370 ns) = 2.477 ns; Loc. = LCCOMB_X31_Y9_N2; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst19~131'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/mux2-8.bdf" { { 784 408 472 832 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.206 ns) 3.073 ns ALU_parallel_8b:inst4\|74181:inst\|45~121 4 COMB LCCOMB_X31_Y9_N4 4 " "Info: 4: + IC(0.390 ns) + CELL(0.206 ns) = 3.073 ns; Loc. = LCCOMB_X31_Y9_N4; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|45~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.206 ns) 3.996 ns ALU_parallel_8b:inst4\|74181:inst\|77 5 COMB LCCOMB_X30_Y9_N24 8 " "Info: 5: + IC(0.717 ns) + CELL(0.206 ns) = 3.996 ns; Loc. = LCCOMB_X30_Y9_N24; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|77'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.460 ns) 5.910 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst 6 REG LCFF_X31_Y10_N1 1 " "Info: 6: + IC(1.454 ns) + CELL(0.460 ns) = 5.910 ns; Loc. = LCFF_X31_Y10_N1; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.914 ns" { ALU_parallel_8b:inst4|74181:inst|77 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.786 ns ( 30.22 % ) " "Info: Total cell delay = 1.786 ns ( 30.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.124 ns ( 69.78 % ) " "Info: Total interconnect delay = 4.124 ns ( 69.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.910 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|77 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.910 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst19~129 {} mux2-8:B_sclector|inst19~131 {} ALU_parallel_8b:inst4|74181:inst|45~121 {} ALU_parallel_8b:inst4|74181:inst|77 {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} } { 0.000ns 1.185ns 0.378ns 0.390ns 0.717ns 1.454ns } { 0.000ns 0.544ns 0.370ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.462 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.462 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.850ns 1.421ns 1.551ns 2.983ns 0.879ns } { 0.000ns 0.984ns 0.534ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.367 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.367 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.850ns 0.333ns } { 0.000ns 0.984ns 0.534ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.910 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|77 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.910 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst19~129 {} mux2-8:B_sclector|inst19~131 {} ALU_parallel_8b:inst4|74181:inst|45~121 {} ALU_parallel_8b:inst4|74181:inst|77 {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} } { 0.000ns 1.185ns 0.378ns 0.390ns 0.717ns 1.454ns } { 0.000ns 0.544ns 0.370ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR4 63 " "Warning: Circuit may not operate. Detected 63 non-operational path(s) clocked by clock \"uIR4\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst uIR4 2.187 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" and destination pin or register \"register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst\" for clock \"uIR4\" (Hold time is 2.187 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.095 ns + Largest " "Info: + Largest clock skew is 8.095 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 destination 12.303 ns + Longest register " "Info: + Longest clock path from clock \"uIR4\" to destination register is 12.303 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.855 ns) + CELL(0.370 ns) 3.209 ns inst16 2 COMB LCCOMB_X30_Y8_N8 8 " "Info: 2: + IC(1.855 ns) + CELL(0.370 ns) = 3.209 ns; Loc. = LCCOMB_X30_Y8_N8; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.225 ns" { uIR4 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.970 ns) 5.600 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X29_Y9_N21 18 " "Info: 3: + IC(1.421 ns) + CELL(0.970 ns) = 5.600 ns; Loc. = LCFF_X29_Y9_N21; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.391 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.551 ns) + CELL(0.624 ns) 7.775 ns register_4x:inst8\|inst7 4 COMB LCCOMB_X31_Y10_N8 1 " "Info: 4: + IC(1.551 ns) + CELL(0.624 ns) = 7.775 ns; Loc. = LCCOMB_X31_Y10_N8; Fanout = 1; COMB Node = 'register_4x:inst8\|inst7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.983 ns) + CELL(0.000 ns) 10.758 ns register_4x:inst8\|inst7~clkctrl 5 COMB CLKCTRL_G0 8 " "Info: 5: + IC(2.983 ns) + CELL(0.000 ns) = 10.758 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register_4x:inst8\|inst7~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.983 ns" { register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.666 ns) 12.303 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst 6 REG LCFF_X31_Y10_N1 1 " "Info: 6: + IC(0.879 ns) + CELL(0.666 ns) = 12.303 ns; Loc. = LCFF_X31_Y10_N1; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.614 ns ( 29.37 % ) " "Info: Total cell delay = 3.614 ns ( 29.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.689 ns ( 70.63 % ) " "Info: Total interconnect delay = 8.689 ns ( 70.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.303 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.303 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.855ns 1.421ns 1.551ns 2.983ns 0.879ns } { 0.000ns 0.984ns 0.370ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 source 4.208 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR4\" to source register is 4.208 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.855 ns) + CELL(0.370 ns) 3.209 ns inst16 2 COMB LCCOMB_X30_Y8_N8 8 " "Info: 2: + IC(1.855 ns) + CELL(0.370 ns) = 3.209 ns; Loc. = LCCOMB_X30_Y8_N8; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.225 ns" { uIR4 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.666 ns) 4.208 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X30_Y8_N25 20 " "Info: 3: + IC(0.333 ns) + CELL(0.666 ns) = 4.208 ns; Loc. = LCFF_X30_Y8_N25; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.020 ns ( 48.00 % ) " "Info: Total cell delay = 2.020 ns ( 48.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.188 ns ( 52.00 % ) " "Info: Total interconnect delay = 2.188 ns ( 52.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.208 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.208 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.855ns 0.333ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.303 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.303 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.855ns 1.421ns 1.551ns 2.983ns 0.879ns } { 0.000ns 0.984ns 0.370ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.208 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.208 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.855ns 0.333ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.910 ns - Shortest register register " "Info: - Shortest register to register delay is 5.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X30_Y8_N25 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y8_N25; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.544 ns) 1.729 ns mux2-8:B_sclector\|inst19~129 2 COMB LCCOMB_X31_Y9_N24 1 " "Info: 2: + IC(1.185 ns) + CELL(0.544 ns) = 1.729 ns; Loc. = LCCOMB_X31_Y9_N24; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst19~129'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst19~129 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/mux2-8.bdf" { { 784 408 472 832 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.370 ns) 2.477 ns mux2-8:B_sclector\|inst19~131 3 COMB LCCOMB_X31_Y9_N2 3 " "Info: 3: + IC(0.378 ns) + CELL(0.370 ns) = 2.477 ns; Loc. = LCCOMB_X31_Y9_N2; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst19~131'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/mux2-8.bdf" { { 784 408 472 832 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.206 ns) 3.073 ns ALU_parallel_8b:inst4\|74181:inst\|45~121 4 COMB LCCOMB_X31_Y9_N4 4 " "Info: 4: + IC(0.390 ns) + CELL(0.206 ns) = 3.073 ns; Loc. = LCCOMB_X31_Y9_N4; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|45~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.206 ns) 3.996 ns ALU_parallel_8b:inst4\|74181:inst\|77 5 COMB LCCOMB_X30_Y9_N24 8 " "Info: 5: + IC(0.717 ns) + CELL(0.206 ns) = 3.996 ns; Loc. = LCCOMB_X30_Y9_N24; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|77'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.460 ns) 5.910 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst 6 REG LCFF_X31_Y10_N1 1 " "Info: 6: + IC(1.454 ns) + CELL(0.460 ns) = 5.910 ns; Loc. = LCFF_X31_Y10_N1; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.914 ns" { ALU_parallel_8b:inst4|74181:inst|77 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.786 ns ( 30.22 % ) " "Info: Total cell delay = 1.786 ns ( 30.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.124 ns ( 69.78 % ) " "Info: Total interconnect delay = 4.124 ns ( 69.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.910 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|77 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.910 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst19~129 {} mux2-8:B_sclector|inst19~131 {} ALU_parallel_8b:inst4|74181:inst|45~121 {} ALU_parallel_8b:inst4|74181:inst|77 {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} } { 0.000ns 1.185ns 0.378ns 0.390ns 0.717ns 1.454ns } { 0.000ns 0.544ns 0.370ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.303 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.303 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.855ns 1.421ns 1.551ns 2.983ns 0.879ns } { 0.000ns 0.984ns 0.370ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.208 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.208 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.855ns 0.333ns } { 0.000ns 0.984ns 0.370ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.910 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|77 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.910 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst19~129 {} mux2-8:B_sclector|inst19~131 {} ALU_parallel_8b:inst4|74181:inst|45~121 {} ALU_parallel_8b:inst4|74181:inst|77 {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} } { 0.000ns 1.185ns 0.378ns 0.390ns 0.717ns 1.454ns } { 0.000ns 0.544ns 0.370ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "START 102 " "Warning: Circuit may not operate. Detected 102 non-operational path(s) clocked by clock \"START\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst START 2.187 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" and destination pin or register \"register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst\" for clock \"START\" (Hold time is 2.187 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.095 ns + Largest " "Info: + Largest clock skew is 8.095 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 11.796 ns + Longest register " "Info: + Longest clock path from clock \"START\" to destination register is 11.796 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START 1 CLK PIN_132 9 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 9; CLK Node = 'START'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1448 -496 -328 -1432 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.350 ns) + CELL(0.202 ns) 2.702 ns inst16 2 COMB LCCOMB_X30_Y8_N8 8 " "Info: 2: + IC(1.350 ns) + CELL(0.202 ns) = 2.702 ns; Loc. = LCCOMB_X30_Y8_N8; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { START inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.970 ns) 5.093 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X29_Y9_N21 18 " "Info: 3: + IC(1.421 ns) + CELL(0.970 ns) = 5.093 ns; Loc. = LCFF_X29_Y9_N21; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.391 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.551 ns) + CELL(0.624 ns) 7.268 ns register_4x:inst8\|inst7 4 COMB LCCOMB_X31_Y10_N8 1 " "Info: 4: + IC(1.551 ns) + CELL(0.624 ns) = 7.268 ns; Loc. = LCCOMB_X31_Y10_N8; Fanout = 1; COMB Node = 'register_4x:inst8\|inst7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.983 ns) + CELL(0.000 ns) 10.251 ns register_4x:inst8\|inst7~clkctrl 5 COMB CLKCTRL_G0 8 " "Info: 5: + IC(2.983 ns) + CELL(0.000 ns) = 10.251 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register_4x:inst8\|inst7~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.983 ns" { register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.666 ns) 11.796 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst 6 REG LCFF_X31_Y10_N1 1 " "Info: 6: + IC(0.879 ns) + CELL(0.666 ns) = 11.796 ns; Loc. = LCFF_X31_Y10_N1; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.612 ns ( 30.62 % ) " "Info: Total cell delay = 3.612 ns ( 30.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.184 ns ( 69.38 % ) " "Info: Total interconnect delay = 8.184 ns ( 69.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.796 ns" { START inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.796 ns" { START {} START~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.350ns 1.421ns 1.551ns 2.983ns 0.879ns } { 0.000ns 1.150ns 0.202ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 3.701 ns - Shortest register " "Info: - Shortest clock path from clock \"START\" to source register is 3.701 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START 1 CLK PIN_132 9 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 9; CLK Node = 'START'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1448 -496 -328 -1432 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.350 ns) + CELL(0.202 ns) 2.702 ns inst16 2 COMB LCCOMB_X30_Y8_N8 8 " "Info: 2: + IC(1.350 ns) + CELL(0.202 ns) = 2.702 ns; Loc. = LCCOMB_X30_Y8_N8; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { START inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.666 ns) 3.701 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X30_Y8_N25 20 " "Info: 3: + IC(0.333 ns) + CELL(0.666 ns) = 3.701 ns; Loc. = LCFF_X30_Y8_N25; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.018 ns ( 54.53 % ) " "Info: Total cell delay = 2.018 ns ( 54.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.683 ns ( 45.47 % ) " "Info: Total interconnect delay = 1.683 ns ( 45.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.701 ns" { START inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.701 ns" { START {} START~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.350ns 0.333ns } { 0.000ns 1.150ns 0.202ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.796 ns" { START inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.796 ns" { START {} START~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.350ns 1.421ns 1.551ns 2.983ns 0.879ns } { 0.000ns 1.150ns 0.202ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.701 ns" { START inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.701 ns" { START {} START~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.350ns 0.333ns } { 0.000ns 1.150ns 0.202ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.910 ns - Shortest register register " "Info: - Shortest register to register delay is 5.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X30_Y8_N25 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y8_N25; Fanout = 20; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.544 ns) 1.729 ns mux2-8:B_sclector\|inst19~129 2 COMB LCCOMB_X31_Y9_N24 1 " "Info: 2: + IC(1.185 ns) + CELL(0.544 ns) = 1.729 ns; Loc. = LCCOMB_X31_Y9_N24; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst19~129'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst19~129 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/mux2-8.bdf" { { 784 408 472 832 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.370 ns) 2.477 ns mux2-8:B_sclector\|inst19~131 3 COMB LCCOMB_X31_Y9_N2 3 " "Info: 3: + IC(0.378 ns) + CELL(0.370 ns) = 2.477 ns; Loc. = LCCOMB_X31_Y9_N2; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst19~131'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/mux2-8.bdf" { { 784 408 472 832 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.206 ns) 3.073 ns ALU_parallel_8b:inst4\|74181:inst\|45~121 4 COMB LCCOMB_X31_Y9_N4 4 " "Info: 4: + IC(0.390 ns) + CELL(0.206 ns) = 3.073 ns; Loc. = LCCOMB_X31_Y9_N4; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|45~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.206 ns) 3.996 ns ALU_parallel_8b:inst4\|74181:inst\|77 5 COMB LCCOMB_X30_Y9_N24 8 " "Info: 5: + IC(0.717 ns) + CELL(0.206 ns) = 3.996 ns; Loc. = LCCOMB_X30_Y9_N24; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|77'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.460 ns) 5.910 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst 6 REG LCFF_X31_Y10_N1 1 " "Info: 6: + IC(1.454 ns) + CELL(0.460 ns) = 5.910 ns; Loc. = LCFF_X31_Y10_N1; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.914 ns" { ALU_parallel_8b:inst4|74181:inst|77 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.786 ns ( 30.22 % ) " "Info: Total cell delay = 1.786 ns ( 30.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.124 ns ( 69.78 % ) " "Info: Total interconnect delay = 4.124 ns ( 69.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.910 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|77 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.910 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst19~129 {} mux2-8:B_sclector|inst19~131 {} ALU_parallel_8b:inst4|74181:inst|45~121 {} ALU_parallel_8b:inst4|74181:inst|77 {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} } { 0.000ns 1.185ns 0.378ns 0.390ns 0.717ns 1.454ns } { 0.000ns 0.544ns 0.370ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.796 ns" { START inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.796 ns" { START {} START~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 1.350ns 1.421ns 1.551ns 2.983ns 0.879ns } { 0.000ns 1.150ns 0.202ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.701 ns" { START inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.701 ns" { START {} START~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.350ns 0.333ns } { 0.000ns 1.150ns 0.202ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.910 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst19~129 mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|45~121 ALU_parallel_8b:inst4|74181:inst|77 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.910 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst19~129 {} mux2-8:B_sclector|inst19~131 {} ALU_parallel_8b:inst4|74181:inst|45~121 {} ALU_parallel_8b:inst4|74181:inst|77 {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst {} } { 0.000ns 1.185ns 0.378ns 0.390ns 0.717ns 1.454ns } { 0.000ns 0.544ns 0.370ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|110 B_R START 16.554 ns register " "Info: tsu for register \"ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|110\" (data pin = \"B_R\", clock pin = \"START\") is 16.554 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.427 ns + Longest pin register " "Info: + Longest pin to register delay is 19.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns B_R 1 PIN PIN_106 9 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 9; PIN Node = 'B_R'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_R } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -112 -88 80 -96 "B_R" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.556 ns) + CELL(0.651 ns) 8.222 ns 24_decoder:inst1\|inst6 2 COMB LCCOMB_X31_Y9_N18 4 " "Info: 2: + IC(6.556 ns) + CELL(0.651 ns) = 8.222 ns; Loc. = LCCOMB_X31_Y9_N18; Fanout = 4; COMB Node = '24_decoder:inst1\|inst6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.207 ns" { B_R 24_decoder:inst1|inst6 } "NODE_NAME" } } { "24_decoder.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/24_decoder.bdf" { { 280 544 608 328 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.278 ns) + CELL(0.651 ns) 11.151 ns mux2-8:B_sclector\|inst19~131 3 COMB LCCOMB_X31_Y9_N2 3 " "Info: 3: + IC(2.278 ns) + CELL(0.651 ns) = 11.151 ns; Loc. = LCCOMB_X31_Y9_N2; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst19~131'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.929 ns" { 24_decoder:inst1|inst6 mux2-8:B_sclector|inst19~131 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/mux2-8.bdf" { { 784 408 472 832 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.206 ns) 11.753 ns ALU_parallel_8b:inst4\|74181:inst\|48~181 4 COMB LCCOMB_X31_Y9_N20 2 " "Info: 4: + IC(0.396 ns) + CELL(0.206 ns) = 11.753 ns; Loc. = LCCOMB_X31_Y9_N20; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|48~181'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|48~181 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 496 504 568 536 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.624 ns) 13.396 ns ALU_parallel_8b:inst4\|74182:inst2\|31~163 5 COMB LCCOMB_X29_Y9_N4 3 " "Info: 5: + IC(1.019 ns) + CELL(0.624 ns) = 13.396 ns; Loc. = LCCOMB_X29_Y9_N4; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~163'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { ALU_parallel_8b:inst4|74181:inst|48~181 ALU_parallel_8b:inst4|74182:inst2|31~163 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.370 ns) 14.455 ns ALU_parallel_8b:inst4\|74182:inst2\|31~164 6 COMB LCCOMB_X30_Y9_N28 3 " "Info: 6: + IC(0.689 ns) + CELL(0.370 ns) = 14.455 ns; Loc. = LCCOMB_X30_Y9_N28; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~164'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.206 ns) 15.044 ns ALU_parallel_8b:inst4\|74181:inst1\|78~83 7 COMB LCCOMB_X30_Y9_N30 2 " "Info: 7: + IC(0.383 ns) + CELL(0.206 ns) = 15.044 ns; Loc. = LCCOMB_X30_Y9_N30; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|78~83'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 15.630 ns ALU_parallel_8b:inst4\|74181:inst1\|77~17 8 COMB LCCOMB_X30_Y9_N4 8 " "Info: 8: + IC(0.380 ns) + CELL(0.206 ns) = 15.630 ns; Loc. = LCCOMB_X30_Y9_N4; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~17'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.651 ns) 17.005 ns inst10~107 9 COMB LCCOMB_X29_Y9_N28 1 " "Info: 9: + IC(0.724 ns) + CELL(0.651 ns) = 17.005 ns; Loc. = LCCOMB_X29_Y9_N28; Fanout = 1; COMB Node = 'inst10~107'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { ALU_parallel_8b:inst4|74181:inst1|77~17 inst10~107 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1120 320 384 -976 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 17.579 ns micro_address_generator:inst22\|inst10~33 10 COMB LCCOMB_X29_Y9_N22 2 " "Info: 10: + IC(0.368 ns) + CELL(0.206 ns) = 17.579 ns; Loc. = LCCOMB_X29_Y9_N22; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|inst10~33'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { inst10~107 micro_address_generator:inst22|inst10~33 } "NODE_NAME" } } { "micro_address_generator.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/micro_address_generator.bdf" { { 768 928 992 848 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 18.157 ns micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~17 11 COMB LCCOMB_X29_Y9_N0 2 " "Info: 11: + IC(0.372 ns) + CELL(0.206 ns) = 18.157 ns; Loc. = LCCOMB_X29_Y9_N0; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~17'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { micro_address_generator:inst22|inst10~33 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 } "NODE_NAME" } } { "mux4-8_4inputs.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/mux4-8_4inputs.bdf" { { 288 872 936 336 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.206 ns) 18.733 ns micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst4~46 12 COMB LCCOMB_X29_Y9_N12 2 " "Info: 12: + IC(0.370 ns) + CELL(0.206 ns) = 18.733 ns; Loc. = LCCOMB_X29_Y9_N12; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst4~46'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 } "NODE_NAME" } } { "mux4-8_4inputs.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/mux4-8_4inputs.bdf" { { 240 872 936 288 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 19.319 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|109~98 13 COMB LCCOMB_X29_Y9_N18 1 " "Info: 13: + IC(0.380 ns) + CELL(0.206 ns) = 19.319 ns; Loc. = LCCOMB_X29_Y9_N18; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|109~98'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|109~98 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 528 592 792 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 19.427 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|110 14 REG LCFF_X29_Y9_N19 3 " "Info: 14: + IC(0.000 ns) + CELL(0.108 ns) = 19.427 ns; Loc. = LCFF_X29_Y9_N19; Fanout = 3; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|110'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|109~98 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.512 ns ( 28.37 % ) " "Info: Total cell delay = 5.512 ns ( 28.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.915 ns ( 71.63 % ) " "Info: Total interconnect delay = 13.915 ns ( 71.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "19.427 ns" { B_R 24_decoder:inst1|inst6 mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|48~181 ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 inst10~107 micro_address_generator:inst22|inst10~33 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|109~98 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "19.427 ns" { B_R {} B_R~combout {} 24_decoder:inst1|inst6 {} mux2-8:B_sclector|inst19~131 {} ALU_parallel_8b:inst4|74181:inst|48~181 {} ALU_parallel_8b:inst4|74182:inst2|31~163 {} ALU_parallel_8b:inst4|74182:inst2|31~164 {} ALU_parallel_8b:inst4|74181:inst1|78~83 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} inst10~107 {} micro_address_generator:inst22|inst10~33 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|109~98 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 6.556ns 2.278ns 0.396ns 1.019ns 0.689ns 0.383ns 0.380ns 0.724ns 0.368ns 0.372ns 0.370ns 0.380ns 0.000ns } { 0.000ns 1.015ns 0.651ns 0.651ns 0.206ns 0.624ns 0.370ns 0.206ns 0.206ns 0.651ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 2.833 ns - Shortest register " "Info: - Shortest clock path from clock \"START\" to destination register is 2.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns START 1 CLK PIN_132 9 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 9; CLK Node = 'START'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1448 -496 -328 -1432 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns START~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'START~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { START START~clkctrl } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1448 -496 -328 -1432 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.666 ns) 2.833 ns ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|110 3 REG LCFF_X29_Y9_N19 3 " "Info: 3: + IC(0.878 ns) + CELL(0.666 ns) = 2.833 ns; Loc. = LCFF_X29_Y9_N19; Fanout = 3; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst\|f74161:sub\|110'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { START~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 64.10 % ) " "Info: Total cell delay = 1.816 ns ( 64.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 35.90 % ) " "Info: Total interconnect delay = 1.017 ns ( 35.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { START START~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { START {} START~combout {} START~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.139ns 0.878ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "19.427 ns" { B_R 24_decoder:inst1|inst6 mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|48~181 ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 inst10~107 micro_address_generator:inst22|inst10~33 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|109~98 ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "19.427 ns" { B_R {} B_R~combout {} 24_decoder:inst1|inst6 {} mux2-8:B_sclector|inst19~131 {} ALU_parallel_8b:inst4|74181:inst|48~181 {} ALU_parallel_8b:inst4|74182:inst2|31~163 {} ALU_parallel_8b:inst4|74182:inst2|31~164 {} ALU_parallel_8b:inst4|74181:inst1|78~83 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} inst10~107 {} micro_address_generator:inst22|inst10~33 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst4~46 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|109~98 {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 6.556ns 2.278ns 0.396ns 1.019ns 0.689ns 0.383ns 0.380ns 0.724ns 0.368ns 0.372ns 0.370ns 0.380ns 0.000ns } { 0.000ns 1.015ns 0.651ns 0.651ns 0.206ns 0.624ns 0.370ns 0.206ns 0.206ns 0.651ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { START START~clkctrl ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { START {} START~combout {} START~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 0.139ns 0.878ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "uIR6 LA14 register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst3 29.701 ns register " "Info: tco from clock \"uIR6\" to destination pin \"LA14\" through register \"register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst3\" is 29.701 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 source 12.546 ns + Longest register " "Info: + Longest clock path from clock \"uIR6\" to source register is 12.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.843 ns) + CELL(0.615 ns) 3.452 ns inst16 2 COMB LCCOMB_X30_Y8_N8 8 " "Info: 2: + IC(1.843 ns) + CELL(0.615 ns) = 3.452 ns; Loc. = LCCOMB_X30_Y8_N8; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { uIR6 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.970 ns) 5.843 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X29_Y9_N21 18 " "Info: 3: + IC(1.421 ns) + CELL(0.970 ns) = 5.843 ns; Loc. = LCFF_X29_Y9_N21; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.391 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.551 ns) + CELL(0.624 ns) 8.018 ns register_4x:inst8\|inst7 4 COMB LCCOMB_X31_Y10_N8 1 " "Info: 4: + IC(1.551 ns) + CELL(0.624 ns) = 8.018 ns; Loc. = LCCOMB_X31_Y10_N8; Fanout = 1; COMB Node = 'register_4x:inst8\|inst7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.983 ns) + CELL(0.000 ns) 11.001 ns register_4x:inst8\|inst7~clkctrl 5 COMB CLKCTRL_G0 8 " "Info: 5: + IC(2.983 ns) + CELL(0.000 ns) = 11.001 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register_4x:inst8\|inst7~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.983 ns" { register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.666 ns) 12.546 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst3 6 REG LCFF_X31_Y10_N17 1 " "Info: 6: + IC(0.879 ns) + CELL(0.666 ns) = 12.546 ns; Loc. = LCFF_X31_Y10_N17; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.869 ns ( 30.84 % ) " "Info: Total cell delay = 3.869 ns ( 30.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.677 ns ( 69.16 % ) " "Info: Total interconnect delay = 8.677 ns ( 69.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.546 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.546 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.843ns 1.421ns 1.551ns 2.983ns 0.879ns } { 0.000ns 0.994ns 0.615ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.851 ns + Longest register pin " "Info: + Longest register to pin delay is 16.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X31_Y10_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y10_N17; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.206 ns) 0.929 ns mux2-8:B_sclector\|inst25~151 2 COMB LCCOMB_X31_Y10_N10 1 " "Info: 2: + IC(0.723 ns) + CELL(0.206 ns) = 0.929 ns; Loc. = LCCOMB_X31_Y10_N10; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~151'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~151 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.206 ns) 2.208 ns mux2-8:B_sclector\|inst25~152 3 COMB LCCOMB_X31_Y9_N6 3 " "Info: 3: + IC(1.073 ns) + CELL(0.206 ns) = 2.208 ns; Loc. = LCCOMB_X31_Y9_N6; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst25~152'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { mux2-8:B_sclector|inst25~151 mux2-8:B_sclector|inst25~152 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 2.791 ns ALU_parallel_8b:inst4\|74181:inst\|43~121 4 COMB LCCOMB_X31_Y9_N14 2 " "Info: 4: + IC(0.377 ns) + CELL(0.206 ns) = 2.791 ns; Loc. = LCCOMB_X31_Y9_N14; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~121'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.366 ns) 3.539 ns ALU_parallel_8b:inst4\|74182:inst2\|31~162 5 COMB LCCOMB_X31_Y9_N10 3 " "Info: 5: + IC(0.382 ns) + CELL(0.366 ns) = 3.539 ns; Loc. = LCCOMB_X31_Y9_N10; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~162'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74182:inst2|31~162 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.206 ns) 4.788 ns ALU_parallel_8b:inst4\|74182:inst2\|31~163 6 COMB LCCOMB_X29_Y9_N4 3 " "Info: 6: + IC(1.043 ns) + CELL(0.206 ns) = 4.788 ns; Loc. = LCCOMB_X29_Y9_N4; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~163'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.249 ns" { ALU_parallel_8b:inst4|74182:inst2|31~162 ALU_parallel_8b:inst4|74182:inst2|31~163 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.370 ns) 5.847 ns ALU_parallel_8b:inst4\|74182:inst2\|31~164 7 COMB LCCOMB_X30_Y9_N28 3 " "Info: 7: + IC(0.689 ns) + CELL(0.370 ns) = 5.847 ns; Loc. = LCCOMB_X30_Y9_N28; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~164'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.206 ns) 6.436 ns ALU_parallel_8b:inst4\|74181:inst1\|78~83 8 COMB LCCOMB_X30_Y9_N30 2 " "Info: 8: + IC(0.383 ns) + CELL(0.206 ns) = 6.436 ns; Loc. = LCCOMB_X30_Y9_N30; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|78~83'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 7.022 ns ALU_parallel_8b:inst4\|74181:inst1\|77~17 9 COMB LCCOMB_X30_Y9_N4 8 " "Info: 9: + IC(0.380 ns) + CELL(0.206 ns) = 7.022 ns; Loc. = LCCOMB_X30_Y9_N4; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~17'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.651 ns) 8.397 ns inst10~107 10 COMB LCCOMB_X29_Y9_N28 1 " "Info: 10: + IC(0.724 ns) + CELL(0.651 ns) = 8.397 ns; Loc. = LCCOMB_X29_Y9_N28; Fanout = 1; COMB Node = 'inst10~107'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { ALU_parallel_8b:inst4|74181:inst1|77~17 inst10~107 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1120 320 384 -976 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 8.971 ns micro_address_generator:inst22\|inst10~33 11 COMB LCCOMB_X29_Y9_N22 2 " "Info: 11: + IC(0.368 ns) + CELL(0.206 ns) = 8.971 ns; Loc. = LCCOMB_X29_Y9_N22; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|inst10~33'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { inst10~107 micro_address_generator:inst22|inst10~33 } "NODE_NAME" } } { "micro_address_generator.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/micro_address_generator.bdf" { { 768 928 992 848 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 9.549 ns micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~17 12 COMB LCCOMB_X29_Y9_N0 2 " "Info: 12: + IC(0.372 ns) + CELL(0.206 ns) = 9.549 ns; Loc. = LCCOMB_X29_Y9_N0; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~17'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { micro_address_generator:inst22|inst10~33 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 } "NODE_NAME" } } { "mux4-8_4inputs.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/mux4-8_4inputs.bdf" { { 288 872 936 336 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 10.124 ns micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~18 13 COMB LCCOMB_X29_Y9_N10 2 " "Info: 13: + IC(0.369 ns) + CELL(0.206 ns) = 10.124 ns; Loc. = LCCOMB_X29_Y9_N10; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~18'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~18 } "NODE_NAME" } } { "mux4-8_4inputs.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/mux4-8_4inputs.bdf" { { 288 872 936 336 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.631 ns) + CELL(3.096 ns) 16.851 ns LA14 14 PIN PIN_31 0 " "Info: 14: + IC(3.631 ns) + CELL(3.096 ns) = 16.851 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'LA14'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.727 ns" { micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~18 LA14 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { 552 2632 2808 568 "LA14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.337 ns ( 37.61 % ) " "Info: Total cell delay = 6.337 ns ( 37.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.514 ns ( 62.39 % ) " "Info: Total interconnect delay = 10.514 ns ( 62.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.851 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~151 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74182:inst2|31~162 ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 inst10~107 micro_address_generator:inst22|inst10~33 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~18 LA14 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.851 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~151 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~121 {} ALU_parallel_8b:inst4|74182:inst2|31~162 {} ALU_parallel_8b:inst4|74182:inst2|31~163 {} ALU_parallel_8b:inst4|74182:inst2|31~164 {} ALU_parallel_8b:inst4|74181:inst1|78~83 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} inst10~107 {} micro_address_generator:inst22|inst10~33 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~18 {} LA14 {} } { 0.000ns 0.723ns 1.073ns 0.377ns 0.382ns 1.043ns 0.689ns 0.383ns 0.380ns 0.724ns 0.368ns 0.372ns 0.369ns 3.631ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.366ns 0.206ns 0.370ns 0.206ns 0.206ns 0.651ns 0.206ns 0.206ns 0.206ns 3.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.546 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.546 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.843ns 1.421ns 1.551ns 2.983ns 0.879ns } { 0.000ns 0.994ns 0.615ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.851 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~151 mux2-8:B_sclector|inst25~152 ALU_parallel_8b:inst4|74181:inst|43~121 ALU_parallel_8b:inst4|74182:inst2|31~162 ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 inst10~107 micro_address_generator:inst22|inst10~33 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~18 LA14 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.851 ns" { register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~151 {} mux2-8:B_sclector|inst25~152 {} ALU_parallel_8b:inst4|74181:inst|43~121 {} ALU_parallel_8b:inst4|74182:inst2|31~162 {} ALU_parallel_8b:inst4|74182:inst2|31~163 {} ALU_parallel_8b:inst4|74182:inst2|31~164 {} ALU_parallel_8b:inst4|74181:inst1|78~83 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} inst10~107 {} micro_address_generator:inst22|inst10~33 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~18 {} LA14 {} } { 0.000ns 0.723ns 1.073ns 0.377ns 0.382ns 1.043ns 0.689ns 0.383ns 0.380ns 0.724ns 0.368ns 0.372ns 0.369ns 3.631ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.366ns 0.206ns 0.370ns 0.206ns 0.206ns 0.651ns 0.206ns 0.206ns 0.206ns 3.096ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "B_R LA14 25.459 ns Longest " "Info: Longest tpd from source pin \"B_R\" to destination pin \"LA14\" is 25.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns B_R 1 PIN PIN_106 9 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 9; PIN Node = 'B_R'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_R } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -112 -88 80 -96 "B_R" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.556 ns) + CELL(0.651 ns) 8.222 ns 24_decoder:inst1\|inst6 2 COMB LCCOMB_X31_Y9_N18 4 " "Info: 2: + IC(6.556 ns) + CELL(0.651 ns) = 8.222 ns; Loc. = LCCOMB_X31_Y9_N18; Fanout = 4; COMB Node = '24_decoder:inst1\|inst6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.207 ns" { B_R 24_decoder:inst1|inst6 } "NODE_NAME" } } { "24_decoder.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/24_decoder.bdf" { { 280 544 608 328 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.278 ns) + CELL(0.651 ns) 11.151 ns mux2-8:B_sclector\|inst19~131 3 COMB LCCOMB_X31_Y9_N2 3 " "Info: 3: + IC(2.278 ns) + CELL(0.651 ns) = 11.151 ns; Loc. = LCCOMB_X31_Y9_N2; Fanout = 3; COMB Node = 'mux2-8:B_sclector\|inst19~131'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.929 ns" { 24_decoder:inst1|inst6 mux2-8:B_sclector|inst19~131 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/mux2-8.bdf" { { 784 408 472 832 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.206 ns) 11.753 ns ALU_parallel_8b:inst4\|74181:inst\|48~181 4 COMB LCCOMB_X31_Y9_N20 2 " "Info: 4: + IC(0.396 ns) + CELL(0.206 ns) = 11.753 ns; Loc. = LCCOMB_X31_Y9_N20; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|48~181'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|48~181 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 496 504 568 536 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.624 ns) 13.396 ns ALU_parallel_8b:inst4\|74182:inst2\|31~163 5 COMB LCCOMB_X29_Y9_N4 3 " "Info: 5: + IC(1.019 ns) + CELL(0.624 ns) = 13.396 ns; Loc. = LCCOMB_X29_Y9_N4; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~163'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { ALU_parallel_8b:inst4|74181:inst|48~181 ALU_parallel_8b:inst4|74182:inst2|31~163 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.370 ns) 14.455 ns ALU_parallel_8b:inst4\|74182:inst2\|31~164 6 COMB LCCOMB_X30_Y9_N28 3 " "Info: 6: + IC(0.689 ns) + CELL(0.370 ns) = 14.455 ns; Loc. = LCCOMB_X30_Y9_N28; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74182:inst2\|31~164'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.206 ns) 15.044 ns ALU_parallel_8b:inst4\|74181:inst1\|78~83 7 COMB LCCOMB_X30_Y9_N30 2 " "Info: 7: + IC(0.383 ns) + CELL(0.206 ns) = 15.044 ns; Loc. = LCCOMB_X30_Y9_N30; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|78~83'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 232 1248 1312 272 "78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 15.630 ns ALU_parallel_8b:inst4\|74181:inst1\|77~17 8 COMB LCCOMB_X30_Y9_N4 8 " "Info: 8: + IC(0.380 ns) + CELL(0.206 ns) = 15.630 ns; Loc. = LCCOMB_X30_Y9_N4; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~17'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.651 ns) 17.005 ns inst10~107 9 COMB LCCOMB_X29_Y9_N28 1 " "Info: 9: + IC(0.724 ns) + CELL(0.651 ns) = 17.005 ns; Loc. = LCCOMB_X29_Y9_N28; Fanout = 1; COMB Node = 'inst10~107'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.375 ns" { ALU_parallel_8b:inst4|74181:inst1|77~17 inst10~107 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1120 320 384 -976 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 17.579 ns micro_address_generator:inst22\|inst10~33 10 COMB LCCOMB_X29_Y9_N22 2 " "Info: 10: + IC(0.368 ns) + CELL(0.206 ns) = 17.579 ns; Loc. = LCCOMB_X29_Y9_N22; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|inst10~33'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { inst10~107 micro_address_generator:inst22|inst10~33 } "NODE_NAME" } } { "micro_address_generator.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/micro_address_generator.bdf" { { 768 928 992 848 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 18.157 ns micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~17 11 COMB LCCOMB_X29_Y9_N0 2 " "Info: 11: + IC(0.372 ns) + CELL(0.206 ns) = 18.157 ns; Loc. = LCCOMB_X29_Y9_N0; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~17'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { micro_address_generator:inst22|inst10~33 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 } "NODE_NAME" } } { "mux4-8_4inputs.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/mux4-8_4inputs.bdf" { { 288 872 936 336 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 18.732 ns micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~18 12 COMB LCCOMB_X29_Y9_N10 2 " "Info: 12: + IC(0.369 ns) + CELL(0.206 ns) = 18.732 ns; Loc. = LCCOMB_X29_Y9_N10; Fanout = 2; COMB Node = 'micro_address_generator:inst22\|mux4-8_4inputs:inst23\|inst5~18'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~18 } "NODE_NAME" } } { "mux4-8_4inputs.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/mux4-8_4inputs.bdf" { { 288 872 936 336 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.631 ns) + CELL(3.096 ns) 25.459 ns LA14 13 PIN PIN_31 0 " "Info: 13: + IC(3.631 ns) + CELL(3.096 ns) = 25.459 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'LA14'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.727 ns" { micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~18 LA14 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { 552 2632 2808 568 "LA14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.294 ns ( 32.58 % ) " "Info: Total cell delay = 8.294 ns ( 32.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "17.165 ns ( 67.42 % ) " "Info: Total interconnect delay = 17.165 ns ( 67.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "25.459 ns" { B_R 24_decoder:inst1|inst6 mux2-8:B_sclector|inst19~131 ALU_parallel_8b:inst4|74181:inst|48~181 ALU_parallel_8b:inst4|74182:inst2|31~163 ALU_parallel_8b:inst4|74182:inst2|31~164 ALU_parallel_8b:inst4|74181:inst1|78~83 ALU_parallel_8b:inst4|74181:inst1|77~17 inst10~107 micro_address_generator:inst22|inst10~33 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~18 LA14 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "25.459 ns" { B_R {} B_R~combout {} 24_decoder:inst1|inst6 {} mux2-8:B_sclector|inst19~131 {} ALU_parallel_8b:inst4|74181:inst|48~181 {} ALU_parallel_8b:inst4|74182:inst2|31~163 {} ALU_parallel_8b:inst4|74182:inst2|31~164 {} ALU_parallel_8b:inst4|74181:inst1|78~83 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} inst10~107 {} micro_address_generator:inst22|inst10~33 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~17 {} micro_address_generator:inst22|mux4-8_4inputs:inst23|inst5~18 {} LA14 {} } { 0.000ns 0.000ns 6.556ns 2.278ns 0.396ns 1.019ns 0.689ns 0.383ns 0.380ns 0.724ns 0.368ns 0.372ns 0.369ns 3.631ns } { 0.000ns 1.015ns 0.651ns 0.651ns 0.206ns 0.624ns 0.370ns 0.206ns 0.206ns 0.651ns 0.206ns 0.206ns 0.206ns 3.096ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst3 C0 uIR6 2.848 ns register " "Info: th for register \"register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst3\" (data pin = \"C0\", clock pin = \"uIR6\") is 2.848 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 destination 12.546 ns + Longest register " "Info: + Longest clock path from clock \"uIR6\" to destination register is 12.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.843 ns) + CELL(0.615 ns) 3.452 ns inst16 2 COMB LCCOMB_X30_Y8_N8 8 " "Info: 2: + IC(1.843 ns) + CELL(0.615 ns) = 3.452 ns; Loc. = LCCOMB_X30_Y8_N8; Fanout = 8; COMB Node = 'inst16'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { uIR6 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.970 ns) 5.843 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X29_Y9_N21 18 " "Info: 3: + IC(1.421 ns) + CELL(0.970 ns) = 5.843 ns; Loc. = LCFF_X29_Y9_N21; Fanout = 18; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.391 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.551 ns) + CELL(0.624 ns) 8.018 ns register_4x:inst8\|inst7 4 COMB LCCOMB_X31_Y10_N8 1 " "Info: 4: + IC(1.551 ns) + CELL(0.624 ns) = 8.018 ns; Loc. = LCCOMB_X31_Y10_N8; Fanout = 1; COMB Node = 'register_4x:inst8\|inst7'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.983 ns) + CELL(0.000 ns) 11.001 ns register_4x:inst8\|inst7~clkctrl 5 COMB CLKCTRL_G0 8 " "Info: 5: + IC(2.983 ns) + CELL(0.000 ns) = 11.001 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register_4x:inst8\|inst7~clkctrl'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.983 ns" { register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.666 ns) 12.546 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst3 6 REG LCFF_X31_Y10_N17 1 " "Info: 6: + IC(0.879 ns) + CELL(0.666 ns) = 12.546 ns; Loc. = LCFF_X31_Y10_N17; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.869 ns ( 30.84 % ) " "Info: Total cell delay = 3.869 ns ( 30.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.677 ns ( 69.16 % ) " "Info: Total interconnect delay = 8.677 ns ( 69.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.546 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.546 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.843ns 1.421ns 1.551ns 2.983ns 0.879ns } { 0.000ns 0.994ns 0.615ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.004 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.004 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns C0 1 PIN PIN_117 2 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_117; Fanout = 2; PIN Node = 'C0'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { C0 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/machine_v1.bdf" { { -808 408 576 -792 "C0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.062 ns) + CELL(0.651 ns) 7.708 ns ALU_parallel_8b:inst4\|74181:inst\|80 2 COMB LCCOMB_X30_Y8_N12 8 " "Info: 2: + IC(6.062 ns) + CELL(0.651 ns) = 7.708 ns; Loc. = LCCOMB_X30_Y8_N12; Fanout = 8; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|80'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.713 ns" { C0 ALU_parallel_8b:inst4|74181:inst|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "e:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.836 ns) + CELL(0.460 ns) 10.004 ns register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X31_Y10_N17 1 " "Info: 3: + IC(1.836 ns) + CELL(0.460 ns) = 10.004 ns; Loc. = LCFF_X31_Y10_N17; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R3\|register-4_with_CLR:inst\|inst3'" {  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.296 ns" { ALU_parallel_8b:inst4|74181:inst|80 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "D:/Files/Study/cources/计算机组织与结构课程设计/quartus_project/Project/machine_v1单脉冲版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.106 ns ( 21.05 % ) " "Info: Total cell delay = 2.106 ns ( 21.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.898 ns ( 78.95 % ) " "Info: Total interconnect delay = 7.898 ns ( 78.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.004 ns" { C0 ALU_parallel_8b:inst4|74181:inst|80 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.004 ns" { C0 {} C0~combout {} ALU_parallel_8b:inst4|74181:inst|80 {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 6.062ns 1.836ns } { 0.000ns 0.995ns 0.651ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.546 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst7 register_4x:inst8|inst7~clkctrl register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.546 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst7 {} register_4x:inst8|inst7~clkctrl {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.843ns 1.421ns 1.551ns 2.983ns 0.879ns } { 0.000ns 0.994ns 0.615ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } } { "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.004 ns" { C0 ALU_parallel_8b:inst4|74181:inst|80 register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.004 ns" { C0 {} C0~combout {} ALU_parallel_8b:inst4|74181:inst|80 {} register_4x:inst8|register-8_with_CLR:R3|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 6.062ns 1.836ns } { 0.000ns 0.995ns 0.651ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 28 10:55:31 2024 " "Info: Processing ended: Sun Apr 28 10:55:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
