// Seed: 1580333646
module module_0 (
    output tri0 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri id_3,
    output uwire id_4,
    input uwire id_5,
    output wire id_6,
    input supply1 id_7,
    input tri id_8,
    input tri0 id_9,
    input supply1 id_10,
    input supply0 id_11,
    input supply1 id_12,
    input tri0 id_13,
    input wire id_14,
    output wire id_15,
    output wor id_16
);
  wire id_18;
endmodule
module module_1 (
    inout tri0 id_0,
    input supply1 id_1,
    output tri0 id_2,
    input tri0 id_3,
    output tri1 id_4,
    output tri0 id_5
);
  id_7(
      .id_0(1 ? 1 : 1),
      .id_1(1'b0),
      .id_2(id_1),
      .id_3(1 ~^ 1),
      .id_4(1),
      .id_5('b0),
      .id_6(id_1),
      .id_7(id_3),
      .id_8(1)
  ); module_0(
      id_0,
      id_1,
      id_0,
      id_0,
      id_5,
      id_0,
      id_5,
      id_1,
      id_0,
      id_1,
      id_3,
      id_1,
      id_0,
      id_0,
      id_1,
      id_5,
      id_2
  );
endmodule
