<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>CSR--AES: Multiprocessor Chip for Modular Software</AwardTitle>
<AwardEffectiveDate>09/01/2005</AwardEffectiveDate>
<AwardExpirationDate>08/31/2008</AwardExpirationDate>
<AwardTotalIntnAmount>0.00</AwardTotalIntnAmount>
<AwardAmount>262000</AwardAmount>
<AwardInstrument>
<Value>Continuing Grant</Value>
</AwardInstrument>
<Organization>
<Code>05050000</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CNS</Abbreviation>
<LongName>Division Of Computer and Network Systems</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Anita La Salle</SignBlockName>
</ProgramOfficer>
<AbstractNarration>The project will design and evaluate a novel architecture and programming model for a general purpose multiprocessor chip.  The chip will include eight to sixteen processors, each of which is of simultaneous multithread organization and capable of superscalar performance. The memory model will support a 64-bit address space of 1024-bit "chunks" of memory used to hold programs and data shared by all users. Active chunks will be held in on-chip fully associative cache units, and ''paged'' to off-chip memory when replaced by newly active chunks.  A unique feature of this proposal is that chunks of data are created, initialized, accessed, and released, but are never updated. The result is a system in which there is no cache consistency issue, implementing security of memory access is straightforward, and memory management is readily implemented in hardware. Application programming will be supported in the Java programming language, restricted so that the Secure Arguments principle for modular software components is satisfied, and implicit parallelism can be the basis for achieving high levels of parallel processing performance. The work to be performed includes implementing a cycle-accurate simulation of the proposed multiprocessor chip, developing a translator from Java bytecode class files to the proposed multithread instruction set, and evaluating programmability and performance for several representative applications.</AbstractNarration>
<MinAmdLetterDate>08/22/2005</MinAmdLetterDate>
<MaxAmdLetterDate>05/09/2007</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0509386</AwardID>
<Investigator>
<FirstName>Jack</FirstName>
<LastName>Dennis</LastName>
<EmailAddress>dennis@csail.mit.edu</EmailAddress>
<StartDate>08/22/2005</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>Massachusetts Institute of Technology</Name>
<CityName>Cambridge</CityName>
<ZipCode>021394301</ZipCode>
<PhoneNumber>6172531000</PhoneNumber>
<StreetAddress>77 MASSACHUSETTS AVE</StreetAddress>
<CountryName>United States</CountryName>
<StateName>Massachusetts</StateName>
<StateCode>MA</StateCode>
</Institution>
<FoaInformation>
<Code>0000912</Code>
<Name>Computer Science</Name>
</FoaInformation>
<ProgramElement>
<Code>7352</Code>
<Text>COMPUTING PROCESSES &amp; ARTIFACT</Text>
</ProgramElement>
<ProgramElement>
<Code>7354</Code>
<Text>CSR-Computer Systems Research</Text>
</ProgramElement>
<ProgramElement>
<Code>9199</Code>
<Text>Unallocated Program Costs</Text>
</ProgramElement>
<ProgramReference>
<Code>2884</Code>
<Text>NEXT GENERATION SOFTWARE PROGR</Text>
</ProgramReference>
<ProgramReference>
<Code>7352</Code>
<Text>COMPUTING PROCESSES &amp; ARTIFACT</Text>
</ProgramReference>
<ProgramReference>
<Code>9218</Code>
<Text>BASIC RESEARCH &amp; HUMAN RESORCS</Text>
</ProgramReference>
<ProgramReference>
<Code>9251</Code>
<Text>REU SUPP-Res Exp for Ugrd Supp</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
</Award>
</rootTag>
