\hypertarget{group___a_d_c___peripheral___access___layer}{}\section{A\+DC Peripheral Access Layer}
\label{group___a_d_c___peripheral___access___layer}\index{ADC Peripheral Access Layer@{ADC Peripheral Access Layer}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___a_d_c___register___masks}{A\+D\+C Register Masks}}
\end{DoxyCompactItemize}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_a_d_c___type}{A\+D\+C\+\_\+\+Type}}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c___peripheral___access___layer_ga0aa6c0c068af7a61c770bc6d4322d63e}{A\+D\+C0\+\_\+\+B\+A\+SE}}~(0x4003\+B000u)
\item 
\#define \mbox{\hyperlink{group___a_d_c___peripheral___access___layer_ga0d2ea0f4a8dd17bf08e69d05deacbcb5}{A\+D\+C0}}~((\mbox{\hyperlink{struct_a_d_c___type}{A\+D\+C\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___a_d_c___peripheral___access___layer_ga0aa6c0c068af7a61c770bc6d4322d63e}{A\+D\+C0\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___peripheral___access___layer_gaf635223a5796d02fc2f731139925696d}{A\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}~\{ \mbox{\hyperlink{group___a_d_c___peripheral___access___layer_ga0aa6c0c068af7a61c770bc6d4322d63e}{A\+D\+C0\+\_\+\+B\+A\+SE}} \}
\item 
\#define \mbox{\hyperlink{group___a_d_c___peripheral___access___layer_gaaa8175a3a2f4efaceeed5bd26c0b2d3f}{A\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}~\{ \mbox{\hyperlink{group___a_d_c___peripheral___access___layer_ga0d2ea0f4a8dd17bf08e69d05deacbcb5}{A\+D\+C0}} \}
\item 
\#define \mbox{\hyperlink{group___a_d_c___peripheral___access___layer_ga87c1a48633af604e5c7c6a64383398b9}{A\+D\+C\+\_\+\+I\+R\+QS}}~\{ \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb}{A\+D\+C0\+\_\+\+I\+R\+Qn}} \}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___a_d_c___peripheral___access___layer_ga0d2ea0f4a8dd17bf08e69d05deacbcb5}\label{group___a_d_c___peripheral___access___layer_ga0d2ea0f4a8dd17bf08e69d05deacbcb5}} 
\index{ADC Peripheral Access Layer@{ADC Peripheral Access Layer}!ADC0@{ADC0}}
\index{ADC0@{ADC0}!ADC Peripheral Access Layer@{ADC Peripheral Access Layer}}
\subsubsection{\texorpdfstring{ADC0}{ADC0}}
{\footnotesize\ttfamily \#define A\+D\+C0~((\mbox{\hyperlink{struct_a_d_c___type}{A\+D\+C\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___a_d_c___peripheral___access___layer_ga0aa6c0c068af7a61c770bc6d4322d63e}{A\+D\+C0\+\_\+\+B\+A\+SE}})}

Peripheral A\+D\+C0 base pointer \mbox{\Hypertarget{group___a_d_c___peripheral___access___layer_ga0aa6c0c068af7a61c770bc6d4322d63e}\label{group___a_d_c___peripheral___access___layer_ga0aa6c0c068af7a61c770bc6d4322d63e}} 
\index{ADC Peripheral Access Layer@{ADC Peripheral Access Layer}!ADC0\_BASE@{ADC0\_BASE}}
\index{ADC0\_BASE@{ADC0\_BASE}!ADC Peripheral Access Layer@{ADC Peripheral Access Layer}}
\subsubsection{\texorpdfstring{ADC0\_BASE}{ADC0\_BASE}}
{\footnotesize\ttfamily \#define A\+D\+C0\+\_\+\+B\+A\+SE~(0x4003\+B000u)}

Peripheral A\+D\+C0 base address \mbox{\Hypertarget{group___a_d_c___peripheral___access___layer_gaf635223a5796d02fc2f731139925696d}\label{group___a_d_c___peripheral___access___layer_gaf635223a5796d02fc2f731139925696d}} 
\index{ADC Peripheral Access Layer@{ADC Peripheral Access Layer}!ADC\_BASE\_ADDRS@{ADC\_BASE\_ADDRS}}
\index{ADC\_BASE\_ADDRS@{ADC\_BASE\_ADDRS}!ADC Peripheral Access Layer@{ADC Peripheral Access Layer}}
\subsubsection{\texorpdfstring{ADC\_BASE\_ADDRS}{ADC\_BASE\_ADDRS}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ \mbox{\hyperlink{group___a_d_c___peripheral___access___layer_ga0aa6c0c068af7a61c770bc6d4322d63e}{A\+D\+C0\+\_\+\+B\+A\+SE}} \}}

Array initializer of A\+DC peripheral base addresses \mbox{\Hypertarget{group___a_d_c___peripheral___access___layer_gaaa8175a3a2f4efaceeed5bd26c0b2d3f}\label{group___a_d_c___peripheral___access___layer_gaaa8175a3a2f4efaceeed5bd26c0b2d3f}} 
\index{ADC Peripheral Access Layer@{ADC Peripheral Access Layer}!ADC\_BASE\_PTRS@{ADC\_BASE\_PTRS}}
\index{ADC\_BASE\_PTRS@{ADC\_BASE\_PTRS}!ADC Peripheral Access Layer@{ADC Peripheral Access Layer}}
\subsubsection{\texorpdfstring{ADC\_BASE\_PTRS}{ADC\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ \mbox{\hyperlink{group___a_d_c___peripheral___access___layer_ga0d2ea0f4a8dd17bf08e69d05deacbcb5}{A\+D\+C0}} \}}

Array initializer of A\+DC peripheral base pointers \mbox{\Hypertarget{group___a_d_c___peripheral___access___layer_ga87c1a48633af604e5c7c6a64383398b9}\label{group___a_d_c___peripheral___access___layer_ga87c1a48633af604e5c7c6a64383398b9}} 
\index{ADC Peripheral Access Layer@{ADC Peripheral Access Layer}!ADC\_IRQS@{ADC\_IRQS}}
\index{ADC\_IRQS@{ADC\_IRQS}!ADC Peripheral Access Layer@{ADC Peripheral Access Layer}}
\subsubsection{\texorpdfstring{ADC\_IRQS}{ADC\_IRQS}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+I\+R\+QS~\{ \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb}{A\+D\+C0\+\_\+\+I\+R\+Qn}} \}}

Interrupt vectors for the A\+DC peripheral type 