// Seed: 2578005652
module module_0 (
    output id_0,
    output tri1 id_1,
    input id_2,
    input logic id_3,
    output logic id_4,
    output logic id_5
    , id_6
);
  type_14 id_7 (
      .id_0(1),
      .id_1(id_1),
      .id_2(id_6),
      .id_3({id_5, 1, id_3, 1})
  );
  logic id_8 = id_6;
  logic id_9;
  assign id_1[1'b0] = 1;
endmodule
module module_1 (
    output id_0,
    input id_1,
    output id_2,
    output id_3,
    input logic id_4,
    output logic id_5
);
  logic id_6;
  logic id_7;
  logic id_8;
  logic id_9;
  logic id_10;
endmodule
