// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2.1 (64-bit)
// Version: 2021.2.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ldpcDec_colUpdate3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        r_address0,
        r_ce0,
        r_we0,
        r_d0,
        r_offset,
        l_address0,
        l_ce0,
        l_q0,
        l_offset,
        c_address0,
        c_ce0,
        c_we0,
        c_d0,
        c_q0,
        c_address1,
        c_ce1,
        c_we1,
        c_d1,
        c_q1,
        a_offset,
        b_offset,
        c_offset
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [15:0] r_address0;
output   r_ce0;
output   r_we0;
output  [0:0] r_d0;
input  [4:0] r_offset;
output  [15:0] l_address0;
output   l_ce0;
input  [5:0] l_q0;
input  [4:0] l_offset;
output  [18:0] c_address0;
output   c_ce0;
output   c_we0;
output  [5:0] c_d0;
input  [5:0] c_q0;
output  [18:0] c_address1;
output   c_ce1;
output   c_we1;
output  [5:0] c_d1;
input  [5:0] c_q1;
input  [7:0] a_offset;
input  [7:0] b_offset;
input  [7:0] c_offset;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [18:0] sub_ln769_fu_103_p2;
reg   [18:0] sub_ln769_reg_234;
wire   [18:0] sub_ln768_fu_134_p2;
reg   [18:0] sub_ln768_reg_239;
wire   [18:0] sub_ln767_fu_165_p2;
reg   [18:0] sub_ln767_reg_244;
wire   [15:0] sub_ln232_fu_196_p2;
reg   [15:0] sub_ln232_reg_249;
wire   [15:0] sub_ln783_fu_227_p2;
reg   [15:0] sub_ln783_reg_254;
wire    grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_ap_start;
wire    grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_ap_done;
wire    grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_ap_idle;
wire    grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_ap_ready;
wire   [15:0] grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_r_address0;
wire    grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_r_ce0;
wire    grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_r_we0;
wire   [0:0] grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_r_d0;
wire   [15:0] grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_l_address0;
wire    grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_l_ce0;
wire   [18:0] grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_c_address0;
wire    grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_c_ce0;
wire    grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_c_we0;
wire   [5:0] grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_c_d0;
wire   [18:0] grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_c_address1;
wire    grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_c_ce1;
wire    grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_c_we1;
wire   [5:0] grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_c_d1;
reg    grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_ap_start_reg;
wire    ap_CS_fsm_state2;
wire   [17:0] tmp_fu_79_p3;
wire   [13:0] tmp_s_fu_91_p3;
wire   [18:0] zext_ln769_fu_87_p1;
wire   [18:0] zext_ln769_1_fu_99_p1;
wire   [17:0] tmp_205_fu_110_p3;
wire   [13:0] tmp_206_fu_122_p3;
wire   [18:0] zext_ln768_fu_118_p1;
wire   [18:0] zext_ln768_1_fu_130_p1;
wire   [17:0] tmp_207_fu_141_p3;
wire   [13:0] tmp_208_fu_153_p3;
wire   [18:0] zext_ln767_fu_149_p1;
wire   [18:0] zext_ln767_1_fu_161_p1;
wire   [14:0] tmp_209_fu_172_p3;
wire   [10:0] tmp_210_fu_184_p3;
wire   [15:0] zext_ln232_fu_180_p1;
wire   [15:0] zext_ln232_10_fu_192_p1;
wire   [14:0] tmp_211_fu_203_p3;
wire   [10:0] tmp_212_fu_215_p3;
wire   [15:0] zext_ln783_fu_211_p1;
wire   [15:0] zext_ln783_3_fu_223_p1;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_ap_start_reg = 1'b0;
end

ldpcDec_colUpdate3_Pipeline_VITIS_LOOP_764_1 grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_ap_start),
    .ap_done(grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_ap_done),
    .ap_idle(grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_ap_idle),
    .ap_ready(grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_ap_ready),
    .sub_ln783(sub_ln783_reg_254),
    .r_address0(grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_r_address0),
    .r_ce0(grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_r_ce0),
    .r_we0(grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_r_we0),
    .r_d0(grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_r_d0),
    .sub_ln232(sub_ln232_reg_249),
    .l_address0(grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_l_address0),
    .l_ce0(grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_l_ce0),
    .l_q0(l_q0),
    .sub_ln767(sub_ln767_reg_244),
    .c_address0(grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_c_address0),
    .c_ce0(grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_c_ce0),
    .c_we0(grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_c_we0),
    .c_d0(grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_c_d0),
    .c_q0(c_q0),
    .c_address1(grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_c_address1),
    .c_ce1(grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_c_ce1),
    .c_we1(grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_c_we1),
    .c_d1(grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_c_d1),
    .c_q1(c_q1),
    .sub_ln768(sub_ln768_reg_239),
    .sub_ln769(sub_ln769_reg_234)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_ap_start_reg <= 1'b1;
        end else if ((grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_ap_ready == 1'b1)) begin
            grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        sub_ln232_reg_249[15 : 6] <= sub_ln232_fu_196_p2[15 : 6];
        sub_ln767_reg_244[18 : 6] <= sub_ln767_fu_165_p2[18 : 6];
        sub_ln768_reg_239[18 : 6] <= sub_ln768_fu_134_p2[18 : 6];
        sub_ln769_reg_234[18 : 6] <= sub_ln769_fu_103_p2[18 : 6];
        sub_ln783_reg_254[15 : 6] <= sub_ln783_fu_227_p2[15 : 6];
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign c_address0 = grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_c_address0;

assign c_address1 = grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_c_address1;

assign c_ce0 = grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_c_ce0;

assign c_ce1 = grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_c_ce1;

assign c_d0 = grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_c_d0;

assign c_d1 = grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_c_d1;

assign c_we0 = grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_c_we0;

assign c_we1 = grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_c_we1;

assign grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_ap_start = grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_ap_start_reg;

assign l_address0 = grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_l_address0;

assign l_ce0 = grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_l_ce0;

assign r_address0 = grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_r_address0;

assign r_ce0 = grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_r_ce0;

assign r_d0 = grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_r_d0;

assign r_we0 = grp_colUpdate3_Pipeline_VITIS_LOOP_764_1_fu_64_r_we0;

assign sub_ln232_fu_196_p2 = (zext_ln232_fu_180_p1 - zext_ln232_10_fu_192_p1);

assign sub_ln767_fu_165_p2 = (zext_ln767_fu_149_p1 - zext_ln767_1_fu_161_p1);

assign sub_ln768_fu_134_p2 = (zext_ln768_fu_118_p1 - zext_ln768_1_fu_130_p1);

assign sub_ln769_fu_103_p2 = (zext_ln769_fu_87_p1 - zext_ln769_1_fu_99_p1);

assign sub_ln783_fu_227_p2 = (zext_ln783_fu_211_p1 - zext_ln783_3_fu_223_p1);

assign tmp_205_fu_110_p3 = {{b_offset}, {10'd0}};

assign tmp_206_fu_122_p3 = {{b_offset}, {6'd0}};

assign tmp_207_fu_141_p3 = {{a_offset}, {10'd0}};

assign tmp_208_fu_153_p3 = {{a_offset}, {6'd0}};

assign tmp_209_fu_172_p3 = {{l_offset}, {10'd0}};

assign tmp_210_fu_184_p3 = {{l_offset}, {6'd0}};

assign tmp_211_fu_203_p3 = {{r_offset}, {10'd0}};

assign tmp_212_fu_215_p3 = {{r_offset}, {6'd0}};

assign tmp_fu_79_p3 = {{c_offset}, {10'd0}};

assign tmp_s_fu_91_p3 = {{c_offset}, {6'd0}};

assign zext_ln232_10_fu_192_p1 = tmp_210_fu_184_p3;

assign zext_ln232_fu_180_p1 = tmp_209_fu_172_p3;

assign zext_ln767_1_fu_161_p1 = tmp_208_fu_153_p3;

assign zext_ln767_fu_149_p1 = tmp_207_fu_141_p3;

assign zext_ln768_1_fu_130_p1 = tmp_206_fu_122_p3;

assign zext_ln768_fu_118_p1 = tmp_205_fu_110_p3;

assign zext_ln769_1_fu_99_p1 = tmp_s_fu_91_p3;

assign zext_ln769_fu_87_p1 = tmp_fu_79_p3;

assign zext_ln783_3_fu_223_p1 = tmp_212_fu_215_p3;

assign zext_ln783_fu_211_p1 = tmp_211_fu_203_p3;

always @ (posedge ap_clk) begin
    sub_ln769_reg_234[5:0] <= 6'b000000;
    sub_ln768_reg_239[5:0] <= 6'b000000;
    sub_ln767_reg_244[5:0] <= 6'b000000;
    sub_ln232_reg_249[5:0] <= 6'b000000;
    sub_ln783_reg_254[5:0] <= 6'b000000;
end

endmodule //ldpcDec_colUpdate3
