<profile>

<section name = "Vitis HLS Report for 'runOutputL1toL2'" level="0">
<item name = "Date">Sat Jan 22 01:13:14 2022
</item>
<item name = "Version">2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)</item>
<item name = "Project">Systolic_Array_PCNN_based</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.805 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">54, 54, 0.540 us, 0.540 us, 54, 54, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LOOP_L2_H_LOOP_L2_W">52, 52, 5, 1, 1, 49, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 348, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 12, 0, 60, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 138, -</column>
<column name="Register">-, -, 518, 64, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_20s_20s_20_1_1_U170">mul_20s_20s_20_1_1, 0, 2, 0, 10, 0</column>
<column name="mul_20s_20s_20_1_1_U171">mul_20s_20s_20_1_1, 0, 2, 0, 10, 0</column>
<column name="mul_20s_20s_20_1_1_U172">mul_20s_20s_20_1_1, 0, 2, 0, 10, 0</column>
<column name="mul_20s_20s_20_1_1_U174">mul_20s_20s_20_1_1, 0, 2, 0, 10, 0</column>
<column name="mul_32ns_32ns_64_1_1_U173">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_8s_8s_8ns_8_4_1_U175">mac_muladd_8s_8s_8ns_8_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add15_i_i_fu_361_p2">+, 0, 0, 20, 20, 20</column>
<column name="add_ln51_2_fu_292_p2">+, 0, 0, 71, 64, 1</column>
<column name="add_ln51_3_fu_311_p2">+, 0, 0, 39, 1, 32</column>
<column name="add_ln51_fu_333_p2">+, 0, 0, 20, 20, 20</column>
<column name="add_ln53_fu_367_p2">+, 0, 0, 39, 1, 32</column>
<column name="mul_ln51_1_fu_343_p1">+, 0, 0, 20, 20, 20</column>
<column name="tmp1_fu_356_p2">+, 0, 0, 20, 20, 20</column>
<column name="icmp_ln51_fu_287_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="icmp_ln53_fu_298_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln51_1_fu_317_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln51_fu_303_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="ap_phi_mux_hi_phi_fu_225_p4">9, 2, 32, 64</column>
<column name="empty_23_blk_n">9, 2, 1, 2</column>
<column name="empty_24_blk_n">9, 2, 1, 2</column>
<column name="empty_blk_n">9, 2, 1, 2</column>
<column name="hi_reg_221">9, 2, 32, 64</column>
<column name="ho_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_210">9, 2, 64, 128</column>
<column name="ko_2_blk_n">9, 2, 1, 2</column>
<column name="wi_reg_232">9, 2, 32, 64</column>
<column name="wo_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="TILESIZE_W_assign_reg_394">32, 0, 32, 0</column>
<column name="WH_assign_reg_399">20, 0, 20, 0</column>
<column name="add15_i_i_reg_453">20, 0, 20, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="bound_reg_424">64, 0, 64, 0</column>
<column name="empty_42_reg_448">8, 0, 8, 0</column>
<column name="empty_42_reg_448_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="hi_reg_221">32, 0, 32, 0</column>
<column name="icmp_ln51_reg_429">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_210">64, 0, 64, 0</column>
<column name="mul11_i_i_reg_419">20, 0, 20, 0</column>
<column name="mul3_cast_i_i_reg_409">20, 0, 20, 0</column>
<column name="mul5_cast_i_i_reg_414">20, 0, 20, 0</column>
<column name="select_ln51_1_reg_438">32, 0, 32, 0</column>
<column name="trunc_ln49_reg_404">8, 0, 8, 0</column>
<column name="wi_reg_232">32, 0, 32, 0</column>
<column name="add15_i_i_reg_453">64, 32, 20, 0</column>
<column name="icmp_ln51_reg_429">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, runOutputL1toL2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, runOutputL1toL2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, runOutputL1toL2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, runOutputL1toL2, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, runOutputL1toL2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, runOutputL1toL2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, runOutputL1toL2, return value</column>
<column name="output_l1_0_address0">out, 8, ap_memory, output_l1_0, array</column>
<column name="output_l1_0_ce0">out, 1, ap_memory, output_l1_0, array</column>
<column name="output_l1_0_q0">in, 32, ap_memory, output_l1_0, array</column>
<column name="output_l1_1_address0">out, 8, ap_memory, output_l1_1, array</column>
<column name="output_l1_1_ce0">out, 1, ap_memory, output_l1_1, array</column>
<column name="output_l1_1_q0">in, 32, ap_memory, output_l1_1, array</column>
<column name="output_l1_2_address0">out, 8, ap_memory, output_l1_2, array</column>
<column name="output_l1_2_ce0">out, 1, ap_memory, output_l1_2, array</column>
<column name="output_l1_2_q0">in, 32, ap_memory, output_l1_2, array</column>
<column name="output_l1_3_address0">out, 8, ap_memory, output_l1_3, array</column>
<column name="output_l1_3_ce0">out, 1, ap_memory, output_l1_3, array</column>
<column name="output_l1_3_q0">in, 32, ap_memory, output_l1_3, array</column>
<column name="output_l2_0_address0">out, 20, ap_memory, output_l2_0, array</column>
<column name="output_l2_0_ce0">out, 1, ap_memory, output_l2_0, array</column>
<column name="output_l2_0_we0">out, 1, ap_memory, output_l2_0, array</column>
<column name="output_l2_0_d0">out, 32, ap_memory, output_l2_0, array</column>
<column name="output_l2_1_address0">out, 20, ap_memory, output_l2_1, array</column>
<column name="output_l2_1_ce0">out, 1, ap_memory, output_l2_1, array</column>
<column name="output_l2_1_we0">out, 1, ap_memory, output_l2_1, array</column>
<column name="output_l2_1_d0">out, 32, ap_memory, output_l2_1, array</column>
<column name="output_l2_2_address0">out, 20, ap_memory, output_l2_2, array</column>
<column name="output_l2_2_ce0">out, 1, ap_memory, output_l2_2, array</column>
<column name="output_l2_2_we0">out, 1, ap_memory, output_l2_2, array</column>
<column name="output_l2_2_d0">out, 32, ap_memory, output_l2_2, array</column>
<column name="output_l2_3_address0">out, 20, ap_memory, output_l2_3, array</column>
<column name="output_l2_3_ce0">out, 1, ap_memory, output_l2_3, array</column>
<column name="output_l2_3_we0">out, 1, ap_memory, output_l2_3, array</column>
<column name="output_l2_3_d0">out, 32, ap_memory, output_l2_3, array</column>
<column name="empty_23_dout">in, 32, ap_fifo, empty_23, pointer</column>
<column name="empty_23_empty_n">in, 1, ap_fifo, empty_23, pointer</column>
<column name="empty_23_read">out, 1, ap_fifo, empty_23, pointer</column>
<column name="empty_24_dout">in, 32, ap_fifo, empty_24, pointer</column>
<column name="empty_24_empty_n">in, 1, ap_fifo, empty_24, pointer</column>
<column name="empty_24_read">out, 1, ap_fifo, empty_24, pointer</column>
<column name="ko_2_dout">in, 20, ap_fifo, ko_2, pointer</column>
<column name="ko_2_empty_n">in, 1, ap_fifo, ko_2, pointer</column>
<column name="ko_2_read">out, 1, ap_fifo, ko_2, pointer</column>
<column name="ho_dout">in, 20, ap_fifo, ho, pointer</column>
<column name="ho_empty_n">in, 1, ap_fifo, ho, pointer</column>
<column name="ho_read">out, 1, ap_fifo, ho, pointer</column>
<column name="wo_dout">in, 20, ap_fifo, wo, pointer</column>
<column name="wo_empty_n">in, 1, ap_fifo, wo, pointer</column>
<column name="wo_read">out, 1, ap_fifo, wo, pointer</column>
<column name="empty_dout">in, 20, ap_fifo, empty, pointer</column>
<column name="empty_empty_n">in, 1, ap_fifo, empty, pointer</column>
<column name="empty_read">out, 1, ap_fifo, empty, pointer</column>
</table>
</item>
</section>
</profile>
