sim/Vcpu.cpp sim/Vcpu.h sim/Vcpu.mk sim/Vcpu__ConstPool_0.cpp sim/Vcpu__Syms.cpp sim/Vcpu__Syms.h sim/Vcpu__TraceDecls__0__Slow.cpp sim/Vcpu__Trace__0.cpp sim/Vcpu__Trace__0__Slow.cpp sim/Vcpu___024root.h sim/Vcpu___024root__DepSet_h7d4e6583__0.cpp sim/Vcpu___024root__DepSet_h7d4e6583__0__Slow.cpp sim/Vcpu___024root__DepSet_hdc84814f__0.cpp sim/Vcpu___024root__DepSet_hdc84814f__0__Slow.cpp sim/Vcpu___024root__Slow.cpp sim/Vcpu__pch.h sim/Vcpu__ver.d sim/Vcpu_classes.mk  : /opt/homebrew/Cellar/verilator/5.038/bin/verilator_bin /opt/homebrew/Cellar/verilator/5.038/bin/verilator_bin /opt/homebrew/Cellar/verilator/5.038/share/verilator/include/verilated_std.sv /opt/homebrew/Cellar/verilator/5.038/share/verilator/include/verilated_std_waiver.vlt src/alu.v src/cpu.v src/memory.v src/register_file.v 
