
*** Running vivado
    with args -log design_1_vga_sync_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_vga_sync_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_vga_sync_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ces-bpti06/Downloads/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/Software/xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_vga_sync_0_0
Command: synth_design -top design_1_vga_sync_0_0 -part xc7z007sclg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 92922
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/Software/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1971.605 ; gain = 369.770 ; free physical = 4833 ; free virtual = 11234
Synthesis current peak Physical Memory [PSS] (MB): peak = 1406.227; parent = 1195.333; children = 210.894
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2978.773; parent = 1974.578; children = 1004.195
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_vga_sync_0_0' [/home/ces-bpti06/Dokumente/Project_aktuell/project_final2.gen/sources_1/bd/design_1/ip/design_1_vga_sync_0_0_1/synth/design_1_vga_sync_0_0.vhd:73]
INFO: [Synth 8-3491] module 'vga_sync' declared at '/home/ces-bpti06/Dokumente/Project_aktuell/project_final2.srcs/sources_1/new/vga_sync.vhd:5' bound to instance 'U0' of component 'vga_sync' [/home/ces-bpti06/Dokumente/Project_aktuell/project_final2.gen/sources_1/bd/design_1/ip/design_1_vga_sync_0_0_1/synth/design_1_vga_sync_0_0.vhd:109]
INFO: [Synth 8-638] synthesizing module 'vga_sync' [/home/ces-bpti06/Dokumente/Project_aktuell/project_final2.srcs/sources_1/new/vga_sync.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'vga_sync' (0#1) [/home/ces-bpti06/Dokumente/Project_aktuell/project_final2.srcs/sources_1/new/vga_sync.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_vga_sync_0_0' (0#1) [/home/ces-bpti06/Dokumente/Project_aktuell/project_final2.gen/sources_1/bd/design_1/ip/design_1_vga_sync_0_0_1/synth/design_1_vga_sync_0_0.vhd:73]
WARNING: [Synth 8-7129] Port bram_data[7] in module vga_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data[6] in module vga_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data[5] in module vga_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data[4] in module vga_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data[3] in module vga_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data[2] in module vga_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data[1] in module vga_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data[0] in module vga_sync is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2042.543 ; gain = 440.707 ; free physical = 4832 ; free virtual = 11233
Synthesis current peak Physical Memory [PSS] (MB): peak = 1406.227; parent = 1195.333; children = 210.894
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3046.742; parent = 2042.547; children = 1004.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2060.355 ; gain = 458.520 ; free physical = 4832 ; free virtual = 11233
Synthesis current peak Physical Memory [PSS] (MB): peak = 1406.227; parent = 1195.333; children = 210.894
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3064.555; parent = 2060.359; children = 1004.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2060.355 ; gain = 458.520 ; free physical = 4832 ; free virtual = 11233
Synthesis current peak Physical Memory [PSS] (MB): peak = 1406.227; parent = 1195.333; children = 210.894
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3064.555; parent = 2060.359; children = 1004.195
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2060.355 ; gain = 0.000 ; free physical = 4832 ; free virtual = 11233
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2195.105 ; gain = 0.000 ; free physical = 4781 ; free virtual = 11182
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2195.105 ; gain = 0.000 ; free physical = 4780 ; free virtual = 11182
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/Software/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2195.105 ; gain = 593.270 ; free physical = 4803 ; free virtual = 11205
Synthesis current peak Physical Memory [PSS] (MB): peak = 1406.227; parent = 1195.333; children = 210.894
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3167.289; parent = 2163.094; children = 1004.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2195.105 ; gain = 593.270 ; free physical = 4803 ; free virtual = 11205
Synthesis current peak Physical Memory [PSS] (MB): peak = 1406.227; parent = 1195.333; children = 210.894
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3167.289; parent = 2163.094; children = 1004.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2195.105 ; gain = 593.270 ; free physical = 4803 ; free virtual = 11205
Synthesis current peak Physical Memory [PSS] (MB): peak = 1406.227; parent = 1195.333; children = 210.894
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3167.289; parent = 2163.094; children = 1004.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2195.105 ; gain = 593.270 ; free physical = 4800 ; free virtual = 11202
Synthesis current peak Physical Memory [PSS] (MB): peak = 1406.227; parent = 1195.333; children = 210.894
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3167.289; parent = 2163.094; children = 1004.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design design_1_vga_sync_0_0 has port bram_addr[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_vga_sync_0_0 has port bram_addr[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_vga_sync_0_0 has port bram_addr[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_vga_sync_0_0 has port bram_addr[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_vga_sync_0_0 has port bram_addr[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_vga_sync_0_0 has port bram_addr[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_vga_sync_0_0 has port bram_addr[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_vga_sync_0_0 has port bram_addr[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_vga_sync_0_0 has port bram_addr[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_vga_sync_0_0 has port bram_addr[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_vga_sync_0_0 has port bram_addr[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_vga_sync_0_0 has port bram_addr[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_vga_sync_0_0 has port bram_addr[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_vga_sync_0_0 has port bram_addr[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_vga_sync_0_0 has port bram_addr[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_vga_sync_0_0 has port bram_addr[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_vga_sync_0_0 has port bram_addr[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_vga_sync_0_0 has port bram_addr[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_vga_sync_0_0 has port bram_addr[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_vga_sync_0_0 has port bram_addr[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_vga_sync_0_0 has port bram_addr[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_vga_sync_0_0 has port bram_addr[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_vga_sync_0_0 has port bram_addr[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_vga_sync_0_0 has port bram_addr[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_vga_sync_0_0 has port bram_addr[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_vga_sync_0_0 has port bram_addr[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_vga_sync_0_0 has port bram_addr[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_vga_sync_0_0 has port bram_addr[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_vga_sync_0_0 has port bram_addr[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_vga_sync_0_0 has port bram_addr[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_vga_sync_0_0 has port bram_addr[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_vga_sync_0_0 has port bram_addr[0] driven by constant 0
WARNING: [Synth 8-7129] Port bram_data[7] in module design_1_vga_sync_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data[6] in module design_1_vga_sync_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data[5] in module design_1_vga_sync_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data[4] in module design_1_vga_sync_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data[3] in module design_1_vga_sync_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data[2] in module design_1_vga_sync_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data[1] in module design_1_vga_sync_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bram_data[0] in module design_1_vga_sync_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2195.105 ; gain = 593.270 ; free physical = 4806 ; free virtual = 11212
Synthesis current peak Physical Memory [PSS] (MB): peak = 1406.227; parent = 1195.333; children = 210.894
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3167.289; parent = 2163.094; children = 1004.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2195.105 ; gain = 593.270 ; free physical = 4815 ; free virtual = 11220
Synthesis current peak Physical Memory [PSS] (MB): peak = 1499.583; parent = 1289.573; children = 210.894
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3167.289; parent = 2163.094; children = 1004.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2195.105 ; gain = 593.270 ; free physical = 4815 ; free virtual = 11220
Synthesis current peak Physical Memory [PSS] (MB): peak = 1499.661; parent = 1289.651; children = 210.894
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3167.289; parent = 2163.094; children = 1004.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2195.105 ; gain = 593.270 ; free physical = 4799 ; free virtual = 11204
Synthesis current peak Physical Memory [PSS] (MB): peak = 1500.114; parent = 1290.104; children = 210.894
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3167.289; parent = 2163.094; children = 1004.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2195.105 ; gain = 593.270 ; free physical = 4837 ; free virtual = 11242
Synthesis current peak Physical Memory [PSS] (MB): peak = 1500.271; parent = 1290.261; children = 210.894
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3167.289; parent = 2163.094; children = 1004.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2195.105 ; gain = 593.270 ; free physical = 4837 ; free virtual = 11242
Synthesis current peak Physical Memory [PSS] (MB): peak = 1500.286; parent = 1290.276; children = 210.894
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3167.289; parent = 2163.094; children = 1004.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2195.105 ; gain = 593.270 ; free physical = 4837 ; free virtual = 11242
Synthesis current peak Physical Memory [PSS] (MB): peak = 1500.302; parent = 1290.292; children = 210.894
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3167.289; parent = 2163.094; children = 1004.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2195.105 ; gain = 593.270 ; free physical = 4837 ; free virtual = 11242
Synthesis current peak Physical Memory [PSS] (MB): peak = 1500.302; parent = 1290.292; children = 210.894
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3167.289; parent = 2163.094; children = 1004.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2195.105 ; gain = 593.270 ; free physical = 4837 ; free virtual = 11242
Synthesis current peak Physical Memory [PSS] (MB): peak = 1500.317; parent = 1290.308; children = 210.894
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3167.289; parent = 2163.094; children = 1004.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2195.105 ; gain = 593.270 ; free physical = 4837 ; free virtual = 11242
Synthesis current peak Physical Memory [PSS] (MB): peak = 1500.333; parent = 1290.323; children = 210.894
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3167.289; parent = 2163.094; children = 1004.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     3|
|3     |LUT3 |     4|
|4     |LUT4 |     4|
|5     |LUT5 |     9|
|6     |LUT6 |    12|
|7     |FDRE |    20|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2195.105 ; gain = 593.270 ; free physical = 4837 ; free virtual = 11242
Synthesis current peak Physical Memory [PSS] (MB): peak = 1500.368; parent = 1290.358; children = 210.894
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3167.289; parent = 2163.094; children = 1004.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2195.105 ; gain = 458.520 ; free physical = 4892 ; free virtual = 11298
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2195.105 ; gain = 593.270 ; free physical = 4892 ; free virtual = 11298
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2195.105 ; gain = 0.000 ; free physical = 5008 ; free virtual = 11414
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2195.105 ; gain = 0.000 ; free physical = 4991 ; free virtual = 11396
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9925979a
INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2195.105 ; gain = 876.844 ; free physical = 5137 ; free virtual = 11543
INFO: [Common 17-1381] The checkpoint '/home/ces-bpti06/Dokumente/Project_aktuell/project_final2.runs/design_1_vga_sync_0_0_synth_1/design_1_vga_sync_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_vga_sync_0_0, cache-ID = 54f2a5663407229d
INFO: [Common 17-1381] The checkpoint '/home/ces-bpti06/Dokumente/Project_aktuell/project_final2.runs/design_1_vga_sync_0_0_synth_1/design_1_vga_sync_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_vga_sync_0_0_utilization_synth.rpt -pb design_1_vga_sync_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar  5 10:11:09 2025...
