always @(posedge clk) begin
  if (load) begin
    q <= data;
  end else begin
    case (ena)
      2'b01: begin
        q <= {q[98:0], q[99]};
      end
      2'b10: begin
        q <= {q[0], q[99:1]};
      end
      default: begin
        q <= q;
      end
    endcase
  end
endmodule