// Seed: 1787364815
module module_0 (
    input logic id_0,
    output logic id_1,
    input id_2,
    output id_3
);
  assign id_1 = id_0;
  always @(posedge 1 or id_0) begin
    id_1 = id_2;
  end
endmodule
