<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: arbiter_test</title>
<link type="text/css" rel="stylesheet" href=".urg.css">
<script type="text/javascript" src=".sortable.js"></script></head>
<body><center><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | asserts</center>
<br>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="modlist.html#tag_arbiter_test" >arbiter_test</a></span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 94.93</td>
<td class="s10 cl rt"><a href="mod7.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod7.html#Toggle" > 84.80</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod7.html#Branch" >100.00</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="file:///home/yss2117/4340_FinalProject/Design/tb/arbiter/../../NOC/arbiter/arbiter_test.sv" >/home/yss2117/4340_FinalProject/Design/tb/arbiter/../../NOC/arbiter/arbiter_test.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 94.93</td>
<td class="s10 cl rt"><a href="mod7.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod7.html#Toggle" > 84.80</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod7.html#Branch" >100.00</a></td>
<td><a href="mod7.html#inst_tag_15" >arbiter_top.dut</a></td>
</tr></table></div>
<br clear=all>
<hr>
<a name="Line"></a>
Line Coverage for Module : <a href="mod7.html" >arbiter_test</a><br clear=all>
<table class="rt">
<col width="122">
<col span="4" width="82">
<tr><th><th>Line No.<th>Total<th>Covered<th>Percent
<tr class="s10"><td class="lf">TOTAL<td><td>46<td>46<td>100.00
<tr class="s10"><td class="lf">ALWAYS<td>286<td>5<td>5<td>100.00
<tr class="s10"><td class="lf">ALWAYS<td>521<td>41<td>41<td>100.00
</table>
<pre class="code"><br clear=all>
285                     
286        1/1          nhr_n_write_i_temp = (~ifc.n_arb_empty_i &amp; n_pt_empty_o &amp; ~rrp_n_priority_read_o_temp);
287        1/1          nhr_s_write_i_temp = (~ifc.s_arb_empty_i &amp; s_pt_empty_o &amp; ~rrp_s_priority_read_o_temp);  
288        1/1          nhr_w_write_i_temp = (~ifc.w_arb_empty_i &amp; w_pt_empty_o &amp; ~rrp_w_priority_read_o_temp);  
289        1/1          nhr_e_write_i_temp = (~ifc.e_arb_empty_i &amp; e_pt_empty_o &amp; ~rrp_e_priority_read_o_temp);  
290        1/1          nhr_l_write_i_temp = (~ifc.l_arb_empty_i &amp; l_pt_empty_o &amp; ~rrp_l_priority_read_o_temp);  
291                     
292                     end 
293                     
294                     n_nexthop_register nexthop_n (
295                     
296                            .clk(ifc.clk), 
297                            .reset(ifc.reset),
298                     	   .ib_empty_i(ifc.n_arb_empty_i),
299                     	   .pt_almost_done_i (n_pt_almost_done_o), 
300                            .nhr_address_i(yx_n_addr_o_temp),
301                            .nhr_write_i(nhr_n_write_i_temp),  
302                            .nhr_address_o(nhr_n_addr_o_temp)
303                     
304                     ); 
305                     
306                     s_nexthop_register nexthop_s (
307                     
308                            .clk(ifc.clk), 
309                            .reset(ifc.reset),
310                     	   .ib_empty_i(ifc.s_arb_empty_i),
311                     	   .pt_almost_done_i (s_pt_almost_done_o), 
312                            .nhr_address_i(yx_s_addr_o_temp),
313                            .nhr_write_i(nhr_s_write_i_temp),  
314                            .nhr_address_o(nhr_s_addr_o_temp)
315                     
316                     ); 
317                     
318                     w_nexthop_register nexthop_w (
319                     
320                            .clk(ifc.clk), 
321                            .reset(ifc.reset),
322                     	   .ib_empty_i(ifc.w_arb_empty_i),
323                     	   .pt_almost_done_i (w_pt_almost_done_o), 
324                            .nhr_address_i(yx_w_addr_o_temp),
325                            .nhr_write_i(nhr_w_write_i_temp),  
326                            .nhr_address_o(nhr_w_addr_o_temp)
327                     
328                     ); 
329                     
330                     e_nexthop_register nexthop_e (
331                     
332                            .clk(ifc.clk), 
333                            .reset(ifc.reset),
334                     	   .ib_empty_i(ifc.s_arb_empty_i),
335                     	   .pt_almost_done_i (e_pt_almost_done_o), 
336                            .nhr_address_i(yx_e_addr_o_temp),
337                            .nhr_write_i(nhr_e_write_i_temp),  
338                            .nhr_address_o(nhr_e_addr_o_temp)
339                     
340                     ); 
341                     
342                     l_nexthop_register nexthop_l (
343                     
344                            .clk(ifc.clk), 
345                            .reset(ifc.reset),
346                     	   .ib_empty_i(ifc.l_arb_empty_i),
347                     	   .pt_almost_done_i (l_pt_almost_done_o), 
348                            .nhr_address_i(yx_l_addr_o_temp),
349                            .nhr_write_i(nhr_l_write_i_temp),  
350                            .nhr_address_o(nhr_l_addr_o_temp)
351                     
352                     ); 
353                     
354                     n_rr_processor nproc(
355                     
356                     	.clk(ifc.clk), 
357                     	.reset(ifc.reset), 
358                     
359                     	.s_rrp_n_nexthop_addr_i(nhr_s_addr_o_temp),
360                     	.w_rrp_n_nexthop_addr_i(nhr_w_addr_o_temp),
361                     	.e_rrp_n_nexthop_addr_i(nhr_e_addr_o_temp),
362                     	.l_rrp_n_nexthop_addr_i(nhr_l_addr_o_temp),
363                     	.rr_register_change_order_i(rr_n_register_change_order_i), 
364                         .rr_downstream_credit_i (ifc.n_arb_credit_i),
365                     	
366                     	.rrp_n_priority_to_cs_o (rrp_n_priority_to_cs_o_temp),
367                     	.rrp_n_priority_n_o (rrp_n_priority_n_o_temp),
368                     	.rrp_n_priority_s_o (rrp_n_priority_s_o_temp), 
369                     	.rrp_n_priority_w_o (rrp_n_priority_w_o_temp), 
370                     	.rrp_n_priority_e_o (rrp_n_priority_e_o_temp), 
371                     	.rrp_n_priority_l_o (rrp_n_priority_l_o_temp)
372                     
373                     );
374                     
375                     s_rr_processor sproc(
376                     
377                     	.clk(ifc.clk), 
378                     	.reset(ifc.reset), 
379                     
380                     	.n_rrp_s_nexthop_addr_i(nhr_n_addr_o_temp),
381                     	.w_rrp_s_nexthop_addr_i(nhr_w_addr_o_temp),
382                     	.e_rrp_s_nexthop_addr_i(nhr_e_addr_o_temp),
383                     	.l_rrp_s_nexthop_addr_i(nhr_l_addr_o_temp),
384                     	.rr_register_change_order_i(rr_s_register_change_order_i), 
385                         .rr_downstream_credit_i (ifc.s_arb_credit_i),
386                     
387                     	.rrp_s_priority_to_cs_o (rrp_s_priority_to_cs_o_temp),
388                     	.rrp_s_priority_n_o (rrp_s_priority_n_o_temp),
389                     	.rrp_s_priority_s_o (rrp_s_priority_s_o_temp), 
390                     	.rrp_s_priority_w_o (rrp_s_priority_w_o_temp), 
391                     	.rrp_s_priority_e_o (rrp_s_priority_e_o_temp), 
392                     	.rrp_s_priority_l_o (rrp_s_priority_l_o_temp)
393                     
394                     );
395                     
396                     w_rr_processor wproc(
397                     
398                     	.clk(ifc.clk), 
399                     	.reset(ifc.reset), 
400                     
401                     	.n_rrp_w_nexthop_addr_i(nhr_n_addr_o_temp),
402                     	.s_rrp_w_nexthop_addr_i(nhr_s_addr_o_temp),
403                     	.e_rrp_w_nexthop_addr_i(nhr_e_addr_o_temp),
404                     	.l_rrp_w_nexthop_addr_i(nhr_l_addr_o_temp),
405                     	.rr_register_change_order_i(rr_w_register_change_order_i), 
406                         .rr_downstream_credit_i (ifc.w_arb_credit_i),
407                         
408                     	.rrp_w_priority_to_cs_o (rrp_w_priority_to_cs_o_temp),
409                     	.rrp_w_priority_n_o (rrp_w_priority_n_o_temp),
410                     	.rrp_w_priority_s_o (rrp_w_priority_s_o_temp), 
411                     	.rrp_w_priority_w_o (rrp_w_priority_w_o_temp), 
412                     	.rrp_w_priority_e_o (rrp_w_priority_e_o_temp), 
413                     	.rrp_w_priority_l_o (rrp_w_priority_l_o_temp)
414                     
415                     );
416                     
417                     e_rr_processor eproc(
418                     
419                     	.clk(ifc.clk), 
420                     	.reset(ifc.reset), 
421                     
422                     	.n_rrp_e_nexthop_addr_i(nhr_n_addr_o_temp),
423                     	.s_rrp_e_nexthop_addr_i(nhr_s_addr_o_temp),
424                     	.w_rrp_e_nexthop_addr_i(nhr_w_addr_o_temp),
425                     	.l_rrp_e_nexthop_addr_i(nhr_l_addr_o_temp),
426                     	.rr_register_change_order_i(rr_e_register_change_order_i), 
427                         .rr_downstream_credit_i (ifc.e_arb_credit_i),
428                         
429                     	.rrp_e_priority_to_cs_o (rrp_e_priority_to_cs_o_temp),
430                     	.rrp_e_priority_n_o (rrp_e_priority_n_o_temp),
431                     	.rrp_e_priority_s_o (rrp_e_priority_s_o_temp), 
432                     	.rrp_e_priority_w_o (rrp_e_priority_w_o_temp), 
433                     	.rrp_e_priority_e_o (rrp_e_priority_e_o_temp), 
434                     	.rrp_e_priority_l_o (rrp_e_priority_l_o_temp)
435                     
436                     );
437                     
438                     l_rr_processor lproc(
439                     
440                     	.clk(ifc.clk), 
441                     	.reset(ifc.reset), 
442                     
443                     	.n_rrp_l_nexthop_addr_i(nhr_n_addr_o_temp),
444                     	.s_rrp_l_nexthop_addr_i(nhr_s_addr_o_temp),
445                     	.w_rrp_l_nexthop_addr_i(nhr_w_addr_o_temp),
446                     	.e_rrp_l_nexthop_addr_i(nhr_e_addr_o_temp),
447                     	.rr_register_change_order_i(rr_l_register_change_order_i), 
448                         .rr_downstream_credit_i (ifc.l_arb_credit_i),
449                         
450                     	.rrp_l_priority_to_cs_o (rrp_l_priority_to_cs_o_temp),
451                     	.rrp_l_priority_n_o (rrp_l_priority_n_o_temp),
452                     	.rrp_l_priority_s_o (rrp_l_priority_s_o_temp), 
453                     	.rrp_l_priority_w_o (rrp_l_priority_w_o_temp), 
454                     	.rrp_l_priority_e_o (rrp_l_priority_e_o_temp), 
455                     	.rrp_l_priority_l_o (rrp_l_priority_l_o_temp)
456                     
457                     );
458                     
459                     mux_5to1_1bit mux_change_order_n (
460                     	
461                      .sel_i(rrp_n_priority_to_cs_o_temp), 
462                      .data_n_i(1'b0), 
463                      .data_s_i(s_pt_almost_done_o),
464                      .data_w_i(w_pt_almost_done_o),
465                      .data_e_i(e_pt_almost_done_o),
466                      .data_l_i(l_pt_almost_done_o),
467                     
468                      .data_o(rr_n_register_change_order_i)
469                     );  
470                     
471                     mux_5to1_1bit mux_change_order_s (
472                     	
473                      .sel_i(rrp_s_priority_to_cs_o_temp), 
474                      .data_n_i(n_pt_almost_done_o), 
475                      .data_s_i(1'b0),
476                      .data_w_i(w_pt_almost_done_o),
477                      .data_e_i(e_pt_almost_done_o),
478                      .data_l_i(l_pt_almost_done_o),
479                     
480                      .data_o(rr_s_register_change_order_i)
481                     );  
482                     
483                     mux_5to1_1bit mux_change_order_w (
484                     	
485                      .sel_i(rrp_w_priority_to_cs_o_temp), 
486                      .data_n_i(n_pt_almost_done_o), 
487                      .data_s_i(s_pt_almost_done_o),
488                      .data_w_i(1'b0),
489                      .data_e_i(e_pt_almost_done_o),
490                      .data_l_i(l_pt_almost_done_o),
491                     
492                      .data_o(rr_w_register_change_order_i)
493                     );  
494                     
495                     mux_5to1_1bit mux_change_order_e (
496                     	
497                      .sel_i(rrp_e_priority_to_cs_o_temp), 
498                      .data_n_i(n_pt_almost_done_o), 
499                      .data_s_i(s_pt_almost_done_o),
500                      .data_w_i(w_pt_almost_done_o),
501                      .data_e_i(1'b0),
502                      .data_l_i(l_pt_almost_done_o),
503                     
504                      .data_o(rr_e_register_change_order_i)
505                     );  
506                     
507                     mux_5to1_1bit mux_change_order_l (
508                     	
509                      .sel_i(rrp_l_priority_to_cs_o_temp), 
510                      .data_n_i(n_pt_almost_done_o), 
511                      .data_s_i(s_pt_almost_done_o),
512                      .data_w_i(w_pt_almost_done_o),
513                      .data_e_i(e_pt_almost_done_o),
514                      .data_l_i(1'b0),
515                     
516                      .data_o(rr_l_register_change_order_i)
517                     );  
518                     
519                     always_comb begin 
520                     
521        1/1          if (ifc.reset) begin 
522                     
523        1/1          rrp_n_priority_read_o_temp = 1'b0; 
524        1/1          rrp_s_priority_read_o_temp = 1'b0; 
525        1/1          rrp_w_priority_read_o_temp = 1'b0; 
526        1/1          rrp_e_priority_read_o_temp = 1'b0; 
527        1/1          rrp_l_priority_read_o_temp = 1'b0; 
528                     
529        1/1          cc_credit_n_o_temp = 1'b0; 
530        1/1          cc_credit_s_o_temp = 1'b0;
531        1/1          cc_credit_w_o_temp = 1'b0;
532        1/1          cc_credit_e_o_temp = 1'b0;
533        1/1          cc_credit_l_o_temp = 1'b0;
534                     
535                     
536                     
537                     end else begin 
538                     
539        1/1          rrp_s_priority_n_o_temp_test = rrp_s_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
540        1/1          rrp_w_priority_n_o_temp_test = rrp_w_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
541        1/1          rrp_e_priority_n_o_temp_test = rrp_e_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
542        1/1          rrp_l_priority_n_o_temp_test = rrp_l_priority_n_o_temp &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
543                     
544        1/1          rrp_n_priority_s_o_temp_test = rrp_n_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
545        1/1          rrp_w_priority_s_o_temp_test = rrp_w_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
546        1/1          rrp_e_priority_s_o_temp_test = rrp_e_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
547        1/1          rrp_l_priority_s_o_temp_test = rrp_l_priority_s_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_s_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_s_addr_o_temp))); 
548                     
549        1/1          rrp_n_priority_w_o_temp_test = rrp_n_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
550        1/1          rrp_s_priority_w_o_temp_test = rrp_s_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
551        1/1          rrp_e_priority_w_o_temp_test = rrp_e_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
552        1/1          rrp_l_priority_w_o_temp_test = rrp_l_priority_w_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_w_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_w_addr_o_temp))); 
553                     
554        1/1          rrp_n_priority_e_o_temp_test = rrp_n_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
555        1/1          rrp_s_priority_e_o_temp_test = rrp_s_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
556        1/1          rrp_w_priority_e_o_temp_test = rrp_w_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
557        1/1          rrp_l_priority_e_o_temp_test = rrp_l_priority_e_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_e_addr_o_temp))) &amp; ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_e_addr_o_temp))); 
558                     
559        1/1          rrp_n_priority_l_o_temp_test = rrp_n_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
560        1/1          rrp_s_priority_l_o_temp_test = rrp_s_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
561        1/1          rrp_w_priority_l_o_temp_test = rrp_w_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
562        1/1          rrp_e_priority_l_o_temp_test = rrp_e_priority_l_o_temp &amp; ((n_pt_empty_o)|(~(nhr_n_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_l_addr_o_temp))) &amp; ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_l_addr_o_temp))); 
563                     
564                     
565        1/1          rrp_n_priority_read_o_temp = (~n_pt_empty_o)|((~ifc.n_arb_empty_i)&amp;(rrp_s_priority_n_o_temp_test | rrp_w_priority_n_o_temp_test | rrp_e_priority_n_o_temp_test | rrp_l_priority_n_o_temp_test));
566        1/1          rrp_s_priority_read_o_temp = (~s_pt_empty_o)|((~ifc.s_arb_empty_i)&amp;(rrp_n_priority_s_o_temp_test | rrp_w_priority_s_o_temp_test | rrp_e_priority_s_o_temp_test | rrp_l_priority_s_o_temp_test));
567        1/1          rrp_w_priority_read_o_temp = (~w_pt_empty_o)|((~ifc.w_arb_empty_i)&amp;(rrp_n_priority_w_o_temp_test | rrp_s_priority_w_o_temp_test | rrp_e_priority_w_o_temp_test | rrp_l_priority_w_o_temp_test));
568        1/1          rrp_e_priority_read_o_temp = (~e_pt_empty_o)|((~ifc.e_arb_empty_i)&amp;(rrp_n_priority_e_o_temp_test | rrp_s_priority_e_o_temp_test | rrp_w_priority_e_o_temp_test | rrp_l_priority_e_o_temp_test));
569        1/1          rrp_l_priority_read_o_temp = (~l_pt_empty_o)|((~ifc.l_arb_empty_i)&amp;(rrp_n_priority_l_o_temp_test | rrp_s_priority_l_o_temp_test | rrp_w_priority_l_o_temp_test | rrp_e_priority_l_o_temp_test));
570                     
571        1/1          cc_credit_n_o_temp = rrp_n_priority_s_o_temp_test | rrp_n_priority_w_o_temp_test | rrp_n_priority_e_o_temp_test | rrp_n_priority_l_o_temp_test;
572        1/1          cc_credit_s_o_temp = rrp_s_priority_n_o_temp_test | rrp_s_priority_w_o_temp_test | rrp_s_priority_e_o_temp_test | rrp_s_priority_l_o_temp_test;
573        1/1          cc_credit_w_o_temp = rrp_w_priority_n_o_temp_test | rrp_w_priority_s_o_temp_test | rrp_w_priority_e_o_temp_test | rrp_w_priority_l_o_temp_test;
574        1/1          cc_credit_e_o_temp = rrp_e_priority_n_o_temp_test | rrp_e_priority_s_o_temp_test | rrp_e_priority_w_o_temp_test | rrp_e_priority_l_o_temp_test;
575        1/1          cc_credit_l_o_temp = rrp_l_priority_n_o_temp_test | rrp_l_priority_s_o_temp_test | rrp_l_priority_w_o_temp_test | rrp_l_priority_e_o_temp_test;
</pre>
<br clear=all>
Go to <a href="mod7.html" >top</a>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod7.html" >arbiter_test</a><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">95</td>
<td class="rt">76</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">250</td>
<td class="rt">212</td>
<td class="rt">84.80 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">125</td>
<td class="rt">105</td>
<td class="rt">84.00 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">125</td>
<td class="rt">107</td>
<td class="rt">85.60 </td>
</tr></table><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Signals</td>
<td class="rt">95</td>
<td class="rt">76</td>
<td class="rt">80.00 </td>
</tr><tr class="s8">
<td>Signal Bits</td>
<td class="rt">250</td>
<td class="rt">212</td>
<td class="rt">84.80 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">125</td>
<td class="rt">105</td>
<td class="rt">84.00 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">125</td>
<td class="rt">107</td>
<td class="rt">85.60 </td>
</tr></table><br clear=all>
<table align=left>
<caption><b>Signal Details</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Toggle</th><th nowrap width=80>Toggle 1->0</th><th nowrap width=80>Toggle 0->1</th></tr><tr>
<td>n_pt_almost_done_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s_pt_almost_done_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>w_pt_almost_done_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>e_pt_almost_done_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>l_pt_almost_done_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>n_pt_empty_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s_pt_empty_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>w_pt_empty_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>e_pt_empty_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>l_pt_empty_o</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>yx_n_addr_o_temp[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>yx_s_addr_o_temp[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>yx_w_addr_o_temp[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>yx_e_addr_o_temp[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>yx_l_addr_o_temp[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>yx_l_addr_o_temp[2:1]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_n_addr_o_temp[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>nhr_s_addr_o_temp[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>nhr_w_addr_o_temp[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>nhr_e_addr_o_temp[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>nhr_l_addr_o_temp[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>nhr_l_addr_o_temp[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>nhr_l_addr_o_temp[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>nhr_n_write_i_temp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>nhr_s_write_i_temp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>nhr_w_write_i_temp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>nhr_e_write_i_temp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>nhr_l_write_i_temp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_n_priority_n_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_s_o_temp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_n_priority_w_o_temp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_n_priority_e_o_temp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_n_priority_l_o_temp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_n_priority_n_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_s_o_temp_test</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_n_priority_w_o_temp_test</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_n_priority_e_o_temp_test</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_n_priority_l_o_temp_test</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_n_priority_to_cs_o_temp[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_s_priority_n_o_temp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_s_priority_s_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_w_o_temp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_s_priority_e_o_temp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_s_priority_l_o_temp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_s_priority_n_o_temp_test</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_s_priority_s_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_s_priority_w_o_temp_test</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_s_priority_e_o_temp_test</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_s_priority_l_o_temp_test</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_s_priority_to_cs_o_temp[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_w_priority_n_o_temp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_w_priority_s_o_temp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_w_priority_w_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_e_o_temp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_w_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_n_o_temp_test</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_w_priority_s_o_temp_test</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_w_priority_w_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_e_o_temp_test</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_w_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_w_priority_to_cs_o_temp[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_w_priority_to_cs_o_temp[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_n_o_temp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_e_priority_s_o_temp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_e_priority_w_o_temp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_e_priority_e_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_n_o_temp_test</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_e_priority_s_o_temp_test</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_e_priority_w_o_temp_test</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_e_priority_e_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_e_priority_to_cs_o_temp[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_e_priority_to_cs_o_temp[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_n_o_temp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_l_priority_s_o_temp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_l_priority_w_o_temp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_l_priority_e_o_temp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_l_priority_l_o_temp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_n_o_temp_test</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_l_priority_s_o_temp_test</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_l_priority_w_o_temp_test</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_l_priority_e_o_temp_test</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_l_priority_l_o_temp_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_l_priority_to_cs_o_temp[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_l_priority_to_cs_o_temp[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rrp_n_priority_read_o_temp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_s_priority_read_o_temp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_w_priority_read_o_temp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_e_priority_read_o_temp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rrp_l_priority_read_o_temp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rr_n_register_change_order_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rr_s_register_change_order_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rr_w_register_change_order_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rr_e_register_change_order_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rr_l_register_change_order_i</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cc_credit_n_o_temp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cc_credit_s_o_temp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cc_credit_w_o_temp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cc_credit_e_o_temp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cc_credit_l_o_temp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<br clear=all>
Go to <a href="mod7.html" >top</a>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod7.html" >arbiter_test</a><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">521</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
521        if (ifc.reset) begin 
           <font color = "green">-1-</font>    
522        
523        rrp_n_priority_read_o_temp = 1'b0; 
           <font color = "green">==></font>
524        rrp_s_priority_read_o_temp = 1'b0; 
525        rrp_w_priority_read_o_temp = 1'b0; 
526        rrp_e_priority_read_o_temp = 1'b0; 
527        rrp_l_priority_read_o_temp = 1'b0; 
528        
529        cc_credit_n_o_temp = 1'b0; 
530        cc_credit_s_o_temp = 1'b0;
531        cc_credit_w_o_temp = 1'b0;
532        cc_credit_e_o_temp = 1'b0;
533        cc_credit_l_o_temp = 1'b0;
534        
535        
536        
537        end else begin 
538        
539        rrp_s_priority_n_o_temp_test = rrp_s_priority_n_o_temp & ((s_pt_empty_o)|(~(nhr_s_addr_o_temp==nhr_n_addr_o_temp))) & ((w_pt_empty_o)|(~(nhr_w_addr_o_temp==nhr_n_addr_o_temp))) & ((e_pt_empty_o)|(~(nhr_e_addr_o_temp==nhr_n_addr_o_temp))) & ((l_pt_empty_o)|(~(nhr_l_addr_o_temp==nhr_n_addr_o_temp))); 
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left>
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
Go to <a href="mod7.html" >top</a>
<hr>
<a name="inst_tag_15"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_15" >arbiter_top.dut</a></span>
<br clear=all>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 94.93</td>
<td class="s10 cl rt"><a href="mod7.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod7.html#Toggle" > 84.80</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod7.html#Branch" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s8 cl rt"> 88.03</td>
<td class="s9 cl rt"> 94.16</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.49</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.44</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Module : </span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 94.93</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.80</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td><a href="mod7.html" >arbiter_test</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod23.html#inst_tag_63" >arbiter_top</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 89.03</td>
<td class="s9 cl rt"> 95.19</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.61</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.29</td>
<td><a href="mod17.html#inst_tag_45" >eproc</a></td>
</tr><tr>
<td class="s9 cl rt"> 90.95</td>
<td class="s9 cl rt"> 95.19</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.37</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.29</td>
<td><a href="mod1.html#inst_tag_5" >lproc</a></td>
</tr><tr>
<td class="s7 cl rt"> 72.70</td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td><a href="mod22.html#inst_tag_61" >mux_change_order_e</a></td>
</tr><tr>
<td class="s7 cl rt"> 72.70</td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td><a href="mod22.html#inst_tag_62" >mux_change_order_l</a></td>
</tr><tr>
<td class="s7 cl rt"> 76.03</td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td><a href="mod22.html#inst_tag_58" >mux_change_order_n</a></td>
</tr><tr>
<td class="s7 cl rt"> 76.03</td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td><a href="mod22.html#inst_tag_59" >mux_change_order_s</a></td>
</tr><tr>
<td class="s7 cl rt"> 72.70</td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td><a href="mod22.html#inst_tag_60" >mux_change_order_w</a></td>
</tr><tr>
<td class="s9 cl rt"> 98.77</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.30</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td><a href="mod10.html#inst_tag_22" >nexthop_e</a></td>
</tr><tr>
<td class="s9 cl rt"> 92.59</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 77.78</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td><a href="mod2.html#inst_tag_6" >nexthop_l</a></td>
</tr><tr>
<td class="s9 cl rt"> 98.77</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.30</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td><a href="mod4.html#inst_tag_8" >nexthop_n</a></td>
</tr><tr>
<td class="s9 cl rt"> 98.77</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.30</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td><a href="mod3.html#inst_tag_7" >nexthop_s</a></td>
</tr><tr>
<td class="s9 cl rt"> 98.77</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.30</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td><a href="mod5.html#inst_tag_9" >nexthop_w</a></td>
</tr><tr>
<td class="s8 cl rt"> 88.37</td>
<td class="s9 cl rt"> 94.23</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.59</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.29</td>
<td><a href="mod35.html#inst_tag_103" >nproc</a></td>
</tr><tr>
<td class="s9 cl rt"> 98.25</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.74</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td><a href="mod18.html#inst_tag_49" >pt_e</a></td>
</tr><tr>
<td class="s9 cl rt"> 98.25</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.74</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td><a href="mod18.html#inst_tag_50" >pt_l</a></td>
</tr><tr>
<td class="s9 cl rt"> 98.25</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.74</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td><a href="mod18.html#inst_tag_46" >pt_n</a></td>
</tr><tr>
<td class="s9 cl rt"> 98.25</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.74</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td><a href="mod18.html#inst_tag_47" >pt_s</a></td>
</tr><tr>
<td class="s9 cl rt"> 98.25</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.74</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td><a href="mod18.html#inst_tag_48" >pt_w</a></td>
</tr><tr>
<td class="s8 cl rt"> 88.37</td>
<td class="s9 cl rt"> 94.23</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.59</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.29</td>
<td><a href="mod27.html#inst_tag_71" >sproc</a></td>
</tr><tr>
<td class="s8 cl rt"> 89.03</td>
<td class="s9 cl rt"> 95.19</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.61</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.29</td>
<td><a href="mod25.html#inst_tag_65" >wproc</a></td>
</tr><tr>
<td class="s7 cl rt"> 73.65</td>
<td class="s9 cl rt"> 92.86</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td><a href="mod12.html#inst_tag_27" >yx_proc_e</a></td>
</tr><tr>
<td class="s5 cl rt"> 58.25</td>
<td class="s7 cl rt"> 78.57</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.33</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.86</td>
<td><a href="mod12.html#inst_tag_28" >yx_proc_l</a></td>
</tr><tr>
<td class="s7 cl rt"> 70.16</td>
<td class="s8 cl rt"> 85.71</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.33</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td><a href="mod12.html#inst_tag_24" >yx_proc_n</a></td>
</tr><tr>
<td class="s7 cl rt"> 73.65</td>
<td class="s9 cl rt"> 92.86</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td><a href="mod12.html#inst_tag_25" >yx_proc_s</a></td>
</tr><tr>
<td class="s7 cl rt"> 74.76</td>
<td class="s9 cl rt"> 92.86</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td><a href="mod12.html#inst_tag_26" >yx_proc_w</a></td>
</tr></table><br clear=all>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.<br clear=all>
<hr>
<center><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | asserts</center>
<br>
<br clear=all>
<br clear=all>
<table align=center><tr><td class="s0 cl">0%
<td class="s1 cl">10%
<td class="s2 cl">20%
<td class="s3 cl">30%
<td class="s4 cl">40%
<td class="s5 cl">50%
<td class="s6 cl">60%
<td class="s7 cl">70%
<td class="s8 cl">80%
<td class="s9 cl">90%
<td class="s10 cl">100%</table></body>
</html>
