<stg><name>ListDelete</name>


<trans_list>

<trans id="26" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="28" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="30" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %length_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %length_r)

]]></Node>
<StgValue><ssdm name="length_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %i_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %i)

]]></Node>
<StgValue><ssdm name="i_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp = icmp slt i32 %i_read, 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_s = icmp sgt i32 %i_read, %length_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %or_cond = or i1 %tmp, %tmp_s

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %or_cond, label %.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0  %j = phi i32 [ %j_7, %1 ], [ %i_read, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:1  %tmp_69 = icmp slt i32 %j, %length_read

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:2  br i1 %tmp_69, label %1, label %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_70 = sext i32 %j to i64

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %Data_addr = getelementptr [5000 x i32]* %Data, i64 0, i64 %tmp_70

]]></Node>
<StgValue><ssdm name="Data_addr"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="13">
<![CDATA[
:2  %Data_load = load i32* %Data_addr, align 4

]]></Node>
<StgValue><ssdm name="Data_load"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="13">
<![CDATA[
:2  %Data_load = load i32* %Data_addr, align 4

]]></Node>
<StgValue><ssdm name="Data_load"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_71 = add nsw i32 %j, -1

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_72 = sext i32 %tmp_71 to i64

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %Data_addr_3 = getelementptr [5000 x i32]* %Data, i64 0, i64 %tmp_72

]]></Node>
<StgValue><ssdm name="Data_addr_3"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
:6  store i32 %Data_load, i32* %Data_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %j_7 = add nsw i32 %j, 1

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="31" name="Data" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="Data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="32" name="i" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="i"/></StgValue>
</port>
<port id="33" name="length_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="length_r"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="35" from="_ssdm_op_Read.ap_auto.i32" to="length_read" fromId="34" toId="4">
</dataflow>
<dataflow id="36" from="length_r" to="length_read" fromId="33" toId="4">
</dataflow>
<dataflow id="37" from="_ssdm_op_Read.ap_auto.i32" to="i_read" fromId="34" toId="5">
</dataflow>
<dataflow id="38" from="i" to="i_read" fromId="32" toId="5">
</dataflow>
<dataflow id="39" from="i_read" to="tmp" fromId="5" toId="6">
</dataflow>
<dataflow id="41" from="StgValue_40" to="tmp" fromId="40" toId="6">
</dataflow>
<dataflow id="42" from="i_read" to="tmp_s" fromId="5" toId="7">
</dataflow>
<dataflow id="43" from="length_read" to="tmp_s" fromId="4" toId="7">
</dataflow>
<dataflow id="44" from="tmp" to="or_cond" fromId="6" toId="8">
</dataflow>
<dataflow id="45" from="tmp_s" to="or_cond" fromId="7" toId="8">
</dataflow>
<dataflow id="46" from="or_cond" to="StgValue_9" fromId="8" toId="9">
</dataflow>
<dataflow id="47" from="j_7" to="j" fromId="24" toId="11">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="48" from="StgValue_25" to="j" fromId="25" toId="11">
<BackEdge/>
</dataflow>
<dataflow id="49" from="i_read" to="j" fromId="5" toId="11">
<condition id="-1">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="50" from="StgValue_10" to="j" fromId="10" toId="11">
</dataflow>
<dataflow id="51" from="j" to="tmp_69" fromId="11" toId="12">
</dataflow>
<dataflow id="52" from="length_read" to="tmp_69" fromId="4" toId="12">
</dataflow>
<dataflow id="53" from="tmp_69" to="StgValue_13" fromId="12" toId="13">
</dataflow>
<dataflow id="54" from="j" to="tmp_70" fromId="11" toId="14">
</dataflow>
<dataflow id="55" from="Data" to="Data_addr" fromId="31" toId="15">
</dataflow>
<dataflow id="57" from="StgValue_56" to="Data_addr" fromId="56" toId="15">
</dataflow>
<dataflow id="58" from="tmp_70" to="Data_addr" fromId="14" toId="15">
</dataflow>
<dataflow id="59" from="Data_addr" to="Data_load" fromId="15" toId="16">
</dataflow>
<dataflow id="60" from="Data_addr" to="Data_load" fromId="15" toId="19">
</dataflow>
<dataflow id="61" from="j" to="tmp_71" fromId="11" toId="20">
</dataflow>
<dataflow id="63" from="StgValue_62" to="tmp_71" fromId="62" toId="20">
</dataflow>
<dataflow id="64" from="tmp_71" to="tmp_72" fromId="20" toId="21">
</dataflow>
<dataflow id="65" from="Data" to="Data_addr_3" fromId="31" toId="22">
</dataflow>
<dataflow id="66" from="StgValue_56" to="Data_addr_3" fromId="56" toId="22">
</dataflow>
<dataflow id="67" from="tmp_72" to="Data_addr_3" fromId="21" toId="22">
</dataflow>
<dataflow id="68" from="Data_load" to="StgValue_23" fromId="19" toId="23">
</dataflow>
<dataflow id="69" from="Data_addr_3" to="StgValue_23" fromId="22" toId="23">
</dataflow>
<dataflow id="70" from="j" to="j_7" fromId="11" toId="24">
</dataflow>
<dataflow id="71" from="StgValue_40" to="j_7" fromId="40" toId="24">
</dataflow>
<dataflow id="72" from="or_cond" to="StgValue_1" fromId="8" toId="1">
</dataflow>
<dataflow id="73" from="or_cond" to="StgValue_2" fromId="8" toId="2">
</dataflow>
<dataflow id="74" from="tmp_69" to="StgValue_2" fromId="12" toId="2">
</dataflow>
</dataflows>


</stg>
