

================================================================
== Vitis HLS Report for 'adap_fir_Pipeline_Coeff_Update_Loop'
================================================================
* Date:           Sun Nov  3 12:02:31 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        adap_fir_proj
* Solution:       adap_fir (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       40|       40|  0.400 us|  0.400 us|   40|   40|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Coeff_Update_Loop  |       38|       38|        16|          1|          1|    24|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     28|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   3|    143|    321|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     36|    -|
|Register         |        -|   -|    265|     32|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   3|    408|    417|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   3|      1|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U10  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  321|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                              |                               |        0|   3|  143|  321|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln42_fu_102_p2  |         +|   0|  0|  13|           5|           1|
    |icmp_ln42_fu_96_p2  |      icmp|   0|  0|  13|           5|           5|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  28|          11|           8|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    5|         10|
    |i_1_fu_36                |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   12|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_reg_166                        |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |coeffs_1_addr_reg_140              |   5|   0|    5|          0|
    |coeffs_1_load_reg_161              |  32|   0|   32|          0|
    |div_reg_156                        |  32|   0|   32|          0|
    |i_1_fu_36                          |   5|   0|    5|          0|
    |mul1_reg_151                       |  32|   0|   32|          0|
    |shift_reg_load_reg_146             |  32|   0|   32|          0|
    |coeffs_1_addr_reg_140              |  64|  32|    5|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 265|  32|  206|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  adap_fir_Pipeline_Coeff_Update_Loop|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  adap_fir_Pipeline_Coeff_Update_Loop|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  adap_fir_Pipeline_Coeff_Update_Loop|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  adap_fir_Pipeline_Coeff_Update_Loop|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  adap_fir_Pipeline_Coeff_Update_Loop|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  adap_fir_Pipeline_Coeff_Update_Loop|  return value|
|grp_fu_151_p_din0    |  out|   32|  ap_ctrl_hs|  adap_fir_Pipeline_Coeff_Update_Loop|  return value|
|grp_fu_151_p_din1    |  out|   32|  ap_ctrl_hs|  adap_fir_Pipeline_Coeff_Update_Loop|  return value|
|grp_fu_151_p_opcode  |  out|    2|  ap_ctrl_hs|  adap_fir_Pipeline_Coeff_Update_Loop|  return value|
|grp_fu_151_p_dout0   |   in|   32|  ap_ctrl_hs|  adap_fir_Pipeline_Coeff_Update_Loop|  return value|
|grp_fu_151_p_ce      |  out|    1|  ap_ctrl_hs|  adap_fir_Pipeline_Coeff_Update_Loop|  return value|
|grp_fu_102_p_din0    |  out|   32|  ap_ctrl_hs|  adap_fir_Pipeline_Coeff_Update_Loop|  return value|
|grp_fu_102_p_din1    |  out|   32|  ap_ctrl_hs|  adap_fir_Pipeline_Coeff_Update_Loop|  return value|
|grp_fu_102_p_dout0   |   in|   32|  ap_ctrl_hs|  adap_fir_Pipeline_Coeff_Update_Loop|  return value|
|grp_fu_102_p_ce      |  out|    1|  ap_ctrl_hs|  adap_fir_Pipeline_Coeff_Update_Loop|  return value|
|error                |   in|   32|     ap_none|                                error|        scalar|
|shift_reg_address0   |  out|    5|   ap_memory|                            shift_reg|         array|
|shift_reg_ce0        |  out|    1|   ap_memory|                            shift_reg|         array|
|shift_reg_q0         |   in|   32|   ap_memory|                            shift_reg|         array|
|coeffs_1_address0    |  out|    5|   ap_memory|                             coeffs_1|         array|
|coeffs_1_ce0         |  out|    1|   ap_memory|                             coeffs_1|         array|
|coeffs_1_we0         |  out|    1|   ap_memory|                             coeffs_1|         array|
|coeffs_1_d0          |  out|   32|   ap_memory|                             coeffs_1|         array|
|coeffs_1_address1    |  out|    5|   ap_memory|                             coeffs_1|         array|
|coeffs_1_ce1         |  out|    1|   ap_memory|                             coeffs_1|         array|
|coeffs_1_q1          |   in|   32|   ap_memory|                             coeffs_1|         array|
+---------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.36>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 19 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%error_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %error"   --->   Operation 20 'read' 'error_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i_1"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc20"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i = load i5 %i_1" [HLS_Code/adap_fir.c:42]   --->   Operation 23 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.78ns)   --->   "%icmp_ln42 = icmp_eq  i5 %i, i5 24" [HLS_Code/adap_fir.c:42]   --->   Operation 25 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.78ns)   --->   "%add_ln42 = add i5 %i, i5 1" [HLS_Code/adap_fir.c:42]   --->   Operation 26 'add' 'add_ln42' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %for.inc20.split, void %for.end21.exitStub" [HLS_Code/adap_fir.c:42]   --->   Operation 27 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_1_cast = zext i5 %i" [HLS_Code/adap_fir.c:42]   --->   Operation 28 'zext' 'i_1_cast' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%shift_reg_addr = getelementptr i32 %shift_reg, i64 0, i64 %i_1_cast" [HLS_Code/adap_fir.c:43]   --->   Operation 29 'getelementptr' 'shift_reg_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.32ns)   --->   "%shift_reg_load = load i5 %shift_reg_addr" [HLS_Code/adap_fir.c:43]   --->   Operation 30 'load' 'shift_reg_load' <Predicate = (!icmp_ln42)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%coeffs_1_addr = getelementptr i32 %coeffs_1, i64 0, i64 %i_1_cast" [HLS_Code/adap_fir.c:43]   --->   Operation 31 'getelementptr' 'coeffs_1_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln42 = store i5 %add_ln42, i5 %i_1" [HLS_Code/adap_fir.c:42]   --->   Operation 32 'store' 'store_ln42' <Predicate = (!icmp_ln42)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 33 [1/2] (2.32ns)   --->   "%shift_reg_load = load i5 %shift_reg_addr" [HLS_Code/adap_fir.c:43]   --->   Operation 33 'load' 'shift_reg_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : [1/1] (1.82ns)   --->   Input mux for Operation 34 '%mul1 = fmul i32 %error_read, i32 %shift_reg_load'
ST_3 : Operation 34 [4/4] (3.87ns)   --->   "%mul1 = fmul i32 %error_read, i32 %shift_reg_load" [HLS_Code/adap_fir.c:43]   --->   Operation 34 'fmul' 'mul1' <Predicate = true> <Delay = 3.87> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 35 [3/4] (5.70ns)   --->   "%mul1 = fmul i32 %error_read, i32 %shift_reg_load" [HLS_Code/adap_fir.c:43]   --->   Operation 35 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 36 [2/4] (5.70ns)   --->   "%mul1 = fmul i32 %error_read, i32 %shift_reg_load" [HLS_Code/adap_fir.c:43]   --->   Operation 36 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 37 [1/4] (5.70ns)   --->   "%mul1 = fmul i32 %error_read, i32 %shift_reg_load" [HLS_Code/adap_fir.c:43]   --->   Operation 37 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : [1/1] (1.82ns)   --->   Input mux for Operation 38 '%div = fmul i32 %mul1, i32 0.00390625'
ST_7 : Operation 38 [4/4] (3.87ns)   --->   "%div = fmul i32 %mul1, i32 0.00390625" [HLS_Code/adap_fir.c:43]   --->   Operation 38 'fmul' 'div' <Predicate = true> <Delay = 3.87> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 39 [3/4] (5.70ns)   --->   "%div = fmul i32 %mul1, i32 0.00390625" [HLS_Code/adap_fir.c:43]   --->   Operation 39 'fmul' 'div' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 40 [2/4] (5.70ns)   --->   "%div = fmul i32 %mul1, i32 0.00390625" [HLS_Code/adap_fir.c:43]   --->   Operation 40 'fmul' 'div' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 41 [2/2] (2.32ns)   --->   "%coeffs_1_load = load i5 %coeffs_1_addr" [HLS_Code/adap_fir.c:43]   --->   Operation 41 'load' 'coeffs_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 42 [1/4] (5.70ns)   --->   "%div = fmul i32 %mul1, i32 0.00390625" [HLS_Code/adap_fir.c:43]   --->   Operation 42 'fmul' 'div' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 43 [1/2] (2.32ns)   --->   "%coeffs_1_load = load i5 %coeffs_1_addr" [HLS_Code/adap_fir.c:43]   --->   Operation 43 'load' 'coeffs_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : [1/1] (1.58ns)   --->   Input mux for Operation 44 '%add = fadd i32 %coeffs_1_load, i32 %div'
ST_11 : Operation 44 [5/5] (5.66ns)   --->   "%add = fadd i32 %coeffs_1_load, i32 %div" [HLS_Code/adap_fir.c:43]   --->   Operation 44 'fadd' 'add' <Predicate = true> <Delay = 5.66> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 45 [4/5] (7.25ns)   --->   "%add = fadd i32 %coeffs_1_load, i32 %div" [HLS_Code/adap_fir.c:43]   --->   Operation 45 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 46 [3/5] (7.25ns)   --->   "%add = fadd i32 %coeffs_1_load, i32 %div" [HLS_Code/adap_fir.c:43]   --->   Operation 46 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 47 [2/5] (7.25ns)   --->   "%add = fadd i32 %coeffs_1_load, i32 %div" [HLS_Code/adap_fir.c:43]   --->   Operation 47 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 48 [1/5] (7.25ns)   --->   "%add = fadd i32 %coeffs_1_load, i32 %div" [HLS_Code/adap_fir.c:43]   --->   Operation 48 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln42)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24" [HLS_Code/adap_fir.c:22]   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [HLS_Code/adap_fir.c:42]   --->   Operation 50 'specloopname' 'specloopname_ln42' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 51 [1/1] (2.32ns)   --->   "%store_ln43 = store i32 %add, i5 %coeffs_1_addr" [HLS_Code/adap_fir.c:43]   --->   Operation 51 'store' 'store_ln43' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_16 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.inc20" [HLS_Code/adap_fir.c:42]   --->   Operation 52 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ error]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ coeffs_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                    (alloca           ) [ 01000000000000000]
error_read             (read             ) [ 01111110000000000]
store_ln0              (store            ) [ 00000000000000000]
br_ln0                 (br               ) [ 00000000000000000]
i                      (load             ) [ 00000000000000000]
specpipeline_ln0       (specpipeline     ) [ 00000000000000000]
icmp_ln42              (icmp             ) [ 01111111111111110]
add_ln42               (add              ) [ 00000000000000000]
br_ln42                (br               ) [ 00000000000000000]
i_1_cast               (zext             ) [ 00000000000000000]
shift_reg_addr         (getelementptr    ) [ 01100000000000000]
coeffs_1_addr          (getelementptr    ) [ 01111111111111111]
store_ln42             (store            ) [ 00000000000000000]
shift_reg_load         (load             ) [ 01011110000000000]
mul1                   (fmul             ) [ 01000001111000000]
div                    (fmul             ) [ 01000000000111110]
coeffs_1_load          (load             ) [ 01000000000111110]
add                    (fadd             ) [ 01000000000000001]
speclooptripcount_ln22 (speclooptripcount) [ 00000000000000000]
specloopname_ln42      (specloopname     ) [ 00000000000000000]
store_ln43             (store            ) [ 00000000000000000]
br_ln42                (br               ) [ 00000000000000000]
ret_ln0                (ret              ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="error">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="error"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="shift_reg">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="coeffs_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeffs_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="i_1_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="error_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="error_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="shift_reg_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="5" slack="0"/>
<pin id="50" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="5" slack="0"/>
<pin id="55" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="56" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_load/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="coeffs_1_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="5" slack="0"/>
<pin id="63" dir="1" index="3" bw="5" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeffs_1_addr/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="5" slack="15"/>
<pin id="68" dir="0" index="1" bw="32" slack="1"/>
<pin id="69" dir="0" index="2" bw="0" slack="8"/>
<pin id="71" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="72" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="73" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="74" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="coeffs_1_load/9 store_ln43/16 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="1"/>
<pin id="77" dir="0" index="1" bw="32" slack="1"/>
<pin id="78" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/11 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="2"/>
<pin id="81" dir="0" index="1" bw="32" slack="1"/>
<pin id="82" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="1"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="div/7 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln0_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="5" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="i_load_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="5" slack="0"/>
<pin id="95" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="icmp_ln42_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="5" slack="0"/>
<pin id="98" dir="0" index="1" bw="5" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="add_ln42_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="i_1_cast_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="0"/>
<pin id="110" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln42_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="5" slack="0"/>
<pin id="116" dir="0" index="1" bw="5" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/1 "/>
</bind>
</comp>

<comp id="119" class="1005" name="i_1_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="5" slack="0"/>
<pin id="121" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="126" class="1005" name="error_read_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="2"/>
<pin id="128" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="error_read "/>
</bind>
</comp>

<comp id="131" class="1005" name="icmp_ln42_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="14"/>
<pin id="133" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln42 "/>
</bind>
</comp>

<comp id="135" class="1005" name="shift_reg_addr_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="5" slack="1"/>
<pin id="137" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr "/>
</bind>
</comp>

<comp id="140" class="1005" name="coeffs_1_addr_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="5" slack="8"/>
<pin id="142" dir="1" index="1" bw="5" slack="8"/>
</pin_list>
<bind>
<opset="coeffs_1_addr "/>
</bind>
</comp>

<comp id="146" class="1005" name="shift_reg_load_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_load "/>
</bind>
</comp>

<comp id="151" class="1005" name="mul1_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="156" class="1005" name="div_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="div "/>
</bind>
</comp>

<comp id="161" class="1005" name="coeffs_1_load_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeffs_1_load "/>
</bind>
</comp>

<comp id="166" class="1005" name="add_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="44"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="24" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="24" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="87"><net_src comp="26" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="100"><net_src comp="93" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="93" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="22" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="111"><net_src comp="93" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="113"><net_src comp="108" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="118"><net_src comp="102" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="36" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="124"><net_src comp="119" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="125"><net_src comp="119" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="129"><net_src comp="40" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="134"><net_src comp="96" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="46" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="143"><net_src comp="59" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="145"><net_src comp="140" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="149"><net_src comp="53" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="154"><net_src comp="79" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="159"><net_src comp="83" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="164"><net_src comp="66" pin="7"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="169"><net_src comp="75" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="66" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: shift_reg | {}
	Port: coeffs_1 | {16 }
 - Input state : 
	Port: adap_fir_Pipeline_Coeff_Update_Loop : error | {1 }
	Port: adap_fir_Pipeline_Coeff_Update_Loop : shift_reg | {1 2 }
	Port: adap_fir_Pipeline_Coeff_Update_Loop : coeffs_1 | {9 10 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln42 : 2
		add_ln42 : 2
		br_ln42 : 3
		i_1_cast : 2
		shift_reg_addr : 3
		shift_reg_load : 4
		coeffs_1_addr : 3
		store_ln42 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fmul   |       grp_fu_79       |    3    |   143   |   321   |
|          |       grp_fu_83       |    3    |   143   |   321   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_75       |    2    |   205   |   390   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |    icmp_ln42_fu_96    |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|    add   |    add_ln42_fu_102    |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|   read   | error_read_read_fu_40 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |    i_1_cast_fu_108    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    8    |   491   |   1058  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      add_reg_166     |   32   |
| coeffs_1_addr_reg_140|    5   |
| coeffs_1_load_reg_161|   32   |
|      div_reg_156     |   32   |
|  error_read_reg_126  |   32   |
|      i_1_reg_119     |    5   |
|   icmp_ln42_reg_131  |    1   |
|     mul1_reg_151     |   32   |
|shift_reg_addr_reg_135|    5   |
|shift_reg_load_reg_146|   32   |
+----------------------+--------+
|         Total        |   208  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_53 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   10   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |   491  |  1058  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   208  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    1   |   699  |  1067  |
+-----------+--------+--------+--------+--------+
