#ifndef __SC7180_H__
#define __SC7180_H__

enum {
	SC7180_MASTER_APPSS_PROC = 1,
	SC7180_MASTER_SYS_TCU,
	SC7180_MASTER_NPU_SYS,
	SC7180_MASTER_IPA_CORE,
	SC7180_MASTER_LLCC,
	SC7180_MASTER_A1NOC_CFG,
	SC7180_MASTER_A2NOC_CFG,
	SC7180_MASTER_CNOC_DC_NOC,
	SC7180_MASTER_GEM_NOC_CFG,
	SC7180_MASTER_CNOC_MNOC_CFG,
	SC7180_MASTER_NPU_NOC_CFG,
	SC7180_MASTER_QDSS_BAM,
	SC7180_MASTER_QSPI,
	SC7180_MASTER_QUP_0,
	SC7180_MASTER_QUP_1,
	SC7180_MASTER_SNOC_CFG,
	SC7180_MASTER_A1NOC_SNOC,
	SC7180_MASTER_A2NOC_SNOC,
	SC7180_MASTER_COMPUTE_NOC,
	SC7180_MASTER_GEM_NOC_SNOC,
	SC7180_MASTER_MNOC_HF_MEM_NOC,
	SC7180_MASTER_MNOC_SF_MEM_NOC,
	SC7180_MASTER_NPU,
	SC7180_MASTER_SNOC_CNOC,
	SC7180_MASTER_SNOC_GC_MEM_NOC,
	SC7180_MASTER_SNOC_SF_MEM_NOC,
	SC7180_MASTER_QUP_CORE_0,
	SC7180_MASTER_QUP_CORE_1,
	SC7180_MASTER_CAMNOC_HF0,
	SC7180_MASTER_CAMNOC_HF1,
	SC7180_MASTER_CAMNOC_HF0_UNCOMP,
	SC7180_MASTER_CAMNOC_HF1_UNCOMP,
	SC7180_MASTER_CAMNOC_SF,
	SC7180_MASTER_CAMNOC_SF_UNCOMP,
	SC7180_MASTER_CRYPTO,
	SC7180_MASTER_GFX3D,
	SC7180_MASTER_IPA,
	SC7180_MASTER_MDP0,
	SC7180_MASTER_NPU_PROC,
	SC7180_MASTER_PIMEM,
	SC7180_MASTER_ROTATOR,
	SC7180_MASTER_VIDEO_P0,
	SC7180_MASTER_VIDEO_PROC,
	SC7180_MASTER_QDSS_DAP,
	SC7180_MASTER_QDSS_ETR,
	SC7180_MASTER_SDCC_2,
	SC7180_MASTER_UFS_MEM,
	SC7180_MASTER_USB3,
	SC7180_MASTER_EMMC,
	SC7180_SLAVE_EBI1,
	SC7180_SLAVE_IPA_CORE,
	SC7180_SLAVE_A1NOC_CFG,
	SC7180_SLAVE_A2NOC_CFG,
	SC7180_SLAVE_AHB2PHY_SOUTH,
	SC7180_SLAVE_AHB2PHY_CENTER,
	SC7180_SLAVE_AOP,
	SC7180_SLAVE_AOSS,
	SC7180_SLAVE_APPSS,
	SC7180_SLAVE_BOOT_ROM,
	SC7180_SLAVE_NPU_CAL_DP0,
	SC7180_SLAVE_CAMERA_CFG,
	SC7180_SLAVE_CAMERA_NRT_THROTTLE_CFG,
	SC7180_SLAVE_CAMERA_RT_THROTTLE_CFG,
	SC7180_SLAVE_CLK_CTL,
	SC7180_SLAVE_NPU_CP,
	SC7180_SLAVE_RBCPR_CX_CFG,
	SC7180_SLAVE_RBCPR_MX_CFG,
	SC7180_SLAVE_CRYPTO_0_CFG,
	SC7180_SLAVE_DCC_CFG,
	SC7180_SLAVE_CNOC_DDRSS,
	SC7180_SLAVE_DISPLAY_CFG,
	SC7180_SLAVE_DISPLAY_RT_THROTTLE_CFG,
	SC7180_SLAVE_DISPLAY_THROTTLE_CFG,
	SC7180_SLAVE_NPU_INT_DMA_BWMON_CFG,
	SC7180_SLAVE_NPU_DPM,
	SC7180_SLAVE_EMMC_CFG,
	SC7180_SLAVE_GEM_NOC_CFG,
	SC7180_SLAVE_GLM,
	SC7180_SLAVE_GFX3D_CFG,
	SC7180_SLAVE_IMEM_CFG,
	SC7180_SLAVE_IPA_CFG,
	SC7180_SLAVE_ISENSE_CFG,
	SC7180_SLAVE_LLCC_CFG,
	SC7180_SLAVE_NPU_LLM_CFG,
	SC7180_SLAVE_MSS_PROC_MS_MPU_CFG,
	SC7180_SLAVE_CNOC_MNOC_CFG,
	SC7180_SLAVE_CNOC_MSS,
	SC7180_SLAVE_NPU_CFG,
	SC7180_SLAVE_NPU_DMA_BWMON_CFG,
	SC7180_SLAVE_NPU_PROC_BWMON_CFG,
	SC7180_SLAVE_PDM,
	SC7180_SLAVE_PIMEM_CFG,
	SC7180_SLAVE_PRNG,
	SC7180_SLAVE_QDSS_CFG,
	SC7180_SLAVE_QM_CFG,
	SC7180_SLAVE_QM_MPU_CFG,
	SC7180_SLAVE_QSPI_0,
	SC7180_SLAVE_QUP_0,
	SC7180_SLAVE_QUP_1,
	SC7180_SLAVE_SDCC_2,
	SC7180_SLAVE_SECURITY,
	SC7180_SLAVE_SNOC_CFG,
	SC7180_SLAVE_NPU_TCM,
	SC7180_SLAVE_TCSR,
	SC7180_SLAVE_TLMM_WEST,
	SC7180_SLAVE_TLMM_NORTH,
	SC7180_SLAVE_TLMM_SOUTH,
	SC7180_SLAVE_UFS_MEM_CFG,
	SC7180_SLAVE_USB3,
	SC7180_SLAVE_VENUS_CFG,
	SC7180_SLAVE_VENUS_THROTTLE_CFG,
	SC7180_SLAVE_VSENSE_CTRL_CFG,
	SC7180_SLAVE_A1NOC_SNOC,
	SC7180_SLAVE_A2NOC_SNOC,
	SC7180_SLAVE_CAMNOC_UNCOMP,
	SC7180_SLAVE_CDSP_GEM_NOC,
	SC7180_SLAVE_SNOC_CNOC,
	SC7180_SLAVE_GEM_NOC_SNOC,
	SC7180_SLAVE_SNOC_GEM_NOC_GC,
	SC7180_SLAVE_SNOC_GEM_NOC_SF,
	SC7180_SLAVE_LLCC,
	SC7180_SLAVE_MNOC_HF_MEM_NOC,
	SC7180_SLAVE_MNOC_SF_MEM_NOC,
	SC7180_SLAVE_NPU_COMPUTE_NOC,
	SC7180_SLAVE_QUP_CORE_0,
	SC7180_SLAVE_QUP_CORE_1,
	SC7180_SLAVE_IMEM,
	SC7180_SLAVE_PIMEM,
	SC7180_SLAVE_SERVICE_A1NOC,
	SC7180_SLAVE_SERVICE_A2NOC,
	SC7180_SLAVE_SERVICE_CNOC,
	SC7180_SLAVE_SERVICE_GEM_NOC,
	SC7180_SLAVE_SERVICE_MNOC,
	SC7180_SLAVE_SERVICE_NPU_NOC,
	SC7180_SLAVE_SERVICE_SNOC,
	SC7180_SLAVE_QDSS_STM,
	SC7180_SLAVE_TCU,
	SC7180_MASTER_OSM_L3_APPS,
	SC7180_SLAVE_OSM_L3
};

#endif /* __SC7180_H__ */
