// Seed: 1130482536
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_7();
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    output tri1  id_0,
    input  tri0  id_1,
    input  uwire id_2,
    input  wor   id_3,
    input  tri   id_4,
    output tri1  id_5,
    output tri0  id_6
);
  wire id_8, id_9;
  assign id_6 = id_3;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9,
      id_9
  );
  wire id_10;
  assign id_0 = 1;
endmodule
