============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Jun 13 2023  03:41:49 pm
  Module:                 TOP
  Technology libraries:   slow_vdd1v0 1.0
                          fast_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

                    Instance                            Module         Cells  Cell Area  Net Area   Total Area 
---------------------------------------------------------------------------------------------------------------
TOP                                                                      195        711         4          715 
  alu_inst                                       ALU                     191        669         0          669 
    sub_35_10                                    sub_unsigned_8           27         60         0           60 
    add_45_12                                    add_unsigned_436         21         59         0           59 
    gte_72_13_Y_gt_36_10_Y_gte_45_15_Y_gte_63_16 gt_leq_unsigned_92       19         49         0           49 
    inc_add_53_12_Y_add_44_12_1                  increment_unsigned_2      7         19         0           19 
    dec_sub_26_10_Y_sub_35_12_2                  decrement_unsigned_3      7         19         0           19 
  shifter_inst                                   SHIFTER                   4         43         0           43 
