<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
   }
   element ADC_ON
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH0_PEAK_FOUND
   {
      datum _sortIndex
      {
         value = "20";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH0_RD_PEAK
   {
      datum _sortIndex
      {
         value = "19";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH0_THRESH
   {
      datum _sortIndex
      {
         value = "18";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH0_TIME
   {
      datum _sortIndex
      {
         value = "21";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH0_TIMER_RST
   {
      datum _sortIndex
      {
         value = "17";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH0_YN1_L
   {
      datum _sortIndex
      {
         value = "25";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH0_YN1_ML
   {
      datum _sortIndex
      {
         value = "24";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH0_YN1_MU
   {
      datum _sortIndex
      {
         value = "23";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH0_YN1_U
   {
      datum _sortIndex
      {
         value = "22";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH0_YN2_L
   {
      datum _sortIndex
      {
         value = "29";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH0_YN2_ML
   {
      datum _sortIndex
      {
         value = "28";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH0_YN2_MU
   {
      datum _sortIndex
      {
         value = "27";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH0_YN2_U
   {
      datum _sortIndex
      {
         value = "26";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH0_YN3_L
   {
      datum _sortIndex
      {
         value = "33";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH0_YN3_ML
   {
      datum _sortIndex
      {
         value = "32";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH0_YN3_MU
   {
      datum _sortIndex
      {
         value = "31";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH0_YN3_U
   {
      datum _sortIndex
      {
         value = "30";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH1_PEAK_FOUND
   {
      datum _sortIndex
      {
         value = "37";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH1_RD_PEAK
   {
      datum _sortIndex
      {
         value = "36";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH1_THRESH
   {
      datum _sortIndex
      {
         value = "35";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH1_TIME
   {
      datum _sortIndex
      {
         value = "38";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH1_TIMER_RST
   {
      datum _sortIndex
      {
         value = "34";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH1_YN1_L
   {
      datum _sortIndex
      {
         value = "42";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH1_YN1_ML
   {
      datum _sortIndex
      {
         value = "41";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH1_YN1_MU
   {
      datum _sortIndex
      {
         value = "40";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH1_YN1_U
   {
      datum _sortIndex
      {
         value = "39";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH1_YN2_L
   {
      datum _sortIndex
      {
         value = "46";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH1_YN2_ML
   {
      datum _sortIndex
      {
         value = "45";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH1_YN2_MU
   {
      datum _sortIndex
      {
         value = "44";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH1_YN2_U
   {
      datum _sortIndex
      {
         value = "43";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH1_YN3_L
   {
      datum _sortIndex
      {
         value = "50";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH1_YN3_ML
   {
      datum _sortIndex
      {
         value = "49";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH1_YN3_MU
   {
      datum _sortIndex
      {
         value = "48";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH1_YN3_U
   {
      datum _sortIndex
      {
         value = "47";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH2_PEAK_FOUND
   {
      datum _sortIndex
      {
         value = "54";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH2_RD_PEAK
   {
      datum _sortIndex
      {
         value = "53";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH2_THRESH
   {
      datum _sortIndex
      {
         value = "52";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH2_TIME
   {
      datum _sortIndex
      {
         value = "55";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH2_TIMER_RST
   {
      datum _sortIndex
      {
         value = "51";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH2_YN1_L
   {
      datum _sortIndex
      {
         value = "59";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH2_YN1_ML
   {
      datum _sortIndex
      {
         value = "58";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH2_YN1_MU
   {
      datum _sortIndex
      {
         value = "57";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH2_YN1_U
   {
      datum _sortIndex
      {
         value = "56";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH2_YN2_L
   {
      datum _sortIndex
      {
         value = "63";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH2_YN2_ML
   {
      datum _sortIndex
      {
         value = "62";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH2_YN2_MU
   {
      datum _sortIndex
      {
         value = "61";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH2_YN2_U
   {
      datum _sortIndex
      {
         value = "60";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH2_YN3_L
   {
      datum _sortIndex
      {
         value = "67";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH2_YN3_ML
   {
      datum _sortIndex
      {
         value = "66";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH2_YN3_MU
   {
      datum _sortIndex
      {
         value = "65";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH2_YN3_U
   {
      datum _sortIndex
      {
         value = "64";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH3_PEAK_FOUND
   {
      datum _sortIndex
      {
         value = "71";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH3_RD_PEAK
   {
      datum _sortIndex
      {
         value = "70";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH3_THRESH
   {
      datum _sortIndex
      {
         value = "69";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH3_TIME
   {
      datum _sortIndex
      {
         value = "72";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH3_TIMER_RST
   {
      datum _sortIndex
      {
         value = "68";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH3_YN1_L
   {
      datum _sortIndex
      {
         value = "76";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH3_YN1_ML
   {
      datum _sortIndex
      {
         value = "75";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH3_YN1_MU
   {
      datum _sortIndex
      {
         value = "74";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH3_YN1_U
   {
      datum _sortIndex
      {
         value = "73";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH3_YN2_L
   {
      datum _sortIndex
      {
         value = "80";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH3_YN2_ML
   {
      datum _sortIndex
      {
         value = "79";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH3_YN2_MU
   {
      datum _sortIndex
      {
         value = "78";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH3_YN2_U
   {
      datum _sortIndex
      {
         value = "77";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH3_YN3_L
   {
      datum _sortIndex
      {
         value = "84";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH3_YN3_ML
   {
      datum _sortIndex
      {
         value = "83";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH3_YN3_MU
   {
      datum _sortIndex
      {
         value = "82";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH3_YN3_U
   {
      datum _sortIndex
      {
         value = "81";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH4_PEAK_FOUND
   {
      datum _sortIndex
      {
         value = "88";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH4_RD_PEAK
   {
      datum _sortIndex
      {
         value = "87";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH4_THRESH
   {
      datum _sortIndex
      {
         value = "86";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH4_TIME
   {
      datum _sortIndex
      {
         value = "89";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH4_TIMER_RST
   {
      datum _sortIndex
      {
         value = "85";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH4_YN1_L
   {
      datum _sortIndex
      {
         value = "93";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH4_YN1_ML
   {
      datum _sortIndex
      {
         value = "92";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH4_YN1_MU
   {
      datum _sortIndex
      {
         value = "91";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH4_YN1_U
   {
      datum _sortIndex
      {
         value = "90";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH4_YN2_L
   {
      datum _sortIndex
      {
         value = "97";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH4_YN2_ML
   {
      datum _sortIndex
      {
         value = "96";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH4_YN2_MU
   {
      datum _sortIndex
      {
         value = "95";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH4_YN2_U
   {
      datum _sortIndex
      {
         value = "94";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH4_YN3_L
   {
      datum _sortIndex
      {
         value = "101";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH4_YN3_ML
   {
      datum _sortIndex
      {
         value = "100";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH4_YN3_MU
   {
      datum _sortIndex
      {
         value = "99";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CH4_YN3_U
   {
      datum _sortIndex
      {
         value = "98";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element CLK
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element DETECTOR_ON
   {
      datum _sortIndex
      {
         value = "13";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element FIFO_ADC_DATA
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element FIFO_ADC_DATA_VALID
   {
      datum _sortIndex
      {
         value = "10";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element FIFO_RST
   {
      datum _sortIndex
      {
         value = "11";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element JTAG_UART
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element LCD
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element MENU
   {
      datum _sortIndex
      {
         value = "14";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element MENU_DOWN
   {
      datum _sortIndex
      {
         value = "16";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element MENU_UP
   {
      datum _sortIndex
      {
         value = "15";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element NIOS_CPU
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element RAM
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "1";
         type = "boolean";
      }
   }
   element SSRAM
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element SUBTRACTOR_ON
   {
      datum _sortIndex
      {
         value = "12";
         type = "int";
      }
      datum sopceditor_expanded
      {
         value = "0";
         type = "boolean";
      }
   }
   element JTAG_UART.avalon_jtag_slave
   {
      datum baseAddress
      {
         value = "2110960";
         type = "String";
      }
   }
   element LCD.control_slave
   {
      datum baseAddress
      {
         value = "2110944";
         type = "String";
      }
   }
   element NIOS_CPU.jtag_debug_module
   {
      datum _lockedAddress
      {
         value = "0";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "2107392";
         type = "String";
      }
   }
   element CH1_YN2_L.s1
   {
      datum baseAddress
      {
         value = "2110320";
         type = "String";
      }
   }
   element CH1_YN2_ML.s1
   {
      datum baseAddress
      {
         value = "2110336";
         type = "String";
      }
   }
   element CH0_YN2_ML.s1
   {
      datum baseAddress
      {
         value = "2110624";
         type = "String";
      }
   }
   element CH0_YN2_MU.s1
   {
      datum baseAddress
      {
         value = "2110640";
         type = "String";
      }
   }
   element CH2_YN1_U.s1
   {
      datum baseAddress
      {
         value = "2110160";
         type = "String";
      }
   }
   element CH0_YN3_MU.s1
   {
      datum baseAddress
      {
         value = "2110544";
         type = "String";
      }
   }
   element CH3_TIME.s1
   {
      datum baseAddress
      {
         value = "2109888";
         type = "String";
      }
   }
   element CH1_YN1_U.s1
   {
      datum baseAddress
      {
         value = "2110432";
         type = "String";
      }
   }
   element CH2_THRESH.s1
   {
      datum baseAddress
      {
         value = "2110224";
         type = "String";
      }
   }
   element CH0_THRESH.s1
   {
      datum baseAddress
      {
         value = "2110768";
         type = "String";
      }
   }
   element CH2_YN2_MU.s1
   {
      datum baseAddress
      {
         value = "2110080";
         type = "String";
      }
   }
   element FIFO_RST.s1
   {
      datum baseAddress
      {
         value = "2110880";
         type = "String";
      }
   }
   element CH2_YN3_L.s1
   {
      datum baseAddress
      {
         value = "2109984";
         type = "String";
      }
   }
   element CH2_TIME.s1
   {
      datum baseAddress
      {
         value = "2110176";
         type = "String";
      }
   }
   element ADC_ON.s1
   {
      datum baseAddress
      {
         value = "2110928";
         type = "String";
      }
   }
   element CH3_YN1_MU.s1
   {
      datum baseAddress
      {
         value = "2109728";
         type = "String";
      }
   }
   element CH4_YN2_MU.s1
   {
      datum baseAddress
      {
         value = "2109536";
         type = "String";
      }
   }
   element CH2_YN3_U.s1
   {
      datum baseAddress
      {
         value = "2110032";
         type = "String";
      }
   }
   element CH3_YN2_ML.s1
   {
      datum baseAddress
      {
         value = "2109792";
         type = "String";
      }
   }
   element CH4_YN3_L.s1
   {
      datum baseAddress
      {
         value = "2109440";
         type = "String";
      }
   }
   element CH1_YN1_L.s1
   {
      datum baseAddress
      {
         value = "2110384";
         type = "String";
      }
   }
   element CH4_TIME.s1
   {
      datum baseAddress
      {
         value = "2109632";
         type = "String";
      }
   }
   element CH4_YN1_MU.s1
   {
      datum baseAddress
      {
         value = "2109600";
         type = "String";
      }
   }
   element CH4_YN2_L.s1
   {
      datum baseAddress
      {
         value = "2109504";
         type = "String";
      }
   }
   element CH0_YN1_ML.s1
   {
      datum baseAddress
      {
         value = "2110704";
         type = "String";
      }
   }
   element CH0_YN2_L.s1
   {
      datum baseAddress
      {
         value = "2110592";
         type = "String";
      }
   }
   element SUBTRACTOR_ON.s1
   {
      datum baseAddress
      {
         value = "2110864";
         type = "String";
      }
   }
   element CH3_YN3_ML.s1
   {
      datum baseAddress
      {
         value = "2109856";
         type = "String";
      }
   }
   element CH0_TIME.s1
   {
      datum baseAddress
      {
         value = "2110656";
         type = "String";
      }
   }
   element CH3_YN2_U.s1
   {
      datum baseAddress
      {
         value = "2109760";
         type = "String";
      }
   }
   element CH1_YN3_ML.s1
   {
      datum baseAddress
      {
         value = "2110272";
         type = "String";
      }
   }
   element MENU_UP.s1
   {
      datum baseAddress
      {
         value = "2110800";
         type = "String";
      }
   }
   element CH4_RD_PEAK.s1
   {
      datum baseAddress
      {
         value = "2109664";
         type = "String";
      }
   }
   element RAM.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "2097152";
         type = "String";
      }
   }
   element CH0_PEAK_FOUND.s1
   {
      datum baseAddress
      {
         value = "2110736";
         type = "String";
      }
   }
   element CH0_YN3_L.s1
   {
      datum baseAddress
      {
         value = "2110576";
         type = "String";
      }
   }
   element CH0_RD_PEAK.s1
   {
      datum baseAddress
      {
         value = "2110752";
         type = "String";
      }
   }
   element CH3_YN1_ML.s1
   {
      datum baseAddress
      {
         value = "2109712";
         type = "String";
      }
   }
   element CH0_YN2_U.s1
   {
      datum baseAddress
      {
         value = "2110608";
         type = "String";
      }
   }
   element CH3_YN3_L.s1
   {
      datum baseAddress
      {
         value = "2109872";
         type = "String";
      }
   }
   element CH1_RD_PEAK.s1
   {
      datum baseAddress
      {
         value = "2110480";
         type = "String";
      }
   }
   element CH0_TIMER_RST.s1
   {
      datum baseAddress
      {
         value = "2110848";
         type = "String";
      }
   }
   element CH2_YN3_MU.s1
   {
      datum baseAddress
      {
         value = "2110016";
         type = "String";
      }
   }
   element CH4_YN3_ML.s1
   {
      datum baseAddress
      {
         value = "2109456";
         type = "String";
      }
   }
   element CH3_YN1_L.s1
   {
      datum baseAddress
      {
         value = "2109744";
         type = "String";
      }
   }
   element CH4_YN3_U.s1
   {
      datum baseAddress
      {
         value = "2109488";
         type = "String";
      }
   }
   element CH4_THRESH.s1
   {
      datum baseAddress
      {
         value = "2109680";
         type = "String";
      }
   }
   element CH3_YN3_MU.s1
   {
      datum baseAddress
      {
         value = "2109840";
         type = "String";
      }
   }
   element CH1_YN2_MU.s1
   {
      datum baseAddress
      {
         value = "2110352";
         type = "String";
      }
   }
   element CH1_YN1_MU.s1
   {
      datum baseAddress
      {
         value = "2110416";
         type = "String";
      }
   }
   element CH4_YN1_L.s1
   {
      datum baseAddress
      {
         value = "2109568";
         type = "String";
      }
   }
   element MENU_DOWN.s1
   {
      datum baseAddress
      {
         value = "2110816";
         type = "String";
      }
   }
   element CH1_YN2_U.s1
   {
      datum baseAddress
      {
         value = "2110368";
         type = "String";
      }
   }
   element CH1_TIMER_RST.s1
   {
      datum baseAddress
      {
         value = "2110512";
         type = "String";
      }
   }
   element CH0_YN1_L.s1
   {
      datum baseAddress
      {
         value = "2110720";
         type = "String";
      }
   }
   element CH4_PEAK_FOUND.s1
   {
      datum baseAddress
      {
         value = "2109648";
         type = "String";
      }
   }
   element CH2_YN2_ML.s1
   {
      datum baseAddress
      {
         value = "2110064";
         type = "String";
      }
   }
   element CH1_YN3_L.s1
   {
      datum baseAddress
      {
         value = "2110256";
         type = "String";
      }
   }
   element CH4_YN2_U.s1
   {
      datum baseAddress
      {
         value = "2109552";
         type = "String";
      }
   }
   element CH4_YN1_ML.s1
   {
      datum baseAddress
      {
         value = "2109584";
         type = "String";
      }
   }
   element CH1_TIME.s1
   {
      datum baseAddress
      {
         value = "2110448";
         type = "String";
      }
   }
   element CH4_YN3_MU.s1
   {
      datum baseAddress
      {
         value = "2109472";
         type = "String";
      }
   }
   element CH1_PEAK_FOUND.s1
   {
      datum baseAddress
      {
         value = "2110464";
         type = "String";
      }
   }
   element DETECTOR_ON.s1
   {
      datum baseAddress
      {
         value = "2110832";
         type = "String";
      }
   }
   element CH3_PEAK_FOUND.s1
   {
      datum baseAddress
      {
         value = "2109920";
         type = "String";
      }
   }
   element CH2_RD_PEAK.s1
   {
      datum baseAddress
      {
         value = "2110208";
         type = "String";
      }
   }
   element CH1_THRESH.s1
   {
      datum baseAddress
      {
         value = "2110496";
         type = "String";
      }
   }
   element CH0_YN3_U.s1
   {
      datum baseAddress
      {
         value = "2110528";
         type = "String";
      }
   }
   element CH0_YN1_U.s1
   {
      datum baseAddress
      {
         value = "2110672";
         type = "String";
      }
   }
   element CH2_YN3_ML.s1
   {
      datum baseAddress
      {
         value = "2110000";
         type = "String";
      }
   }
   element FIFO_ADC_DATA.s1
   {
      datum baseAddress
      {
         value = "2110912";
         type = "String";
      }
   }
   element CH4_YN1_U.s1
   {
      datum baseAddress
      {
         value = "2109616";
         type = "String";
      }
   }
   element CH3_RD_PEAK.s1
   {
      datum baseAddress
      {
         value = "2109936";
         type = "String";
      }
   }
   element CH3_YN1_U.s1
   {
      datum baseAddress
      {
         value = "2109904";
         type = "String";
      }
   }
   element CH1_YN3_MU.s1
   {
      datum baseAddress
      {
         value = "2110288";
         type = "String";
      }
   }
   element CH3_TIMER_RST.s1
   {
      datum baseAddress
      {
         value = "2109968";
         type = "String";
      }
   }
   element CH1_YN3_U.s1
   {
      datum baseAddress
      {
         value = "2110304";
         type = "String";
      }
   }
   element CH2_TIMER_RST.s1
   {
      datum baseAddress
      {
         value = "2110240";
         type = "String";
      }
   }
   element CH0_YN1_MU.s1
   {
      datum baseAddress
      {
         value = "2110688";
         type = "String";
      }
   }
   element CH2_YN1_L.s1
   {
      datum baseAddress
      {
         value = "2110112";
         type = "String";
      }
   }
   element CH4_YN2_ML.s1
   {
      datum baseAddress
      {
         value = "2109520";
         type = "String";
      }
   }
   element CH2_YN2_U.s1
   {
      datum baseAddress
      {
         value = "2110096";
         type = "String";
      }
   }
   element CH2_YN1_MU.s1
   {
      datum baseAddress
      {
         value = "2110144";
         type = "String";
      }
   }
   element MENU.s1
   {
      datum baseAddress
      {
         value = "2110784";
         type = "String";
      }
   }
   element FIFO_ADC_DATA_VALID.s1
   {
      datum baseAddress
      {
         value = "2110896";
         type = "String";
      }
   }
   element CH3_YN2_MU.s1
   {
      datum baseAddress
      {
         value = "2109776";
         type = "String";
      }
   }
   element CH1_YN1_ML.s1
   {
      datum baseAddress
      {
         value = "2110400";
         type = "String";
      }
   }
   element CH3_YN3_U.s1
   {
      datum baseAddress
      {
         value = "2109824";
         type = "String";
      }
   }
   element CH4_TIMER_RST.s1
   {
      datum baseAddress
      {
         value = "2109696";
         type = "String";
      }
   }
   element CH0_YN3_ML.s1
   {
      datum baseAddress
      {
         value = "2110560";
         type = "String";
      }
   }
   element CH3_YN2_L.s1
   {
      datum baseAddress
      {
         value = "2109808";
         type = "String";
      }
   }
   element CH2_YN1_ML.s1
   {
      datum baseAddress
      {
         value = "2110128";
         type = "String";
      }
   }
   element CH2_YN2_L.s1
   {
      datum baseAddress
      {
         value = "2110048";
         type = "String";
      }
   }
   element CH2_PEAK_FOUND.s1
   {
      datum baseAddress
      {
         value = "2110192";
         type = "String";
      }
   }
   element CH3_THRESH.s1
   {
      datum baseAddress
      {
         value = "2109952";
         type = "String";
      }
   }
   element tristate_bridge_ssram
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element tristate_bridge_ssram_pinSharer
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element SSRAM.uas
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="EP2C70F896C6" />
 <parameter name="deviceFamily" value="Cyclone II" />
 <parameter name="deviceSpeedGrade" value="6" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="SYSTEMV3.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="1" />
 <parameter name="timeStamp" value="1445554337602" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="CLK.clk_in" type="clock" dir="end" />
 <interface name="reset" internal="CLK.clk_in_reset" type="reset" dir="end" />
 <interface name="lcd" internal="LCD.external" type="conduit" dir="end" />
 <interface
   name="adc_on"
   internal="ADC_ON.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="fifo_adc_data"
   internal="FIFO_ADC_DATA.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="fifo_adc_data_valid"
   internal="FIFO_ADC_DATA_VALID.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="fifo_rst"
   internal="FIFO_RST.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="subtractor_on"
   internal="SUBTRACTOR_ON.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch0_timer_rst"
   internal="CH0_TIMER_RST.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="detector_on"
   internal="DETECTOR_ON.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="menu"
   internal="MENU.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="menu_up"
   internal="MENU_UP.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="menu_down"
   internal="MENU_DOWN.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch0_thresh"
   internal="CH0_THRESH.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch0_rd_peak"
   internal="CH0_RD_PEAK.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch0_peak_found"
   internal="CH0_PEAK_FOUND.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch0_yn1_u"
   internal="CH0_YN1_U.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch0_yn1_mu"
   internal="CH0_YN1_MU.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch0_yn1_ml"
   internal="CH0_YN1_ML.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch0_yn1_l"
   internal="CH0_YN1_L.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch0_time"
   internal="CH0_TIME.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch0_yn2_l"
   internal="CH0_YN2_L.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch0_yn2_ml"
   internal="CH0_YN2_ML.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch0_yn2_mu"
   internal="CH0_YN2_MU.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch0_yn2_u"
   internal="CH0_YN2_U.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch0_yn3_u"
   internal="CH0_YN3_U.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch0_yn3_mu"
   internal="CH0_YN3_MU.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch0_yn3_ml"
   internal="CH0_YN3_ML.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch0_yn3_l"
   internal="CH0_YN3_L.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch1_timer_rst"
   internal="CH1_TIMER_RST.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch1_thresh"
   internal="CH1_THRESH.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch1_rd_peak"
   internal="CH1_RD_PEAK.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch1_peak_found"
   internal="CH1_PEAK_FOUND.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch1_time"
   internal="CH1_TIME.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch1_yn1_u"
   internal="CH1_YN1_U.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch1_yn1_mu"
   internal="CH1_YN1_MU.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch1_yn1_ml"
   internal="CH1_YN1_ML.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch1_yn1_l"
   internal="CH1_YN1_L.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch1_yn2_u"
   internal="CH1_YN2_U.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch1_yn2_mu"
   internal="CH1_YN2_MU.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch1_yn2_ml"
   internal="CH1_YN2_ML.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch1_yn2_l"
   internal="CH1_YN2_L.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch1_yn3_u"
   internal="CH1_YN3_U.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch1_yn3_mu"
   internal="CH1_YN3_MU.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch1_yn3_ml"
   internal="CH1_YN3_ML.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch1_yn3_l"
   internal="CH1_YN3_L.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch2_timer_rst"
   internal="CH2_TIMER_RST.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch2_thresh"
   internal="CH2_THRESH.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch2_rd_peak"
   internal="CH2_RD_PEAK.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch2_peak_found"
   internal="CH2_PEAK_FOUND.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch2_time"
   internal="CH2_TIME.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch2_yn1_u"
   internal="CH2_YN1_U.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch2_yn1_mu"
   internal="CH2_YN1_MU.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch2_yn1_ml"
   internal="CH2_YN1_ML.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch2_yn1_l"
   internal="CH2_YN1_L.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch2_yn2_u"
   internal="CH2_YN2_U.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch2_yn2_mu"
   internal="CH2_YN2_MU.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch2_yn2_ml"
   internal="CH2_YN2_ML.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch2_yn2_l"
   internal="CH2_YN2_L.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch2_yn3_u"
   internal="CH2_YN3_U.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch2_yn3_mu"
   internal="CH2_YN3_MU.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch2_yn3_ml"
   internal="CH2_YN3_ML.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch2_yn3_l"
   internal="CH2_YN3_L.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch3_yn3_l"
   internal="CH3_YN3_L.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch3_yn3_ml"
   internal="CH3_YN3_ML.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch3_yn3_mu"
   internal="CH3_YN3_MU.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch3_yn3_u"
   internal="CH3_YN3_U.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch3_yn2_l"
   internal="CH3_YN2_L.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch3_yn2_ml"
   internal="CH3_YN2_ML.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch3_yn2_mu"
   internal="CH3_YN2_MU.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch3_yn2_u"
   internal="CH3_YN2_U.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch3_yn1_l"
   internal="CH3_YN1_L.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch3_yn1_ml"
   internal="CH3_YN1_ML.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch3_yn1_mu"
   internal="CH3_YN1_MU.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch3_yn1_u"
   internal="CH3_YN1_U.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch3_time"
   internal="CH3_TIME.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch3_timer_rst"
   internal="CH3_TIMER_RST.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch3_thresh"
   internal="CH3_THRESH.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch3_rd_peak"
   internal="CH3_RD_PEAK.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch3_peak_found"
   internal="CH3_PEAK_FOUND.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch4_yn3_l"
   internal="CH4_YN3_L.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch4_yn3_ml"
   internal="CH4_YN3_ML.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch4_yn3_mu"
   internal="CH4_YN3_MU.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch4_yn3_u"
   internal="CH4_YN3_U.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch4_yn2_l"
   internal="CH4_YN2_L.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch4_yn2_ml"
   internal="CH4_YN2_ML.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch4_yn2_mu"
   internal="CH4_YN2_MU.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch4_yn2_u"
   internal="CH4_YN2_U.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch4_yn1_l"
   internal="CH4_YN1_L.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch4_yn1_ml"
   internal="CH4_YN1_ML.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch4_yn1_mu"
   internal="CH4_YN1_MU.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch4_yn1_u"
   internal="CH4_YN1_U.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch4_time"
   internal="CH4_TIME.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch4_peak_found"
   internal="CH4_PEAK_FOUND.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch4_timer_rst"
   internal="CH4_TIMER_RST.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch4_thresh"
   internal="CH4_THRESH.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="ch4_rd_peak"
   internal="CH4_RD_PEAK.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="tristate_bridge_ssram"
   internal="tristate_bridge_ssram.out"
   type="conduit"
   dir="end" />
 <module kind="clock_source" version="13.0" enabled="1" name="CLK">
  <parameter name="clockFrequency" value="70000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module kind="altera_nios2_qsys" version="13.0" enabled="1" name="NIOS_CPU">
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_preciseSlaveAccessErrorException" value="false" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="setting_preciseDivisionErrorException" value="false" />
  <parameter name="setting_performanceCounter" value="false" />
  <parameter name="setting_illegalMemAccessDetection" value="false" />
  <parameter name="setting_illegalInstructionsTrap" value="false" />
  <parameter name="setting_fullWaveformSignals" value="false" />
  <parameter name="setting_extraExceptionInfo" value="false" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_debugSimGen" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="setting_bhtIndexPcOnly" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_allowFullAddressRange" value="false" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_activateModelChecker" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="muldiv_divider" value="true" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="manuallyAssignCpuID" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_embeddedPLL" value="true" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="dcache_omitDataMaster" value="false" />
  <parameter name="cpuReset" value="false" />
  <parameter name="is_hardcopy_compatible" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="resetOffset" value="0" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="cpuID" value="0" />
  <parameter name="cpuID_stored" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="resetSlave" value="RAM.s1" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="exceptionSlave" value="RAM.s1" />
  <parameter name="breakSlave">NIOS_CPU.jtag_debug_module</parameter>
  <parameter name="setting_perfCounterWidth" value="32" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="setting_branchPredictionType" value="Automatic" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="muldiv_multiplierType" value="EmbeddedMulFast" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="impl" value="Tiny" />
  <parameter name="icache_size" value="4096" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="debug_level" value="Level1" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="dcache_lineSize" value="32" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instAddrWidth" value="22" />
  <parameter name="dataAddrWidth" value="22" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="instSlaveMapParam"><![CDATA[<address-map><slave name='SSRAM.uas' start='0x0' end='0x200000' /><slave name='RAM.s1' start='0x200000' end='0x202000' /><slave name='NIOS_CPU.jtag_debug_module' start='0x202800' end='0x203000' /></address-map>]]></parameter>
  <parameter name="dataSlaveMapParam"><![CDATA[<address-map><slave name='SSRAM.uas' start='0x0' end='0x200000' /><slave name='RAM.s1' start='0x200000' end='0x202000' /><slave name='NIOS_CPU.jtag_debug_module' start='0x202800' end='0x203000' /><slave name='CH4_YN3_L.s1' start='0x203000' end='0x203010' /><slave name='CH4_YN3_ML.s1' start='0x203010' end='0x203020' /><slave name='CH4_YN3_MU.s1' start='0x203020' end='0x203030' /><slave name='CH4_YN3_U.s1' start='0x203030' end='0x203040' /><slave name='CH4_YN2_L.s1' start='0x203040' end='0x203050' /><slave name='CH4_YN2_ML.s1' start='0x203050' end='0x203060' /><slave name='CH4_YN2_MU.s1' start='0x203060' end='0x203070' /><slave name='CH4_YN2_U.s1' start='0x203070' end='0x203080' /><slave name='CH4_YN1_L.s1' start='0x203080' end='0x203090' /><slave name='CH4_YN1_ML.s1' start='0x203090' end='0x2030A0' /><slave name='CH4_YN1_MU.s1' start='0x2030A0' end='0x2030B0' /><slave name='CH4_YN1_U.s1' start='0x2030B0' end='0x2030C0' /><slave name='CH4_TIME.s1' start='0x2030C0' end='0x2030D0' /><slave name='CH4_PEAK_FOUND.s1' start='0x2030D0' end='0x2030E0' /><slave name='CH4_RD_PEAK.s1' start='0x2030E0' end='0x2030F0' /><slave name='CH4_THRESH.s1' start='0x2030F0' end='0x203100' /><slave name='CH4_TIMER_RST.s1' start='0x203100' end='0x203110' /><slave name='CH3_YN1_ML.s1' start='0x203110' end='0x203120' /><slave name='CH3_YN1_MU.s1' start='0x203120' end='0x203130' /><slave name='CH3_YN1_L.s1' start='0x203130' end='0x203140' /><slave name='CH3_YN2_U.s1' start='0x203140' end='0x203150' /><slave name='CH3_YN2_MU.s1' start='0x203150' end='0x203160' /><slave name='CH3_YN2_ML.s1' start='0x203160' end='0x203170' /><slave name='CH3_YN2_L.s1' start='0x203170' end='0x203180' /><slave name='CH3_YN3_U.s1' start='0x203180' end='0x203190' /><slave name='CH3_YN3_MU.s1' start='0x203190' end='0x2031A0' /><slave name='CH3_YN3_ML.s1' start='0x2031A0' end='0x2031B0' /><slave name='CH3_YN3_L.s1' start='0x2031B0' end='0x2031C0' /><slave name='CH3_TIME.s1' start='0x2031C0' end='0x2031D0' /><slave name='CH3_YN1_U.s1' start='0x2031D0' end='0x2031E0' /><slave name='CH3_PEAK_FOUND.s1' start='0x2031E0' end='0x2031F0' /><slave name='CH3_RD_PEAK.s1' start='0x2031F0' end='0x203200' /><slave name='CH3_THRESH.s1' start='0x203200' end='0x203210' /><slave name='CH3_TIMER_RST.s1' start='0x203210' end='0x203220' /><slave name='CH2_YN3_L.s1' start='0x203220' end='0x203230' /><slave name='CH2_YN3_ML.s1' start='0x203230' end='0x203240' /><slave name='CH2_YN3_MU.s1' start='0x203240' end='0x203250' /><slave name='CH2_YN3_U.s1' start='0x203250' end='0x203260' /><slave name='CH2_YN2_L.s1' start='0x203260' end='0x203270' /><slave name='CH2_YN2_ML.s1' start='0x203270' end='0x203280' /><slave name='CH2_YN2_MU.s1' start='0x203280' end='0x203290' /><slave name='CH2_YN2_U.s1' start='0x203290' end='0x2032A0' /><slave name='CH2_YN1_L.s1' start='0x2032A0' end='0x2032B0' /><slave name='CH2_YN1_ML.s1' start='0x2032B0' end='0x2032C0' /><slave name='CH2_YN1_MU.s1' start='0x2032C0' end='0x2032D0' /><slave name='CH2_YN1_U.s1' start='0x2032D0' end='0x2032E0' /><slave name='CH2_TIME.s1' start='0x2032E0' end='0x2032F0' /><slave name='CH2_PEAK_FOUND.s1' start='0x2032F0' end='0x203300' /><slave name='CH2_RD_PEAK.s1' start='0x203300' end='0x203310' /><slave name='CH2_THRESH.s1' start='0x203310' end='0x203320' /><slave name='CH2_TIMER_RST.s1' start='0x203320' end='0x203330' /><slave name='CH1_YN3_L.s1' start='0x203330' end='0x203340' /><slave name='CH1_YN3_ML.s1' start='0x203340' end='0x203350' /><slave name='CH1_YN3_MU.s1' start='0x203350' end='0x203360' /><slave name='CH1_YN3_U.s1' start='0x203360' end='0x203370' /><slave name='CH1_YN2_L.s1' start='0x203370' end='0x203380' /><slave name='CH1_YN2_ML.s1' start='0x203380' end='0x203390' /><slave name='CH1_YN2_MU.s1' start='0x203390' end='0x2033A0' /><slave name='CH1_YN2_U.s1' start='0x2033A0' end='0x2033B0' /><slave name='CH1_YN1_L.s1' start='0x2033B0' end='0x2033C0' /><slave name='CH1_YN1_ML.s1' start='0x2033C0' end='0x2033D0' /><slave name='CH1_YN1_MU.s1' start='0x2033D0' end='0x2033E0' /><slave name='CH1_YN1_U.s1' start='0x2033E0' end='0x2033F0' /><slave name='CH1_TIME.s1' start='0x2033F0' end='0x203400' /><slave name='CH1_PEAK_FOUND.s1' start='0x203400' end='0x203410' /><slave name='CH1_RD_PEAK.s1' start='0x203410' end='0x203420' /><slave name='CH1_THRESH.s1' start='0x203420' end='0x203430' /><slave name='CH1_TIMER_RST.s1' start='0x203430' end='0x203440' /><slave name='CH0_YN3_U.s1' start='0x203440' end='0x203450' /><slave name='CH0_YN3_MU.s1' start='0x203450' end='0x203460' /><slave name='CH0_YN3_ML.s1' start='0x203460' end='0x203470' /><slave name='CH0_YN3_L.s1' start='0x203470' end='0x203480' /><slave name='CH0_YN2_L.s1' start='0x203480' end='0x203490' /><slave name='CH0_YN2_U.s1' start='0x203490' end='0x2034A0' /><slave name='CH0_YN2_ML.s1' start='0x2034A0' end='0x2034B0' /><slave name='CH0_YN2_MU.s1' start='0x2034B0' end='0x2034C0' /><slave name='CH0_TIME.s1' start='0x2034C0' end='0x2034D0' /><slave name='CH0_YN1_U.s1' start='0x2034D0' end='0x2034E0' /><slave name='CH0_YN1_MU.s1' start='0x2034E0' end='0x2034F0' /><slave name='CH0_YN1_ML.s1' start='0x2034F0' end='0x203500' /><slave name='CH0_YN1_L.s1' start='0x203500' end='0x203510' /><slave name='CH0_PEAK_FOUND.s1' start='0x203510' end='0x203520' /><slave name='CH0_RD_PEAK.s1' start='0x203520' end='0x203530' /><slave name='CH0_THRESH.s1' start='0x203530' end='0x203540' /><slave name='MENU.s1' start='0x203540' end='0x203550' /><slave name='MENU_UP.s1' start='0x203550' end='0x203560' /><slave name='MENU_DOWN.s1' start='0x203560' end='0x203570' /><slave name='DETECTOR_ON.s1' start='0x203570' end='0x203580' /><slave name='CH0_TIMER_RST.s1' start='0x203580' end='0x203590' /><slave name='SUBTRACTOR_ON.s1' start='0x203590' end='0x2035A0' /><slave name='FIFO_RST.s1' start='0x2035A0' end='0x2035B0' /><slave name='FIFO_ADC_DATA_VALID.s1' start='0x2035B0' end='0x2035C0' /><slave name='FIFO_ADC_DATA.s1' start='0x2035C0' end='0x2035D0' /><slave name='ADC_ON.s1' start='0x2035D0' end='0x2035E0' /><slave name='LCD.control_slave' start='0x2035E0' end='0x2035F0' /><slave name='JTAG_UART.avalon_jtag_slave' start='0x2035F0' end='0x2035F8' /></address-map>]]></parameter>
  <parameter name="clockFrequency" value="70000000" />
  <parameter name="deviceFamilyName" value="Cyclone II" />
  <parameter name="internalIrqMaskSystemInfo" value="1" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="deviceFeaturesSystemInfo">ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 0 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 1 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 0 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 1 HAS_JITTER_SUPPORT 0 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 1 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 0 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 0 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 1 HAS_SPLIT_IO_SUPPORT 0 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 0 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 1 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 1 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 1 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 0 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 1 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 1 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 0 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 0 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 0 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 0 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0</parameter>
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
 </module>
 <module
   kind="altera_avalon_onchip_memory2"
   version="13.0.1.99.2"
   enabled="1"
   name="RAM">
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="dataWidth" value="32" />
  <parameter name="dualPort" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="8192" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="autoInitializationFileName" value="$${FILENAME}_RAM" />
  <parameter name="deviceFamily" value="Cyclone II" />
  <parameter name="deviceFeatures">ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 0 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 1 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 0 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 1 HAS_JITTER_SUPPORT 0 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 1 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 0 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 0 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 1 HAS_SPLIT_IO_SUPPORT 0 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 0 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 1 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 1 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 1 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 0 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 1 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 1 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 0 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 0 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 0 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 0 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0</parameter>
 </module>
 <module
   kind="altera_avalon_jtag_uart"
   version="13.0.1.99.2"
   enabled="1"
   name="JTAG_UART">
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="readBufferDepth" value="64" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="simInteractiveOptions">NO_INTERACTIVE_WINDOWS</parameter>
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="avalonSpec" value="2.0" />
 </module>
 <module
   kind="altera_avalon_lcd_16207"
   version="13.0.1.99.2"
   enabled="1"
   name="LCD" />
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="ADC_ON">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="FIFO_ADC_DATA">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="16" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="FIFO_ADC_DATA_VALID">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="FIFO_RST">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="SUBTRACTOR_ON">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH0_TIMER_RST">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="DETECTOR_ON">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="MENU">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="MENU_UP">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="MENU_DOWN">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH0_THRESH">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="24" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH0_RD_PEAK">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH0_PEAK_FOUND">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH0_YN1_U">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="14" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH0_YN1_MU">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH0_YN1_ML">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH0_YN1_L">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH0_TIME">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="14" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH0_YN2_U">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="14" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH0_YN2_MU">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH0_YN2_ML">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH0_YN2_L">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH0_YN3_U">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="14" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH0_YN3_MU">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH0_YN3_ML">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH0_YN3_L">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH1_TIMER_RST">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH1_THRESH">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="24" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH1_RD_PEAK">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH1_PEAK_FOUND">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH1_YN1_U">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="14" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH1_YN1_MU">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH1_YN1_ML">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH1_YN1_L">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH1_YN2_U">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="14" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH1_YN2_MU">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH1_YN2_ML">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH1_YN2_L">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH1_YN3_U">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="14" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH1_YN3_MU">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH1_YN3_ML">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH1_YN3_L">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH1_TIME">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="14" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH2_TIMER_RST">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH2_THRESH">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="24" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH2_RD_PEAK">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH2_PEAK_FOUND">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH2_TIME">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="14" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH2_YN1_U">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="14" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH2_YN1_MU">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH2_YN1_ML">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH2_YN1_L">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH2_YN2_U">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="14" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH2_YN2_MU">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH2_YN2_ML">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH2_YN2_L">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH2_YN3_U">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="14" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH2_YN3_MU">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH2_YN3_ML">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH2_YN3_L">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH3_TIMER_RST">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH3_THRESH">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="24" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH3_RD_PEAK">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH3_PEAK_FOUND">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH3_TIME">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="14" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH3_YN1_U">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="14" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH3_YN1_MU">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH3_YN1_ML">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH3_YN1_L">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH3_YN2_U">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="14" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH3_YN2_MU">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH3_YN2_ML">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH3_YN2_L">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH3_YN3_U">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="14" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH3_YN3_MU">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH3_YN3_ML">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH3_YN3_L">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH4_TIMER_RST">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH4_THRESH">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="24" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH4_RD_PEAK">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH4_PEAK_FOUND">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH4_TIME">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="14" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH4_YN1_U">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="14" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH4_YN1_MU">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH4_YN1_ML">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH4_YN1_L">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH4_YN2_U">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="14" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH4_YN2_MU">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH4_YN2_ML">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH4_YN2_L">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH4_YN3_U">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="14" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH4_YN3_MU">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH4_YN3_ML">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.0.1.99.2"
   enabled="1"
   name="CH4_YN3_L">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="70000000" />
 </module>
 <module
   kind="altera_generic_tristate_controller"
   version="13.0"
   enabled="1"
   name="SSRAM">
  <parameter name="TCM_ADDRESS_W" value="21" />
  <parameter name="TCM_DATA_W" value="32" />
  <parameter name="TCM_BYTEENABLE_W" value="4" />
  <parameter name="TCM_READ_WAIT" value="0" />
  <parameter name="TCM_WRITE_WAIT" value="0" />
  <parameter name="TCM_SETUP_WAIT" value="0" />
  <parameter name="TCM_DATA_HOLD" value="0" />
  <parameter name="TCM_MAX_PENDING_READ_TRANSACTIONS" value="5" />
  <parameter name="TCM_TURNAROUND_TIME" value="2" />
  <parameter name="TCM_TIMING_UNITS" value="1" />
  <parameter name="TCM_READLATENCY" value="4" />
  <parameter name="TCM_SYMBOLS_PER_WORD" value="4" />
  <parameter name="USE_READDATA" value="1" />
  <parameter name="USE_WRITEDATA" value="1" />
  <parameter name="USE_READ" value="0" />
  <parameter name="USE_WRITE" value="1" />
  <parameter name="USE_BEGINTRANSFER" value="1" />
  <parameter name="USE_BYTEENABLE" value="1" />
  <parameter name="USE_CHIPSELECT" value="1" />
  <parameter name="USE_LOCK" value="0" />
  <parameter name="USE_ADDRESS" value="1" />
  <parameter name="USE_WAITREQUEST" value="0" />
  <parameter name="USE_WRITEBYTEENABLE" value="0" />
  <parameter name="USE_OUTPUTENABLE" value="1" />
  <parameter name="USE_RESETREQUEST" value="0" />
  <parameter name="USE_IRQ" value="0" />
  <parameter name="USE_RESET_OUTPUT" value="1" />
  <parameter name="ACTIVE_LOW_READ" value="0" />
  <parameter name="ACTIVE_LOW_LOCK" value="0" />
  <parameter name="ACTIVE_LOW_WRITE" value="1" />
  <parameter name="ACTIVE_LOW_CHIPSELECT" value="1" />
  <parameter name="ACTIVE_LOW_BYTEENABLE" value="1" />
  <parameter name="ACTIVE_LOW_OUTPUTENABLE" value="1" />
  <parameter name="ACTIVE_LOW_WRITEBYTEENABLE" value="0" />
  <parameter name="ACTIVE_LOW_WAITREQUEST" value="0" />
  <parameter name="ACTIVE_LOW_BEGINTRANSFER" value="1" />
  <parameter name="ACTIVE_LOW_RESETREQUEST" value="0" />
  <parameter name="ACTIVE_LOW_IRQ" value="0" />
  <parameter name="ACTIVE_LOW_RESET_OUTPUT" value="1" />
  <parameter name="CHIPSELECT_THROUGH_READLATENCY" value="1" />
  <parameter name="IS_MEMORY_DEVICE" value="1" />
  <parameter name="MODULE_ASSIGNMENT_KEYS">embeddedsw.configuration.hwClassnameDriverSupportList,embeddedsw.CMacro.SRAM_MEMORY_SIZE,embeddedsw.CMacro.SRAM_MEMORY_UNITS,embeddedsw.CMacro.SSRAM_DATA_WIDTH,embeddedsw.CMacro.SSRAM_READ_LATENCY,embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH,embeddedsw.memoryInfo.HAS_BYTE_LANE,embeddedsw.memoryInfo.GENERATE_DAT_SYM,embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR</parameter>
  <parameter name="MODULE_ASSIGNMENT_VALUES">altera_avalon_lan91c111:altera_avalon_cfi_flash,2,1048576,32,2,32,1,1,SIM_DIR</parameter>
  <parameter name="INTERFACE_ASSIGNMENT_KEYS">embeddedsw.configuration.isMemoryDevice</parameter>
  <parameter name="INTERFACE_ASSIGNMENT_VALUES" value="1" />
  <parameter name="CLOCK_RATE" value="70000000" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_TRISTATECONDUIT_MASTERS" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_DEVICE" value="EP2C70F896C6" />
 </module>
 <module
   kind="altera_tristate_conduit_pin_sharer"
   version="13.0"
   enabled="1"
   name="tristate_bridge_ssram_pinSharer">
  <parameter name="INTERFACE_INFO"><![CDATA[<info><slave name="tcs0"><master name="SSRAM.tcm"><pin role="" width="1" type="Invalid" output_name="" output_enable_name="" input_name="" /><pin role="begintransfer_n" width="1" type="Output" output_name="tcm_begintransfer_n_out" output_enable_name="" input_name="" /><pin role="address" width="21" type="Output" output_name="tcm_address_out" output_enable_name="" input_name="" /><pin role="write_n" width="1" type="Output" output_name="tcm_write_n_out" output_enable_name="" input_name="" /><pin role="byteenable_n" width="4" type="Output" output_name="tcm_byteenable_n_out" output_enable_name="" input_name="" /><pin role="data" width="32" type="Bidirectional" output_name="tcm_data_out" output_enable_name="tcm_data_outen" input_name="tcm_data_in" /><pin role="outputenable_n" width="1" type="Output" output_name="tcm_outputenable_n_out" output_enable_name="" input_name="" /><pin role="reset_n" width="1" type="Output" output_name="tcm_reset_n_out" output_enable_name="" input_name="" /><pin role="chipselect_n" width="1" type="Output" output_name="tcm_chipselect_n_out" output_enable_name="" input_name="" /></master></slave></info>]]></parameter>
  <parameter name="NUM_INTERFACES" value="1" />
  <parameter name="MODULE_ORIGIN_LIST">SSRAM.tcm,SSRAM.tcm,SSRAM.tcm,SSRAM.tcm,SSRAM.tcm,SSRAM.tcm,SSRAM.tcm,SSRAM.tcm</parameter>
  <parameter name="SIGNAL_ORIGIN_LIST">chipselect_n,byteenable_n,outputenable_n,write_n,data,address,reset_n,begintransfer_n</parameter>
  <parameter name="SHARED_SIGNAL_LIST">chipenable1_n_to_the_ssram,bw_n_to_the_ssram,outputenable_n_to_the_ssram,bwe_n_to_the_ssram,data_to_and_from_the_ssram,address_to_the_ssram,reset_n_to_the_ssram,adsc_n_to_the_ssram</parameter>
  <parameter name="AUTO_CLK_CLOCK_RATE" value="70000000" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_TRISTATECONDUIT_MASTERS"><![CDATA[<info><slave name="tcs0"><master name="SSRAM.tcm"><port role="write_n_out" direction="output" width="1" /><port role="begintransfer_n_out" direction="output" width="1" /><port role="chipselect_n_out" direction="output" width="1" /><port role="outputenable_n_out" direction="output" width="1" /><port role="reset_n_out" direction="output" width="1" /><port role="request" direction="output" width="1" /><port role="grant" direction="input" width="1" /><port role="address_out" direction="output" width="21" /><port role="byteenable_n_out" direction="output" width="4" /><port role="data_out" direction="output" width="32" /><port role="data_outen" direction="output" width="1" /><port role="data_in" direction="input" width="32" /></master></slave></info>]]></parameter>
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
  <parameter name="AUTO_DEVICE" value="EP2C70F896C6" />
 </module>
 <module
   kind="altera_tristate_conduit_bridge"
   version="13.0"
   enabled="1"
   name="tristate_bridge_ssram">
  <parameter name="INTERFACE_INFO"><![CDATA[<info><slave name="tcs"><master name="tristate_bridge_ssram_pinSharer.tcm"><pin role="chipenable1_n_to_the_ssram" width="1" type="Output" output_name="chipenable1_n_to_the_ssram" output_enable_name="" input_name="" /><pin role="" width="1" type="Invalid" output_name="" output_enable_name="" input_name="" /><pin role="data_to_and_from_the_ssram" width="32" type="Bidirectional" output_name="data_to_and_from_the_ssram" output_enable_name="data_to_and_from_the_ssram_outen" input_name="data_to_and_from_the_ssram_in" /><pin role="outputenable_n_to_the_ssram" width="1" type="Output" output_name="outputenable_n_to_the_ssram" output_enable_name="" input_name="" /><pin role="address_to_the_ssram" width="21" type="Output" output_name="address_to_the_ssram" output_enable_name="" input_name="" /><pin role="bw_n_to_the_ssram" width="4" type="Output" output_name="bw_n_to_the_ssram" output_enable_name="" input_name="" /><pin role="reset_n_to_the_ssram" width="1" type="Output" output_name="reset_n_to_the_ssram" output_enable_name="" input_name="" /><pin role="adsc_n_to_the_ssram" width="1" type="Output" output_name="adsc_n_to_the_ssram" output_enable_name="" input_name="" /><pin role="bwe_n_to_the_ssram" width="1" type="Output" output_name="bwe_n_to_the_ssram" output_enable_name="" input_name="" /></master></slave></info>]]></parameter>
  <parameter name="AUTO_CLK_CLOCK_RATE" value="70000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone II" />
 </module>
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.instruction_master"
   end="NIOS_CPU.jtag_debug_module">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00202800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="NIOS_CPU.jtag_debug_module">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00202800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="interrupt"
   version="13.0"
   start="NIOS_CPU.d_irq"
   end="JTAG_UART.irq">
  <parameter name="irqNumber" value="0" />
 </connection>
 <connection
   kind="clock"
   version="13.0"
   start="CLK.clk"
   end="FIFO_ADC_DATA_VALID.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="FIFO_ADC_DATA.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="ADC_ON.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="LCD.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="NIOS_CPU.reset_n" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="JTAG_UART.reset" />
 <connection kind="reset" version="13.0" start="CLK.clk_reset" end="LCD.reset" />
 <connection kind="reset" version="13.0" start="CLK.clk_reset" end="ADC_ON.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="FIFO_ADC_DATA_VALID.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="JTAG_UART.avalon_jtag_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x002035f0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="LCD.control_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x002035e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="ADC_ON.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x002035d0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="FIFO_ADC_DATA.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x002035c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="FIFO_ADC_DATA_VALID.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x002035b0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="FIFO_ADC_DATA_VALID.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="ADC_ON.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="LCD.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="JTAG_UART.reset" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="FIFO_RST.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="FIFO_RST.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="FIFO_RST.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x002035a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="FIFO_RST.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="FIFO_ADC_DATA.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="FIFO_ADC_DATA.reset" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="SUBTRACTOR_ON.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="SUBTRACTOR_ON.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="SUBTRACTOR_ON.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="SUBTRACTOR_ON.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203590" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH0_TIMER_RST.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH0_TIMER_RST.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH0_TIMER_RST.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203580" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH0_TIMER_RST.reset" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="DETECTOR_ON.clk" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="DETECTOR_ON.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203570" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="DETECTOR_ON.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="DETECTOR_ON.reset" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="MENU_DOWN.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="MENU_DOWN.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="MENU_DOWN.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203560" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="MENU_DOWN.reset" />
 <connection kind="reset" version="13.0" start="CLK.clk_reset" end="MENU_UP.reset" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="MENU_UP.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="MENU_UP.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="MENU_UP.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203550" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="MENU.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203540" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="MENU.reset" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="MENU.clk" />
 <connection kind="reset" version="13.0" start="CLK.clk_reset" end="MENU.reset" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH0_THRESH.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH0_THRESH.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH0_THRESH.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH0_THRESH.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203530" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH0_RD_PEAK.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH0_RD_PEAK.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH0_RD_PEAK.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203520" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH0_RD_PEAK.reset" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH0_PEAK_FOUND.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH0_PEAK_FOUND.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH0_PEAK_FOUND.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH0_PEAK_FOUND.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203510" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH0_YN1_U.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH0_YN1_MU.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH0_YN1_ML.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH0_YN1_L.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH0_YN1_L.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH0_YN1_U.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH0_YN1_MU.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH0_YN1_MU.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH0_YN1_U.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH0_YN1_ML.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH0_YN1_ML.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH0_YN1_L.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH0_YN1_L.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203500" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH0_YN1_ML.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x002034f0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH0_YN1_MU.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x002034e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH0_YN1_U.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x002034d0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH0_TIME.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH0_TIME.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH0_TIME.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH0_TIME.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x002034c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH0_YN2_U.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH0_YN2_U.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH0_YN2_U.reset" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH0_YN2_MU.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH0_YN2_MU.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH0_YN2_MU.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH0_YN2_MU.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x002034b0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH0_YN2_ML.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH0_YN2_ML.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH0_YN2_ML.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x002034a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH0_YN2_ML.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH0_YN2_U.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203490" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH0_YN2_L.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH0_YN2_L.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203480" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH0_YN2_L.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH0_YN2_L.reset" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH0_YN3_L.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH0_YN3_L.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH0_YN3_L.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH0_YN3_L.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203470" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH0_YN3_ML.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203460" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH0_YN3_ML.reset" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH0_YN3_ML.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH0_YN3_ML.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH0_YN3_MU.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH0_YN3_MU.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203450" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH0_YN3_MU.reset" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH0_YN3_MU.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH0_YN3_U.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH0_YN3_U.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH0_YN3_U.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203440" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH0_YN3_U.reset" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH1_TIMER_RST.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH1_TIMER_RST.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH1_TIMER_RST.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH1_TIMER_RST.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203430" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH1_THRESH.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH1_RD_PEAK.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH1_THRESH.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203420" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH1_THRESH.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH1_RD_PEAK.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH1_RD_PEAK.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203410" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH1_RD_PEAK.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH1_THRESH.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH1_PEAK_FOUND.clk" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH1_PEAK_FOUND.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203400" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH1_TIME.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH1_PEAK_FOUND.reset" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH1_TIME.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH1_TIME.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH1_PEAK_FOUND.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH1_TIME.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x002033f0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH1_YN1_U.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x002033e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH1_YN1_U.reset" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH1_YN1_U.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH1_YN1_MU.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH1_YN1_MU.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH1_YN1_MU.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH1_YN1_U.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH1_YN1_MU.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x002033d0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH1_YN1_ML.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH1_YN1_ML.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x002033c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH1_YN1_ML.reset" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH1_YN1_ML.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH1_YN1_L.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH1_YN1_L.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH1_YN1_L.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x002033b0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH1_YN1_L.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH1_YN2_U.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH1_YN2_U.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x002033a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH1_YN2_U.reset" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH1_YN2_MU.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH1_YN2_MU.reset" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH1_YN2_U.clk" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH1_YN2_MU.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203390" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH1_YN2_MU.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH1_YN2_ML.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH1_YN2_ML.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203380" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH1_YN2_ML.reset" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH1_YN2_ML.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH1_YN2_L.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH1_YN2_L.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH1_YN2_L.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203370" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH1_YN2_L.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH1_YN3_U.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH1_YN3_U.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203360" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH1_YN3_U.reset" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH1_YN3_MU.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH1_YN3_MU.reset" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH1_YN3_U.clk" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH1_YN3_MU.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203350" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH1_YN3_MU.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH1_YN3_ML.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH1_YN3_ML.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203340" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH1_YN3_ML.reset" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH1_YN3_ML.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH1_YN3_L.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH1_YN3_L.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH1_YN3_L.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203330" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH1_YN3_L.reset" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH2_TIMER_RST.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH2_THRESH.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH2_RD_PEAK.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH2_PEAK_FOUND.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH2_TIME.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH2_YN1_U.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH2_YN1_MU.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH2_YN1_ML.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH2_YN1_L.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH2_YN2_U.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH2_YN2_ML.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH2_YN2_MU.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH2_YN2_L.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH2_YN3_U.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH2_YN3_MU.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH2_YN3_ML.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH2_YN3_L.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH2_YN3_ML.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH2_YN3_L.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH2_YN3_MU.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH2_YN3_U.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH2_YN2_L.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH2_YN2_ML.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH2_YN2_U.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH2_YN2_MU.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH2_TIMER_RST.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH2_THRESH.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH2_RD_PEAK.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH2_TIME.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH2_PEAK_FOUND.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH2_YN1_U.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH2_YN1_MU.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH2_YN1_ML.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH2_TIMER_RST.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203320" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH2_TIMER_RST.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH2_THRESH.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH2_THRESH.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203310" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH2_RD_PEAK.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203300" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH2_PEAK_FOUND.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH2_PEAK_FOUND.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x002032f0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH2_RD_PEAK.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH2_TIME.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH2_TIME.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x002032e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH2_YN1_U.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x002032d0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH2_YN1_U.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH2_YN1_MU.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x002032c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH2_YN1_ML.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH2_YN1_MU.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH2_YN1_ML.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x002032b0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH2_YN1_L.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x002032a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH2_YN1_L.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH2_YN2_U.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH2_YN2_U.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203290" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH2_YN2_MU.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203280" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH2_YN2_MU.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH2_YN2_ML.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH2_YN2_ML.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203270" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH2_YN2_L.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203260" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH2_YN3_U.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH2_YN3_U.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203250" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH2_YN2_L.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH2_YN3_MU.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH2_YN3_MU.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203240" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH2_YN3_ML.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203230" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH2_YN3_ML.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH2_YN3_L.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH2_YN3_L.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203220" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH3_TIMER_RST.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH3_THRESH.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH3_RD_PEAK.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH3_PEAK_FOUND.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH3_TIME.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH3_YN1_MU.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH3_YN1_ML.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH3_YN1_U.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH3_YN1_L.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH3_YN2_U.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH3_YN2_MU.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH3_YN2_ML.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH3_YN2_L.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH3_YN3_U.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH3_YN3_MU.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH3_YN3_ML.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH3_YN3_L.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH3_YN3_L.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH3_YN3_ML.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH3_YN3_MU.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH3_YN3_U.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH3_YN2_L.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH3_YN2_MU.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH3_YN2_ML.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH3_YN2_U.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH3_YN1_L.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH3_YN1_ML.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH3_YN1_MU.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH3_YN1_U.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH3_TIME.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH3_PEAK_FOUND.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH3_RD_PEAK.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH3_THRESH.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH3_TIMER_RST.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH3_TIMER_RST.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH3_TIMER_RST.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203210" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH3_THRESH.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203200" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH3_THRESH.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH3_RD_PEAK.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH3_RD_PEAK.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x002031f0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH3_PEAK_FOUND.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x002031e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH3_PEAK_FOUND.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH3_TIME.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH3_YN1_U.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x002031d0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH3_TIME.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x002031c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH3_YN1_U.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH3_YN3_L.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH3_YN3_L.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x002031b0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH3_YN3_ML.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x002031a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH3_YN3_MU.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203190" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH3_YN3_MU.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH3_YN3_ML.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH3_YN3_U.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH3_YN3_U.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203180" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH3_YN2_L.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203170" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH3_YN2_L.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH3_YN2_ML.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH3_YN2_ML.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203160" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH3_YN2_MU.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203150" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH3_YN2_MU.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH3_YN2_U.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH3_YN2_U.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203140" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH3_YN1_L.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203130" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH3_YN1_L.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH3_YN1_ML.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH3_YN1_MU.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH3_YN1_MU.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203120" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH3_YN1_ML.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203110" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH4_TIMER_RST.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH4_TIMER_RST.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203100" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH4_TIMER_RST.reset" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH4_TIMER_RST.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH4_THRESH.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH4_THRESH.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH4_THRESH.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x002030f0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH4_RD_PEAK.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH4_THRESH.reset" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH4_RD_PEAK.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH4_RD_PEAK.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH4_RD_PEAK.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x002030e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH4_PEAK_FOUND.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH4_PEAK_FOUND.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x002030d0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH4_PEAK_FOUND.reset" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH4_PEAK_FOUND.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH4_TIME.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH4_TIME.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH4_TIME.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x002030c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH4_TIME.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH4_YN1_U.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH4_YN1_U.reset" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH4_YN1_U.clk" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH4_YN1_U.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x002030b0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH4_YN1_MU.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x002030a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH4_YN1_MU.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH4_YN1_MU.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH4_YN1_MU.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH4_YN1_ML.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH4_YN1_ML.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203090" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH4_YN1_ML.reset" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH4_YN1_ML.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH4_YN1_L.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH4_YN1_L.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH4_YN1_L.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203080" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH4_YN1_L.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH4_YN2_U.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH4_YN2_U.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203070" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH4_YN2_U.reset" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH4_YN2_U.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH4_YN2_MU.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH4_YN2_MU.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH4_YN2_MU.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203060" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH4_YN2_MU.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH4_YN2_ML.reset" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH4_YN2_ML.clk" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH4_YN2_ML.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203050" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH4_YN2_ML.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH4_YN2_L.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH4_YN2_L.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203040" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH4_YN2_L.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH4_YN2_L.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH4_YN3_U.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH4_YN3_U.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH4_YN3_U.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203030" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH4_YN3_U.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH4_YN3_MU.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH4_YN3_MU.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH4_YN3_MU.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203020" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH4_YN3_MU.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH4_YN3_ML.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH4_YN3_ML.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203010" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH4_YN3_ML.reset" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH4_YN3_ML.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="CH4_YN3_L.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="CH4_YN3_L.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="CH4_YN3_L.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00203000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="CH4_YN3_L.reset" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="JTAG_UART.clk" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="NIOS_CPU.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="RAM.reset1" />
 <connection kind="reset" version="13.0" start="CLK.clk_reset" end="RAM.reset1" />
 <connection kind="clock" version="13.0" start="CLK.clk" end="RAM.clk1" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.instruction_master"
   end="RAM.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00200000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="RAM.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00200000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="reset" version="13.0" start="CLK.clk_reset" end="SSRAM.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="SSRAM.reset" />
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.data_master"
   end="SSRAM.uas">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.0"
   start="NIOS_CPU.instruction_master"
   end="SSRAM.uas">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.0" start="CLK.clk" end="SSRAM.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="tristate_bridge_ssram_pinSharer.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="tristate_bridge_ssram_pinSharer.reset" />
 <connection
   kind="clock"
   version="13.0"
   start="CLK.clk"
   end="tristate_bridge_ssram.clk" />
 <connection
   kind="reset"
   version="13.0"
   start="CLK.clk_reset"
   end="tristate_bridge_ssram.reset" />
 <connection
   kind="reset"
   version="13.0"
   start="NIOS_CPU.jtag_debug_module_reset"
   end="tristate_bridge_ssram.reset" />
 <connection
   kind="tristate_conduit"
   version="13.0"
   start="tristate_bridge_ssram_pinSharer.tcm"
   end="tristate_bridge_ssram.tcs" />
 <connection
   kind="tristate_conduit"
   version="13.0"
   start="SSRAM.tcm"
   end="tristate_bridge_ssram_pinSharer.tcs0" />
 <connection
   kind="clock"
   version="13.0"
   start="CLK.clk"
   end="tristate_bridge_ssram_pinSharer.clk" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
