-o E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/test_bench/SignalDelay_tb/compile -lc E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/test_bench/SignalDelay_tb/library.cfg -fl E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/test_bench/SignalDelay_tb/projlib.cfg -pli "C:/lscc/diamond/3.10_x64/active-hdl/bin/systf.dll" -epr E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/test_bench/SignalDelay_tb/compile/SignalDelay_tb.epr -dbg -work work E:/FPGA/trigger_FPGA_MUSE/trig_MUSE_Master/workdir/readoutfifo.v 