# do sdram_controller_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/edocit/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/edocit/Documenti/AUGC/CPU_RISC_32/10-SDRAM_controller/sdram_controller.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:02:06 on Jul 30,2021
# vcom -reportprogress 300 -93 -work work /home/edocit/Documenti/AUGC/CPU_RISC_32/10-SDRAM_controller/sdram_controller.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SDRAM_CONTROLLER
# -- Compiling architecture BHV of SDRAM_CONTROLLER
# End time: 20:02:06 on Jul 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/edocit/Documenti/AUGC/CPU_RISC_32/10-SDRAM_controller/refresh_counter.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:02:06 on Jul 30,2021
# vcom -reportprogress 300 -93 -work work /home/edocit/Documenti/AUGC/CPU_RISC_32/10-SDRAM_controller/refresh_counter.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity REFRESH_COUNTER
# -- Compiling architecture BHV of REFRESH_COUNTER
# End time: 20:02:06 on Jul 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vcom -work dram_ctrl -2002 -explicit /home/edocit/Documenti/AUGC/CPU_RISC_32/10-SDRAM_controller/refresh_counter.vhdl
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:02:13 on Jul 30,2021
# vcom -reportprogress 300 -work dram_ctrl -2002 -explicit /home/edocit/Documenti/AUGC/CPU_RISC_32/10-SDRAM_controller/refresh_counter.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity REFRESH_COUNTER
# -- Compiling architecture BHV of REFRESH_COUNTER
# End time: 20:02:13 on Jul 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work dram_ctrl -2002 -explicit /home/edocit/Documenti/AUGC/CPU_RISC_32/10-SDRAM_controller/sdram_controller.vhdl
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:02:13 on Jul 30,2021
# vcom -reportprogress 300 -work dram_ctrl -2002 -explicit /home/edocit/Documenti/AUGC/CPU_RISC_32/10-SDRAM_controller/sdram_controller.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SDRAM_CONTROLLER
# -- Compiling architecture BHV of SDRAM_CONTROLLER
# End time: 20:02:13 on Jul 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work dram_ctrl -2002 -explicit /home/edocit/Documenti/AUGC/CPU_RISC_32/10-SDRAM_controller/sdram_controller_tb.vhdl
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:02:13 on Jul 30,2021
# vcom -reportprogress 300 -work dram_ctrl -2002 -explicit /home/edocit/Documenti/AUGC/CPU_RISC_32/10-SDRAM_controller/sdram_controller_tb.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity SDRAM_CONTROLLER_TB
# -- Compiling architecture BHV of SDRAM_CONTROLLER_TB
# End time: 20:02:13 on Jul 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim dram_ctrl.sdram_controller_tb
# vsim dram_ctrl.sdram_controller_tb 
# Start time: 20:02:16 on Jul 30,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading dram_ctrl.sdram_controller_tb(bhv)
# Loading ieee.numeric_std(body)
# Loading dram_ctrl.sdram_controller(bhv)
# Loading dram_ctrl.refresh_counter(bhv)
# ** Warning: (vsim-8683) Uninitialized out port /sdram_controller_tb/SDRAM_CTRL/clk_en has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_controller_tb/SDRAM_CTRL/n_cs has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_controller_tb/SDRAM_CTRL/n_ras has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_controller_tb/SDRAM_CTRL/n_cas has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_controller_tb/SDRAM_CTRL/n_we has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_controller_tb/SDRAM_CTRL/data_out(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
add wave -position end sim:/sdram_controller_tb/SDRAM_CTRL/*
add wave -position end sim:/sdram_controller_tb/SDRAM_CTRL/REF_CNT/*
run
run
run
run
run
run
vsim dram_ctrl.sdram_controller_tb
# End time: 20:06:37 on Jul 30,2021, Elapsed time: 0:04:21
# Errors: 0, Warnings: 6
# vsim dram_ctrl.sdram_controller_tb 
# Start time: 20:06:37 on Jul 30,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading dram_ctrl.sdram_controller_tb(bhv)
# Loading ieee.numeric_std(body)
# Loading dram_ctrl.sdram_controller(bhv)
# Loading dram_ctrl.refresh_counter(bhv)
# ** Warning: (vsim-8683) Uninitialized out port /sdram_controller_tb/SDRAM_CTRL/clk_en has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_controller_tb/SDRAM_CTRL/n_cs has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_controller_tb/SDRAM_CTRL/n_ras has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_controller_tb/SDRAM_CTRL/n_cas has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_controller_tb/SDRAM_CTRL/n_we has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /sdram_controller_tb/SDRAM_CTRL/data_out(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# End time: 13:00:58 on Jul 31,2021, Elapsed time: 16:54:21
# Errors: 0, Warnings: 6
