Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Feb 17 17:23:03 2026
| Host         : DESKTOP-H7PHBSJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cnn_controler_wrapper_control_sets_placed.rpt
| Design       : cnn_controler_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   751 |
|    Minimum number of control sets                        |   751 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2352 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   751 |
| >= 0 to < 4        |    93 |
| >= 4 to < 6        |   149 |
| >= 6 to < 8        |    44 |
| >= 8 to < 10       |    80 |
| >= 10 to < 12      |    17 |
| >= 12 to < 14      |    36 |
| >= 14 to < 16      |    25 |
| >= 16              |   307 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1187 |          467 |
| No           | No                    | Yes                    |             102 |           34 |
| No           | Yes                   | No                     |            1055 |          470 |
| Yes          | No                    | No                     |           12353 |         3408 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            5103 |         1527 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                     |                                                                                                  Enable Signal                                                                                                  |                                                                                                               Set/Reset Signal                                                                                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                               |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                    |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                    |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                              |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                               |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                 |                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                               |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                    |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                         | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[6]                                                            |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                         | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[6]                                                            |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                    |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                    |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                 |                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                               |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/push                                                                                                              |                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                        |                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                               |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_read/rs_rdata/pop                                                                                                                                       | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                               |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                    |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                    |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                    |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift                                                                        |                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                              |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                              |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                               |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                    |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift                                                                        |                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                    |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                         |                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                               |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/U_fifo_srl/pop                                                                                                         | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                              |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/push                                                                                                             |                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/pop                                                                                                                       | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/push                                                                                                                      |                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                     |                1 |              1 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                      |                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                      |                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                |                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                |                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                      |                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                         |                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                               |                1 |              3 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                             |                1 |              3 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                               |                1 |              3 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                               |                1 |              3 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                               |                1 |              3 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                               |                1 |              3 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                               |                1 |              3 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                               |                1 |              3 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                               |                1 |              3 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                      |                1 |              3 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                             |                1 |              3 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                               |                1 |              3 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                               |                1 |              3 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                               |                1 |              3 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                               |                1 |              3 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                               |                1 |              3 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                      |                1 |              3 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[9].srl_nx1/shift      |                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                               |                1 |              3 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                               |                1 |              3 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                |                1 |              3 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                            |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                              | cnn_controler_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aid_match_d                                                                 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                                                              |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                      |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/store_unit_0/fifo_wreq/num_data_cnt[3]_i_1__0_n_0                                                                                                           | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/store_unit_0/fifo_wreq/mOutPtr[3]_i_1__0_n_0                                                                                                                | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                3 |              4 |         1.33 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                3 |              4 |         1.33 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                                | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_0                                                                                            |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                                | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg                                                                                              |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/p_0_in[0]                                                                                                          | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                2 |              4 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                3 |              4 |         1.33 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                2 |              4 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_1                                                                                            |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_cnt                                                                  | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_2                                                                                            |                2 |              4 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                3 |              4 |         1.33 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_cnt                                                                  | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_2                                                                                            |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                 | cnn_controler_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                       |                2 |              4 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d                                                                 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                                                              |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                              | cnn_controler_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                4 |              4 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/areset_r                                                                                                                                                             |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__10_n_0                             | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                |                2 |              4 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                3 |              4 |         1.33 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                                | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg                                                                                              |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d                                                                 |                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/free_ready                                                           | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                       |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/raddr[3]_i_1_n_0                                                                                                   | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                    | cnn_controler_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                       |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                                | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_0                                                                                            |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                                                              |                2 |              4 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                                                              |                3 |              4 |         1.33 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_predicate_pred1822_state270                                                                       |                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_predicate_pred1822_state310                                                                       |                                                                                                                                                                                                                                             |                4 |              4 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/raddr[3]_i_1__3_n_0                                                                                                     | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                2 |              4 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                         | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                         |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                            | cnn_controler_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                         |                2 |              4 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                                    | cnn_controler_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                         |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                         |                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                         | cnn_controler_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                         |                2 |              4 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/gen_pipelined.state_reg[1]                                                                 |                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_predicate_pred1722_state170                                                                       |                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_1                                                                                            |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | cnn_controler_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                        |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | cnn_controler_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                      |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__12_n_0                                                | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/FSM_sequential_state_reg[1]_1[0]                                            |                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/areset_reg                                                                               |                2 |              4 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                       |                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                         | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                         |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg                                               |                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/free_ready                                                           | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                       |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_predicate_pred1822_state210                                                                       |                                                                                                                                                                                                                                             |                4 |              4 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__0_n_0                                                             | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                         |                2 |              4 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                            | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                         |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/pop                                                                                                     | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/push_0                                                                                                  |                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                         | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                         |                2 |              4 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                4 |              4 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                         |                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                         | cnn_controler_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                         |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.mesg_reg                                               |                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                       |                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                              | cnn_controler_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0            | cnn_controler_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/num_data_cnt[3]_i_1__5_n_0                                                                                                            | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/mOutPtr[3]_i_1__5_n_0                                                                                                                 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                2 |              4 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/FSM_sequential_state_reg[0][0]                                              |                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                  | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                3 |              4 |         1.33 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/tc_fu_264098_out                                                                                     | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/flow_control_loop_pipe_sequential_init_U/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270_ap_start_reg_reg[0] |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_predicate_pred1822_state250                                                                       |                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                      |                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aid_match_d                                                                 |                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/fifoaddr[3]_i_1__8_n_0                                         | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                         | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1_n_0                                            | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/fifoaddr[3]_i_1__5_n_0                                         | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_predicate_pred1822_state290                                                                       |                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                                    | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                         |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__14_n_0        | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                |                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__11_n_0                                                           | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_arb.r_thread_arb/last_grant                                                       | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                |                2 |              4 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_acceptance_reg[0][0]                                           | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__1_n_0                              | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4_n_0                              | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/E[0]                                                |                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/E[0]                                                |                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__7_n_0                              | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/raddr_reg[3][0]                                                                                                           | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                2 |              4 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/E[0]                                                |                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/dout_vld_reg_1[0]                                                                                                         | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/store_unit_0/user_resp/mOutPtr[3]_i_1__4_n_0                                                                                                                | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                2 |              4 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/store_unit_0/conservative_gen.local_BURST_WVALID_reg_0[0]                                                                                                   |                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_predicate_pred1822_state230                                                                       |                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                            | cnn_controler_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                         |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/raddr[3]_i_1__4_n_0                                                                                                    | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                2 |              4 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr[3]_i_1__2_n_0                                                                                      | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                2 |              4 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_burst/load_p1                                                                                                                    |                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state77                                                                                                                                                        |                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                        | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                |                3 |              5 |         1.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                       | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                         |                2 |              5 |         2.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                                 |                2 |              5 |         2.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                5 |              5 |         1.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                       | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                       |                2 |              5 |         2.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                4 |              5 |         1.25 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                3 |              5 |         1.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                3 |              5 |         1.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                        | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                       |                2 |              5 |         2.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/mOutPtr[4]_i_1_n_0                                                                                                 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                2 |              5 |         2.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                3 |              5 |         1.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                4 |              5 |         1.25 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/store_unit_0/conservative_gen.fifo_burst/num_data_cnt[4]_i_1_n_0                                                                                            | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                2 |              5 |         2.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                4 |              5 |         1.25 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                4 |              5 |         1.25 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_rctl/num_data_cnt                                                                                                             | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                2 |              5 |         2.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_rctl/mOutPtr                                                                                                                  | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                1 |              5 |         5.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                     | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                |                2 |              5 |         2.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                 | cnn_controler_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                      |                2 |              5 |         2.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/num_data_cnt[4]_i_1__3_n_0                                                                                              | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                2 |              5 |         2.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/fifoaddr                                                     | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                |                2 |              5 |         2.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[6]_i_1_n_0                                                                                         | cnn_controler_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                         |                2 |              5 |         2.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/store_unit_0/buff_wdata/raddr[4]_i_1_n_0                                                                                                                    | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                2 |              5 |         2.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1067]_i_1__0_n_0                                                                                                                |                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/E[0]                                                                                                                      | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                1 |              5 |         5.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/control_s_axi_U/waddr                                                                                                                                                    |                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/fifoaddr                                                     | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                |                2 |              5 |         2.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                                                                          | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                2 |              5 |         2.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/mOutPtr[4]_i_1__3_n_0                                                                                                   | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                1 |              5 |         5.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/E[0]                                                                                                                                        | cnn_controler_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                       |                2 |              5 |         2.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                       | cnn_controler_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                       |                2 |              5 |         2.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                       | cnn_controler_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                         |                2 |              5 |         2.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/fifoaddr                                                     | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                |                2 |              5 |         2.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/mOutPtr[4]_i_1__4_n_0                                                                                                  | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                2 |              5 |         2.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                               | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                         |                2 |              5 |         2.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/num_data_cnt[4]_i_1__4_n_0                                                                                             | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                1 |              5 |         5.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                               | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                         |                1 |              5 |         5.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/mOutPtr[4]_i_1__2_n_0                                                                                    | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                2 |              5 |         2.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/num_data_cnt[4]_i_1__2_n_0                                                                               | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                1 |              5 |         5.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                     |                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                             |                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | cnn_controler_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                2 |              6 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | cnn_controler_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                2 |              6 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/w_payld_push134_out                                                             |                                                                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                     | cnn_controler_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                           |                1 |              6 |         6.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                | cnn_controler_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                      | cnn_controler_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                         |                2 |              6 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | cnn_controler_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                3 |              6 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | cnn_controler_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                2 |              6 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | cnn_controler_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                2 |              6 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | cnn_controler_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                3 |              6 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | cnn_controler_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                2 |              6 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/store_unit_0/buff_wdata/num_data_cnt[5]_i_1_n_0                                                                                                             | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                2 |              6 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/store_unit_0/buff_wdata/mOutPtr[5]_i_1_n_0                                                                                                                  | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                2 |              6 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | cnn_controler_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                2 |              6 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                      | cnn_controler_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                         |                2 |              6 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | cnn_controler_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                2 |              6 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | cnn_controler_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                3 |              6 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                  | cnn_controler_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                      |                1 |              6 |         6.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                 | cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                      |                1 |              6 |         6.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | cnn_controler_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                2 |              6 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | cnn_controler_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                3 |              6 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                     | cnn_controler_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                           |                2 |              6 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                       |                3 |              6 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | cnn_controler_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                2 |              6 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | cnn_controler_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                3 |              6 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[1]                                                     | cnn_controler_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                           |                1 |              6 |         6.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr         | cnn_controler_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                3 |              6 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[8]_i_1_n_0                                                                                       | cnn_controler_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                         |                2 |              7 |         3.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[8]_i_1_n_0                                                                                         | cnn_controler_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                         |                3 |              7 |         2.33 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[6]_i_1_n_0                                                                                       | cnn_controler_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                         |                2 |              7 |         3.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | cnn_controler_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                3 |              7 |         2.33 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg_0                                                                                                                       | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                3 |              7 |         2.33 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | cnn_controler_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                3 |              7 |         2.33 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | cnn_controler_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                3 |              7 |         2.33 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | cnn_controler_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                4 |              7 |         1.75 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/full_n_reg_0                                                                                                                          | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                6 |              7 |         1.17 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                      |                                                                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                      |                                                                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1067]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | cnn_controler_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                4 |              7 |         1.75 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | cnn_controler_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                4 |              7 |         1.75 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | cnn_controler_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                4 |              7 |         1.75 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | cnn_controler_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                3 |              7 |         2.33 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                | cnn_controler_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                         |                3 |              8 |         2.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/pop                                                                                                                       | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                2 |              8 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                          | cnn_controler_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                         |                3 |              8 |         2.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/E[0]                                                         | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                |                3 |              8 |         2.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | cnn_controler_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                4 |              8 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                         | cnn_controler_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                         |                3 |              8 |         2.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/dout_vld_reg                                                                                                                 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                 |                3 |              8 |         2.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state19                                                                                                                                                        |                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                         |                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                         |                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                     | cnn_controler_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                3 |              8 |         2.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state52                                                                                                                                                        |                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                          | cnn_controler_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                         |                4 |              8 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.last_loop                                                                                      | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                3 |              8 |         2.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                          |                4 |              8 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                         |                3 |              8 |         2.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | cnn_controler_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                3 |              8 |         2.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                          |                3 |              8 |         2.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                          |                3 |              8 |         2.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                         | cnn_controler_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                         |                3 |              8 |         2.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/store_unit_0/buff_wdata/E[0]                                                                                                                                | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                2 |              8 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/could_multi_bursts.last_loop                                                                                     | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                2 |              8 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                         |                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                              | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                |                4 |              8 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                         | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                |                3 |              8 |         2.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                         |                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/E[0]                                                         | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                |                2 |              8 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/E[0]                                                         | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                |                3 |              8 |         2.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/WEBWE[0]                                                                                                                  | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                2 |              8 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                      | cnn_controler_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                                                       |                3 |              9 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | cnn_controler_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                2 |              9 |         4.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                           | cnn_controler_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                         |                2 |              9 |         4.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                5 |              9 |         1.80 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                               | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                         |                3 |              9 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                4 |              9 |         2.25 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                     |                                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                              |                                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0       |                                                                                                                                                                                                                                             |                5 |              9 |         1.80 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/E[2]                                                                            |                                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[0]                                                             | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                             |                3 |              9 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                   | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                |                4 |              9 |         2.25 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/mOutPtr[8]_i_1_n_0                                                                                                                   | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                3 |              9 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                3 |              9 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                4 |              9 |         2.25 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/E[0]                                                                            |                                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                    | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                |                5 |              9 |         1.80 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                    | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                |                4 |              9 |         2.25 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                     |                                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                              |                                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                 |                                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                    | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                |                4 |              9 |         2.25 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/num_data_cnt[8]_i_1_n_0                                                                                                              | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                3 |              9 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r_0                                                                                                                                                           |                3 |              9 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/E[1]                                                                            |                                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                5 |              9 |         1.80 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                           | cnn_controler_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                         |                2 |              9 |         4.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                     |                                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/gen_pipelined.state_reg[1]                         |                                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                              |                                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                     |                                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                    | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                |                3 |              9 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                4 |              9 |         2.25 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                4 |              9 |         2.25 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                5 |              9 |         1.80 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[9].srl_nx1/shift_qual |                                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                6 |              9 |         1.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                                           |                2 |              9 |         4.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                              |                                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                6 |              9 |         1.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                3 |              9 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                      | cnn_controler_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                                                       |                2 |              9 |         4.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                5 |              9 |         1.80 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_15_in                                                                                                    | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_addr_buf[11]_i_1__0_n_0                                                                                                                  |                3 |             10 |         3.33 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | cnn_controler_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                4 |             10 |         2.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                   | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                |                2 |             10 |         5.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                           | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                |                5 |             10 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[1056]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/E[0]                                                           | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                |                4 |             10 |         2.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                             | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                |                4 |             10 |         2.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                   | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                |                5 |             10 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                   | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                |                3 |             10 |         3.33 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                   | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                |                3 |             10 |         3.33 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/E[0]                                                           | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                |                5 |             10 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/E[0]                                                           | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                |                5 |             10 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/p_15_in                                                                                                   | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/sect_addr_buf[11]_i_1_n_0                                                                                                                    |                2 |             10 |         5.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                            |                                                                                                                                                                                                                                             |                4 |             11 |         2.75 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                   |                                                                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/flow_control_loop_pipe_sequential_init_U/tr_fu_268                                                   |                                                                                                                                                                                                                                             |                3 |             11 |         3.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                4 |             12 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | cnn_controler_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                3 |             12 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                | cnn_controler_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                5 |             12 |         2.40 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | cnn_controler_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                3 |             12 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                | cnn_controler_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                6 |             12 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | cnn_controler_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                6 |             12 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                | cnn_controler_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                4 |             12 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | cnn_controler_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                4 |             12 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                | cnn_controler_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                5 |             12 |         2.40 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | cnn_controler_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                5 |             12 |         2.40 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                | cnn_controler_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                4 |             12 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | cnn_controler_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                5 |             12 |         2.40 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_pipelined.mesg_reg_reg[0]               | cnn_controler_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                4 |             12 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | cnn_controler_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                4 |             12 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_pipelined.mesg_reg_reg[0]               | cnn_controler_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                4 |             12 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                | cnn_controler_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                4 |             12 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | cnn_controler_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                4 |             12 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_pipelined.mesg_reg_reg[1]               | cnn_controler_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                6 |             12 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                        | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                         |                2 |             12 |         6.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                           | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                         |                2 |             12 |         6.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                          | cnn_controler_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                4 |             12 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                        | cnn_controler_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                4 |             12 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | cnn_controler_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                5 |             12 |         2.40 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | cnn_controler_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                5 |             12 |         2.40 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                        | cnn_controler_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                5 |             12 |         2.40 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | cnn_controler_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                |                3 |             12 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | cnn_controler_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                4 |             12 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                |                4 |             12 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_target                                                               |                                                                                                                                                                                                                                             |                3 |             13 |         4.33 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[2]                                               |                                                                                                                                                                                                                                             |                5 |             13 |         2.60 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aid_match_d_reg[2]                                                          |                                                                                                                                                                                                                                             |                3 |             13 |         4.33 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aid_match_d_reg[1]                                                          |                                                                                                                                                                                                                                             |                3 |             13 |         4.33 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aid_match_d_reg[3]                                                          |                                                                                                                                                                                                                                             |                5 |             13 |         2.60 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]                                               |                                                                                                                                                                                                                                             |                3 |             13 |         4.33 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_target                                                               |                                                                                                                                                                                                                                             |                4 |             13 |         3.25 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[1]                                               |                                                                                                                                                                                                                                             |                3 |             13 |         4.33 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_pipelined.mesg_reg                                         |                                                                                                                                                                                                                                             |                4 |             14 |         3.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                         |                                                                                                                                                                                                                                             |                4 |             14 |         3.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                |                                                                                                                                                                                                                                             |                4 |             14 |         3.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                |                                                                                                                                                                                                                                             |                4 |             14 |         3.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                             |                4 |             14 |         3.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.mesg_reg                                         |                                                                                                                                                                                                                                             |                4 |             14 |         3.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                                                             |                4 |             14 |         3.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | cnn_controler_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                5 |             14 |         2.80 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                |                                                                                                                                                                                                                                             |                4 |             14 |         3.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                |                                                                                                                                                                                                                                             |                4 |             14 |         3.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/partial_10_reg_987[15]_i_2_n_0                                                                       | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/partial_10_reg_987[15]                                                                                                           |                4 |             14 |         3.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/partial_12_reg_1022[15]_i_2_n_0                                                                      | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/partial_12_reg_1022[15]                                                                                                          |                7 |             14 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_pipelined.mesg_reg                                         |                                                                                                                                                                                                                                             |                4 |             14 |         3.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[3]_i_1_n_0                                                                                    | cnn_controler_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                         |                3 |             14 |         4.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[18].srl_nx1/shift_qual                                                                                |                                                                                                                                                                                                                                             |                4 |             14 |         3.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_condition_1766                                                                                    | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/partial_reg_812[15]                                                                                                              |                5 |             14 |         2.80 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                         |                                                                                                                                                                                                                                             |                4 |             14 |         3.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | cnn_controler_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |                5 |             14 |         2.80 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/partial_2_reg_847[15]_i_2_n_0                                                                        | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/partial_2_reg_847[15]                                                                                                            |                4 |             14 |         3.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/partial_14_reg_1057[15]_i_2_n_0                                                                      | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/partial_14_reg_1057[15]                                                                                                          |                7 |             14 |         2.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/partial_4_reg_882[15]_i_2_n_0                                                                        | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/partial_4_reg_882[15]                                                                                                            |                4 |             14 |         3.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/partial_8_reg_952[15]_i_2_n_0                                                                        | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/partial_8_reg_952[15]                                                                                                            |                4 |             14 |         3.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/partial_6_reg_917[15]_i_2_n_0                                                                        | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/partial_6_reg_917[15]                                                                                                            |                4 |             14 |         3.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[3]_i_1_n_0                                                                                    | cnn_controler_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                         |                3 |             14 |         4.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | cnn_controler_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                4 |             15 |         3.75 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter0_partial_reg_8120161_out                                                         | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                   |                5 |             16 |         3.20 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter1_partial_5_reg_900[15]_i_2_n_0                                                   | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter1_partial_5_reg_900[15]_i_1_n_0                                                                               |                5 |             16 |         3.20 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter1_partial_11_reg_1005[15]_i_2_n_0                                                 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter1_partial_11_reg_1005[15]_i_1_n_0                                                                             |                5 |             16 |         3.20 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter1_partial_2_reg_847[15]_i_2_n_0                                                   | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter1_partial_2_reg_847[15]_i_1_n_0                                                                               |                5 |             16 |         3.20 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter1_partial_12_reg_1022[15]_i_2_n_0                                                 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter1_partial_12_reg_1022[15]_i_1_n_0                                                                             |                5 |             16 |         3.20 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter1_partial_13_reg_1040[15]_i_2_n_0                                                 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter1_partial_13_reg_1040[15]_i_1_n_0                                                                             |                5 |             16 |         3.20 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter1_partial_15_reg_1075[15]_i_2_n_0                                                 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter1_partial_15_reg_1075[15]_i_1_n_0                                                                             |                5 |             16 |         3.20 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_condition_1766                                                                                    | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter1_partial_1_reg_830[15]_i_1_n_0                                                                               |                5 |             16 |         3.20 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter1_partial_10_reg_987[15]_i_2_n_0                                                  | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter1_partial_10_reg_987[15]_i_1_n_0                                                                              |                5 |             16 |         3.20 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter1_partial_14_reg_1057[15]_i_2_n_0                                                 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter1_partial_14_reg_1057[15]_i_1_n_0                                                                             |                5 |             16 |         3.20 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter1_partial_6_reg_917[15]_i_2_n_0                                                   | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter1_partial_6_reg_917[15]_i_1_n_0                                                                               |                5 |             16 |         3.20 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter1_partial_7_reg_935[15]_i_2_n_0                                                   | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter1_partial_7_reg_935[15]_i_1_n_0                                                                               |                5 |             16 |         3.20 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter1_partial_8_reg_952[15]_i_2_n_0                                                   | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter1_partial_8_reg_952[15]_i_1_n_0                                                                               |                5 |             16 |         3.20 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter1_partial_3_reg_865[15]_i_2_n_0                                                   | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter1_partial_3_reg_865[15]_i_1_n_0                                                                               |                5 |             16 |         3.20 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter1_partial_4_reg_882[15]_i_2_n_0                                                   | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter1_partial_4_reg_882[15]_i_1_n_0                                                                               |                5 |             16 |         3.20 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter1_partial_9_reg_970[15]_i_2_n_0                                                   | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/ap_phi_reg_pp0_iter1_partial_9_reg_970[15]_i_1_n_0                                                                               |                5 |             16 |         3.20 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awid_d                                                                                    |                                                                                                                                                                                                                                             |                5 |             17 |         3.40 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/mul_4ns_32s_36_2_1_U1/grp_fu_1503_ce                                                                 |                                                                                                                                                                                                                                             |                6 |             17 |         2.83 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | cnn_controler_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                5 |             17 |         3.40 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                         |                8 |             19 |         2.38 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                         |                8 |             19 |         2.38 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state66                                                                                                                                                        |                                                                                                                                                                                                                                             |                4 |             20 |         5.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state68                                                                                                                                                        |                                                                                                                                                                                                                                             |                3 |             20 |         6.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state37                                                                                                                                                        |                                                                                                                                                                                                                                             |                4 |             20 |         5.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state73                                                                                                                                                        |                                                                                                                                                                                                                                             |                5 |             20 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state76                                                                                                                                                        |                                                                                                                                                                                                                                             |                9 |             20 |         2.22 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state36                                                                                                                                                        |                                                                                                                                                                                                                                             |                4 |             20 |         5.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state71                                                                                                                                                        |                                                                                                                                                                                                                                             |                4 |             20 |         5.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state67                                                                                                                                                        |                                                                                                                                                                                                                                             |                5 |             20 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/a_4_reg_44890                                                                                        |                                                                                                                                                                                                                                             |                9 |             20 |         2.22 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state72                                                                                                                                                        |                                                                                                                                                                                                                                             |                4 |             20 |         5.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state75                                                                                                                                                        |                                                                                                                                                                                                                                             |                6 |             20 |         3.33 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state69                                                                                                                                                        |                                                                                                                                                                                                                                             |                6 |             20 |         3.33 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state70                                                                                                                                                        |                                                                                                                                                                                                                                             |                3 |             20 |         6.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state74                                                                                                                                                        |                                                                                                                                                                                                                                             |                4 |             20 |         5.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                      |                7 |             21 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/aw_reg_slice/i___2_n_0                                                                       |                                                                                                                                                                                                                                             |                6 |             22 |         3.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arid_d                                                                                    |                                                                                                                                                                                                                                             |               10 |             22 |         2.20 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                      |                                                                                                                                                                                                                                             |                5 |             22 |         4.40 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                         |               14 |             23 |         1.64 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | cnn_controler_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |               10 |             24 |         2.40 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | cnn_controler_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |               10 |             24 |         2.40 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | cnn_controler_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |               10 |             24 |         2.40 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | cnn_controler_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                7 |             24 |         3.43 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                            | cnn_controler_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                6 |             24 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                   | cnn_controler_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                7 |             24 |         3.43 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | cnn_controler_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                8 |             24 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                   | cnn_controler_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                9 |             24 |         2.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | cnn_controler_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |               10 |             24 |         2.40 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                   | cnn_controler_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                8 |             24 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                   | cnn_controler_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                9 |             24 |         2.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                              | cnn_controler_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                            |                8 |             24 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | cnn_controler_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                             |                8 |             24 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                         |               14 |             27 |         1.93 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                         |               13 |             27 |         2.08 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_shelve_d                                                                                   |                                                                                                                                                                                                                                             |                6 |             27 |         4.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | cnn_controler_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                8 |             28 |         3.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                       |                                                                                                                                                                                                                                             |                8 |             29 |         3.62 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                      |                                                                                                                                                                                                                                             |                8 |             29 |         3.62 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | cnn_controler_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                9 |             30 |         3.33 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                         |                                                                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/control_s_axi_U/int_Cin[31]_i_1_n_0                                                                                                                                      | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |               10 |             32 |         3.20 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                                                             |                5 |             32 |         6.40 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/control_s_axi_U/ar_hs                                                                                                                                                    | cnn_controler_i/cnn_accelerator_0/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                    |               19 |             32 |         1.68 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/control_s_axi_U/int_weights4[31]_i_1_n_0                                                                                                                                 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |               11 |             32 |         2.91 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                  | cnn_controler_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                         |                6 |             32 |         5.33 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/reg_10920                                                                                            |                                                                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                   |                                                                                                                                                                                                                                             |               10 |             32 |         3.20 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                   |                                                                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/control_s_axi_U/int_weights2[63]_i_1_n_0                                                                                                                                 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |               12 |             32 |         2.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/control_s_axi_U/int_output_r[63]_i_1_n_0                                                                                                                                 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |               12 |             32 |         2.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/control_s_axi_U/int_output_r[31]_i_1_n_0                                                                                                                                 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |               13 |             32 |         2.46 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                   |                                                                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                   |                                                                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                         |                                                                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/control_s_axi_U/int_Cout[31]_i_1_n_0                                                                                                                                     | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |               12 |             32 |         2.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/control_s_axi_U/int_precision[31]_i_1_n_0                                                                                                                                | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |               11 |             32 |         2.91 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                  | cnn_controler_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                         |                8 |             32 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/ap_CS_fsm_reg[25][0]                                                                                                                 |                                                                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                             |                7 |             32 |         4.57 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                                                             |                7 |             32 |         4.57 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/control_s_axi_U/int_input_r[63]_i_1_n_0                                                                                                                                  | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                8 |             32 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                             |                5 |             32 |         6.40 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/control_s_axi_U/int_weights8[63]_i_1_n_0                                                                                                                                 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |               10 |             32 |         3.20 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/control_s_axi_U/int_weights8[31]_i_1_n_0                                                                                                                                 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |               10 |             32 |         3.20 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/control_s_axi_U/int_weights6[63]_i_1_n_0                                                                                                                                 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |               12 |             32 |         2.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/control_s_axi_U/int_weights2[31]_i_1_n_0                                                                                                                                 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |               12 |             32 |         2.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/reg_10960                                                                                            |                                                                                                                                                                                                                                             |                7 |             32 |         4.57 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/control_s_axi_U/int_H[31]_i_1_n_0                                                                                                                                        | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                5 |             32 |         6.40 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/control_s_axi_U/int_W[31]_i_1_n_0                                                                                                                                        | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                8 |             32 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/control_s_axi_U/int_weights4[63]_i_1_n_0                                                                                                                                 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |               14 |             32 |         2.29 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/control_s_axi_U/int_weights6[31]_i_1_n_0                                                                                                                                 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |               13 |             32 |         2.46 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/control_s_axi_U/int_input_r[31]_i_1_n_0                                                                                                                                  | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |               10 |             32 |         3.20 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                                                             |                9 |             33 |         3.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                             |                5 |             33 |         6.60 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                   |                                                                                                                                                                                                                                             |                8 |             33 |         4.12 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                   |                                                                                                                                                                                                                                             |               10 |             33 |         3.30 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                            |                                                                                                                                                                                                                                             |                5 |             34 |         6.80 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1128]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                                             |                5 |             34 |         6.80 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                            |                                                                                                                                                                                                                                             |                5 |             34 |         6.80 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1128]_i_1__0_n_0                                                                                                          |                                                                                                                                                                                                                                             |                6 |             34 |         5.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/i___5_n_0                                                                   |                                                                                                                                                                                                                                             |                7 |             35 |         5.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_vector_i                                                                  |                                                                                                                                                                                                                                             |                7 |             35 |         5.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i                                                                  |                                                                                                                                                                                                                                             |                6 |             35 |         5.83 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/i___5_n_0                                                                   |                                                                                                                                                                                                                                             |                6 |             35 |         5.83 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/E[0]                                                                        |                                                                                                                                                                                                                                             |               15 |             35 |         2.33 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/E[0]                                                                        |                                                                                                                                                                                                                                             |               11 |             35 |         3.18 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[2].r_burst_continue_reg[2]_inv_n_0                                           |                                                                                                                                                                                                                                             |                9 |             36 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/mul_4ns_32s_36_2_1_U1/indvar_flatten_fu_2721                                                         |                                                                                                                                                                                                                                             |               15 |             36 |         2.40 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                             |                6 |             36 |         6.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][1][strb]_i_1_n_0                                                          |                                                                                                                                                                                                                                             |                8 |             36 |         4.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                  |                                                                                                                                                                                                                                             |                7 |             36 |         5.14 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                  |                                                                                                                                                                                                                                             |                7 |             36 |         5.14 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[3].r_burst_continue_reg[3]_inv_n_0                                           |                                                                                                                                                                                                                                             |               12 |             36 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/r_shelf                                                                                      |                                                                                                                                                                                                                                             |               10 |             36 |         3.60 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/store_unit_0/buff_wdata/U_fifo_srl/sel                                                                                                                      |                                                                                                                                                                                                                                             |               10 |             36 |         3.60 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_burst/pop                                                                                                                        | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |               10 |             36 |         3.60 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/gen_srls[41].srl_nx1/push                                    |                                                                                                                                                                                                                                             |               11 |             36 |         3.27 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/local_BUS_WSTRB                                                                                                              | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                      |                7 |             36 |         5.14 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                                                             |                7 |             36 |         5.14 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_arb.r_thread_arb/m_valid_i_2                                                      |                                                                                                                                                                                                                                             |               11 |             36 |         3.27 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_arb.r_thread_arb/m_valid_i_1                                                      |                                                                                                                                                                                                                                             |               10 |             36 |         3.60 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_arb.r_thread_arb/m_valid_i                                                        |                                                                                                                                                                                                                                             |               10 |             36 |         3.60 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_arb.r_thread_arb/m_valid_i_0                                                      |                                                                                                                                                                                                                                             |               10 |             36 |         3.60 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][1][strb]_i_1_n_0                                                          |                                                                                                                                                                                                                                             |                8 |             36 |         4.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[1].r_burst_continue_reg[1]_inv_n_0                                           |                                                                                                                                                                                                                                             |               14 |             36 |         2.57 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[41].srl_nx1/push                                    |                                                                                                                                                                                                                                             |               10 |             36 |         3.60 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/gen_srls[41].srl_nx1/push                                    |                                                                                                                                                                                                                                             |               10 |             36 |         3.60 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[41].srl_nx1/push                                    |                                                                                                                                                                                                                                             |               10 |             36 |         3.60 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                                                             |                8 |             37 |         4.62 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                             |                8 |             37 |         4.62 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                          | cnn_controler_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |               14 |             37 |         2.64 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_payld_reg                                                      |                                                                                                                                                                                                                                             |               28 |             37 |         1.32 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                             |                6 |             37 |         6.17 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                                                             |                8 |             37 |         4.62 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.legacy_conversion.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                      |                                                                                                                                                                                                                                             |               10 |             38 |         3.80 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/a_2_reg_44340                                                                                        |                                                                                                                                                                                                                                             |               12 |             38 |         3.17 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                           |                                                                                                                                                                                                                                             |               11 |             39 |         3.55 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                            | cnn_controler_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |                9 |             41 |         4.56 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                            |                                                                                                                                                                                                                                             |               10 |             42 |         4.20 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1128]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                                             |               10 |             42 |         4.20 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                            |                                                                                                                                                                                                                                             |                9 |             42 |         4.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1128]_i_1__0_n_0                                                                                                          |                                                                                                                                                                                                                                             |               10 |             42 |         4.20 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                             |               12 |             47 |         3.92 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                                                             |               13 |             47 |         3.62 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1128]_i_1__1_n_0                                                                                                               |                                                                                                                                                                                                                                             |                9 |             48 |         5.33 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                             |               10 |             48 |         4.80 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1128]_i_1__2_n_0                                                                                                               |                                                                                                                                                                                                                                             |               14 |             48 |         3.43 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                                                             |                6 |             48 |         8.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                                                             |                6 |             48 |         8.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                             |               11 |             48 |         4.36 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                                                             |                6 |             48 |         8.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                                |                                                                                                                                                                                                                                             |                7 |             49 |         7.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                                                             |                7 |             49 |         7.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                |                                                                                                                                                                                                                                             |               13 |             49 |         3.77 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i                                                                                                                                  |                                                                                                                                                                                                                                             |               11 |             49 |         4.45 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/E[0]                                                                                                       | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |               10 |             53 |         5.30 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/E[0]                                                                                                      | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                9 |             53 |         5.89 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                       |               25 |             54 |         2.16 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/full_n_reg_3                                                                                                                          | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |               32 |             55 |         1.72 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/i___2_n_0                                                                                          |                                                                                                                                                                                                                                             |               15 |             60 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                         |                                                                                                                                                                                                                                             |               21 |             60 |         2.86 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state12                                                                                                                                                        |                                                                                                                                                                                                                                             |               16 |             62 |         3.88 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state13                                                                                                                                                        |                                                                                                                                                                                                                                             |               16 |             62 |         3.88 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state9                                                                                                                                                         |                                                                                                                                                                                                                                             |               16 |             62 |         3.88 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state7                                                                                                                                                         |                                                                                                                                                                                                                                             |               16 |             62 |         3.88 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_burst/pop_0                                                                                                                      | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                8 |             62 |         7.75 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/push                                                                                          |                                                                                                                                                                                                                                             |                8 |             62 |         7.75 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state8                                                                                                                                                         |                                                                                                                                                                                                                                             |               16 |             62 |         3.88 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state11                                                                                                                                                        |                                                                                                                                                                                                                                             |               16 |             62 |         3.88 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state10                                                                                                                                                        |                                                                                                                                                                                                                                             |               16 |             62 |         3.88 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state5                                                                                                                                                         |                                                                                                                                                                                                                                             |               16 |             62 |         3.88 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state6                                                                                                                                                         |                                                                                                                                                                                                                                             |               16 |             62 |         3.88 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/push                                                                                                                      |                                                                                                                                                                                                                                             |                9 |             63 |         7.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/push                                                                                                                       |                                                                                                                                                                                                                                             |                9 |             63 |         7.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/pop                                                                                                                        | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                9 |             63 |         7.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/pop                                                                                                                       | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |                9 |             63 |         7.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/store_unit_0/E[0]                                                                                                                                           |                                                                                                                                                                                                                                             |               22 |             64 |         2.91 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/load_p1                                                                                                   |                                                                                                                                                                                                                                             |               25 |             64 |         2.56 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/E[0]                                                                                                                                  | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |               35 |             64 |         1.83 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/load_unit_0/tmp_valid_reg_0[0]                                                                                                                              |                                                                                                                                                                                                                                             |               22 |             64 |         2.91 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/load_p1                                                                                                    |                                                                                                                                                                                                                                             |               25 |             64 |         2.56 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/store_unit_0/fifo_wreq/next_wreq                                                                                                                            | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |               21 |             64 |         3.05 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/i___2_n_0                                                                                          |                                                                                                                                                                                                                                             |               16 |             65 |         4.06 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                         |                                                                                                                                                                                                                                             |               19 |             65 |         3.42 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1128]_i_1__2_n_0                                                                                                               |                                                                                                                                                                                                                                             |               18 |             66 |         3.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                             |               12 |             66 |         5.50 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                      |                                                                                                                                                                                                                                             |               22 |             66 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1128]_i_1__1_n_0                                                                                                               |                                                                                                                                                                                                                                             |               13 |             66 |         5.08 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/E[0]                                                                                                     |                                                                                                                                                                                                                                             |               17 |             66 |         3.88 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                             |               13 |             66 |         5.08 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                                                             |               14 |             67 |         4.79 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                             |               17 |             67 |         3.94 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | cnn_controler_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |               17 |             70 |         4.12 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/E[0]                                                                                                             | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |               18 |             71 |         3.94 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/E[0]                                                                                                              | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |               18 |             71 |         3.94 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe[1][86]_i_1_n_0                                                                                                                     |               21 |             71 |         3.38 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                            |               14 |             72 |         5.14 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state22                                                                                                                                                        |                                                                                                                                                                                                                                             |               19 |             72 |         3.79 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state24                                                                                                                                                        |                                                                                                                                                                                                                                             |               21 |             72 |         3.43 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state14                                                                                                                                                        |                                                                                                                                                                                                                                             |               24 |             72 |         3.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state17                                                                                                                                                        |                                                                                                                                                                                                                                             |               21 |             72 |         3.43 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state15                                                                                                                                                        |                                                                                                                                                                                                                                             |               20 |             72 |         3.60 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state28                                                                                                                                                        |                                                                                                                                                                                                                                             |               20 |             72 |         3.60 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state23                                                                                                                                                        |                                                                                                                                                                                                                                             |               19 |             72 |         3.79 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state58                                                                                                                                                        |                                                                                                                                                                                                                                             |               17 |             72 |         4.24 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state25                                                                                                                                                        |                                                                                                                                                                                                                                             |               19 |             72 |         3.79 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state16                                                                                                                                                        |                                                                                                                                                                                                                                             |               20 |             72 |         3.60 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state59                                                                                                                                                        |                                                                                                                                                                                                                                             |               18 |             72 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state26                                                                                                                                                        |                                                                                                                                                                                                                                             |               19 |             72 |         3.79 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state27                                                                                                                                                        |                                                                                                                                                                                                                                             |               19 |             72 |         3.79 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/a_5_reg_45140                                                                                        |                                                                                                                                                                                                                                             |               25 |             72 |         2.88 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state20                                                                                                                                                        |                                                                                                                                                                                                                                             |               19 |             72 |         3.79 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state55                                                                                                                                                        |                                                                                                                                                                                                                                             |               18 |             72 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                                                                             |               15 |             73 |         4.87 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                             |               14 |             73 |         5.21 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                          | cnn_controler_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |               15 |             73 |         4.87 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state49                                                                                                                                                        |                                                                                                                                                                                                                                             |               19 |             74 |         3.89 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state60                                                                                                                                                        |                                                                                                                                                                                                                                             |               17 |             74 |         4.35 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state47                                                                                                                                                        |                                                                                                                                                                                                                                             |               19 |             74 |         3.89 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state48                                                                                                                                                        |                                                                                                                                                                                                                                             |               18 |             74 |         4.11 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state50                                                                                                                                                        |                                                                                                                                                                                                                                             |               20 |             74 |         3.70 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state56                                                                                                                                                        |                                                                                                                                                                                                                                             |               19 |             74 |         3.89 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state57                                                                                                                                                        |                                                                                                                                                                                                                                             |               20 |             74 |         3.70 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state54                                                                                                                                                        |                                                                                                                                                                                                                                             |               19 |             74 |         3.89 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state53                                                                                                                                                        |                                                                                                                                                                                                                                             |               19 |             74 |         3.89 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state61                                                                                                                                                        |                                                                                                                                                                                                                                             |               19 |             74 |         3.89 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | cnn_controler_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |               19 |             75 |         3.95 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state46                                                                                                                                                        |                                                                                                                                                                                                                                             |               20 |             76 |         3.80 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                          | cnn_controler_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |               16 |             76 |         4.75 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | cnn_controler_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |               17 |             77 |         4.53 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_15_in                                                                                                    | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |               17 |             77 |         4.53 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | cnn_controler_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |               17 |             77 |         4.53 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | cnn_controler_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |               17 |             77 |         4.53 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/p_15_in                                                                                                   | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |               21 |             77 |         3.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | cnn_controler_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |               15 |             78 |         5.20 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | cnn_controler_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |               14 |             78 |         5.57 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                          | cnn_controler_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |               16 |             81 |         5.06 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                |               41 |             81 |         1.98 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/a_10_reg_46540                                                                                       |                                                                                                                                                                                                                                             |               27 |             82 |         3.04 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state62                                                                                                                                                        |                                                                                                                                                                                                                                             |               20 |             82 |         4.10 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/acc_16_reg_46140                                                                                     |                                                                                                                                                                                                                                             |               23 |             82 |         3.57 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/a_12_reg_47090                                                                                       |                                                                                                                                                                                                                                             |               25 |             82 |         3.28 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/acc_1_reg_43390                                                                                      |                                                                                                                                                                                                                                             |               22 |             82 |         3.73 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/a_14_reg_47640                                                                                       |                                                                                                                                                                                                                                             |               26 |             82 |         3.15 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state40                                                                                                                                                        |                                                                                                                                                                                                                                             |               22 |             84 |         3.82 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state42                                                                                                                                                        |                                                                                                                                                                                                                                             |               21 |             84 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state32                                                                                                                                                        |                                                                                                                                                                                                                                             |               26 |             84 |         3.23 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state44                                                                                                                                                        |                                                                                                                                                                                                                                             |               22 |             84 |         3.82 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state43                                                                                                                                                        |                                                                                                                                                                                                                                             |               21 |             84 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state33                                                                                                                                                        |                                                                                                                                                                                                                                             |               23 |             84 |         3.65 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state30                                                                                                                                                        |                                                                                                                                                                                                                                             |               19 |             84 |         4.42 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state64                                                                                                                                                        |                                                                                                                                                                                                                                             |               20 |             84 |         4.20 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state34                                                                                                                                                        |                                                                                                                                                                                                                                             |               21 |             84 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state41                                                                                                                                                        |                                                                                                                                                                                                                                             |               21 |             84 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state38                                                                                                                                                        |                                                                                                                                                                                                                                             |               22 |             84 |         3.82 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state39                                                                                                                                                        |                                                                                                                                                                                                                                             |               20 |             84 |         4.20 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state31                                                                                                                                                        |                                                                                                                                                                                                                                             |               22 |             84 |         3.82 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state45                                                                                                                                                        |                                                                                                                                                                                                                                             |               21 |             84 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state63                                                                                                                                                        |                                                                                                                                                                                                                                             |               22 |             84 |         3.82 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                             | cnn_controler_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                        |               16 |             85 |         5.31 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[2].inst_opipe_payld/gen_pipe[1].pipe[1][177]_i_1_n_0                                                                                                                   |               21 |             87 |         4.14 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state29                                                                                                                                                        |                                                                                                                                                                                                                                             |               22 |             88 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[2].inst_opipe_payld/gen_pipe[1].pipe[1][177]_i_1_n_0                                                                                                                   |               24 |             93 |         3.88 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | cnn_controler_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |               18 |             93 |         5.17 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                                                             |               12 |             96 |         8.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                                                             |               12 |             96 |         8.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                                                             |               12 |             96 |         8.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/a_11_reg_46790                                                                                       |                                                                                                                                                                                                                                             |               27 |             99 |         3.67 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                           | cnn_controler_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                       |               19 |             99 |         5.21 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/a_15_reg_47890                                                                                       |                                                                                                                                                                                                                                             |               29 |             99 |         3.41 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/a_13_reg_47340                                                                                       |                                                                                                                                                                                                                                             |               28 |            100 |         3.57 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/a_9_reg_46240                                                                                        |                                                                                                                                                                                                                                             |               30 |            101 |         3.37 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/phi_mul7_fu_1860                                                                                                                                                         | cnn_controler_i/cnn_accelerator_0/inst/control_s_axi_U/int_ap_start_reg_0[1]                                                                                                                                                                |               27 |            103 |         3.81 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/a_7_reg_45690                                                                                        |                                                                                                                                                                                                                                             |               31 |            103 |         3.32 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                                                             |               13 |            104 |         8.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/next_req                                                                                                  | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |               31 |            104 |         3.35 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                                                             |               13 |            104 |         8.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/next_req                                                                                                   | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |               28 |            104 |         3.71 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                                                             |               14 |            112 |         8.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                                                             |               14 |            112 |         8.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                                                             |               14 |            112 |         8.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                                                             |               14 |            112 |         8.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                                                                             |               14 |            112 |         8.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                                                             |               15 |            120 |         8.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                                                             |               15 |            120 |         8.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                                                             |               16 |            128 |         8.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                               |                                                                                                                                                                                                                                             |               16 |            128 |         8.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state18                                                                                                                                                        |                                                                                                                                                                                                                                             |               36 |            136 |         3.78 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state21                                                                                                                                                        |                                                                                                                                                                                                                                             |               35 |            136 |         3.89 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state51                                                                                                                                                        |                                                                                                                                                                                                                                             |               36 |            138 |         3.83 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 | cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                   |               74 |            143 |         1.93 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state35                                                                                                                                                        |                                                                                                                                                                                                                                             |               37 |            148 |         4.00 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state4                                                                                                                                                         |                                                                                                                                                                                                                                             |               37 |            162 |         4.38 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state65                                                                                                                                                        |                                                                                                                                                                                                                                             |               51 |            212 |         4.16 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/a_6_reg_45440                                                                                        |                                                                                                                                                                                                                                             |               78 |            270 |         3.46 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/a_1_reg_43540                                                                                        |                                                                                                                                                                                                                                             |               91 |            357 |         3.92 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state1                                                                                                                                                         |                                                                                                                                                                                                                                             |              160 |            447 |         2.79 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/ap_CS_fsm_state3                                                                                                                                                         |                                                                                                                                                                                                                                             |              159 |            478 |         3.01 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 | cnn_controler_i/cnn_accelerator_0/inst/grp_cnn_accelerator_Pipeline_VITIS_LOOP_40_2_VITIS_LOOP_41_3_fu_270/mul_4ns_32s_36_2_1_U1/a_3_reg_44590                                                                  |                                                                                                                                                                                                                                             |              183 |            522 |         2.85 |
|  cnn_controler_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                 |                                                                                                                                                                                                                                             |              469 |           1189 |         2.54 |
+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


