// Seed: 1327365370
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_4, id_5;
endmodule
module module_1 #(
    parameter id_12 = 32'd60
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15[-1 : id_12],
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  inout wire id_17;
  output wire id_16;
  output logic [7:0] id_15;
  input wire id_14;
  input wire id_13;
  input wire _id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_2
  );
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_19;
endmodule
