# # File gsaved with Nlview version 6.3.8  2013-12-19 bk=1.2992 VDI=34 GEI=35
# 
<<<<<<< HEAD
preplace inst de0_nano_system.clk_50 -pg 1 -lvl 1 -y 390
preplace inst de0_nano_system.jtag_uart -pg 1 -lvl 5 -y 800
preplace inst de0_nano_system.sw -pg 1 -lvl 5 -y 1340
preplace inst de0_nano_system.altpll_0 -pg 1 -lvl 5 -y 160
preplace inst de0_nano_system.cpu -pg 1 -lvl 3 -y 280
preplace inst de0_nano_system.TRG_PLS_component_0 -pg 1 -lvl 6 -y 180
preplace inst de0_nano_system -pg 1 -lvl 1 -y 40 -regy -20
preplace inst de0_nano_system.sdram -pg 1 -lvl 5 -y 900
preplace inst de0_nano_system.cpu.reset_bridge -pg 1
preplace inst de0_nano_system.cpu.clock_bridge -pg 1
preplace inst de0_nano_system.key -pg 1 -lvl 5 -y 1220
preplace inst de0_nano_system.cpu.cpu -pg 1
preplace inst de0_nano_system.timer -pg 1 -lvl 5 -y 1000
preplace netloc EXPORT<net_container>de0_nano_system</net_container>(SLAVE)TRG_PLS_component_0.SPI_CLK,(SLAVE)de0_nano_system.trg_pls_component_0_spi_clk) 1 0 6 NJ 50 NJ 50 NJ 50 NJ 50 NJ 50 NJ
preplace netloc EXPORT<net_container>de0_nano_system</net_container>(SLAVE)de0_nano_system.clk_50_clk_in,(SLAVE)clk_50.clk_in) 1 0 1 NJ
preplace netloc EXPORT<net_container>de0_nano_system</net_container>(SLAVE)de0_nano_system.sw_external_connection,(SLAVE)sw.external_connection) 1 0 5 NJ 1370 NJ 1370 NJ 1370 NJ 1370 NJ
preplace netloc INTERCONNECT<net_container>de0_nano_system</net_container>(SLAVE)key.s1,(MASTER)cpu.instruction_master,(SLAVE)jtag_uart.avalon_jtag_slave,(MASTER)cpu.data_master,(SLAVE)cpu.debug_mem_slave,(SLAVE)sdram.s1,(SLAVE)altpll_0.pll_slave,(SLAVE)sw.s1,(SLAVE)timer.s1,(SLAVE)TRG_PLS_component_0.reg) 1 2 4 460 420 1090 320 1320 310 N
preplace netloc EXPORT<net_container>de0_nano_system</net_container>(SLAVE)sdram.wire,(SLAVE)de0_nano_system.sdram_wire) 1 0 5 NJ 970 NJ 970 NJ 970 NJ 970 NJ
preplace netloc EXPORT<net_container>de0_nano_system</net_container>(SLAVE)clk_50.clk_in_reset,(SLAVE)de0_nano_system.clk_50_clk_in_reset) 1 0 1 NJ
preplace netloc FAN_OUT<net_container>de0_nano_system</net_container>(SLAVE)sw.irq,(SLAVE)key.irq,(SLAVE)timer.irq,(MASTER)cpu.irq,(SLAVE)jtag_uart.irq) 1 3 2 NJ 370 1260
preplace netloc EXPORT<net_container>de0_nano_system</net_container>(SLAVE)de0_nano_system.trg_pls_component_0_trg_pls,(SLAVE)TRG_PLS_component_0.TRG_PLS) 1 0 6 NJ 220 NJ 220 NJ 220 NJ 220 NJ 290 NJ
preplace netloc EXPORT<net_container>de0_nano_system</net_container>(SLAVE)key.external_connection,(SLAVE)de0_nano_system.key_external_connection) 1 0 5 NJ 1250 NJ 1250 NJ 1250 NJ 1250 NJ
preplace netloc INTERCONNECT<net_container>de0_nano_system</net_container>(MASTER)cpu.debug_reset_request,(SLAVE)cpu.reset,(SLAVE)sw.reset,(SLAVE)jtag_uart.reset,(SLAVE)TRG_PLS_component_0.reset,(MASTER)clk_50.clk_reset,(SLAVE)key.reset,(SLAVE)timer.reset,(SLAVE)altpll_0.inclk_interface_reset,(SLAVE)sdram.reset) 1 1 5 NJ 420 440 440 1070 340 1280 110 1730
preplace netloc POINT_TO_POINT<net_container>de0_nano_system</net_container>(MASTER)altpll_0.c1,(SLAVE)TRG_PLS_component_0.CLK160M) 1 5 1 N
preplace netloc POINT_TO_POINT<net_container>de0_nano_system</net_container>(SLAVE)altpll_0.inclk_interface,(MASTER)clk_50.clk) 1 1 4 350 190 NJ 190 NJ 190 NJ
preplace netloc FAN_OUT<net_container>de0_nano_system</net_container>(SLAVE)jtag_uart.clk,(SLAVE)key.clk,(SLAVE)sdram.clk,(MASTER)altpll_0.c0,(SLAVE)cpu.clk,(SLAVE)TRG_PLS_component_0.CLK100M,(SLAVE)sw.clk,(SLAVE)timer.clk) 1 2 4 460 240 NJ 240 1300 30 1750
preplace netloc EXPORT<net_container>de0_nano_system</net_container>(SLAVE)TRG_PLS_component_0.SPI_MOSI,(SLAVE)de0_nano_system.trg_pls_component_0_spi_mosi) 1 0 6 NJ 130 NJ 130 NJ 130 NJ 130 NJ 130 NJ
preplace netloc EXPORT<net_container>de0_nano_system</net_container>(SLAVE)de0_nano_system.trg_pls_component_0_spi_cs,(SLAVE)TRG_PLS_component_0.SPI_CS) 1 0 6 NJ 70 NJ 70 NJ 70 NJ 70 NJ 70 NJ
levelinfo -pg 1 0 160 2030
levelinfo -hier de0_nano_system 170 200 420 850 1240 1550 1890 2020
=======
preplace inst de0_nano_system.clk_50 -pg 1 -lvl 1 -y 400
preplace inst de0_nano_system.jtag_uart -pg 1 -lvl 5 -y 810
preplace inst de0_nano_system.sw -pg 1 -lvl 5 -y 1350
preplace inst de0_nano_system.altpll_0 -pg 1 -lvl 5 -y 150
preplace inst de0_nano_system.cpu -pg 1 -lvl 3 -y 290
preplace inst de0_nano_system.TRG_PLS_component_0 -pg 1 -lvl 6 -y 170
preplace inst de0_nano_system -pg 1 -lvl 1 -y 40 -regy -20
preplace inst de0_nano_system.sdram -pg 1 -lvl 5 -y 910
preplace inst de0_nano_system.cpu.reset_bridge -pg 1
preplace inst de0_nano_system.cpu.clock_bridge -pg 1
preplace inst de0_nano_system.key -pg 1 -lvl 5 -y 1230
preplace inst de0_nano_system.cpu.cpu -pg 1
preplace inst de0_nano_system.timer -pg 1 -lvl 5 -y 1010
preplace inst de0_nano_system.CLK100M -pg 1 -lvl 6 -y 350
preplace netloc EXPORT<net_container>de0_nano_system</net_container>(SLAVE)TRG_PLS_component_0.SPI_CS,(SLAVE)de0_nano_system.trg_pls_component_0_spi_cs) 1 0 6 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ
preplace netloc EXPORT<net_container>de0_nano_system</net_container>(SLAVE)TRG_PLS_component_0.SPI_CLK,(SLAVE)de0_nano_system.trg_pls_component_0_spi_clk) 1 0 6 NJ 40 NJ 40 NJ 40 NJ 40 NJ 40 NJ
preplace netloc EXPORT<net_container>de0_nano_system</net_container>(SLAVE)de0_nano_system.sdram_wire,(SLAVE)sdram.wire) 1 0 5 NJ 980 NJ 980 NJ 980 NJ 980 NJ
preplace netloc EXPORT<net_container>de0_nano_system</net_container>(SLAVE)clk_50.clk_in,(SLAVE)de0_nano_system.clk_50_clk_in) 1 0 1 NJ
preplace netloc EXPORT<net_container>de0_nano_system</net_container>(SLAVE)sw.external_connection,(SLAVE)de0_nano_system.sw_external_connection) 1 0 5 NJ 1380 NJ 1380 NJ 1380 NJ 1380 NJ
preplace netloc INTERCONNECT<net_container>de0_nano_system</net_container>(MASTER)cpu.data_master,(SLAVE)cpu.debug_mem_slave,(SLAVE)altpll_0.pll_slave,(SLAVE)sdram.s1,(SLAVE)key.s1,(MASTER)cpu.instruction_master,(SLAVE)sw.s1,(SLAVE)timer.s1,(SLAVE)TRG_PLS_component_0.reg,(SLAVE)jtag_uart.avalon_jtag_slave) 1 2 4 480 450 1090 320 1280 300 NJ
preplace netloc EXPORT<net_container>de0_nano_system</net_container>(SLAVE)clk_50.clk_in_reset,(SLAVE)de0_nano_system.clk_50_clk_in_reset) 1 0 1 NJ
preplace netloc POINT_TO_POINT<net_container>de0_nano_system</net_container>(MASTER)clk_50.clk,(SLAVE)altpll_0.inclk_interface) 1 1 4 350 180 NJ 180 NJ 180 NJ
preplace netloc EXPORT<net_container>de0_nano_system</net_container>(SLAVE)de0_nano_system.trg_pls_component_0_trg_pls,(SLAVE)TRG_PLS_component_0.TRG_PLS) 1 0 6 NJ 140 NJ 140 NJ 140 NJ 140 NJ 140 NJ
preplace netloc EXPORT<net_container>de0_nano_system</net_container>(SLAVE)key.external_connection,(SLAVE)de0_nano_system.key_external_connection) 1 0 5 NJ 1260 NJ 1260 NJ 1260 NJ 1260 NJ
preplace netloc EXPORT<net_container>de0_nano_system</net_container>(MASTER)CLK100M.clk,(MASTER)de0_nano_system.clk100m_clk) 1 6 1 N
preplace netloc INTERCONNECT<net_container>de0_nano_system</net_container>(MASTER)cpu.debug_reset_request,(SLAVE)altpll_0.inclk_interface_reset,(SLAVE)sw.reset,(MASTER)clk_50.clk_reset,(SLAVE)sdram.reset,(SLAVE)jtag_uart.reset,(SLAVE)TRG_PLS_component_0.reset,(SLAVE)CLK100M.clk_in_reset,(SLAVE)key.reset,(SLAVE)timer.reset,(SLAVE)cpu.reset) 1 1 5 NJ 430 440 470 1070 340 1300 320 1710
preplace netloc POINT_TO_POINT<net_container>de0_nano_system</net_container>(MASTER)altpll_0.c1,(SLAVE)TRG_PLS_component_0.CLK160M) 1 5 1 N
preplace netloc FAN_OUT<net_container>de0_nano_system</net_container>(SLAVE)jtag_uart.clk,(MASTER)altpll_0.c0,(SLAVE)TRG_PLS_component_0.CLK100M,(SLAVE)key.clk,(SLAVE)cpu.clk,(SLAVE)sw.clk,(SLAVE)CLK100M.clk_in,(SLAVE)sdram.clk,(SLAVE)timer.clk) 1 2 4 460 430 NJ 430 1320 280 1730
preplace netloc EXPORT<net_container>de0_nano_system</net_container>(SLAVE)TRG_PLS_component_0.SPI_MOSI,(SLAVE)de0_nano_system.trg_pls_component_0_spi_mosi) 1 0 6 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ
preplace netloc FAN_OUT<net_container>de0_nano_system</net_container>(MASTER)cpu.irq,(SLAVE)key.irq,(SLAVE)timer.irq,(SLAVE)jtag_uart.irq,(SLAVE)sw.irq) 1 3 2 NJ 380 1260
levelinfo -pg 1 0 160 2140
levelinfo -hier de0_nano_system 170 200 420 850 1240 1550 1890 2040
>>>>>>> origin/main
