// Seed: 1702918357
module module_0 (
    input tri id_0,
    input wor id_1,
    input wor id_2,
    output supply0 id_3
);
  assign id_3 = 1;
  assign module_1.type_41 = 0;
  assign id_3 = id_1;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    output tri0 id_2,
    input wire id_3,
    input supply0 id_4,
    id_29,
    input uwire id_5,
    input tri0 id_6,
    output uwire id_7,
    input tri0 id_8,
    output wor id_9,
    input tri0 id_10,
    input uwire id_11,
    output tri1 id_12,
    output supply0 id_13,
    output wire id_14,
    input wand id_15,
    input wand id_16,
    output supply0 id_17,
    input tri1 id_18,
    input tri id_19,
    input wor id_20,
    input tri1 id_21,
    output supply1 id_22,
    input tri1 id_23,
    input uwire id_24,
    output supply1 id_25,
    input tri1 id_26,
    output tri1 id_27
);
  assign id_12 = id_0;
  tri id_30 = id_16;
  int id_31;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_5,
      id_27
  );
  parameter id_32 = 1;
  assign id_12 = -1 && id_20;
  supply0 id_33 = 1, id_34 = (~id_5) + "";
  wire id_35;
  wire id_36;
  tri0 id_37, id_38;
  supply1 id_39 = id_37 >= 1'b0, id_40;
endmodule
