Microchip MPLAB XC8 Compiler V1.36 ()

Linker command line:

--edf=/opt/microchip/xc8/v1.36/dat/en_msgs.txt -cs \
  -h+dist/default/debug/logic-clock.X.debug.sym \
  --cmf=dist/default/debug/logic-clock.X.debug.cmf -z -Q16F873A \
  -o/tmp/xcXUHOLxi -Mdist/default/debug/logic-clock.X.debug.map -E1 \
  -ver=XC8 -ASTACK=0A0h-0f3h -pstack=STACK -ACODE=00h-07FFh,0800h-0EFFh \
  -ASTRCODE=00h-0EFFh -ASTRING=00h-0FFhx15 -ACONST=00h-0FFhx15 \
  -AENTRY=00h-0FFhx15 -ABANK0=020h-07Bh -ABANK1=0A0h-0F3h \
  -ARAM=020h-07Bh,0A0h-0F3h -AABS1=020h-07Fh,0A0h-0FFh -ACOMMON=07Ch-07Dh \
  -ASFR0=00h-01Fh -ASFR1=080h-09Fh -ASFR2=0100h-017Bh -ASFR3=0180h-01FBh \
  -preset_vec=00h,intentry=04h,init,end_init -ppowerup=CODE -pcinit=CODE \
  -pfunctab=CODE -ACONFIG=02007h-02007h -pconfig=CONFIG -DCONFIG=2 \
  -AIDLOC=02000h-02003h -pidloc=IDLOC -DIDLOC=2 -AEEDATA=00h-07Fh/02100h \
  -peeprom_data=EEDATA -DEEDATA=2 -DCODE=2 -DSTRCODE=2 -DSTRING=2 -DCONST=2 \
  -DENTRY=2 -k /tmp/xcXA3StJq.obj \
  dist/default/debug/logic-clock.X.debug.obj 

Object code version is 3.11

Machine type is 16F873A



                Name                               Link     Load   Length Selector   Space Scale
/tmp/xcXA3StJq.obj
                end_init                             11       11        2        8       0
                reset_vec                             0        0        3        0       0
                config                             2007     2007        1     400E       0
dist/default/debug/logic-clock.X.debug.obj
                cinit                                13       13        7        8       0
                intentry                              4        4        D        8       0
                text2                                86       86       11        8       0
                text1                                70       70       16        8       0
                maintext                             1A       1A       56        8       0
                cstackBANK0                          20       20        8       20       1
                bssBANK0                             28       28        4       20       1

TOTAL           Name                               Link     Load   Length     Space
        CLASS   STACK          

        CLASS   CODE           
                end_init                             11       11        2         0
                cinit                                13       13        7         0
                intentry                              4        4        D         0
                reset_vec                             0        0        3         0
                text2                                86       86       11         0
                text1                                70       70       16         0
                maintext                             1A       1A       56         0

        CLASS   STRCODE        

        CLASS   STRING         

        CLASS   CONST          

        CLASS   ENTRY          

        CLASS   BANK0          
                cstackBANK0                          20       20        8         1
                bssBANK0                             28       28        4         1

        CLASS   BANK1          

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               7C       7C        2         1

        CLASS   COMMON         

        CLASS   SFR0           

        CLASS   SFR1           

        CLASS   SFR2           

        CLASS   SFR3           

        CLASS   CONFIG         
                config                             2007     2007        1         0

        CLASS   IDLOC          

        CLASS   EEDATA         

        CLASS   BANK3          

        CLASS   BANK2          



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  000003  000003         0       0  CODE        2
                intentry                       000004  000093  000097         8       0  CODE        2
                cstackBANK0                    000020  00000C  00002C        20       1  BANK0       1
                config                         002007  000001  002008      400E       0  CONFIG      2


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            002C-007B             50           1
        BANK1            00A0-00F3             54           1
        CODE             0003-0003              1           2
                         0097-0EFF            769
        CONST            0003-0003              1           2
                         0097-0EFF            100
        EEDATA           2100-217F             80           2
        ENTRY            0003-0003              1           2
                         0097-0EFF            100
        IDLOC            2000-2003              4           2
        RAM              002C-007B             50           1
                         00A0-00F3             54
        SFR0             0000-001F             20           1
        SFR1             0080-009F             20           1
        SFR2             0100-017B             7C           1
        SFR3             0180-01FB             7C           1
        STACK            00A0-00F3             54           1
        STRCODE          0003-0003              1           2
                         0097-0EFF            E69
        STRING           0003-0003              1           2
                         0097-0EFF            100

                                  Symbol Table

_ADCON1                  (abs)        009F
_CMCONbits               (abs)        009C
_INTCONbits              (abs)        000B
_OPTION_REGbits          (abs)        0081
_PIE1bits                (abs)        008C
_PIR1bits                (abs)        000C
_PORTA                   (abs)        0005
_PORTAbits               (abs)        0005
_PORTB                   (abs)        0006
_PORTC                   (abs)        0007
_RCSTAbits               (abs)        0018
_SPBRG                   (abs)        0099
_SSPCONbits              (abs)        0014
_SSPSTATbits             (abs)        0094
_STATUSbits              (abs)        0003
_TRISA                   (abs)        0085
_TRISB                   (abs)        0086
_TRISC                   (abs)        0087
_TRISCbits               (abs)        0087
_TXSTAbits               (abs)        0098
__CFG_BOREN$ON           (abs)        0000
__CFG_CP$OFF             (abs)        0000
__CFG_CPD$OFF            (abs)        0000
__CFG_FOSC$XT            (abs)        0000
__CFG_LVP$OFF            (abs)        0000
__CFG_PWRTE$OFF          (abs)        0000
__CFG_WDTE$OFF           (abs)        0000
__CFG_WRT$OFF            (abs)        0000
__Habs1                  abs1         0000
__Hbank0                 bank0        0000
__Hbank1                 bank1        0000
__Hbank2                 bank2        0000
__Hbank3                 bank3        0000
__HbssBANK0              bssBANK0     0000
__Hcinit                 cinit        001A
__Hclrtext               clrtext      0000
__Hcode                  code         0000
__Hcommon                common       0000
__Hconfig                config       2008
__HcstackBANK0           cstackBANK0  0000
__HcstackCOMMON          cstackCOMMON 0000
__Heeprom_data           eeprom_data  0000
__Hend_init              end_init     0013
__Hfunctab               functab      0000
__Hidloc                 idloc        0000
__Hinit                  init         0011
__Hintentry              intentry     0011
__Hmaintext              maintext     0000
__Hpowerup               powerup      0000
__Hram                   ram          0000
__Hreset_vec             reset_vec    0003
__Hsfr0                  sfr0         0000
__Hsfr1                  sfr1         0000
__Hsfr2                  sfr2         0000
__Hsfr3                  sfr3         0000
__Hspace_0               (abs)        2008
__Hspace_1               (abs)        002C
__Hspace_2               (abs)        0000
__Hspace_3               (abs)        0000
__Hstack                 stack        0000
__Hstrings               strings      0000
__Htext                  text         0000
__Labs1                  abs1         0000
__Lbank0                 bank0        0000
__Lbank1                 bank1        0000
__Lbank2                 bank2        0000
__Lbank3                 bank3        0000
__LbssBANK0              bssBANK0     0000
__Lcinit                 cinit        0013
__Lclrtext               clrtext      0000
__Lcode                  code         0000
__Lcommon                common       0000
__Lconfig                config       2007
__LcstackBANK0           cstackBANK0  0000
__LcstackCOMMON          cstackCOMMON 0000
__Leeprom_data           eeprom_data  0000
__Lend_init              end_init     0011
__Lfunctab               functab      0000
__Lidloc                 idloc        0000
__Linit                  init         0011
__Lintentry              intentry     0004
__Lmaintext              maintext     0000
__Lpowerup               powerup      0000
__Lram                   ram          0000
__Lreset_vec             reset_vec    0000
__Lsfr0                  sfr0         0000
__Lsfr1                  sfr1         0000
__Lsfr2                  sfr2         0000
__Lsfr3                  sfr3         0000
__Lspace_0               (abs)        0000
__Lspace_1               (abs)        0000
__Lspace_2               (abs)        0000
__Lspace_3               (abs)        0000
__Lstack                 stack        0000
__Lstrings               strings      0000
__Ltext                  text         0000
__S0                     (abs)        2008
__S1                     (abs)        002C
__S2                     (abs)        0000
__S3                     (abs)        0000
___int_sp                stack        0000
___latbits               (abs)        0001
___sp                    stack        0000
__end_of__initialization cinit        0017
__end_of_countDelay      text1        0086
__end_of_isr             text2        0097
__end_of_main            maintext     0070
__initialization         cinit        0013
__pbssBANK0              bssBANK0     0028
__pcstackBANK0           cstackBANK0  0020
__pcstackCOMMON          cstackCOMMON 0000
__pintentry              intentry     0004
__pmaintext              maintext     001A
__ptext1                 text1        0070
__ptext2                 text2        0086
__size_of_countDelay     (abs)        0000
__size_of_isr            (abs)        0000
__size_of_main           (abs)        0000
_countDelay              text1        0070
_heartbeat               bssBANK0     0028
_isr                     text2        0086
_main                    maintext     001A
_scratch                 bssBANK0     002A
btemp                    (abs)        007C
countDelay@n             cstackBANK0  0024
countDelay@x             cstackBANK0  0026
end_of_initialization    cinit        0017
interrupt_function       intentry     0004
intlevel0                functab      0000
intlevel1                functab      0000
intlevel2                functab      0000
intlevel3                functab      0000
intlevel4                functab      0000
intlevel5                functab      0000
ltemp                    (abs)        007C
ltemp0                   (abs)        007C
ltemp1                   (abs)        0080
ltemp2                   (abs)        0084
ltemp3                   (abs)        007E
reset_vec                reset_vec    0000
saved_w                  (abs)        007C
stackhi                  (abs)        0000
stacklo                  (abs)        0000
start                    init         0011
start_initialization     cinit        0013
ttemp                    (abs)        007C
ttemp0                   (abs)        007C
ttemp1                   (abs)        007F
ttemp2                   (abs)        0082
ttemp3                   (abs)        0085
ttemp4                   (abs)        007D
wtemp                    (abs)        007C
wtemp0                   (abs)        007C
wtemp1                   (abs)        007E
wtemp2                   (abs)        0080
wtemp3                   (abs)        0082
wtemp4                   (abs)        0084
wtemp5                   (abs)        0086
wtemp6                   (abs)        007D


FUNCTION INFORMATION:

 *************** function _main *****************
 Defined at:
		line 27 in file "main.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1
      Params:         0       0       0
      Locals:         0       0       0
      Temps:          0       0       0
      Totals:         0       0       0
Total ram usage:        0 bytes
 Hardware stack levels required when called:    2
 This function calls:
		_countDelay
 This function is called by:
		Startup code after reset
 This function uses a non-reentrant model


 *************** function _countDelay *****************
 Defined at:
		line 130 in file "main.c"
 Parameters:    Size  Location     Type
  n               2    4[BANK0 ] int 
 Auto vars:     Size  Location     Type
  x               2    6[BANK0 ] int 
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1
      Params:         0       2       0
      Locals:         0       2       0
      Temps:          0       0       0
      Totals:         0       4       0
Total ram usage:        4 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		Nothing
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _isr *****************
 Defined at:
		line 23 in file "main.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1
      Params:         0       0       0
      Locals:         0       0       0
      Temps:          0       4       0
      Totals:         0       4       0
Total ram usage:        4 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		Interrupt level 1
 This function uses a non-reentrant model



MODULE INFORMATION

Module		Function		Class		Link	Load	Size
shared
		__initialization		CODE           	0013	0000	5

shared estimated size: 5

main.c
		_main          		CODE           	001A	0000	87
		_isr           		CODE           	0086	0000	18
		_countDelay    		CODE           	0070	0000	23

main.c estimated size: 128

