-- ==============================================================
-- Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1.1 (64-bit)
-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity StreamingFCLayer_Batch_4_Matrix_Vector_Actudo_rom is 
    generic(
             DWIDTH     : integer := 17; 
             AWIDTH     : integer := 7; 
             MEM_SIZE    : integer := 128
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of StreamingFCLayer_Batch_4_Matrix_Vector_Actudo_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "11111111000101001", 1 => "00000000101000000", 
    2 => "00001000010001011", 3 => "00000010100111010", 
    4 => "11111010011010001", 5 => "11111110110001111", 
    6 => "00001010001110100", 7 => "00000000100101000", 
    8 => "00000000000010110", 9 => "11010010101110011", 
    10 => "00000000100000110", 11 => "00000100011110100", 
    12 => "00001011101100010", 13 => "11110100000010101", 
    14 => "11111111111011000", 15 => "11111110111010111", 
    16 => "00000011010110101", 17 => "00000001001111000", 
    18 => "11111110010100111", 19 => "11111111110000110", 
    20 => "11111001110110100", 21 => "11111111011110001", 
    22 => "11111110110000010", 23 => "11111110111001100", 
    24 => "00001000001001110", 25 => "00001001110010111", 
    26 => "11111100111001001", 27 => "01111110000000001", 
    28 => "11111111001010110", 29 => "00000001001011000", 
    30 => "00000010100011001", 31 => "00001000101010011", 
    32 => "11111010111101010", 33 => "11110001010111011", 
    34 => "11111110101011111", 35 => "00000001000010100", 
    36 => "00000010110110100", 37 => "00000001011001100", 
    38 => "00010011000101001", 39 => "00000000000100011", 
    40 => "00000011100101100", 41 => "11110111110011111", 
    42 => "11111000010111111", 43 => "11111111111100011", 
    44 => "00000111000001111", 45 => "00000000101111110", 
    46 => "11111101101111011", 47 => "00000111000110000", 
    48 => "11111111010110100", 49 => "00000001110001101", 
    50 => "00011101000001101", 51 => "01100101011100110", 
    52 => "00000000000010101", 53 => "00000110110100110", 
    54 => "11111111000101100", 55 => "00000000001000000", 
    56 => "00001100101100111", 57 => "00001011110000001", 
    58 => "11111100111101001", 59 => "11111111101101100", 
    60 => "11111100101011000", 61 => "11111111010000010", 
    62 => "11111000111100111", 63 => "00000000101001111", 
    64 => "00000100100111101", 65 => "11110100001101010", 
    66 => "00000000101001101", 67 => "11111100110011011", 
    68 => "11111110110010101", 69 => "11111001001011110", 
    70 => "00000000000010101", 71 => "00000000000111111", 
    72 => "00000001110010001", 73 => "00000101000011010", 
    74 => "00000000001110111", 75 => "11111101011111110", 
    76 => "11111110001110001", 77 => "11111111001111110", 
    78 => "00000000001001100", 79 => "11100010101100001", 
    80 => "00000001000001010", 81 => "00000000011000100", 
    82 => "11111111011100100", 83 => "11111101101000100", 
    84 => "11111111111010100", 85 => "11110010011011111", 
    86 => "11110011101000110", 87 => "00000100001111000", 
    88 => "00000100100110111", 89 => "11111110110010011", 
    90 => "11111110001010111", 91 => "00000001010010000", 
    92 => "11111110000100101", 93 => "11111110101000001", 
    94 => "00000111010110010", 95 => "11111110110000001", 
    96 => "11111111101001011", 97 => "11111111000000000", 
    98 => "00000001001011111", 99 => "11110101001001001", 
    100 => "11111000110010101", 101 => "11111110111011000", 
    102 => "11111111010001111", 103 => "00001001000000100", 
    104 => "00000010001001000", 105 => "11110111110001000", 
    106 => "11111110101101010", 107 => "11001000010011000", 
    108 => "00000011010001010", 109 => "11111001000001000", 
    110 => "11111111001110001", 111 => "00000001000010100", 
    112 => "00000000100110111", 113 => "11110000000101000", 
    114 => "11111111111110111", 115 => "00000000011110111", 
    116 => "11111111110010100", 117 => "11111111101110101", 
    118 => "11110010101000111", 119 => "00000000010111111", 
    120 => "11111100100001001", 121 => "00000000001000110", 
    122 => "00001100111111110", 123 => "00001000111110010", 
    124 => "00000000000011010", 125 => "11111111110000111", 
    126 => "11111111011111110", 127 => "11111110110011100" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity StreamingFCLayer_Batch_4_Matrix_Vector_Actudo is
    generic (
        DataWidth : INTEGER := 17;
        AddressRange : INTEGER := 128;
        AddressWidth : INTEGER := 7);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of StreamingFCLayer_Batch_4_Matrix_Vector_Actudo is
    component StreamingFCLayer_Batch_4_Matrix_Vector_Actudo_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    StreamingFCLayer_Batch_4_Matrix_Vector_Actudo_rom_U :  component StreamingFCLayer_Batch_4_Matrix_Vector_Actudo_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


