# Compile of add_mul.vhd was successful.
# Compile of fd.vhd was successful.
# Compile of fir_unfolded.vhd was successful.
# Compile of register.vhd was successful.
# Compile of stage.vhd was successful.
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_unfolded.vhd was successful.
# Compile of data_sink_unfolded.vhd was successful.
# Compile of tb_fir_unfolded.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.tb_fir_unfolded -t ns
# vsim -gui work.tb_fir_unfolded -t ns 
# Start time: 10:41:42 on Nov 01,2021
# Loading work.tb_fir_unfolded
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading ieee.std_logic_textio(body)
# Loading work.data_maker_unfolded(beh)
# Loading ieee.numeric_std(body)
# Loading work.fir_unfolded(arch)
# Loading work.reg(arch)
# Loading work.fd(synch)
# Loading work.stage(arch)
# Loading work.mul_add(arch)
# Loading work.data_sink_unfolded(beh)
add wave -position insertpoint  \
sim:/tb_fir_unfolded/CLK_i \
sim:/tb_fir_unfolded/RST_n_i \
sim:/tb_fir_unfolded/DIN0_i \
sim:/tb_fir_unfolded/DIN1_i \
sim:/tb_fir_unfolded/DIN2_i \
sim:/tb_fir_unfolded/VIN_i \
sim:/tb_fir_unfolded/H0_i \
sim:/tb_fir_unfolded/H1_i \
sim:/tb_fir_unfolded/H2_i \
sim:/tb_fir_unfolded/H3_i \
sim:/tb_fir_unfolded/H4_i \
sim:/tb_fir_unfolded/H5_i \
sim:/tb_fir_unfolded/H6_i \
sim:/tb_fir_unfolded/H7_i \
sim:/tb_fir_unfolded/H8_i \
sim:/tb_fir_unfolded/H9_i \
sim:/tb_fir_unfolded/H10_i \
sim:/tb_fir_unfolded/DOUT0_i \
sim:/tb_fir_unfolded/DOUT1_i \
sim:/tb_fir_unfolded/DOUT2_i \
sim:/tb_fir_unfolded/VOUT_i \
sim:/tb_fir_unfolded/END_SIM_i
run
quit -sim
# End time: 10:46:08 on Nov 01,2021, Elapsed time: 0:04:26
# Errors: 0, Warnings: 2
# Compile of add_mul.vhd was successful.
# Compile of fd.vhd was successful.
# Compile of fir_unfolded.vhd was successful.
# Compile of register.vhd was successful.
# Compile of stage.vhd was successful.
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_unfolded.vhd was successful.
# Compile of data_sink_unfolded.vhd was successful.
# Compile of tb_fir_unfolded.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui -t ns work.tb_fir_unfolded
# vsim -gui -t ns work.tb_fir_unfolded 
# Start time: 10:46:21 on Nov 01,2021
# Loading work.tb_fir_unfolded
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading ieee.std_logic_textio(body)
# Loading work.data_maker_unfolded(beh)
# Loading ieee.numeric_std(body)
# Loading work.fir_unfolded(arch)
# Loading work.reg(arch)
# Loading work.fd(synch)
# Loading work.stage(arch)
# Loading work.mul_add(arch)
# Loading work.data_sink_unfolded(beh)
run
add wave -position insertpoint  \
sim:/tb_fir_unfolded/CLK_i \
sim:/tb_fir_unfolded/RST_n_i \
sim:/tb_fir_unfolded/DIN0_i \
sim:/tb_fir_unfolded/DIN1_i \
sim:/tb_fir_unfolded/DIN2_i \
sim:/tb_fir_unfolded/VIN_i \
sim:/tb_fir_unfolded/H0_i \
sim:/tb_fir_unfolded/H1_i \
sim:/tb_fir_unfolded/H2_i \
sim:/tb_fir_unfolded/H3_i \
sim:/tb_fir_unfolded/H4_i \
sim:/tb_fir_unfolded/H5_i \
sim:/tb_fir_unfolded/H6_i \
sim:/tb_fir_unfolded/H7_i \
sim:/tb_fir_unfolded/H8_i \
sim:/tb_fir_unfolded/H9_i \
sim:/tb_fir_unfolded/H10_i \
sim:/tb_fir_unfolded/DOUT0_i \
sim:/tb_fir_unfolded/DOUT1_i \
sim:/tb_fir_unfolded/DOUT2_i \
sim:/tb_fir_unfolded/VOUT_i \
sim:/tb_fir_unfolded/END_SIM_i
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
quit -sim
# End time: 10:49:23 on Nov 01,2021, Elapsed time: 0:03:02
# Errors: 0, Warnings: 1
# Compile of add_mul.vhd was successful.
# Compile of fd.vhd was successful.
# Compile of fir_unfolded.vhd was successful.
# Compile of register.vhd was successful.
# Compile of stage.vhd was successful.
# Compile of clk_gen.vhd was successful.
# Compile of data_maker_unfolded.vhd was successful.
# Compile of data_sink_unfolded.vhd was successful.
# Compile of tb_fir_unfolded.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui -t ns work.tb_fir_unfolded
# vsim -gui -t ns work.tb_fir_unfolded 
# Start time: 10:49:33 on Nov 01,2021
# Loading work.tb_fir_unfolded
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading ieee.std_logic_textio(body)
# Loading work.data_maker_unfolded(beh)
# Loading ieee.numeric_std(body)
# Loading work.fir_unfolded(arch)
# Loading work.reg(arch)
# Loading work.fd(synch)
# Loading work.stage(arch)
# Loading work.mul_add(arch)
# Loading work.data_sink_unfolded(beh)
add wave -position insertpoint  \
sim:/tb_fir_unfolded/CLK_i \
sim:/tb_fir_unfolded/RST_n_i \
sim:/tb_fir_unfolded/DIN0_i \
sim:/tb_fir_unfolded/DIN1_i \
sim:/tb_fir_unfolded/DIN2_i \
sim:/tb_fir_unfolded/VIN_i \
sim:/tb_fir_unfolded/H0_i \
sim:/tb_fir_unfolded/H1_i \
sim:/tb_fir_unfolded/H2_i \
sim:/tb_fir_unfolded/H3_i \
sim:/tb_fir_unfolded/H4_i \
sim:/tb_fir_unfolded/H5_i \
sim:/tb_fir_unfolded/H6_i \
sim:/tb_fir_unfolded/H7_i \
sim:/tb_fir_unfolded/H8_i \
sim:/tb_fir_unfolded/H9_i \
sim:/tb_fir_unfolded/H10_i \
sim:/tb_fir_unfolded/DOUT0_i \
sim:/tb_fir_unfolded/DOUT1_i \
sim:/tb_fir_unfolded/DOUT2_i \
sim:/tb_fir_unfolded/VOUT_i \
sim:/tb_fir_unfolded/END_SIM_i
run
