#Clock Source
set_property IOSTANDARD DIFF_SSTL15 [get_ports clk_p]
set_property PACKAGE_PIN H19 [get_ports clk_p]
set_property PACKAGE_PIN G18 [get_ports clk_n]
set_property IOSTANDARD DIFF_SSTL15 [get_ports clk_n]

#Uart
set_property IOSTANDARD LVCMOS18 [get_ports TX]
set_property PACKAGE_PIN AU36 [get_ports TX]

#Buttons
set_property IOSTANDARD LVCMOS18 [get_ports {BUTTON[4]}]
set_property PACKAGE_PIN AR40 [get_ports {BUTTON[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {BUTTON[3]}]
set_property PACKAGE_PIN AU38 [get_ports {BUTTON[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {BUTTON[2]}]
set_property PACKAGE_PIN AP40 [get_ports {BUTTON[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {BUTTON[1]}]
set_property PACKAGE_PIN AW40 [get_ports {BUTTON[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {BUTTON[0]}]
set_property PACKAGE_PIN AV39 [get_ports {BUTTON[0]}]

create_pblock pblock_clk_div
add_cells_to_pblock [get_pblocks pblock_clk_div] [get_cells -quiet [list clk_div]]
resize_pblock [get_pblocks pblock_clk_div] -add {SLICE_X196Y475:SLICE_X221Y499}
resize_pblock [get_pblocks pblock_clk_div] -add {RAMB18_X13Y190:RAMB18_X14Y199}
resize_pblock [get_pblocks pblock_clk_div] -add {RAMB36_X13Y95:RAMB36_X14Y99}
set_property SNAPPING_MODE ON [get_pblocks pblock_clk_div]

create_pblock pblock_uart_ctrl
add_cells_to_pblock [get_pblocks pblock_uart_ctrl] [get_cells -quiet [list uart_ctrl]]
resize_pblock [get_pblocks pblock_uart_ctrl] -add {SLICE_X170Y475:SLICE_X195Y499}
resize_pblock [get_pblocks pblock_uart_ctrl] -add {RAMB18_X11Y190:RAMB18_X12Y199}
resize_pblock [get_pblocks pblock_uart_ctrl] -add {RAMB36_X11Y95:RAMB36_X12Y99}
set_property SNAPPING_MODE ON [get_pblocks pblock_uart_ctrl]

create_pblock pblock_rram_ctrl
add_cells_to_pblock [get_pblocks pblock_rram_ctrl] [get_cells -quiet [list rram_ctrl instdb]]
resize_pblock [get_pblocks pblock_rram_ctrl] -add {SLICE_X170Y0:SLICE_X221Y474}
resize_pblock [get_pblocks pblock_rram_ctrl] -add {RAMB18_X11Y0:RAMB18_X14Y189}
resize_pblock [get_pblocks pblock_rram_ctrl] -add {RAMB36_X11Y0:RAMB36_X14Y94}
set_property SNAPPING_MODE ON [get_pblocks pblock_rram_ctrl]

set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[0].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y300 	[get_cells {rram_ctrl/rram/genblk1[0].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[0].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y300 	[get_cells {rram_ctrl/rram/genblk1[0].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[0].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y300 	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y300 	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y300 	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y300 	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y300 	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y300 	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y300 	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y300 	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y300 	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y300 	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[0].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y300 	[get_cells {rram_ctrl/rram/genblk1[0].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[0].g_out_buff_1}]
set_property LOC SLICE_X87Y300 	[get_cells {rram_ctrl/rram/genblk1[0].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[0].g_out_buff_2}]
set_property LOC SLICE_X82Y300 	[get_cells {rram_ctrl/rram/genblk1[0].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[0].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[1].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y301 	[get_cells {rram_ctrl/rram/genblk1[1].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[1].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y301 	[get_cells {rram_ctrl/rram/genblk1[1].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[1].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y301 	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y301 	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y301 	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y301 	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y301 	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y301 	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y301 	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y301 	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y301 	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y301 	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[1].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y301 	[get_cells {rram_ctrl/rram/genblk1[1].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[1].g_out_buff_1}]
set_property LOC SLICE_X87Y301 	[get_cells {rram_ctrl/rram/genblk1[1].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[1].g_out_buff_2}]
set_property LOC SLICE_X82Y301 	[get_cells {rram_ctrl/rram/genblk1[1].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[1].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[2].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y302 	[get_cells {rram_ctrl/rram/genblk1[2].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[2].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y302 	[get_cells {rram_ctrl/rram/genblk1[2].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[2].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y302 	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y302 	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y302 	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y302 	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y302 	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y302 	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y302 	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y302 	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y302 	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y302 	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[2].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y302 	[get_cells {rram_ctrl/rram/genblk1[2].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[2].g_out_buff_1}]
set_property LOC SLICE_X87Y302 	[get_cells {rram_ctrl/rram/genblk1[2].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[2].g_out_buff_2}]
set_property LOC SLICE_X82Y302 	[get_cells {rram_ctrl/rram/genblk1[2].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[2].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[3].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y303 	[get_cells {rram_ctrl/rram/genblk1[3].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[3].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y303 	[get_cells {rram_ctrl/rram/genblk1[3].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[3].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y303 	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y303 	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y303 	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y303 	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y303 	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y303 	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y303 	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y303 	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y303 	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y303 	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[3].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y303 	[get_cells {rram_ctrl/rram/genblk1[3].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[3].g_out_buff_1}]
set_property LOC SLICE_X87Y303 	[get_cells {rram_ctrl/rram/genblk1[3].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[3].g_out_buff_2}]
set_property LOC SLICE_X82Y303 	[get_cells {rram_ctrl/rram/genblk1[3].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[3].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[4].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y304 	[get_cells {rram_ctrl/rram/genblk1[4].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[4].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y304 	[get_cells {rram_ctrl/rram/genblk1[4].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[4].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y304 	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y304 	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y304 	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y304 	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y304 	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y304 	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y304 	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y304 	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y304 	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y304 	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[4].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y304 	[get_cells {rram_ctrl/rram/genblk1[4].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[4].g_out_buff_1}]
set_property LOC SLICE_X87Y304 	[get_cells {rram_ctrl/rram/genblk1[4].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[4].g_out_buff_2}]
set_property LOC SLICE_X82Y304 	[get_cells {rram_ctrl/rram/genblk1[4].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[4].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[5].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y305 	[get_cells {rram_ctrl/rram/genblk1[5].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[5].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y305 	[get_cells {rram_ctrl/rram/genblk1[5].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[5].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y305 	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y305 	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y305 	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y305 	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y305 	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y305 	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y305 	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y305 	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y305 	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y305 	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[5].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y305 	[get_cells {rram_ctrl/rram/genblk1[5].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[5].g_out_buff_1}]
set_property LOC SLICE_X87Y305 	[get_cells {rram_ctrl/rram/genblk1[5].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[5].g_out_buff_2}]
set_property LOC SLICE_X82Y305 	[get_cells {rram_ctrl/rram/genblk1[5].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[5].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[6].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y306 	[get_cells {rram_ctrl/rram/genblk1[6].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[6].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y306 	[get_cells {rram_ctrl/rram/genblk1[6].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[6].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y306 	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y306 	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y306 	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y306 	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y306 	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y306 	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y306 	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y306 	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y306 	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y306 	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[6].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y306 	[get_cells {rram_ctrl/rram/genblk1[6].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[6].g_out_buff_1}]
set_property LOC SLICE_X87Y306 	[get_cells {rram_ctrl/rram/genblk1[6].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[6].g_out_buff_2}]
set_property LOC SLICE_X82Y306 	[get_cells {rram_ctrl/rram/genblk1[6].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[6].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[7].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y307 	[get_cells {rram_ctrl/rram/genblk1[7].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[7].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y307 	[get_cells {rram_ctrl/rram/genblk1[7].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[7].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y307 	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y307 	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y307 	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y307 	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y307 	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y307 	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y307 	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y307 	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y307 	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y307 	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[7].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y307 	[get_cells {rram_ctrl/rram/genblk1[7].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[7].g_out_buff_1}]
set_property LOC SLICE_X87Y307 	[get_cells {rram_ctrl/rram/genblk1[7].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[7].g_out_buff_2}]
set_property LOC SLICE_X82Y307 	[get_cells {rram_ctrl/rram/genblk1[7].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[7].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[8].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y308 	[get_cells {rram_ctrl/rram/genblk1[8].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[8].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y308 	[get_cells {rram_ctrl/rram/genblk1[8].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[8].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y308 	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y308 	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y308 	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y308 	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y308 	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y308 	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y308 	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y308 	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y308 	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y308 	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[8].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y308 	[get_cells {rram_ctrl/rram/genblk1[8].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[8].g_out_buff_1}]
set_property LOC SLICE_X87Y308 	[get_cells {rram_ctrl/rram/genblk1[8].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[8].g_out_buff_2}]
set_property LOC SLICE_X82Y308 	[get_cells {rram_ctrl/rram/genblk1[8].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[8].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[9].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y309 	[get_cells {rram_ctrl/rram/genblk1[9].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[9].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y309 	[get_cells {rram_ctrl/rram/genblk1[9].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[9].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y309 	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y309 	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y309 	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y309 	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y309 	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y309 	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y309 	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y309 	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y309 	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y309 	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[9].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y309 	[get_cells {rram_ctrl/rram/genblk1[9].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[9].g_out_buff_1}]
set_property LOC SLICE_X87Y309 	[get_cells {rram_ctrl/rram/genblk1[9].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[9].g_out_buff_2}]
set_property LOC SLICE_X82Y309 	[get_cells {rram_ctrl/rram/genblk1[9].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[9].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[10].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y310 	[get_cells {rram_ctrl/rram/genblk1[10].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[10].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y310 	[get_cells {rram_ctrl/rram/genblk1[10].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[10].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y310 	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y310 	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y310 	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y310 	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y310 	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y310 	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y310 	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y310 	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y310 	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y310 	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[10].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y310 	[get_cells {rram_ctrl/rram/genblk1[10].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[10].g_out_buff_1}]
set_property LOC SLICE_X87Y310 	[get_cells {rram_ctrl/rram/genblk1[10].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[10].g_out_buff_2}]
set_property LOC SLICE_X82Y310 	[get_cells {rram_ctrl/rram/genblk1[10].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[10].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[11].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y311 	[get_cells {rram_ctrl/rram/genblk1[11].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[11].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y311 	[get_cells {rram_ctrl/rram/genblk1[11].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[11].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y311 	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y311 	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y311 	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y311 	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y311 	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y311 	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y311 	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y311 	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y311 	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y311 	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[11].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y311 	[get_cells {rram_ctrl/rram/genblk1[11].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[11].g_out_buff_1}]
set_property LOC SLICE_X87Y311 	[get_cells {rram_ctrl/rram/genblk1[11].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[11].g_out_buff_2}]
set_property LOC SLICE_X82Y311 	[get_cells {rram_ctrl/rram/genblk1[11].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[11].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[12].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y312 	[get_cells {rram_ctrl/rram/genblk1[12].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[12].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y312 	[get_cells {rram_ctrl/rram/genblk1[12].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[12].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y312 	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y312 	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y312 	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y312 	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y312 	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y312 	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y312 	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y312 	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y312 	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y312 	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[12].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y312 	[get_cells {rram_ctrl/rram/genblk1[12].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[12].g_out_buff_1}]
set_property LOC SLICE_X87Y312 	[get_cells {rram_ctrl/rram/genblk1[12].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[12].g_out_buff_2}]
set_property LOC SLICE_X82Y312 	[get_cells {rram_ctrl/rram/genblk1[12].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[12].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[13].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y313 	[get_cells {rram_ctrl/rram/genblk1[13].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[13].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y313 	[get_cells {rram_ctrl/rram/genblk1[13].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[13].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y313 	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y313 	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y313 	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y313 	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y313 	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y313 	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y313 	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y313 	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y313 	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y313 	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[13].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y313 	[get_cells {rram_ctrl/rram/genblk1[13].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[13].g_out_buff_1}]
set_property LOC SLICE_X87Y313 	[get_cells {rram_ctrl/rram/genblk1[13].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[13].g_out_buff_2}]
set_property LOC SLICE_X82Y313 	[get_cells {rram_ctrl/rram/genblk1[13].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[13].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[14].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y314 	[get_cells {rram_ctrl/rram/genblk1[14].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[14].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y314 	[get_cells {rram_ctrl/rram/genblk1[14].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[14].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y314 	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y314 	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y314 	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y314 	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y314 	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y314 	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y314 	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y314 	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y314 	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y314 	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[14].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y314 	[get_cells {rram_ctrl/rram/genblk1[14].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[14].g_out_buff_1}]
set_property LOC SLICE_X87Y314 	[get_cells {rram_ctrl/rram/genblk1[14].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[14].g_out_buff_2}]
set_property LOC SLICE_X82Y314 	[get_cells {rram_ctrl/rram/genblk1[14].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[14].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[15].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y315 	[get_cells {rram_ctrl/rram/genblk1[15].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[15].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y315 	[get_cells {rram_ctrl/rram/genblk1[15].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[15].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y315 	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y315 	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y315 	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y315 	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y315 	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y315 	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y315 	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y315 	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y315 	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y315 	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[15].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y315 	[get_cells {rram_ctrl/rram/genblk1[15].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[15].g_out_buff_1}]
set_property LOC SLICE_X87Y315 	[get_cells {rram_ctrl/rram/genblk1[15].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[15].g_out_buff_2}]
set_property LOC SLICE_X82Y315 	[get_cells {rram_ctrl/rram/genblk1[15].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[15].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[16].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y316 	[get_cells {rram_ctrl/rram/genblk1[16].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[16].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y316 	[get_cells {rram_ctrl/rram/genblk1[16].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[16].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y316 	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y316 	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y316 	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y316 	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y316 	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y316 	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y316 	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y316 	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y316 	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y316 	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[16].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y316 	[get_cells {rram_ctrl/rram/genblk1[16].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[16].g_out_buff_1}]
set_property LOC SLICE_X87Y316 	[get_cells {rram_ctrl/rram/genblk1[16].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[16].g_out_buff_2}]
set_property LOC SLICE_X82Y316 	[get_cells {rram_ctrl/rram/genblk1[16].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[16].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[17].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y317 	[get_cells {rram_ctrl/rram/genblk1[17].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[17].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y317 	[get_cells {rram_ctrl/rram/genblk1[17].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[17].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y317 	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y317 	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y317 	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y317 	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y317 	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y317 	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y317 	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y317 	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y317 	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y317 	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[17].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y317 	[get_cells {rram_ctrl/rram/genblk1[17].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[17].g_out_buff_1}]
set_property LOC SLICE_X87Y317 	[get_cells {rram_ctrl/rram/genblk1[17].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[17].g_out_buff_2}]
set_property LOC SLICE_X82Y317 	[get_cells {rram_ctrl/rram/genblk1[17].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[17].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[18].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y318 	[get_cells {rram_ctrl/rram/genblk1[18].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[18].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y318 	[get_cells {rram_ctrl/rram/genblk1[18].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[18].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y318 	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y318 	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y318 	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y318 	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y318 	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y318 	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y318 	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y318 	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y318 	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y318 	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[18].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y318 	[get_cells {rram_ctrl/rram/genblk1[18].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[18].g_out_buff_1}]
set_property LOC SLICE_X87Y318 	[get_cells {rram_ctrl/rram/genblk1[18].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[18].g_out_buff_2}]
set_property LOC SLICE_X82Y318 	[get_cells {rram_ctrl/rram/genblk1[18].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[18].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[19].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y319 	[get_cells {rram_ctrl/rram/genblk1[19].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[19].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y319 	[get_cells {rram_ctrl/rram/genblk1[19].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[19].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y319 	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y319 	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y319 	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y319 	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y319 	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y319 	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y319 	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y319 	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y319 	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y319 	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[19].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y319 	[get_cells {rram_ctrl/rram/genblk1[19].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[19].g_out_buff_1}]
set_property LOC SLICE_X87Y319 	[get_cells {rram_ctrl/rram/genblk1[19].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[19].g_out_buff_2}]
set_property LOC SLICE_X82Y319 	[get_cells {rram_ctrl/rram/genblk1[19].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[19].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[20].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y320 	[get_cells {rram_ctrl/rram/genblk1[20].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[20].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y320 	[get_cells {rram_ctrl/rram/genblk1[20].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[20].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y320 	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y320 	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y320 	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y320 	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y320 	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y320 	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y320 	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y320 	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y320 	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y320 	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[20].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y320 	[get_cells {rram_ctrl/rram/genblk1[20].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[20].g_out_buff_1}]
set_property LOC SLICE_X87Y320 	[get_cells {rram_ctrl/rram/genblk1[20].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[20].g_out_buff_2}]
set_property LOC SLICE_X82Y320 	[get_cells {rram_ctrl/rram/genblk1[20].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[20].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[21].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y321 	[get_cells {rram_ctrl/rram/genblk1[21].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[21].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y321 	[get_cells {rram_ctrl/rram/genblk1[21].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[21].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y321 	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y321 	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y321 	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y321 	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y321 	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y321 	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y321 	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y321 	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y321 	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y321 	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[21].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y321 	[get_cells {rram_ctrl/rram/genblk1[21].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[21].g_out_buff_1}]
set_property LOC SLICE_X87Y321 	[get_cells {rram_ctrl/rram/genblk1[21].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[21].g_out_buff_2}]
set_property LOC SLICE_X82Y321 	[get_cells {rram_ctrl/rram/genblk1[21].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[21].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[22].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y322 	[get_cells {rram_ctrl/rram/genblk1[22].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[22].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y322 	[get_cells {rram_ctrl/rram/genblk1[22].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[22].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y322 	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y322 	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y322 	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y322 	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y322 	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y322 	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y322 	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y322 	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y322 	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y322 	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[22].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y322 	[get_cells {rram_ctrl/rram/genblk1[22].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[22].g_out_buff_1}]
set_property LOC SLICE_X87Y322 	[get_cells {rram_ctrl/rram/genblk1[22].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[22].g_out_buff_2}]
set_property LOC SLICE_X82Y322 	[get_cells {rram_ctrl/rram/genblk1[22].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[22].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[23].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y323 	[get_cells {rram_ctrl/rram/genblk1[23].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[23].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y323 	[get_cells {rram_ctrl/rram/genblk1[23].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[23].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y323 	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y323 	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y323 	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y323 	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y323 	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y323 	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y323 	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y323 	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y323 	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y323 	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[23].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y323 	[get_cells {rram_ctrl/rram/genblk1[23].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[23].g_out_buff_1}]
set_property LOC SLICE_X87Y323 	[get_cells {rram_ctrl/rram/genblk1[23].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[23].g_out_buff_2}]
set_property LOC SLICE_X82Y323 	[get_cells {rram_ctrl/rram/genblk1[23].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[23].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[24].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y324 	[get_cells {rram_ctrl/rram/genblk1[24].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[24].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y324 	[get_cells {rram_ctrl/rram/genblk1[24].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[24].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y324 	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y324 	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y324 	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y324 	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y324 	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y324 	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y324 	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y324 	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y324 	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y324 	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[24].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y324 	[get_cells {rram_ctrl/rram/genblk1[24].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[24].g_out_buff_1}]
set_property LOC SLICE_X87Y324 	[get_cells {rram_ctrl/rram/genblk1[24].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[24].g_out_buff_2}]
set_property LOC SLICE_X82Y324 	[get_cells {rram_ctrl/rram/genblk1[24].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[24].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[25].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y325 	[get_cells {rram_ctrl/rram/genblk1[25].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[25].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y325 	[get_cells {rram_ctrl/rram/genblk1[25].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[25].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y325 	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y325 	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y325 	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y325 	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y325 	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y325 	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y325 	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y325 	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y325 	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y325 	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[25].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y325 	[get_cells {rram_ctrl/rram/genblk1[25].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[25].g_out_buff_1}]
set_property LOC SLICE_X87Y325 	[get_cells {rram_ctrl/rram/genblk1[25].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[25].g_out_buff_2}]
set_property LOC SLICE_X82Y325 	[get_cells {rram_ctrl/rram/genblk1[25].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[25].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[26].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y326 	[get_cells {rram_ctrl/rram/genblk1[26].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[26].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y326 	[get_cells {rram_ctrl/rram/genblk1[26].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[26].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y326 	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y326 	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y326 	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y326 	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y326 	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y326 	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y326 	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y326 	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y326 	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y326 	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[26].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y326 	[get_cells {rram_ctrl/rram/genblk1[26].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[26].g_out_buff_1}]
set_property LOC SLICE_X87Y326 	[get_cells {rram_ctrl/rram/genblk1[26].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[26].g_out_buff_2}]
set_property LOC SLICE_X82Y326 	[get_cells {rram_ctrl/rram/genblk1[26].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[26].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[27].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y327 	[get_cells {rram_ctrl/rram/genblk1[27].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[27].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y327 	[get_cells {rram_ctrl/rram/genblk1[27].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[27].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y327 	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y327 	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y327 	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y327 	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y327 	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y327 	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y327 	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y327 	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y327 	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y327 	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[27].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y327 	[get_cells {rram_ctrl/rram/genblk1[27].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[27].g_out_buff_1}]
set_property LOC SLICE_X87Y327 	[get_cells {rram_ctrl/rram/genblk1[27].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[27].g_out_buff_2}]
set_property LOC SLICE_X82Y327 	[get_cells {rram_ctrl/rram/genblk1[27].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[27].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[28].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y328 	[get_cells {rram_ctrl/rram/genblk1[28].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[28].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y328 	[get_cells {rram_ctrl/rram/genblk1[28].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[28].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y328 	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y328 	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y328 	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y328 	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y328 	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y328 	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y328 	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y328 	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y328 	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y328 	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[28].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y328 	[get_cells {rram_ctrl/rram/genblk1[28].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[28].g_out_buff_1}]
set_property LOC SLICE_X87Y328 	[get_cells {rram_ctrl/rram/genblk1[28].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[28].g_out_buff_2}]
set_property LOC SLICE_X82Y328 	[get_cells {rram_ctrl/rram/genblk1[28].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[28].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[29].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y329 	[get_cells {rram_ctrl/rram/genblk1[29].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[29].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y329 	[get_cells {rram_ctrl/rram/genblk1[29].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[29].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y329 	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y329 	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y329 	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y329 	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y329 	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y329 	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y329 	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y329 	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y329 	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y329 	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[29].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y329 	[get_cells {rram_ctrl/rram/genblk1[29].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[29].g_out_buff_1}]
set_property LOC SLICE_X87Y329 	[get_cells {rram_ctrl/rram/genblk1[29].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[29].g_out_buff_2}]
set_property LOC SLICE_X82Y329 	[get_cells {rram_ctrl/rram/genblk1[29].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[29].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[30].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y330 	[get_cells {rram_ctrl/rram/genblk1[30].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[30].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y330 	[get_cells {rram_ctrl/rram/genblk1[30].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[30].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y330 	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y330 	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y330 	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y330 	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y330 	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y330 	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y330 	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y330 	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y330 	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y330 	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[30].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y330 	[get_cells {rram_ctrl/rram/genblk1[30].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[30].g_out_buff_1}]
set_property LOC SLICE_X87Y330 	[get_cells {rram_ctrl/rram/genblk1[30].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[30].g_out_buff_2}]
set_property LOC SLICE_X82Y330 	[get_cells {rram_ctrl/rram/genblk1[30].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[30].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[31].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y331 	[get_cells {rram_ctrl/rram/genblk1[31].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[31].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y331 	[get_cells {rram_ctrl/rram/genblk1[31].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[31].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y331 	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y331 	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y331 	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y331 	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y331 	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y331 	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y331 	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y331 	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y331 	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y331 	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[31].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y331 	[get_cells {rram_ctrl/rram/genblk1[31].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[31].g_out_buff_1}]
set_property LOC SLICE_X87Y331 	[get_cells {rram_ctrl/rram/genblk1[31].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[31].g_out_buff_2}]
set_property LOC SLICE_X82Y331 	[get_cells {rram_ctrl/rram/genblk1[31].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[31].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[32].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y332 	[get_cells {rram_ctrl/rram/genblk1[32].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[32].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y332 	[get_cells {rram_ctrl/rram/genblk1[32].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[32].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y332 	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y332 	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y332 	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y332 	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y332 	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y332 	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y332 	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y332 	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y332 	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y332 	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[32].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y332 	[get_cells {rram_ctrl/rram/genblk1[32].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[32].g_out_buff_1}]
set_property LOC SLICE_X87Y332 	[get_cells {rram_ctrl/rram/genblk1[32].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[32].g_out_buff_2}]
set_property LOC SLICE_X82Y332 	[get_cells {rram_ctrl/rram/genblk1[32].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[32].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[33].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y333 	[get_cells {rram_ctrl/rram/genblk1[33].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[33].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y333 	[get_cells {rram_ctrl/rram/genblk1[33].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[33].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y333 	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y333 	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y333 	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y333 	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y333 	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y333 	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y333 	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y333 	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y333 	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y333 	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[33].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y333 	[get_cells {rram_ctrl/rram/genblk1[33].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[33].g_out_buff_1}]
set_property LOC SLICE_X87Y333 	[get_cells {rram_ctrl/rram/genblk1[33].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[33].g_out_buff_2}]
set_property LOC SLICE_X82Y333 	[get_cells {rram_ctrl/rram/genblk1[33].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[33].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[34].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y334 	[get_cells {rram_ctrl/rram/genblk1[34].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[34].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y334 	[get_cells {rram_ctrl/rram/genblk1[34].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[34].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y334 	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y334 	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y334 	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y334 	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y334 	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y334 	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y334 	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y334 	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y334 	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y334 	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[34].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y334 	[get_cells {rram_ctrl/rram/genblk1[34].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[34].g_out_buff_1}]
set_property LOC SLICE_X87Y334 	[get_cells {rram_ctrl/rram/genblk1[34].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[34].g_out_buff_2}]
set_property LOC SLICE_X82Y334 	[get_cells {rram_ctrl/rram/genblk1[34].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[34].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[35].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y335 	[get_cells {rram_ctrl/rram/genblk1[35].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[35].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y335 	[get_cells {rram_ctrl/rram/genblk1[35].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[35].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y335 	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y335 	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y335 	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y335 	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y335 	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y335 	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y335 	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y335 	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y335 	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y335 	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[35].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y335 	[get_cells {rram_ctrl/rram/genblk1[35].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[35].g_out_buff_1}]
set_property LOC SLICE_X87Y335 	[get_cells {rram_ctrl/rram/genblk1[35].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[35].g_out_buff_2}]
set_property LOC SLICE_X82Y335 	[get_cells {rram_ctrl/rram/genblk1[35].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[35].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[36].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y336 	[get_cells {rram_ctrl/rram/genblk1[36].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[36].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y336 	[get_cells {rram_ctrl/rram/genblk1[36].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[36].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y336 	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y336 	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y336 	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y336 	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y336 	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y336 	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y336 	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y336 	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y336 	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y336 	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[36].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y336 	[get_cells {rram_ctrl/rram/genblk1[36].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[36].g_out_buff_1}]
set_property LOC SLICE_X87Y336 	[get_cells {rram_ctrl/rram/genblk1[36].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[36].g_out_buff_2}]
set_property LOC SLICE_X82Y336 	[get_cells {rram_ctrl/rram/genblk1[36].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[36].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[37].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y337 	[get_cells {rram_ctrl/rram/genblk1[37].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[37].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y337 	[get_cells {rram_ctrl/rram/genblk1[37].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[37].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y337 	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y337 	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y337 	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y337 	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y337 	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y337 	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y337 	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y337 	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y337 	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y337 	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[37].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y337 	[get_cells {rram_ctrl/rram/genblk1[37].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[37].g_out_buff_1}]
set_property LOC SLICE_X87Y337 	[get_cells {rram_ctrl/rram/genblk1[37].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[37].g_out_buff_2}]
set_property LOC SLICE_X82Y337 	[get_cells {rram_ctrl/rram/genblk1[37].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[37].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[38].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y338 	[get_cells {rram_ctrl/rram/genblk1[38].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[38].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y338 	[get_cells {rram_ctrl/rram/genblk1[38].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[38].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y338 	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y338 	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y338 	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y338 	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y338 	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y338 	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y338 	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y338 	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y338 	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y338 	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[38].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y338 	[get_cells {rram_ctrl/rram/genblk1[38].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[38].g_out_buff_1}]
set_property LOC SLICE_X87Y338 	[get_cells {rram_ctrl/rram/genblk1[38].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[38].g_out_buff_2}]
set_property LOC SLICE_X82Y338 	[get_cells {rram_ctrl/rram/genblk1[38].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[38].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[39].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y339 	[get_cells {rram_ctrl/rram/genblk1[39].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[39].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y339 	[get_cells {rram_ctrl/rram/genblk1[39].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[39].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y339 	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y339 	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y339 	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y339 	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y339 	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y339 	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y339 	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y339 	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y339 	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y339 	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[39].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y339 	[get_cells {rram_ctrl/rram/genblk1[39].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[39].g_out_buff_1}]
set_property LOC SLICE_X87Y339 	[get_cells {rram_ctrl/rram/genblk1[39].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[39].g_out_buff_2}]
set_property LOC SLICE_X82Y339 	[get_cells {rram_ctrl/rram/genblk1[39].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[39].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[40].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y340 	[get_cells {rram_ctrl/rram/genblk1[40].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[40].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y340 	[get_cells {rram_ctrl/rram/genblk1[40].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[40].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y340 	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y340 	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y340 	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y340 	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y340 	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y340 	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y340 	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y340 	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y340 	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y340 	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[40].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y340 	[get_cells {rram_ctrl/rram/genblk1[40].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[40].g_out_buff_1}]
set_property LOC SLICE_X87Y340 	[get_cells {rram_ctrl/rram/genblk1[40].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[40].g_out_buff_2}]
set_property LOC SLICE_X82Y340 	[get_cells {rram_ctrl/rram/genblk1[40].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[40].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[41].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y341 	[get_cells {rram_ctrl/rram/genblk1[41].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[41].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y341 	[get_cells {rram_ctrl/rram/genblk1[41].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[41].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y341 	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y341 	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y341 	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y341 	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y341 	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y341 	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y341 	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y341 	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y341 	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y341 	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[41].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y341 	[get_cells {rram_ctrl/rram/genblk1[41].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[41].g_out_buff_1}]
set_property LOC SLICE_X87Y341 	[get_cells {rram_ctrl/rram/genblk1[41].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[41].g_out_buff_2}]
set_property LOC SLICE_X82Y341 	[get_cells {rram_ctrl/rram/genblk1[41].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[41].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[42].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y342 	[get_cells {rram_ctrl/rram/genblk1[42].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[42].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y342 	[get_cells {rram_ctrl/rram/genblk1[42].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[42].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y342 	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y342 	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y342 	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y342 	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y342 	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y342 	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y342 	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y342 	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y342 	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y342 	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[42].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y342 	[get_cells {rram_ctrl/rram/genblk1[42].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[42].g_out_buff_1}]
set_property LOC SLICE_X87Y342 	[get_cells {rram_ctrl/rram/genblk1[42].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[42].g_out_buff_2}]
set_property LOC SLICE_X82Y342 	[get_cells {rram_ctrl/rram/genblk1[42].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[42].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[43].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y343 	[get_cells {rram_ctrl/rram/genblk1[43].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[43].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y343 	[get_cells {rram_ctrl/rram/genblk1[43].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[43].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y343 	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y343 	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y343 	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y343 	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y343 	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y343 	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y343 	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y343 	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y343 	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y343 	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[43].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y343 	[get_cells {rram_ctrl/rram/genblk1[43].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[43].g_out_buff_1}]
set_property LOC SLICE_X87Y343 	[get_cells {rram_ctrl/rram/genblk1[43].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[43].g_out_buff_2}]
set_property LOC SLICE_X82Y343 	[get_cells {rram_ctrl/rram/genblk1[43].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[43].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[44].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y344 	[get_cells {rram_ctrl/rram/genblk1[44].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[44].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y344 	[get_cells {rram_ctrl/rram/genblk1[44].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[44].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y344 	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y344 	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y344 	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y344 	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y344 	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y344 	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y344 	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y344 	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y344 	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y344 	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[44].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y344 	[get_cells {rram_ctrl/rram/genblk1[44].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[44].g_out_buff_1}]
set_property LOC SLICE_X87Y344 	[get_cells {rram_ctrl/rram/genblk1[44].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[44].g_out_buff_2}]
set_property LOC SLICE_X82Y344 	[get_cells {rram_ctrl/rram/genblk1[44].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[44].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[45].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y345 	[get_cells {rram_ctrl/rram/genblk1[45].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[45].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y345 	[get_cells {rram_ctrl/rram/genblk1[45].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[45].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y345 	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y345 	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y345 	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y345 	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y345 	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y345 	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y345 	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y345 	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y345 	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y345 	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[45].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y345 	[get_cells {rram_ctrl/rram/genblk1[45].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[45].g_out_buff_1}]
set_property LOC SLICE_X87Y345 	[get_cells {rram_ctrl/rram/genblk1[45].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[45].g_out_buff_2}]
set_property LOC SLICE_X82Y345 	[get_cells {rram_ctrl/rram/genblk1[45].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[45].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[46].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y346 	[get_cells {rram_ctrl/rram/genblk1[46].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[46].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y346 	[get_cells {rram_ctrl/rram/genblk1[46].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[46].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y346 	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y346 	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y346 	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y346 	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y346 	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y346 	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y346 	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y346 	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y346 	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y346 	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[46].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y346 	[get_cells {rram_ctrl/rram/genblk1[46].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[46].g_out_buff_1}]
set_property LOC SLICE_X87Y346 	[get_cells {rram_ctrl/rram/genblk1[46].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[46].g_out_buff_2}]
set_property LOC SLICE_X82Y346 	[get_cells {rram_ctrl/rram/genblk1[46].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[46].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[47].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y347 	[get_cells {rram_ctrl/rram/genblk1[47].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[47].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y347 	[get_cells {rram_ctrl/rram/genblk1[47].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[47].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y347 	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y347 	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y347 	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y347 	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y347 	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y347 	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y347 	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y347 	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y347 	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y347 	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[47].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y347 	[get_cells {rram_ctrl/rram/genblk1[47].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[47].g_out_buff_1}]
set_property LOC SLICE_X87Y347 	[get_cells {rram_ctrl/rram/genblk1[47].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[47].g_out_buff_2}]
set_property LOC SLICE_X82Y347 	[get_cells {rram_ctrl/rram/genblk1[47].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[47].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[48].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y348 	[get_cells {rram_ctrl/rram/genblk1[48].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[48].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y348 	[get_cells {rram_ctrl/rram/genblk1[48].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[48].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y348 	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y348 	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y348 	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y348 	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y348 	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y348 	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y348 	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y348 	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y348 	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y348 	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[48].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y348 	[get_cells {rram_ctrl/rram/genblk1[48].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[48].g_out_buff_1}]
set_property LOC SLICE_X87Y348 	[get_cells {rram_ctrl/rram/genblk1[48].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[48].g_out_buff_2}]
set_property LOC SLICE_X82Y348 	[get_cells {rram_ctrl/rram/genblk1[48].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[48].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[49].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y349 	[get_cells {rram_ctrl/rram/genblk1[49].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[49].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y349 	[get_cells {rram_ctrl/rram/genblk1[49].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[49].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y349 	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y349 	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y349 	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y349 	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y349 	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y349 	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y349 	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y349 	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y349 	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y349 	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[49].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y349 	[get_cells {rram_ctrl/rram/genblk1[49].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[49].g_out_buff_1}]
set_property LOC SLICE_X87Y349 	[get_cells {rram_ctrl/rram/genblk1[49].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[49].g_out_buff_2}]
set_property LOC SLICE_X82Y349 	[get_cells {rram_ctrl/rram/genblk1[49].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[49].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[50].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y350 	[get_cells {rram_ctrl/rram/genblk1[50].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[50].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y350 	[get_cells {rram_ctrl/rram/genblk1[50].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[50].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y350 	[get_cells {rram_ctrl/rram/genblk1[50].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[50].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y350 	[get_cells {rram_ctrl/rram/genblk1[50].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[50].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y350 	[get_cells {rram_ctrl/rram/genblk1[50].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[50].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y350 	[get_cells {rram_ctrl/rram/genblk1[50].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[50].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y350 	[get_cells {rram_ctrl/rram/genblk1[50].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[50].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y350 	[get_cells {rram_ctrl/rram/genblk1[50].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[50].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y350 	[get_cells {rram_ctrl/rram/genblk1[50].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[50].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y350 	[get_cells {rram_ctrl/rram/genblk1[50].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[50].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y350 	[get_cells {rram_ctrl/rram/genblk1[50].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[50].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y350 	[get_cells {rram_ctrl/rram/genblk1[50].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[50].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y350 	[get_cells {rram_ctrl/rram/genblk1[50].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[50].g_out_buff_1}]
set_property LOC SLICE_X87Y350 	[get_cells {rram_ctrl/rram/genblk1[50].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[50].g_out_buff_2}]
set_property LOC SLICE_X82Y350 	[get_cells {rram_ctrl/rram/genblk1[50].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[50].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[51].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y351 	[get_cells {rram_ctrl/rram/genblk1[51].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[51].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y351 	[get_cells {rram_ctrl/rram/genblk1[51].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[51].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y351 	[get_cells {rram_ctrl/rram/genblk1[51].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[51].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y351 	[get_cells {rram_ctrl/rram/genblk1[51].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[51].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y351 	[get_cells {rram_ctrl/rram/genblk1[51].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[51].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y351 	[get_cells {rram_ctrl/rram/genblk1[51].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[51].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y351 	[get_cells {rram_ctrl/rram/genblk1[51].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[51].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y351 	[get_cells {rram_ctrl/rram/genblk1[51].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[51].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y351 	[get_cells {rram_ctrl/rram/genblk1[51].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[51].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y351 	[get_cells {rram_ctrl/rram/genblk1[51].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[51].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y351 	[get_cells {rram_ctrl/rram/genblk1[51].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[51].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y351 	[get_cells {rram_ctrl/rram/genblk1[51].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[51].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y351 	[get_cells {rram_ctrl/rram/genblk1[51].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[51].g_out_buff_1}]
set_property LOC SLICE_X87Y351 	[get_cells {rram_ctrl/rram/genblk1[51].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[51].g_out_buff_2}]
set_property LOC SLICE_X82Y351 	[get_cells {rram_ctrl/rram/genblk1[51].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[51].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[52].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y352 	[get_cells {rram_ctrl/rram/genblk1[52].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[52].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y352 	[get_cells {rram_ctrl/rram/genblk1[52].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[52].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y352 	[get_cells {rram_ctrl/rram/genblk1[52].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[52].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y352 	[get_cells {rram_ctrl/rram/genblk1[52].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[52].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y352 	[get_cells {rram_ctrl/rram/genblk1[52].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[52].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y352 	[get_cells {rram_ctrl/rram/genblk1[52].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[52].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y352 	[get_cells {rram_ctrl/rram/genblk1[52].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[52].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y352 	[get_cells {rram_ctrl/rram/genblk1[52].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[52].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y352 	[get_cells {rram_ctrl/rram/genblk1[52].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[52].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y352 	[get_cells {rram_ctrl/rram/genblk1[52].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[52].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y352 	[get_cells {rram_ctrl/rram/genblk1[52].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[52].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y352 	[get_cells {rram_ctrl/rram/genblk1[52].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[52].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y352 	[get_cells {rram_ctrl/rram/genblk1[52].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[52].g_out_buff_1}]
set_property LOC SLICE_X87Y352 	[get_cells {rram_ctrl/rram/genblk1[52].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[52].g_out_buff_2}]
set_property LOC SLICE_X82Y352 	[get_cells {rram_ctrl/rram/genblk1[52].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[52].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[53].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y353 	[get_cells {rram_ctrl/rram/genblk1[53].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[53].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y353 	[get_cells {rram_ctrl/rram/genblk1[53].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[53].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y353 	[get_cells {rram_ctrl/rram/genblk1[53].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[53].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y353 	[get_cells {rram_ctrl/rram/genblk1[53].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[53].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y353 	[get_cells {rram_ctrl/rram/genblk1[53].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[53].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y353 	[get_cells {rram_ctrl/rram/genblk1[53].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[53].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y353 	[get_cells {rram_ctrl/rram/genblk1[53].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[53].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y353 	[get_cells {rram_ctrl/rram/genblk1[53].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[53].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y353 	[get_cells {rram_ctrl/rram/genblk1[53].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[53].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y353 	[get_cells {rram_ctrl/rram/genblk1[53].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[53].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y353 	[get_cells {rram_ctrl/rram/genblk1[53].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[53].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y353 	[get_cells {rram_ctrl/rram/genblk1[53].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[53].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y353 	[get_cells {rram_ctrl/rram/genblk1[53].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[53].g_out_buff_1}]
set_property LOC SLICE_X87Y353 	[get_cells {rram_ctrl/rram/genblk1[53].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[53].g_out_buff_2}]
set_property LOC SLICE_X82Y353 	[get_cells {rram_ctrl/rram/genblk1[53].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[53].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[54].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y354 	[get_cells {rram_ctrl/rram/genblk1[54].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[54].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y354 	[get_cells {rram_ctrl/rram/genblk1[54].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[54].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y354 	[get_cells {rram_ctrl/rram/genblk1[54].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[54].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y354 	[get_cells {rram_ctrl/rram/genblk1[54].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[54].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y354 	[get_cells {rram_ctrl/rram/genblk1[54].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[54].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y354 	[get_cells {rram_ctrl/rram/genblk1[54].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[54].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y354 	[get_cells {rram_ctrl/rram/genblk1[54].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[54].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y354 	[get_cells {rram_ctrl/rram/genblk1[54].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[54].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y354 	[get_cells {rram_ctrl/rram/genblk1[54].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[54].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y354 	[get_cells {rram_ctrl/rram/genblk1[54].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[54].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y354 	[get_cells {rram_ctrl/rram/genblk1[54].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[54].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y354 	[get_cells {rram_ctrl/rram/genblk1[54].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[54].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y354 	[get_cells {rram_ctrl/rram/genblk1[54].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[54].g_out_buff_1}]
set_property LOC SLICE_X87Y354 	[get_cells {rram_ctrl/rram/genblk1[54].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[54].g_out_buff_2}]
set_property LOC SLICE_X82Y354 	[get_cells {rram_ctrl/rram/genblk1[54].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[54].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[55].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y355 	[get_cells {rram_ctrl/rram/genblk1[55].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[55].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y355 	[get_cells {rram_ctrl/rram/genblk1[55].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[55].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y355 	[get_cells {rram_ctrl/rram/genblk1[55].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[55].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y355 	[get_cells {rram_ctrl/rram/genblk1[55].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[55].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y355 	[get_cells {rram_ctrl/rram/genblk1[55].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[55].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y355 	[get_cells {rram_ctrl/rram/genblk1[55].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[55].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y355 	[get_cells {rram_ctrl/rram/genblk1[55].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[55].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y355 	[get_cells {rram_ctrl/rram/genblk1[55].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[55].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y355 	[get_cells {rram_ctrl/rram/genblk1[55].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[55].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y355 	[get_cells {rram_ctrl/rram/genblk1[55].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[55].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y355 	[get_cells {rram_ctrl/rram/genblk1[55].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[55].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y355 	[get_cells {rram_ctrl/rram/genblk1[55].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[55].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y355 	[get_cells {rram_ctrl/rram/genblk1[55].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[55].g_out_buff_1}]
set_property LOC SLICE_X87Y355 	[get_cells {rram_ctrl/rram/genblk1[55].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[55].g_out_buff_2}]
set_property LOC SLICE_X82Y355 	[get_cells {rram_ctrl/rram/genblk1[55].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[55].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[56].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y356 	[get_cells {rram_ctrl/rram/genblk1[56].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[56].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y356 	[get_cells {rram_ctrl/rram/genblk1[56].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[56].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y356 	[get_cells {rram_ctrl/rram/genblk1[56].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[56].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y356 	[get_cells {rram_ctrl/rram/genblk1[56].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[56].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y356 	[get_cells {rram_ctrl/rram/genblk1[56].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[56].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y356 	[get_cells {rram_ctrl/rram/genblk1[56].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[56].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y356 	[get_cells {rram_ctrl/rram/genblk1[56].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[56].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y356 	[get_cells {rram_ctrl/rram/genblk1[56].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[56].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y356 	[get_cells {rram_ctrl/rram/genblk1[56].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[56].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y356 	[get_cells {rram_ctrl/rram/genblk1[56].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[56].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y356 	[get_cells {rram_ctrl/rram/genblk1[56].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[56].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y356 	[get_cells {rram_ctrl/rram/genblk1[56].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[56].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y356 	[get_cells {rram_ctrl/rram/genblk1[56].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[56].g_out_buff_1}]
set_property LOC SLICE_X87Y356 	[get_cells {rram_ctrl/rram/genblk1[56].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[56].g_out_buff_2}]
set_property LOC SLICE_X82Y356 	[get_cells {rram_ctrl/rram/genblk1[56].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[56].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[57].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y357 	[get_cells {rram_ctrl/rram/genblk1[57].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[57].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y357 	[get_cells {rram_ctrl/rram/genblk1[57].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[57].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y357 	[get_cells {rram_ctrl/rram/genblk1[57].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[57].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y357 	[get_cells {rram_ctrl/rram/genblk1[57].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[57].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y357 	[get_cells {rram_ctrl/rram/genblk1[57].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[57].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y357 	[get_cells {rram_ctrl/rram/genblk1[57].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[57].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y357 	[get_cells {rram_ctrl/rram/genblk1[57].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[57].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y357 	[get_cells {rram_ctrl/rram/genblk1[57].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[57].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y357 	[get_cells {rram_ctrl/rram/genblk1[57].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[57].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y357 	[get_cells {rram_ctrl/rram/genblk1[57].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[57].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y357 	[get_cells {rram_ctrl/rram/genblk1[57].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[57].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y357 	[get_cells {rram_ctrl/rram/genblk1[57].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[57].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y357 	[get_cells {rram_ctrl/rram/genblk1[57].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[57].g_out_buff_1}]
set_property LOC SLICE_X87Y357 	[get_cells {rram_ctrl/rram/genblk1[57].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[57].g_out_buff_2}]
set_property LOC SLICE_X82Y357 	[get_cells {rram_ctrl/rram/genblk1[57].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[57].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[58].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y358 	[get_cells {rram_ctrl/rram/genblk1[58].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[58].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y358 	[get_cells {rram_ctrl/rram/genblk1[58].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[58].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y358 	[get_cells {rram_ctrl/rram/genblk1[58].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[58].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y358 	[get_cells {rram_ctrl/rram/genblk1[58].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[58].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y358 	[get_cells {rram_ctrl/rram/genblk1[58].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[58].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y358 	[get_cells {rram_ctrl/rram/genblk1[58].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[58].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y358 	[get_cells {rram_ctrl/rram/genblk1[58].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[58].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y358 	[get_cells {rram_ctrl/rram/genblk1[58].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[58].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y358 	[get_cells {rram_ctrl/rram/genblk1[58].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[58].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y358 	[get_cells {rram_ctrl/rram/genblk1[58].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[58].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y358 	[get_cells {rram_ctrl/rram/genblk1[58].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[58].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y358 	[get_cells {rram_ctrl/rram/genblk1[58].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[58].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y358 	[get_cells {rram_ctrl/rram/genblk1[58].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[58].g_out_buff_1}]
set_property LOC SLICE_X87Y358 	[get_cells {rram_ctrl/rram/genblk1[58].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[58].g_out_buff_2}]
set_property LOC SLICE_X82Y358 	[get_cells {rram_ctrl/rram/genblk1[58].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[58].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[59].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y359 	[get_cells {rram_ctrl/rram/genblk1[59].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[59].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y359 	[get_cells {rram_ctrl/rram/genblk1[59].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[59].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y359 	[get_cells {rram_ctrl/rram/genblk1[59].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[59].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y359 	[get_cells {rram_ctrl/rram/genblk1[59].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[59].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y359 	[get_cells {rram_ctrl/rram/genblk1[59].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[59].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y359 	[get_cells {rram_ctrl/rram/genblk1[59].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[59].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y359 	[get_cells {rram_ctrl/rram/genblk1[59].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[59].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y359 	[get_cells {rram_ctrl/rram/genblk1[59].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[59].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y359 	[get_cells {rram_ctrl/rram/genblk1[59].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[59].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y359 	[get_cells {rram_ctrl/rram/genblk1[59].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[59].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y359 	[get_cells {rram_ctrl/rram/genblk1[59].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[59].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y359 	[get_cells {rram_ctrl/rram/genblk1[59].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[59].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y359 	[get_cells {rram_ctrl/rram/genblk1[59].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[59].g_out_buff_1}]
set_property LOC SLICE_X87Y359 	[get_cells {rram_ctrl/rram/genblk1[59].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[59].g_out_buff_2}]
set_property LOC SLICE_X82Y359 	[get_cells {rram_ctrl/rram/genblk1[59].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[59].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[60].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y360 	[get_cells {rram_ctrl/rram/genblk1[60].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[60].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y360 	[get_cells {rram_ctrl/rram/genblk1[60].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[60].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y360 	[get_cells {rram_ctrl/rram/genblk1[60].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[60].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y360 	[get_cells {rram_ctrl/rram/genblk1[60].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[60].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y360 	[get_cells {rram_ctrl/rram/genblk1[60].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[60].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y360 	[get_cells {rram_ctrl/rram/genblk1[60].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[60].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y360 	[get_cells {rram_ctrl/rram/genblk1[60].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[60].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y360 	[get_cells {rram_ctrl/rram/genblk1[60].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[60].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y360 	[get_cells {rram_ctrl/rram/genblk1[60].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[60].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y360 	[get_cells {rram_ctrl/rram/genblk1[60].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[60].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y360 	[get_cells {rram_ctrl/rram/genblk1[60].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[60].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y360 	[get_cells {rram_ctrl/rram/genblk1[60].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[60].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y360 	[get_cells {rram_ctrl/rram/genblk1[60].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[60].g_out_buff_1}]
set_property LOC SLICE_X87Y360 	[get_cells {rram_ctrl/rram/genblk1[60].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[60].g_out_buff_2}]
set_property LOC SLICE_X82Y360 	[get_cells {rram_ctrl/rram/genblk1[60].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[60].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[61].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y361 	[get_cells {rram_ctrl/rram/genblk1[61].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[61].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y361 	[get_cells {rram_ctrl/rram/genblk1[61].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[61].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y361 	[get_cells {rram_ctrl/rram/genblk1[61].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[61].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y361 	[get_cells {rram_ctrl/rram/genblk1[61].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[61].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y361 	[get_cells {rram_ctrl/rram/genblk1[61].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[61].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y361 	[get_cells {rram_ctrl/rram/genblk1[61].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[61].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y361 	[get_cells {rram_ctrl/rram/genblk1[61].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[61].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y361 	[get_cells {rram_ctrl/rram/genblk1[61].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[61].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y361 	[get_cells {rram_ctrl/rram/genblk1[61].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[61].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y361 	[get_cells {rram_ctrl/rram/genblk1[61].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[61].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y361 	[get_cells {rram_ctrl/rram/genblk1[61].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[61].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y361 	[get_cells {rram_ctrl/rram/genblk1[61].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[61].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y361 	[get_cells {rram_ctrl/rram/genblk1[61].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[61].g_out_buff_1}]
set_property LOC SLICE_X87Y361 	[get_cells {rram_ctrl/rram/genblk1[61].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[61].g_out_buff_2}]
set_property LOC SLICE_X82Y361 	[get_cells {rram_ctrl/rram/genblk1[61].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[61].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[62].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y362 	[get_cells {rram_ctrl/rram/genblk1[62].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[62].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y362 	[get_cells {rram_ctrl/rram/genblk1[62].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[62].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y362 	[get_cells {rram_ctrl/rram/genblk1[62].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[62].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y362 	[get_cells {rram_ctrl/rram/genblk1[62].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[62].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y362 	[get_cells {rram_ctrl/rram/genblk1[62].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[62].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y362 	[get_cells {rram_ctrl/rram/genblk1[62].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[62].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y362 	[get_cells {rram_ctrl/rram/genblk1[62].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[62].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y362 	[get_cells {rram_ctrl/rram/genblk1[62].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[62].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y362 	[get_cells {rram_ctrl/rram/genblk1[62].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[62].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y362 	[get_cells {rram_ctrl/rram/genblk1[62].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[62].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y362 	[get_cells {rram_ctrl/rram/genblk1[62].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[62].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y362 	[get_cells {rram_ctrl/rram/genblk1[62].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[62].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y362 	[get_cells {rram_ctrl/rram/genblk1[62].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[62].g_out_buff_1}]
set_property LOC SLICE_X87Y362 	[get_cells {rram_ctrl/rram/genblk1[62].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[62].g_out_buff_2}]
set_property LOC SLICE_X82Y362 	[get_cells {rram_ctrl/rram/genblk1[62].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[62].g_en_buff}]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets {rram_ctrl/rram/genblk1[63].genblk1[0].g_inv_buff_1/o}]
set_property LOC SLICE_X78Y363 	[get_cells {rram_ctrl/rram/genblk1[63].g_and_1/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[63].g_and_1/o_INST_0}]
set_property LOC SLICE_X86Y363 	[get_cells {rram_ctrl/rram/genblk1[63].g_and_2/o_INST_0}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[63].g_and_2/o_INST_0}]
set_property LOC SLICE_X78Y363 	[get_cells {rram_ctrl/rram/genblk1[63].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[63].genblk1[0].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y363 	[get_cells {rram_ctrl/rram/genblk1[63].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property BEL B6LUT        	[get_cells {rram_ctrl/rram/genblk1[63].genblk1[0].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y363 	[get_cells {rram_ctrl/rram/genblk1[63].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[63].genblk1[1].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y363 	[get_cells {rram_ctrl/rram/genblk1[63].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property BEL C6LUT        	[get_cells {rram_ctrl/rram/genblk1[63].genblk1[1].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y363 	[get_cells {rram_ctrl/rram/genblk1[63].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[63].genblk1[2].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y363 	[get_cells {rram_ctrl/rram/genblk1[63].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property BEL D6LUT        	[get_cells {rram_ctrl/rram/genblk1[63].genblk1[2].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y363 	[get_cells {rram_ctrl/rram/genblk1[63].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[63].genblk1[3].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y363 	[get_cells {rram_ctrl/rram/genblk1[63].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property BEL B5LUT        	[get_cells {rram_ctrl/rram/genblk1[63].genblk1[3].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X78Y363 	[get_cells {rram_ctrl/rram/genblk1[63].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[63].genblk1[4].g_inv_buff_1/o_INST_0}]
set_property LOC SLICE_X86Y363 	[get_cells {rram_ctrl/rram/genblk1[63].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property BEL D5LUT        	[get_cells {rram_ctrl/rram/genblk1[63].genblk1[4].g_inv_buff_2/o_INST_0}]
set_property LOC SLICE_X79Y363 	[get_cells {rram_ctrl/rram/genblk1[63].g_out_buff_1}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[63].g_out_buff_1}]
set_property LOC SLICE_X87Y363 	[get_cells {rram_ctrl/rram/genblk1[63].g_out_buff_2}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[63].g_out_buff_2}]
set_property LOC SLICE_X82Y363 	[get_cells {rram_ctrl/rram/genblk1[63].g_en_buff}]
set_property BEL A6LUT        	[get_cells {rram_ctrl/rram/genblk1[63].g_en_buff}]
