Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date              : Sat Apr 30 00:10:37 2022
| Host              : DESKTOP-2QIFQ8G running 64-bit major release  (build 9200)
| Command           : report_timing_summary -file C://Users//noize//haskell2hardware//fhw//examples//QTreeBenchmarks//diploma//verilog-bool-no-nnz-inlined//synthesis//mMaskAdd//not-distilled//time-summary-report
| Design            : mMaskAdd
| Device            : xcu250-figd2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (194)
6. checking no_output_delay (93)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (194)
--------------------------------
 There are 194 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (93)
--------------------------------
 There are 93 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.011        0.000                      0                52593        0.006        0.000                      0                52593        1.958        0.000                       0                  9982  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 0.011        0.000                      0                52593        0.006        0.000                      0                52593        1.958        0.000                       0                  9982  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 memMergeIn_CT$wmAdd_Bool_dbuf_mem_reg_bram_155/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            memOut_CT$wmAdd_Bool_dbuf_d_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 2.764ns (59.505%)  route 1.881ns (40.495%))
  Logic Levels:           10  (LUT3=1 LUT6=1 MUXF7=1 RAMB36E2=7)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.134ns = ( 8.134 - 5.000 ) 
    Source Clock Delay      (SCD):    3.867ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.861ns (routing 1.169ns, distribution 1.692ns)
  Clock Net Delay (Destination): 2.420ns (routing 1.062ns, distribution 1.358ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9981, routed)        2.861     3.867    clk_IBUF_BUFG
    RAMB36_X13Y78        RAMB36E2                                     r  memMergeIn_CT$wmAdd_Bool_dbuf_mem_reg_bram_155/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X13Y78        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.096     4.963 r  memMergeIn_CT$wmAdd_Bool_dbuf_mem_reg_bram_155/CASDOUTA[1]
                         net (fo=1, routed)           0.036     4.999    memMergeIn_CT$wmAdd_Bool_dbuf_mem_reg_bram_155_n_34
    RAMB36_X13Y79        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.209 r  memMergeIn_CT$wmAdd_Bool_dbuf_mem_reg_bram_156/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.245    memMergeIn_CT$wmAdd_Bool_dbuf_mem_reg_bram_156_n_34
    RAMB36_X13Y80        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.455 r  memMergeIn_CT$wmAdd_Bool_dbuf_mem_reg_bram_157/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.491    memMergeIn_CT$wmAdd_Bool_dbuf_mem_reg_bram_157_n_34
    RAMB36_X13Y81        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.701 r  memMergeIn_CT$wmAdd_Bool_dbuf_mem_reg_bram_158/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.737    memMergeIn_CT$wmAdd_Bool_dbuf_mem_reg_bram_158_n_34
    RAMB36_X13Y82        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     5.947 r  memMergeIn_CT$wmAdd_Bool_dbuf_mem_reg_bram_159/CASDOUTA[1]
                         net (fo=1, routed)           0.036     5.983    memMergeIn_CT$wmAdd_Bool_dbuf_mem_reg_bram_159_n_34
    RAMB36_X13Y83        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.193 r  memMergeIn_CT$wmAdd_Bool_dbuf_mem_reg_bram_160/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.229    memMergeIn_CT$wmAdd_Bool_dbuf_mem_reg_bram_160_n_34
    RAMB36_X13Y84        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.210     6.439 r  memMergeIn_CT$wmAdd_Bool_dbuf_mem_reg_bram_161/CASDOUTA[1]
                         net (fo=1, routed)           0.036     6.475    memMergeIn_CT$wmAdd_Bool_dbuf_mem_reg_bram_161_n_34
    RAMB36_X13Y85        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.117     6.592 r  memMergeIn_CT$wmAdd_Bool_dbuf_mem_reg_bram_162/DOUTADOUT[1]
                         net (fo=1, routed)           1.436     8.028    memMergeIn_CT$wmAdd_Bool_dbuf_mem_reg_bram_162_n_98
    SLICE_X184Y354       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     8.116 r  memOut_CT$wmAdd_Bool_buf[75]_i_2/O
                         net (fo=1, routed)           0.023     8.139    memOut_CT$wmAdd_Bool_buf[75]_i_2_n_0
    SLICE_X184Y354       MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.068     8.207 r  memOut_CT$wmAdd_Bool_buf_reg[75]_i_1/O
                         net (fo=2, routed)           0.152     8.359    memOut_CT$wmAdd_Bool_d[75]
    SLICE_X184Y354       LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.135     8.494 r  memOut_CT$wmAdd_Bool_dbuf_d[75]_i_1/O
                         net (fo=1, routed)           0.018     8.512    memOut_CT$wmAdd_Bool_rbuf_d[75]
    SLICE_X184Y354       FDRE                                         r  memOut_CT$wmAdd_Bool_dbuf_d_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    BA14                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     5.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.404    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.690    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.714 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9981, routed)        2.420     8.134    clk_IBUF_BUFG
    SLICE_X184Y354       FDRE                                         r  memOut_CT$wmAdd_Bool_dbuf_d_reg[75]/C
                         clock pessimism              0.399     8.533    
                         clock uncertainty           -0.035     8.498    
    SLICE_X184Y354       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     8.523    memOut_CT$wmAdd_Bool_dbuf_d_reg[75]
  -------------------------------------------------------------------
                         required time                          8.523    
                         arrival time                          -8.512    
  -------------------------------------------------------------------
                         slack                                  0.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 writeQTree_BoollizzieLet28_1_argbuf_rwb_bufchan_d_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            writeQTree_BoollizzieLet28_1_argbuf_rwb_bufchan_buf_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.061ns (37.654%)  route 0.101ns (62.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.264ns
    Source Clock Delay      (SCD):    2.718ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Net Delay (Source):      2.004ns (routing 1.062ns, distribution 0.942ns)
  Clock Net Delay (Destination): 2.258ns (routing 1.169ns, distribution 1.089ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.404     0.404 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.404    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.404 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.690    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.714 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9981, routed)        2.004     2.718    clk_IBUF_BUFG
    SLICE_X110Y395       FDRE                                         r  writeQTree_BoollizzieLet28_1_argbuf_rwb_bufchan_d_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y395       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.779 r  writeQTree_BoollizzieLet28_1_argbuf_rwb_bufchan_d_reg[11]/Q
                         net (fo=2, routed)           0.101     2.880    writeQTree_BoollizzieLet28_1_argbuf_rwb_bufchan_d__0[11]
    SLICE_X108Y396       FDRE                                         r  writeQTree_BoollizzieLet28_1_argbuf_rwb_bufchan_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    BA14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BA14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.655     0.655 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.655    clk_IBUF_inst/OUT
    BA14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.978    clk_IBUF
    BUFGCE_X0Y168        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.006 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9981, routed)        2.258     3.264    clk_IBUF_BUFG
    SLICE_X108Y396       FDRE                                         r  writeQTree_BoollizzieLet28_1_argbuf_rwb_bufchan_buf_reg[11]/C
                         clock pessimism             -0.452     2.812    
    SLICE_X108Y396       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     2.874    writeQTree_BoollizzieLet28_1_argbuf_rwb_bufchan_buf_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.874    
                         arrival time                           2.880    
  -------------------------------------------------------------------
                         slack                                  0.006    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X10Y49  memMergeIn_CT$wmAdd_Bool_dbuf_mem_reg_bram_108/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X9Y61   memMergeIn_CT$wmAdd_Bool_dbuf_mem_reg_bram_48/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X10Y92  memMergeIn_MaskQTree_dbuf_mem_reg_bram_106/CLKARDCLK



