TimeQuest Timing Analyzer report for ARM_System
Fri Dec 23 22:03:36 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'pll0|altpll_component|pll|clk[0]'
 12. Slow 1200mV 85C Model Setup: 'pll0|altpll_component|pll|clk[1]'
 13. Slow 1200mV 85C Model Hold: 'pll0|altpll_component|pll|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'pll0|altpll_component|pll|clk[1]'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[1]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[0]'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_27'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'pll0|altpll_component|pll|clk[1]'
 30. Slow 1200mV 0C Model Setup: 'pll0|altpll_component|pll|clk[0]'
 31. Slow 1200mV 0C Model Hold: 'pll0|altpll_component|pll|clk[0]'
 32. Slow 1200mV 0C Model Hold: 'pll0|altpll_component|pll|clk[1]'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[1]'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[0]'
 35. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_27'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Slow 1200mV 0C Model Metastability Report
 41. Fast 1200mV 0C Model Setup Summary
 42. Fast 1200mV 0C Model Hold Summary
 43. Fast 1200mV 0C Model Recovery Summary
 44. Fast 1200mV 0C Model Removal Summary
 45. Fast 1200mV 0C Model Minimum Pulse Width Summary
 46. Fast 1200mV 0C Model Setup: 'pll0|altpll_component|pll|clk[1]'
 47. Fast 1200mV 0C Model Setup: 'pll0|altpll_component|pll|clk[0]'
 48. Fast 1200mV 0C Model Hold: 'pll0|altpll_component|pll|clk[0]'
 49. Fast 1200mV 0C Model Hold: 'pll0|altpll_component|pll|clk[1]'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_27'
 51. Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[0]'
 52. Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[1]'
 53. Setup Times
 54. Hold Times
 55. Clock to Output Times
 56. Minimum Clock to Output Times
 57. Fast 1200mV 0C Model Metastability Report
 58. Multicorner Timing Analysis Summary
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Board Trace Model Assignments
 64. Input Transition Times
 65. Slow Corner Signal Integrity Metrics
 66. Fast Corner Signal Integrity Metrics
 67. Setup Transfers
 68. Hold Transfers
 69. Report TCCS
 70. Report RSKM
 71. Unconstrained Paths
 72. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                   ;
+--------------------+----------------------------------------------------------------+
; Quartus II Version ; Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition ;
; Revision Name      ; ARM_System                                                     ;
; Device Family      ; Cyclone IV E                                                   ;
; Device Name        ; EP4CE115F29C7                                                  ;
; Timing Models      ; Preliminary                                                    ;
; Delay Model        ; Combined                                                       ;
; Rise/Fall Delays   ; Enabled                                                        ;
+--------------------+----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                  ;
+----------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+
; Clock Name                       ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                             ; Targets                              ;
+----------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+
; CLOCK_27                         ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                    ; { CLOCK_27 }                         ;
; pll0|altpll_component|pll|clk[0] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_27 ; pll0|altpll_component|pll|inclk[0] ; { pll0|altpll_component|pll|clk[0] } ;
; pll0|altpll_component|pll|clk[1] ; Generated ; 100.000 ; 10.0 MHz  ; 25.000 ; 75.000 ; 50.00      ; 1         ; 1           ; 90.0  ;        ;           ;            ; false    ; CLOCK_27 ; pll0|altpll_component|pll|inclk[0] ; { pll0|altpll_component|pll|clk[1] } ;
+----------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------+--------------------------------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                    ;
+-----------+-----------------+----------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                       ; Note ;
+-----------+-----------------+----------------------------------+------+
; 25.17 MHz ; 25.17 MHz       ; pll0|altpll_component|pll|clk[0] ;      ;
; 25.41 MHz ; 25.41 MHz       ; pll0|altpll_component|pll|clk[1] ;      ;
+-----------+-----------------+----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                       ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; pll0|altpll_component|pll|clk[0] ; 11.048 ; 0.000         ;
; pll0|altpll_component|pll|clk[1] ; 11.049 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                       ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; pll0|altpll_component|pll|clk[0] ; 0.383 ; 0.000         ;
; pll0|altpll_component|pll|clk[1] ; 1.259 ; 0.000         ;
+----------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary         ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; pll0|altpll_component|pll|clk[1] ; 49.699 ; 0.000         ;
; pll0|altpll_component|pll|clk[0] ; 49.701 ; 0.000         ;
; CLOCK_27                         ; 49.812 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                          ;
+--------+----------------------------------------------------------+-----------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node               ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+-----------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 11.048 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[0]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.257     ; 13.693     ;
; 11.048 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[1]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.257     ; 13.693     ;
; 11.048 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[2]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.257     ; 13.693     ;
; 11.048 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[3]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.257     ; 13.693     ;
; 11.048 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[4]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.257     ; 13.693     ;
; 11.048 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[5]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.257     ; 13.693     ;
; 11.048 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[6]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.257     ; 13.693     ;
; 11.048 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[7]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.257     ; 13.693     ;
; 11.048 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[8]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.257     ; 13.693     ;
; 11.178 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[0]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.257     ; 13.563     ;
; 11.178 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[1]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.257     ; 13.563     ;
; 11.178 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[2]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.257     ; 13.563     ;
; 11.178 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[3]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.257     ; 13.563     ;
; 11.178 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[4]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.257     ; 13.563     ;
; 11.178 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[5]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.257     ; 13.563     ;
; 11.178 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[6]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.257     ; 13.563     ;
; 11.178 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[7]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.257     ; 13.563     ;
; 11.178 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[8]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.257     ; 13.563     ;
; 11.435 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[0]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.257     ; 13.306     ;
; 11.435 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[1]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.257     ; 13.306     ;
; 11.435 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[2]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.257     ; 13.306     ;
; 11.435 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[3]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.257     ; 13.306     ;
; 11.435 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[4]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.257     ; 13.306     ;
; 11.435 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[5]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.257     ; 13.306     ;
; 11.435 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[6]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.257     ; 13.306     ;
; 11.435 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[7]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.257     ; 13.306     ;
; 11.435 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[8]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.257     ; 13.306     ;
; 11.517 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[11] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.262     ; 13.219     ;
; 11.517 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[12] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.262     ; 13.219     ;
; 11.517 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[13] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.262     ; 13.219     ;
; 11.517 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[14] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.262     ; 13.219     ;
; 11.517 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[15] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.262     ; 13.219     ;
; 11.517 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[16] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.262     ; 13.219     ;
; 11.517 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[17] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.262     ; 13.219     ;
; 11.595 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[10] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.246     ; 13.157     ;
; 11.647 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[11] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.262     ; 13.089     ;
; 11.647 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[12] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.262     ; 13.089     ;
; 11.647 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[13] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.262     ; 13.089     ;
; 11.647 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[14] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.262     ; 13.089     ;
; 11.647 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[15] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.262     ; 13.089     ;
; 11.647 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[16] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.262     ; 13.089     ;
; 11.647 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[17] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.262     ; 13.089     ;
; 11.688 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[3] ; GPIO:uGPIO|LEDR_R[0]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.255     ; 13.055     ;
; 11.688 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[3] ; GPIO:uGPIO|LEDR_R[1]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.255     ; 13.055     ;
; 11.688 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[3] ; GPIO:uGPIO|LEDR_R[2]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.255     ; 13.055     ;
; 11.688 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[3] ; GPIO:uGPIO|LEDR_R[3]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.255     ; 13.055     ;
; 11.688 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[3] ; GPIO:uGPIO|LEDR_R[4]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.255     ; 13.055     ;
; 11.688 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[3] ; GPIO:uGPIO|LEDR_R[5]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.255     ; 13.055     ;
; 11.688 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[3] ; GPIO:uGPIO|LEDR_R[6]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.255     ; 13.055     ;
; 11.688 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[3] ; GPIO:uGPIO|LEDR_R[7]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.255     ; 13.055     ;
; 11.688 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[3] ; GPIO:uGPIO|LEDR_R[8]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.255     ; 13.055     ;
; 11.725 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[10] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.246     ; 13.027     ;
; 11.768 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[4] ; GPIO:uGPIO|LEDR_R[0]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.254     ; 12.976     ;
; 11.768 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[4] ; GPIO:uGPIO|LEDR_R[1]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.254     ; 12.976     ;
; 11.768 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[4] ; GPIO:uGPIO|LEDR_R[2]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.254     ; 12.976     ;
; 11.768 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[4] ; GPIO:uGPIO|LEDR_R[3]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.254     ; 12.976     ;
; 11.768 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[4] ; GPIO:uGPIO|LEDR_R[4]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.254     ; 12.976     ;
; 11.768 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[4] ; GPIO:uGPIO|LEDR_R[5]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.254     ; 12.976     ;
; 11.768 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[4] ; GPIO:uGPIO|LEDR_R[6]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.254     ; 12.976     ;
; 11.768 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[4] ; GPIO:uGPIO|LEDR_R[7]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.254     ; 12.976     ;
; 11.768 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[4] ; GPIO:uGPIO|LEDR_R[8]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.254     ; 12.976     ;
; 11.835 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[9]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.245     ; 12.918     ;
; 11.904 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[11] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.262     ; 12.832     ;
; 11.904 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[12] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.262     ; 12.832     ;
; 11.904 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[13] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.262     ; 12.832     ;
; 11.904 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[14] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.262     ; 12.832     ;
; 11.904 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[15] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.262     ; 12.832     ;
; 11.904 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[16] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.262     ; 12.832     ;
; 11.904 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[17] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.262     ; 12.832     ;
; 11.920 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[1] ; GPIO:uGPIO|LEDR_R[0]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.257     ; 12.821     ;
; 11.920 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[1] ; GPIO:uGPIO|LEDR_R[1]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.257     ; 12.821     ;
; 11.920 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[1] ; GPIO:uGPIO|LEDR_R[2]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.257     ; 12.821     ;
; 11.920 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[1] ; GPIO:uGPIO|LEDR_R[3]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.257     ; 12.821     ;
; 11.920 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[1] ; GPIO:uGPIO|LEDR_R[4]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.257     ; 12.821     ;
; 11.920 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[1] ; GPIO:uGPIO|LEDR_R[5]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.257     ; 12.821     ;
; 11.920 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[1] ; GPIO:uGPIO|LEDR_R[6]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.257     ; 12.821     ;
; 11.920 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[1] ; GPIO:uGPIO|LEDR_R[7]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.257     ; 12.821     ;
; 11.920 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[1] ; GPIO:uGPIO|LEDR_R[8]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.257     ; 12.821     ;
; 11.965 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[9]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.245     ; 12.788     ;
; 11.982 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[10] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.246     ; 12.770     ;
; 12.102 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[6] ; GPIO:uGPIO|LEDR_R[0]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.248     ; 12.648     ;
; 12.102 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[6] ; GPIO:uGPIO|LEDR_R[1]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.248     ; 12.648     ;
; 12.102 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[6] ; GPIO:uGPIO|LEDR_R[2]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.248     ; 12.648     ;
; 12.102 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[6] ; GPIO:uGPIO|LEDR_R[3]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.248     ; 12.648     ;
; 12.102 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[6] ; GPIO:uGPIO|LEDR_R[4]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.248     ; 12.648     ;
; 12.102 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[6] ; GPIO:uGPIO|LEDR_R[5]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.248     ; 12.648     ;
; 12.102 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[6] ; GPIO:uGPIO|LEDR_R[6]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.248     ; 12.648     ;
; 12.102 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[6] ; GPIO:uGPIO|LEDR_R[7]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.248     ; 12.648     ;
; 12.102 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[6] ; GPIO:uGPIO|LEDR_R[8]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.248     ; 12.648     ;
; 12.157 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[3] ; GPIO:uGPIO|LEDR_R[11] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.260     ; 12.581     ;
; 12.157 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[3] ; GPIO:uGPIO|LEDR_R[12] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.260     ; 12.581     ;
; 12.157 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[3] ; GPIO:uGPIO|LEDR_R[13] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.260     ; 12.581     ;
; 12.157 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[3] ; GPIO:uGPIO|LEDR_R[14] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.260     ; 12.581     ;
; 12.157 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[3] ; GPIO:uGPIO|LEDR_R[15] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.260     ; 12.581     ;
; 12.157 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[3] ; GPIO:uGPIO|LEDR_R[16] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.260     ; 12.581     ;
; 12.157 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[3] ; GPIO:uGPIO|LEDR_R[17] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.260     ; 12.581     ;
; 12.161 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[3] ; GPIO:uGPIO|LEDR_R[0]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.255     ; 12.582     ;
; 12.161 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[3] ; GPIO:uGPIO|LEDR_R[1]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.255     ; 12.582     ;
; 12.161 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[3] ; GPIO:uGPIO|LEDR_R[2]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.255     ; 12.582     ;
; 12.161 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[3] ; GPIO:uGPIO|LEDR_R[3]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.255     ; 12.582     ;
+--------+----------------------------------------------------------+-----------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 11.049 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[18]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.551     ; 13.398     ;
; 11.175 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[18]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.538     ; 13.285     ;
; 11.276 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[28]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.547     ; 13.175     ;
; 11.330 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[26]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.547     ; 13.121     ;
; 11.402 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[28]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.534     ; 13.062     ;
; 11.640 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[25]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.535     ; 12.823     ;
; 11.672 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[24]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.527     ; 12.799     ;
; 11.715 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[20]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.527     ; 12.756     ;
; 11.737 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[14]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.558     ; 12.703     ;
; 11.780 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[25]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.548     ; 12.670     ;
; 11.804 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[22]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.550     ; 12.644     ;
; 11.812 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[14]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.571     ; 12.615     ;
; 11.868 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[11][1]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.533     ; 12.597     ;
; 12.010 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[24]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.548     ; 12.440     ;
; 12.100 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[12]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.536     ; 12.362     ;
; 12.136 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[24]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.535     ; 12.327     ;
; 12.157 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[25]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.545     ; 12.296     ;
; 12.189 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[20]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.535     ; 12.274     ;
; 12.248 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[20]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.548     ; 12.202     ;
; 12.319 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[10]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.536     ; 12.143     ;
; 12.351 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[21]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.548     ; 12.099     ;
; 12.431 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[5]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.553     ; 12.014     ;
; 12.455 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[0][1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.529     ; 12.014     ;
; 12.459 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[8][1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.529     ; 12.010     ;
; 12.464 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[14]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.550     ; 11.984     ;
; 12.466 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[16]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.544     ; 11.988     ;
; 12.473 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[0]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.555     ; 11.970     ;
; 12.494 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[10]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.557     ; 11.947     ;
; 12.514 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[1][1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.546     ; 11.938     ;
; 12.599 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[0]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.542     ; 11.857     ;
; 12.602 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[22]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.568     ; 11.828     ;
; 12.604 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[21]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.535     ; 11.859     ;
; 12.615 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[9]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.572     ; 11.811     ;
; 12.620 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[10]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.544     ; 11.834     ;
; 12.640 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[17]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.565     ; 11.793     ;
; 12.678 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[5]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.540     ; 11.780     ;
; 12.703 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[2][2]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.536     ; 11.759     ;
; 12.720 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[9]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.554     ; 11.724     ;
; 12.766 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[2][0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.536     ; 11.696     ;
; 12.786 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[11]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.549     ; 11.663     ;
; 12.848 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[9]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.559     ; 11.591     ;
; 12.893 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[17]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.552     ; 11.553     ;
; 12.922 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[19]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.551     ; 11.525     ;
; 12.922 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[10][1]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.531     ; 11.545     ;
; 12.926 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[11]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.562     ; 11.510     ;
; 12.964 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.529     ; 11.505     ;
; 12.982 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[8]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.536     ; 11.480     ;
; 12.987 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[26]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.568     ; 11.443     ;
; 13.010 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[18]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.530     ; 11.458     ;
; 13.023 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[9][1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.538     ; 11.437     ;
; 13.059 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[3][1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.522     ; 11.417     ;
; 13.060 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[7][1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.522     ; 11.416     ;
; 13.075 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[5][1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.521     ; 11.402     ;
; 13.079 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[13][1]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.521     ; 11.398     ;
; 13.080 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[6]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.552     ; 11.366     ;
; 13.089 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[12][0]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.535     ; 11.374     ;
; 13.089 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[4][0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.535     ; 11.374     ;
; 13.113 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[26]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.555     ; 11.330     ;
; 13.114 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[22]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.571     ; 11.313     ;
; 13.123 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[11][0]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.525     ; 11.350     ;
; 13.129 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[0][6]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.511     ; 11.358     ;
; 13.129 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[8][6]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.511     ; 11.358     ;
; 13.130 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[2]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.555     ; 11.313     ;
; 13.130 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[6][1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.539     ; 11.329     ;
; 13.152 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[12][1]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.521     ; 11.325     ;
; 13.152 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[4][1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.521     ; 11.325     ;
; 13.175 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[19]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.538     ; 11.285     ;
; 13.182 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[3]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.552     ; 11.264     ;
; 13.190 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[10][2]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.537     ; 11.271     ;
; 13.204 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[6]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.539     ; 11.255     ;
; 13.204 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[5][0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.521     ; 11.273     ;
; 13.204 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[13][0]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.521     ; 11.273     ;
; 13.207 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[18]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.548     ; 11.243     ;
; 13.211 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[12]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.557     ; 11.230     ;
; 13.223 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[29]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.534     ; 11.241     ;
; 13.240 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[22]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.558     ; 11.200     ;
; 13.256 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[29]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.544     ; 11.198     ;
; 13.256 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[2]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.542     ; 11.200     ;
; 13.283 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[13]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.554     ; 11.161     ;
; 13.290 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[6][0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.527     ; 11.181     ;
; 13.319 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[9][5]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.516     ; 11.163     ;
; 13.329 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[12][5]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.503     ; 11.166     ;
; 13.330 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[4][5]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.503     ; 11.165     ;
; 13.337 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[12]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.544     ; 11.117     ;
; 13.341 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[7]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.539     ; 11.118     ;
; 13.348 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[6]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.537     ; 11.113     ;
; 13.363 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[29]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.547     ; 11.088     ;
; 13.381 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[8][0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.539     ; 11.078     ;
; 13.382 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[0][0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.539     ; 11.077     ;
; 13.390 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[24]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.545     ; 11.063     ;
; 13.391 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[7][0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.522     ; 11.085     ;
; 13.391 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[3][0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.522     ; 11.085     ;
; 13.409 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[16]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.565     ; 11.024     ;
; 13.435 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[3]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.539     ; 11.024     ;
; 13.445 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[28]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.526     ; 11.027     ;
; 13.470 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[15]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.571     ; 10.957     ;
; 13.472 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[6][2]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.527     ; 10.999     ;
; 13.481 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[7]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.552     ; 10.965     ;
; 13.519 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[21]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.545     ; 10.934     ;
; 13.525 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a28~portb_we_reg       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[10][29] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.544     ; 10.929     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                           ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.383 ; miniUART:UART|TxUnit:TxDev|BitCnt[1]    ; miniUART:UART|TxUnit:TxDev|BitCnt[1]    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; miniUART:UART|TxUnit:TxDev|BitCnt[2]    ; miniUART:UART|TxUnit:TxDev|BitCnt[2]    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; miniUART:UART|TxUnit:TxDev|BitCnt[3]    ; miniUART:UART|TxUnit:TxDev|BitCnt[3]    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.383 ; miniUART:UART|TxUnit:TxDev|BitCnt[0]    ; miniUART:UART|TxUnit:TxDev|BitCnt[0]    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.384 ; miniUART:UART|TxUnit:TxDev|TxD          ; miniUART:UART|TxUnit:TxDev|TxD          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; miniUART:UART|TxUnit:TxDev|tmpTRegE     ; miniUART:UART|TxUnit:TxDev|tmpTRegE     ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]   ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[0]   ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; miniUART:UART|TxUnit:TxDev|tmpTBufE     ; miniUART:UART|TxUnit:TxDev|tmpTBufE     ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; TimerCounter:Timer|StatusR[0]           ; TimerCounter:Timer|StatusR[0]           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; GPIO:uGPIO|KEY_StatusR[2]               ; GPIO:uGPIO|KEY_StatusR[2]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]   ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]   ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]   ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; GPIO:uGPIO|KEY_StatusR[3]               ; GPIO:uGPIO|KEY_StatusR[3]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; miniUART:UART|RxUnit:RxDev|BitCnt[2]    ; miniUART:UART|RxUnit:RxDev|BitCnt[2]    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; miniUART:UART|RxUnit:RxDev|BitCnt[1]    ; miniUART:UART|RxUnit:RxDev|BitCnt[1]    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; miniUART:UART|RxUnit:RxDev|BitCnt[3]    ; miniUART:UART|RxUnit:RxDev|BitCnt[3]    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; miniUART:UART|RxUnit:RxDev|BitCnt[0]    ; miniUART:UART|RxUnit:RxDev|BitCnt[0]    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; miniUART:UART|RxUnit:RxDev|Start        ; miniUART:UART|RxUnit:RxDev|Start        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; miniUART:UART|RxUnit:RxDev|SampleCnt[0] ; miniUART:UART|RxUnit:RxDev|SampleCnt[0] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; miniUART:UART|RxUnit:RxDev|SampleCnt[1] ; miniUART:UART|RxUnit:RxDev|SampleCnt[1] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; miniUART:UART|CSReg[3]                  ; miniUART:UART|CSReg[3]                  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; miniUART:UART|CSReg[0]                  ; miniUART:UART|CSReg[0]                  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; GPIO:uGPIO|KEY_StatusR[1]               ; GPIO:uGPIO|KEY_StatusR[1]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]   ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; miniUART:UART|RxUnit:RxDev|tmpRxD       ; miniUART:UART|RxUnit:RxDev|tmpRxD       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]   ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]   ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; miniUART:UART|RxUnit:RxDev|tmpDRdy      ; miniUART:UART|RxUnit:RxDev|tmpDRdy      ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; miniUART:UART|CSReg[1]                  ; miniUART:UART|CSReg[1]                  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.384 ; miniUART:UART|TxUnit:TxDev|TReg[7]      ; miniUART:UART|TxUnit:TxDev|TReg[7]      ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.385 ; miniUART:UART|RxUnit:RxDev|SampleCnt[2] ; miniUART:UART|RxUnit:RxDev|SampleCnt[2] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.385 ; miniUART:UART|RxUnit:RxDev|SampleCnt[3] ; miniUART:UART|RxUnit:RxDev|SampleCnt[3] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.389 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]   ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; GPIO:uGPIO|key_detect:sw3|c_state.S12   ; GPIO:uGPIO|key_detect:sw3|c_state.S13   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.409 ; GPIO:uGPIO|key_detect:key2|c_state.S10  ; GPIO:uGPIO|key_detect:key2|c_state.S11  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.694      ;
; 0.409 ; GPIO:uGPIO|key_detect:sw3|c_state.S8    ; GPIO:uGPIO|key_detect:sw3|c_state.S9    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.409 ; GPIO:uGPIO|key_detect:sw7|c_state.S5    ; GPIO:uGPIO|key_detect:sw7|c_state.S6    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.694      ;
; 0.409 ; GPIO:uGPIO|key_detect:key2|c_state.S2   ; GPIO:uGPIO|key_detect:key2|c_state.S3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.694      ;
; 0.410 ; GPIO:uGPIO|key_detect:sw7|c_state.S12   ; GPIO:uGPIO|key_detect:sw7|c_state.S13   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.410 ; GPIO:uGPIO|key_detect:sw7|c_state.S11   ; GPIO:uGPIO|key_detect:sw7|c_state.S12   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.410 ; GPIO:uGPIO|key_detect:key2|c_state.S8   ; GPIO:uGPIO|key_detect:key2|c_state.S9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.410 ; GPIO:uGPIO|key_detect:sw3|c_state.S9    ; GPIO:uGPIO|key_detect:sw3|c_state.S10   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.410 ; GPIO:uGPIO|key_detect:sw3|c_state.S6    ; GPIO:uGPIO|key_detect:sw3|c_state.S7    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.410 ; GPIO:uGPIO|key_detect:sw3|c_state.S5    ; GPIO:uGPIO|key_detect:sw3|c_state.S6    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.411 ; GPIO:uGPIO|key_detect:key2|c_state.S13  ; GPIO:uGPIO|key_detect:key2|c_state.S14  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.411 ; GPIO:uGPIO|key_detect:key2|c_state.S9   ; GPIO:uGPIO|key_detect:key2|c_state.S10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.411 ; GPIO:uGPIO|key_detect:key2|c_state.S4   ; GPIO:uGPIO|key_detect:key2|c_state.S5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.411 ; GPIO:uGPIO|key_detect:sw3|c_state.S2    ; GPIO:uGPIO|key_detect:sw3|c_state.S3    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.415 ; miniUART:UART|ClkUnit:ClkDiv|ClkDiv33   ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.700      ;
; 0.526 ; GPIO:uGPIO|key_detect:sw3|c_state.S0    ; GPIO:uGPIO|key_detect:sw3|c_state.S1    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.812      ;
; 0.527 ; GPIO:uGPIO|key_detect:sw9|c_state.S0    ; GPIO:uGPIO|key_detect:sw9|c_state.S1    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.812      ;
; 0.532 ; GPIO:uGPIO|key_detect:sw3|c_state.S10   ; GPIO:uGPIO|key_detect:sw3|c_state.S11   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.818      ;
; 0.533 ; GPIO:uGPIO|key_detect:sw5|c_state.S11   ; GPIO:uGPIO|key_detect:sw5|c_state.S12   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.533 ; GPIO:uGPIO|key_detect:sw8|c_state.S11   ; GPIO:uGPIO|key_detect:sw8|c_state.S12   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.818      ;
; 0.533 ; GPIO:uGPIO|key_detect:sw4|c_state.S9    ; GPIO:uGPIO|key_detect:sw4|c_state.S10   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.818      ;
; 0.533 ; GPIO:uGPIO|key_detect:sw5|c_state.S7    ; GPIO:uGPIO|key_detect:sw5|c_state.S8    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.533 ; GPIO:uGPIO|key_detect:sw9|c_state.S5    ; GPIO:uGPIO|key_detect:sw9|c_state.S6    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.818      ;
; 0.533 ; GPIO:uGPIO|key_detect:sw17|c_state.S5   ; GPIO:uGPIO|key_detect:sw17|c_state.S6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.818      ;
; 0.533 ; GPIO:uGPIO|key_detect:sw0|c_state.S1    ; GPIO:uGPIO|key_detect:sw0|c_state.S2    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.818      ;
; 0.533 ; GPIO:uGPIO|key_detect:sw17|c_state.S2   ; GPIO:uGPIO|key_detect:sw17|c_state.S3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.818      ;
; 0.534 ; GPIO:uGPIO|key_detect:sw2|c_state.S12   ; GPIO:uGPIO|key_detect:sw2|c_state.S13   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.818      ;
; 0.534 ; GPIO:uGPIO|key_detect:sw4|c_state.S11   ; GPIO:uGPIO|key_detect:sw4|c_state.S12   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.534 ; GPIO:uGPIO|key_detect:sw5|c_state.S10   ; GPIO:uGPIO|key_detect:sw5|c_state.S11   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.534 ; GPIO:uGPIO|key_detect:sw6|c_state.S8    ; GPIO:uGPIO|key_detect:sw6|c_state.S9    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.534 ; GPIO:uGPIO|key_detect:sw10|c_state.S8   ; GPIO:uGPIO|key_detect:sw10|c_state.S9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.534 ; GPIO:uGPIO|key_detect:sw11|c_state.S8   ; GPIO:uGPIO|key_detect:sw11|c_state.S9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.534 ; GPIO:uGPIO|key_detect:sw17|c_state.S11  ; GPIO:uGPIO|key_detect:sw17|c_state.S12  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.534 ; GPIO:uGPIO|key_detect:sw4|c_state.S7    ; GPIO:uGPIO|key_detect:sw4|c_state.S8    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.534 ; GPIO:uGPIO|key_detect:sw6|c_state.S7    ; GPIO:uGPIO|key_detect:sw6|c_state.S8    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.534 ; GPIO:uGPIO|key_detect:sw8|c_state.S7    ; GPIO:uGPIO|key_detect:sw8|c_state.S8    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.534 ; GPIO:uGPIO|key_detect:sw9|c_state.S7    ; GPIO:uGPIO|key_detect:sw9|c_state.S8    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.534 ; GPIO:uGPIO|key_detect:sw11|c_state.S7   ; GPIO:uGPIO|key_detect:sw11|c_state.S8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.534 ; GPIO:uGPIO|key_detect:sw0|c_state.S8    ; GPIO:uGPIO|key_detect:sw0|c_state.S9    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.534 ; GPIO:uGPIO|key_detect:sw0|c_state.S7    ; GPIO:uGPIO|key_detect:sw0|c_state.S8    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.534 ; GPIO:uGPIO|key_detect:sw14|c_state.S8   ; GPIO:uGPIO|key_detect:sw14|c_state.S9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.534 ; GPIO:uGPIO|key_detect:sw5|c_state.S5    ; GPIO:uGPIO|key_detect:sw5|c_state.S6    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.534 ; GPIO:uGPIO|key_detect:sw16|c_state.S8   ; GPIO:uGPIO|key_detect:sw16|c_state.S9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.818      ;
; 0.534 ; GPIO:uGPIO|key_detect:sw14|c_state.S7   ; GPIO:uGPIO|key_detect:sw14|c_state.S8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.534 ; GPIO:uGPIO|key_detect:sw4|c_state.S4    ; GPIO:uGPIO|key_detect:sw4|c_state.S5    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.534 ; GPIO:uGPIO|key_detect:sw6|c_state.S3    ; GPIO:uGPIO|key_detect:sw6|c_state.S4    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.534 ; GPIO:uGPIO|key_detect:sw7|c_state.S3    ; GPIO:uGPIO|key_detect:sw7|c_state.S4    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.534 ; GPIO:uGPIO|key_detect:sw9|c_state.S3    ; GPIO:uGPIO|key_detect:sw9|c_state.S4    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.534 ; GPIO:uGPIO|key_detect:sw11|c_state.S3   ; GPIO:uGPIO|key_detect:sw11|c_state.S4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.534 ; GPIO:uGPIO|key_detect:sw0|c_state.S3    ; GPIO:uGPIO|key_detect:sw0|c_state.S4    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.534 ; GPIO:uGPIO|key_detect:sw14|c_state.S3   ; GPIO:uGPIO|key_detect:sw14|c_state.S4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.535 ; GPIO:uGPIO|key_detect:key3|c_state.S12  ; GPIO:uGPIO|key_detect:key3|c_state.S13  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.820      ;
; 0.535 ; GPIO:uGPIO|key_detect:sw6|c_state.S11   ; GPIO:uGPIO|key_detect:sw6|c_state.S12   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.820      ;
; 0.535 ; GPIO:uGPIO|key_detect:sw10|c_state.S11  ; GPIO:uGPIO|key_detect:sw10|c_state.S12  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.820      ;
; 0.535 ; GPIO:uGPIO|key_detect:sw11|c_state.S11  ; GPIO:uGPIO|key_detect:sw11|c_state.S12  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.820      ;
; 0.535 ; GPIO:uGPIO|key_detect:sw0|c_state.S11   ; GPIO:uGPIO|key_detect:sw0|c_state.S12   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.820      ;
; 0.535 ; GPIO:uGPIO|key_detect:sw14|c_state.S11  ; GPIO:uGPIO|key_detect:sw14|c_state.S12  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.820      ;
; 0.535 ; GPIO:uGPIO|key_detect:sw2|c_state.S7    ; GPIO:uGPIO|key_detect:sw2|c_state.S8    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.819      ;
; 0.535 ; GPIO:uGPIO|key_detect:sw6|c_state.S6    ; GPIO:uGPIO|key_detect:sw6|c_state.S7    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.820      ;
; 0.535 ; GPIO:uGPIO|key_detect:sw8|c_state.S6    ; GPIO:uGPIO|key_detect:sw8|c_state.S7    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.820      ;
; 0.535 ; GPIO:uGPIO|key_detect:key3|c_state.S5   ; GPIO:uGPIO|key_detect:key3|c_state.S6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.820      ;
; 0.535 ; GPIO:uGPIO|key_detect:sw13|c_state.S7   ; GPIO:uGPIO|key_detect:sw13|c_state.S8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.819      ;
; 0.535 ; GPIO:uGPIO|key_detect:sw17|c_state.S8   ; GPIO:uGPIO|key_detect:sw17|c_state.S9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.820      ;
; 0.535 ; GPIO:uGPIO|key_detect:sw5|c_state.S4    ; GPIO:uGPIO|key_detect:sw5|c_state.S5    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.821      ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.259 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.078      ; 1.543      ;
; 1.309 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][31] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][31] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.078      ; 1.593      ;
; 1.370 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][30] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.078      ; 1.654      ;
; 1.645 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][1]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][1]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.096      ; 1.947      ;
; 1.658 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][31] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][31] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.078      ; 1.942      ;
; 1.672 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][29] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.078      ; 1.956      ;
; 1.714 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][30] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.078      ; 1.998      ;
; 1.732 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][29] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.078      ; 2.016      ;
; 1.737 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][22] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][22] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 2.017      ;
; 1.770 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][21] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][21] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 2.050      ;
; 1.818 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][23] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][23] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 2.098      ;
; 1.833 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][20] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][20] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 2.113      ;
; 1.877 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][0]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][0]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.096      ; 2.179      ;
; 1.884 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][30] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][31] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.078      ; 2.168      ;
; 1.932 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][19] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][19] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 2.212      ;
; 1.967 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][18] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][19] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 2.247      ;
; 1.973 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][29] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][31] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.078      ; 2.257      ;
; 1.997 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][2]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.102      ; 2.305      ;
; 2.018 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][29] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.078      ; 2.302      ;
; 2.038 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][27] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][27] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.078      ; 2.322      ;
; 2.048 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][21] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][22] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 2.328      ;
; 2.058 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][25] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][25] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.078      ; 2.342      ;
; 2.059 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][27] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.083      ; 2.348      ;
; 2.060 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][20] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][22] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 2.340      ;
; 2.077 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][18] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][18] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 2.357      ;
; 2.078 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][29] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.078      ; 2.362      ;
; 2.096 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][20] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][21] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 2.376      ;
; 2.109 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][22] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][23] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 2.389      ;
; 2.170 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][3]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.099      ; 2.475      ;
; 2.180 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][14] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][14] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 2.465      ;
; 2.181 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][8]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][8]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 2.466      ;
; 2.189 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][10] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][10] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 2.474      ;
; 2.192 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][12] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][12] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 2.477      ;
; 2.198 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][14] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][19] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 2.477      ;
; 2.201 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][25] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.083      ; 2.490      ;
; 2.205 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][21] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][23] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 2.485      ;
; 2.219 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][24] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.083      ; 2.508      ;
; 2.226 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][20] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][23] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 2.506      ;
; 2.233 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][30] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][31] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.078      ; 2.517      ;
; 2.236 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][18] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][20] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 2.516      ;
; 2.240 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][14] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][15] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 2.525      ;
; 2.257 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][18] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][22] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 2.537      ;
; 2.273 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][8]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.090      ; 2.569      ;
; 2.277 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][15] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][15] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.553      ;
; 2.279 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][18] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][21] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 2.559      ;
; 2.300 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][12] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.090      ; 2.596      ;
; 2.303 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][10] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][12] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 2.588      ;
; 2.316 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][5]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.099      ; 2.621      ;
; 2.322 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][29] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][31] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.078      ; 2.606      ;
; 2.328 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][16] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][19] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 2.607      ;
; 2.346 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][27] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][31] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.083      ; 2.635      ;
; 2.347 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][22] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 2.627      ;
; 2.373 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][24] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][25] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.078      ; 2.657      ;
; 2.374 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][23] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 2.654      ;
; 2.393 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][10] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.090      ; 2.689      ;
; 2.402 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][25] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][25] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.078      ; 2.686      ;
; 2.403 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][6]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.099      ; 2.708      ;
; 2.405 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][27] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.083      ; 2.694      ;
; 2.406 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][18] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][23] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 2.686      ;
; 2.410 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][13] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][13] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 2.698      ;
; 2.411 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][27] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.083      ; 2.700      ;
; 2.414 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][8]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][12] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 2.699      ;
; 2.433 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][16] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][16] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 2.718      ;
; 2.450 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][14] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][20] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 2.729      ;
; 2.452 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][21] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 2.732      ;
; 2.464 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][20] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 2.744      ;
; 2.467 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][19] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.084      ; 2.757      ;
; 2.468 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][21] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][21] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 2.753      ;
; 2.470 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][10] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][19] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 2.749      ;
; 2.471 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][20] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][20] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 2.756      ;
; 2.471 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][14] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][22] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 2.750      ;
; 2.473 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][0]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.746      ;
; 2.476 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][0]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][0]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 2.761      ;
; 2.477 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][25] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][27] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.078      ; 2.761      ;
; 2.478 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][25] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][26] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.078      ; 2.762      ;
; 2.483 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][13] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][19] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.082      ; 2.771      ;
; 2.488 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][27] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][28] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.078      ; 2.772      ;
; 2.491 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][15] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][19] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.064      ; 2.761      ;
; 2.493 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][25] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][31] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.083      ; 2.782      ;
; 2.495 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][24] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][27] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.078      ; 2.779      ;
; 2.496 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][24] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][26] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.078      ; 2.780      ;
; 2.497 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][14] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][18] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 2.776      ;
; 2.498 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][14] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][16] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 2.783      ;
; 2.501 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][19] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][20] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 2.781      ;
; 2.501 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][22] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][25] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.776      ;
; 2.507 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][14] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][21] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 2.786      ;
; 2.507 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][8]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][10] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 2.792      ;
; 2.509 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][15] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.090      ; 2.805      ;
; 2.512 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][10] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][15] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 2.797      ;
; 2.520 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][18] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][18] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 2.805      ;
; 2.522 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][19] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][22] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 2.802      ;
; 2.523 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][23] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][25] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.069      ; 2.798      ;
; 2.524 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][4]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.099      ; 2.829      ;
; 2.524 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][19] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][21] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 2.804      ;
; 2.531 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][24] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][31] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.083      ; 2.820      ;
; 2.547 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][25] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.083      ; 2.836      ;
; 2.548 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][9]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.090      ; 2.844      ;
; 2.553 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][12] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][19] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 2.832      ;
; 2.558 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][25] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.083      ; 2.847      ;
; 2.558 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][13] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][15] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.088      ; 2.852      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[1]'                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------+
; 49.699 ; 49.919       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[14]         ;
; 49.699 ; 49.919       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[15]         ;
; 49.699 ; 49.919       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[16]         ;
; 49.699 ; 49.919       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[17]         ;
; 49.699 ; 49.919       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[22]         ;
; 49.699 ; 49.919       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[14]         ;
; 49.699 ; 49.919       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[15]         ;
; 49.699 ; 49.919       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[16]         ;
; 49.699 ; 49.919       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[17]         ;
; 49.699 ; 49.919       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[22]         ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[0]          ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[10]         ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[12]         ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[1]          ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[24]         ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[25]         ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[28]         ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[29]         ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[2]          ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[3]          ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[4]          ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[5]          ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[6]          ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[7]          ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0]          ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[10]         ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[11]         ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[12]         ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[13]         ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1]          ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[24]         ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[25]         ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[28]         ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[29]         ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2]          ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[3]          ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[4]          ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[5]          ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[8]          ;
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[9]          ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[18]         ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[19]         ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[20]         ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[21]         ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[18]         ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[19]         ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[20]         ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[21]         ;
; 49.702 ; 49.922       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[7]          ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[23]         ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[26]         ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[27]         ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[23]         ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[26]         ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[27]         ;
; 49.703 ; 49.923       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[6]          ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[11]         ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[13]         ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[30]         ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[31]         ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[8]          ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[9]          ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[30]         ;
; 49.704 ; 49.924       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[31]         ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[0][17]  ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[0][19]  ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[0][21]  ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[10][14] ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[10][15] ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[10][17] ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[10][19] ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[10][29] ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[10][31] ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[12][11] ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[13][15] ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][13] ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][18] ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][20] ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][21] ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][22] ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][23] ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][24] ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][25] ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][26] ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][27] ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][28] ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][29] ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][30] ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][31] ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][13] ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][24] ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][25] ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][26] ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][27] ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][29] ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]  ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][30] ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][31] ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[2][15]  ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[2][17]  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 49.701 ; 49.921       ; 0.220          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; reset_ff                                                                                                                         ;
; 49.729 ; 49.964       ; 0.235          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a11~portb_address_reg0 ;
; 49.729 ; 49.964       ; 0.235          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a11~portb_we_reg       ;
; 49.730 ; 49.965       ; 0.235          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a11~portb_datain_reg0  ;
; 49.731 ; 49.966       ; 0.235          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.731 ; 49.966       ; 0.235          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 49.731 ; 49.966       ; 0.235          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ;
; 49.731 ; 49.966       ; 0.235          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~portb_address_reg0 ;
; 49.731 ; 49.966       ; 0.235          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~portb_we_reg       ;
; 49.731 ; 49.966       ; 0.235          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a28~portb_address_reg0 ;
; 49.731 ; 49.966       ; 0.235          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a28~portb_we_reg       ;
; 49.731 ; 49.966       ; 0.235          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~portb_address_reg0  ;
; 49.731 ; 49.966       ; 0.235          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~portb_datain_reg0   ;
; 49.731 ; 49.966       ; 0.235          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~portb_we_reg        ;
; 49.732 ; 49.967       ; 0.235          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 49.732 ; 49.967       ; 0.235          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a12~portb_we_reg       ;
; 49.732 ; 49.967       ; 0.235          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~portb_datain_reg0  ;
; 49.732 ; 49.967       ; 0.235          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a28~portb_datain_reg0  ;
; 49.732 ; 49.967       ; 0.235          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a7~portb_address_reg0  ;
; 49.732 ; 49.967       ; 0.235          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a7~portb_datain_reg0   ;
; 49.732 ; 49.967       ; 0.235          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a7~portb_we_reg        ;
; 49.733 ; 49.968       ; 0.235          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 49.734 ; 49.969       ; 0.235          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~portb_address_reg0 ;
; 49.734 ; 49.969       ; 0.235          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~portb_datain_reg0  ;
; 49.734 ; 49.969       ; 0.235          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~portb_we_reg       ;
; 49.744 ; 49.979       ; 0.235          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 49.745 ; 49.980       ; 0.235          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 49.746 ; 49.981       ; 0.235          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a11~porta_address_reg0 ;
; 49.746 ; 49.981       ; 0.235          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 49.746 ; 49.981       ; 0.235          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 49.746 ; 49.981       ; 0.235          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a7~porta_datain_reg0   ;
; 49.747 ; 49.982       ; 0.235          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.747 ; 49.982       ; 0.235          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 49.747 ; 49.982       ; 0.235          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ;
; 49.748 ; 49.983       ; 0.235          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ;
; 49.748 ; 49.983       ; 0.235          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 49.748 ; 49.983       ; 0.235          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a28~porta_address_reg0 ;
; 49.748 ; 49.983       ; 0.235          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a7~porta_address_reg0  ;
; 49.749 ; 49.984       ; 0.235          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|LEDR_R[11]                                                                                                            ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|LEDR_R[12]                                                                                                            ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|LEDR_R[13]                                                                                                            ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|LEDR_R[14]                                                                                                            ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|LEDR_R[15]                                                                                                            ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|LEDR_R[16]                                                                                                            ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|LEDR_R[17]                                                                                                            ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; TimerCounter:Timer|CompareR[10]                                                                                                  ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; TimerCounter:Timer|CompareR[11]                                                                                                  ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; TimerCounter:Timer|CompareR[14]                                                                                                  ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; TimerCounter:Timer|CompareR[15]                                                                                                  ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; TimerCounter:Timer|CompareR[16]                                                                                                  ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; TimerCounter:Timer|CompareR[17]                                                                                                  ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; miniUART:UART|CSReg[0]                                                                                                           ;
; 49.750 ; 49.938       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; miniUART:UART|CSReg[1]                                                                                                           ;
; 49.750 ; 49.985       ; 0.235          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw10|c_state.S0                                                                                            ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw10|c_state.S1                                                                                            ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw10|c_state.S10                                                                                           ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw10|c_state.S11                                                                                           ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw10|c_state.S12                                                                                           ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw10|c_state.S13                                                                                           ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw10|c_state.S14                                                                                           ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw10|c_state.S2                                                                                            ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw10|c_state.S3                                                                                            ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw10|c_state.S4                                                                                            ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw10|c_state.S5                                                                                            ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw10|c_state.S6                                                                                            ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw10|c_state.S7                                                                                            ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw10|c_state.S8                                                                                            ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw10|c_state.S9                                                                                            ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw12|c_state.S0                                                                                            ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw12|c_state.S1                                                                                            ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw12|c_state.S10                                                                                           ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw12|c_state.S11                                                                                           ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw12|c_state.S12                                                                                           ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw12|c_state.S13                                                                                           ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw12|c_state.S14                                                                                           ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw12|c_state.S2                                                                                            ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw12|c_state.S3                                                                                            ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw12|c_state.S4                                                                                            ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw12|c_state.S5                                                                                            ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw12|c_state.S6                                                                                            ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw12|c_state.S7                                                                                            ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw12|c_state.S8                                                                                            ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw12|c_state.S9                                                                                            ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw13|c_state.S0                                                                                            ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw13|c_state.S1                                                                                            ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw13|c_state.S10                                                                                           ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw13|c_state.S11                                                                                           ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw13|c_state.S12                                                                                           ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw13|c_state.S13                                                                                           ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw13|c_state.S14                                                                                           ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw13|c_state.S2                                                                                            ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw13|c_state.S3                                                                                            ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw13|c_state.S4                                                                                            ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw13|c_state.S5                                                                                            ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw13|c_state.S6                                                                                            ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw13|c_state.S7                                                                                            ;
; 49.751 ; 49.939       ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw13|c_state.S8                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_27'                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; 49.812 ; 49.812       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27~input|o                           ;
; 49.818 ; 49.818       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[0]           ;
; 49.818 ; 49.818       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[1]           ;
; 49.818 ; 49.818       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|observablevcoout ;
; 49.835 ; 49.835       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|inclk[0]         ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27~input|i                           ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27~input|i                           ;
; 50.164 ; 50.164       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|inclk[0]         ;
; 50.180 ; 50.180       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[0]           ;
; 50.180 ; 50.180       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[1]           ;
; 50.180 ; 50.180       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|observablevcoout ;
; 50.188 ; 50.188       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27~input|o                           ;
; 96.000 ; 100.000      ; 4.000          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; KEY[*]    ; CLOCK_27   ; 5.486 ; 5.876 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_27   ; 5.486 ; 5.876 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; KEY[*]    ; CLOCK_27   ; 5.912 ; 6.313 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; CLOCK_27   ; 5.912 ; 6.313 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; CLOCK_27   ; 5.376 ; 5.787 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; CLOCK_27   ; 5.553 ; 5.964 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; CLOCK_27   ; 6.552 ; 7.089 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_27   ; 5.957 ; 6.421 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_27   ; 5.960 ; 6.427 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_27   ; 6.286 ; 6.837 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_27   ; 6.319 ; 6.858 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_27   ; 6.254 ; 6.742 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_27   ; 6.207 ; 6.714 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_27   ; 6.192 ; 6.680 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_27   ; 6.310 ; 6.821 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; CLOCK_27   ; 6.246 ; 6.732 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; CLOCK_27   ; 6.026 ; 6.499 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; CLOCK_27   ; 6.552 ; 7.089 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; CLOCK_27   ; 6.358 ; 6.852 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; CLOCK_27   ; 6.027 ; 6.509 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; CLOCK_27   ; 5.930 ; 6.396 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; CLOCK_27   ; 6.124 ; 6.598 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; CLOCK_27   ; 6.407 ; 6.913 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; CLOCK_27   ; 6.230 ; 6.771 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; CLOCK_27   ; 6.009 ; 6.427 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; UART_RXD  ; CLOCK_27   ; 7.378 ; 8.064 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; KEY[*]    ; CLOCK_27   ; -4.645 ; -5.019 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_27   ; -4.645 ; -5.019 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; KEY[*]    ; CLOCK_27   ; -4.507 ; -4.911 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; CLOCK_27   ; -4.690 ; -5.111 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; CLOCK_27   ; -4.507 ; -4.911 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; CLOCK_27   ; -4.671 ; -5.079 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; CLOCK_27   ; -5.043 ; -5.484 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_27   ; -5.070 ; -5.500 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_27   ; -5.079 ; -5.517 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_27   ; -5.162 ; -5.640 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_27   ; -5.157 ; -5.632 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_27   ; -5.104 ; -5.541 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_27   ; -5.088 ; -5.516 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_27   ; -5.084 ; -5.497 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_27   ; -5.299 ; -5.790 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; CLOCK_27   ; -5.358 ; -5.814 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; CLOCK_27   ; -5.145 ; -5.587 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; CLOCK_27   ; -5.417 ; -5.873 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; CLOCK_27   ; -5.454 ; -5.920 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; CLOCK_27   ; -5.143 ; -5.591 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; CLOCK_27   ; -5.043 ; -5.484 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; CLOCK_27   ; -5.228 ; -5.672 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; CLOCK_27   ; -5.514 ; -5.989 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; CLOCK_27   ; -5.111 ; -5.579 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; CLOCK_27   ; -5.124 ; -5.515 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; UART_RXD  ; CLOCK_27   ; -5.200 ; -5.821 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                   ;
+-----------+------------+--------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+-------+------------+----------------------------------+
; HEX0[*]   ; CLOCK_27   ; 8.094  ; 8.232 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; CLOCK_27   ; 6.536  ; 6.481 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; CLOCK_27   ; 7.510  ; 7.632 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; CLOCK_27   ; 5.466  ; 5.502 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; CLOCK_27   ; 5.531  ; 5.530 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; CLOCK_27   ; 4.972  ; 5.102 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; CLOCK_27   ; 8.094  ; 8.232 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; CLOCK_27   ; 7.574  ; 7.479 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; CLOCK_27   ; 8.922  ; 9.191 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; CLOCK_27   ; 4.809  ; 4.836 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; CLOCK_27   ; 7.050  ; 6.886 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; CLOCK_27   ; 5.412  ; 5.511 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; CLOCK_27   ; 6.274  ; 6.206 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; CLOCK_27   ; 6.463  ; 6.519 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; CLOCK_27   ; 8.922  ; 9.191 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; CLOCK_27   ; 7.819  ; 7.969 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; CLOCK_27   ; 7.876  ; 7.833 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; CLOCK_27   ; 6.837  ; 6.937 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; CLOCK_27   ; 6.791  ; 6.879 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; CLOCK_27   ; 7.876  ; 7.833 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; CLOCK_27   ; 7.514  ; 7.501 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; CLOCK_27   ; 7.587  ; 7.520 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; CLOCK_27   ; 5.386  ; 5.527 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; CLOCK_27   ; 7.106  ; 7.059 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; CLOCK_27   ; 8.959  ; 8.849 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; CLOCK_27   ; 6.666  ; 6.670 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; CLOCK_27   ; 6.030  ; 6.037 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; CLOCK_27   ; 7.389  ; 7.068 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; CLOCK_27   ; 8.684  ; 8.560 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; CLOCK_27   ; 8.750  ; 8.699 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; CLOCK_27   ; 6.328  ; 6.391 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; CLOCK_27   ; 8.959  ; 8.849 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; CLOCK_27   ; 8.320  ; 8.249 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; CLOCK_27   ; 8.320  ; 8.249 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; CLOCK_27   ; 5.962  ; 5.998 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; CLOCK_27   ; 7.255  ; 7.298 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; CLOCK_27   ; 7.203  ; 7.203 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; CLOCK_27   ; 7.620  ; 7.575 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; CLOCK_27   ; 7.499  ; 7.415 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; CLOCK_27   ; 7.226  ; 7.056 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; CLOCK_27   ; 10.221 ; 9.817 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; CLOCK_27   ; 7.622  ; 7.497 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; CLOCK_27   ; 10.221 ; 9.817 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; CLOCK_27   ; 8.671  ; 8.698 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; CLOCK_27   ; 6.986  ; 6.972 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; CLOCK_27   ; 7.052  ; 7.038 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; CLOCK_27   ; 7.454  ; 7.372 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; CLOCK_27   ; 7.228  ; 7.205 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; CLOCK_27   ; 8.660  ; 8.371 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; CLOCK_27   ; 7.923  ; 7.784 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; CLOCK_27   ; 5.311  ; 5.335 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; CLOCK_27   ; 7.388  ; 7.292 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; CLOCK_27   ; 5.697  ; 5.668 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; CLOCK_27   ; 5.774  ; 5.728 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; CLOCK_27   ; 8.660  ; 8.371 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; CLOCK_27   ; 4.942  ; 4.954 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; CLOCK_27   ; 8.031  ; 7.910 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; CLOCK_27   ; 5.204  ; 5.173 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; CLOCK_27   ; 7.474  ; 7.408 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; CLOCK_27   ; 6.041  ; 5.991 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; CLOCK_27   ; 5.928  ; 5.956 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; CLOCK_27   ; 7.446  ; 7.214 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; CLOCK_27   ; 7.202  ; 7.138 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; CLOCK_27   ; 8.031  ; 7.910 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; CLOCK_27   ; 6.424  ; 6.490 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; CLOCK_27   ; 5.561  ; 5.615 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; CLOCK_27   ; 5.359  ; 5.464 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; CLOCK_27   ; 5.392  ; 5.514 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; CLOCK_27   ; 6.424  ; 6.490 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; CLOCK_27   ; 4.616  ; 4.653 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; CLOCK_27   ; 5.789  ; 5.829 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; CLOCK_27   ; 5.761  ; 5.791 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; CLOCK_27   ; 5.730  ; 5.738 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; CLOCK_27   ; 6.248  ; 6.239 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; CLOCK_27   ; 8.331  ; 8.421 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_27   ; 6.565  ; 6.434 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_27   ; 5.313  ; 5.361 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_27   ; 6.998  ; 6.995 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_27   ; 7.777  ; 7.711 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; CLOCK_27   ; 6.672  ; 6.650 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; CLOCK_27   ; 6.918  ; 7.028 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; CLOCK_27   ; 5.026  ; 5.030 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; CLOCK_27   ; 5.973  ; 5.975 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; CLOCK_27   ; 6.507  ; 6.454 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; CLOCK_27   ; 8.331  ; 8.421 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; CLOCK_27   ; 6.938  ; 6.889 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; CLOCK_27   ; 5.813  ; 5.820 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; CLOCK_27   ; 5.978  ; 5.973 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; CLOCK_27   ; 5.714  ; 5.723 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; CLOCK_27   ; 5.331  ; 5.400 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; CLOCK_27   ; 7.018  ; 7.119 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; CLOCK_27   ; 5.609  ; 5.603 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; CLOCK_27   ; 6.138  ; 6.145 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; UART_TXD  ; CLOCK_27   ; 9.983  ; 9.475 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+--------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; CLOCK_27   ; 4.321 ; 4.445 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; CLOCK_27   ; 5.827 ; 5.774 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; CLOCK_27   ; 6.817 ; 6.937 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; CLOCK_27   ; 4.800 ; 4.834 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; CLOCK_27   ; 4.857 ; 4.856 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; CLOCK_27   ; 4.321 ; 4.445 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; CLOCK_27   ; 7.372 ; 7.508 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; CLOCK_27   ; 6.819 ; 6.727 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; CLOCK_27   ; 4.165 ; 4.190 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; CLOCK_27   ; 4.165 ; 4.190 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; CLOCK_27   ; 6.320 ; 6.162 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; CLOCK_27   ; 4.747 ; 4.842 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; CLOCK_27   ; 5.575 ; 5.509 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; CLOCK_27   ; 5.756 ; 5.809 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; CLOCK_27   ; 8.168 ; 8.430 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; CLOCK_27   ; 7.109 ; 7.256 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; CLOCK_27   ; 4.722 ; 4.857 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; CLOCK_27   ; 6.115 ; 6.210 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; CLOCK_27   ; 6.071 ; 6.154 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; CLOCK_27   ; 7.112 ; 7.071 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; CLOCK_27   ; 6.765 ; 6.752 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; CLOCK_27   ; 6.835 ; 6.770 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; CLOCK_27   ; 4.722 ; 4.857 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; CLOCK_27   ; 6.373 ; 6.328 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; CLOCK_27   ; 5.337 ; 5.343 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; CLOCK_27   ; 5.950 ; 5.955 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; CLOCK_27   ; 5.337 ; 5.343 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; CLOCK_27   ; 6.729 ; 6.403 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; CLOCK_27   ; 7.888 ; 7.764 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; CLOCK_27   ; 7.950 ; 7.898 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; CLOCK_27   ; 5.626 ; 5.682 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; CLOCK_27   ; 8.151 ; 8.041 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; CLOCK_27   ; 5.274 ; 5.305 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; CLOCK_27   ; 7.538 ; 7.466 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; CLOCK_27   ; 5.274 ; 5.305 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; CLOCK_27   ; 6.515 ; 6.553 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; CLOCK_27   ; 6.465 ; 6.462 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; CLOCK_27   ; 6.865 ; 6.818 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; CLOCK_27   ; 6.750 ; 6.665 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; CLOCK_27   ; 6.488 ; 6.321 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; CLOCK_27   ; 6.257 ; 6.240 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; CLOCK_27   ; 6.868 ; 6.743 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; CLOCK_27   ; 9.447 ; 9.042 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; CLOCK_27   ; 7.875 ; 7.896 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; CLOCK_27   ; 6.257 ; 6.240 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; CLOCK_27   ; 6.320 ; 6.304 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; CLOCK_27   ; 6.707 ; 6.624 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; CLOCK_27   ; 6.489 ; 6.464 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; CLOCK_27   ; 4.296 ; 4.303 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; CLOCK_27   ; 7.157 ; 7.019 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; CLOCK_27   ; 4.649 ; 4.669 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; CLOCK_27   ; 6.644 ; 6.547 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; CLOCK_27   ; 5.020 ; 4.988 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; CLOCK_27   ; 5.094 ; 5.046 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; CLOCK_27   ; 7.949 ; 7.654 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; CLOCK_27   ; 4.296 ; 4.303 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; CLOCK_27   ; 4.547 ; 4.513 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; CLOCK_27   ; 4.547 ; 4.513 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; CLOCK_27   ; 6.726 ; 6.659 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; CLOCK_27   ; 5.351 ; 5.298 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; CLOCK_27   ; 5.242 ; 5.264 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; CLOCK_27   ; 6.699 ; 6.472 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; CLOCK_27   ; 6.465 ; 6.399 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; CLOCK_27   ; 7.261 ; 7.140 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; CLOCK_27   ; 3.984 ; 4.019 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; CLOCK_27   ; 4.891 ; 4.943 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; CLOCK_27   ; 4.698 ; 4.798 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; CLOCK_27   ; 4.730 ; 4.846 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; CLOCK_27   ; 5.720 ; 5.783 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; CLOCK_27   ; 3.984 ; 4.019 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; CLOCK_27   ; 5.111 ; 5.148 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; CLOCK_27   ; 5.083 ; 5.111 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; CLOCK_27   ; 5.054 ; 5.060 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; CLOCK_27   ; 5.551 ; 5.541 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; CLOCK_27   ; 4.378 ; 4.381 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_27   ; 5.856 ; 5.728 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_27   ; 4.654 ; 4.698 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_27   ; 6.271 ; 6.267 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_27   ; 7.019 ; 6.954 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; CLOCK_27   ; 5.959 ; 5.936 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; CLOCK_27   ; 6.195 ; 6.299 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; CLOCK_27   ; 4.378 ; 4.381 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; CLOCK_27   ; 5.287 ; 5.288 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; CLOCK_27   ; 5.800 ; 5.748 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; CLOCK_27   ; 7.606 ; 7.696 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; CLOCK_27   ; 6.214 ; 6.166 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; CLOCK_27   ; 5.134 ; 5.139 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; CLOCK_27   ; 5.291 ; 5.286 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; CLOCK_27   ; 5.038 ; 5.046 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; CLOCK_27   ; 4.670 ; 4.736 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; CLOCK_27   ; 6.344 ; 6.445 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; CLOCK_27   ; 4.938 ; 4.931 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; CLOCK_27   ; 5.446 ; 5.451 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; UART_TXD  ; CLOCK_27   ; 9.219 ; 8.714 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                     ;
+-----------+-----------------+----------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                       ; Note ;
+-----------+-----------------+----------------------------------+------+
; 27.44 MHz ; 27.44 MHz       ; pll0|altpll_component|pll|clk[0] ;      ;
; 27.59 MHz ; 27.59 MHz       ; pll0|altpll_component|pll|clk[1] ;      ;
+-----------+-----------------+----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                        ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; pll0|altpll_component|pll|clk[1] ; 12.118 ; 0.000         ;
; pll0|altpll_component|pll|clk[0] ; 12.257 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                        ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; pll0|altpll_component|pll|clk[0] ; 0.335 ; 0.000         ;
; pll0|altpll_component|pll|clk[1] ; 1.149 ; 0.000         ;
+----------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary          ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; pll0|altpll_component|pll|clk[1] ; 49.703 ; 0.000         ;
; pll0|altpll_component|pll|clk[0] ; 49.704 ; 0.000         ;
; CLOCK_27                         ; 49.789 ; 0.000         ;
+----------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 12.118 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[18]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.491     ; 12.390     ;
; 12.242 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[18]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.480     ; 12.277     ;
; 12.307 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[28]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.487     ; 12.205     ;
; 12.318 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[26]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.484     ; 12.197     ;
; 12.431 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[28]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.476     ; 12.092     ;
; 12.619 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[25]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.477     ; 11.903     ;
; 12.686 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[20]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.465     ; 11.848     ;
; 12.698 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[14]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.499     ; 11.802     ;
; 12.705 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[24]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.466     ; 11.828     ;
; 12.744 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[25]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.488     ; 11.767     ;
; 12.781 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[14]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.510     ; 11.708     ;
; 12.840 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[11][1]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.477     ; 11.682     ;
; 12.875 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[22]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.488     ; 11.636     ;
; 12.996 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[24]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.488     ; 11.515     ;
; 13.032 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[12]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.475     ; 11.492     ;
; 13.120 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[24]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.477     ; 11.402     ;
; 13.174 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[20]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.476     ; 11.349     ;
; 13.179 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[25]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.484     ; 11.336     ;
; 13.191 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[20]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.487     ; 11.321     ;
; 13.243 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[10]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.475     ; 11.281     ;
; 13.306 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[21]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.487     ; 11.206     ;
; 13.397 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[16]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.483     ; 11.119     ;
; 13.398 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[0][1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.473     ; 11.128     ;
; 13.401 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[8][1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.473     ; 11.125     ;
; 13.406 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[14]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.488     ; 11.105     ;
; 13.420 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[10]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.497     ; 11.082     ;
; 13.423 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[0]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.494     ; 11.082     ;
; 13.436 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[5]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.493     ; 11.070     ;
; 13.445 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[1][1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.489     ; 11.065     ;
; 13.541 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[9]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.510     ; 10.948     ;
; 13.542 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[21]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.476     ; 10.981     ;
; 13.544 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[10]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.486     ; 10.969     ;
; 13.547 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[0]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.483     ; 10.969     ;
; 13.563 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[17]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.505     ; 10.931     ;
; 13.611 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[2][2]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.480     ; 10.908     ;
; 13.626 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[9]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.493     ; 10.880     ;
; 13.672 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[5]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.482     ; 10.845     ;
; 13.679 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[22]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.506     ; 10.814     ;
; 13.702 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[2][0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.480     ; 10.817     ;
; 13.741 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[11]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.489     ; 10.769     ;
; 13.763 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[9]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.499     ; 10.737     ;
; 13.799 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[17]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.494     ; 10.706     ;
; 13.819 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[19]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.491     ; 10.689     ;
; 13.824 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[10][1]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.475     ; 10.700     ;
; 13.843 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.468     ; 10.688     ;
; 13.875 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[11]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.500     ; 10.624     ;
; 13.893 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[26]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.506     ; 10.600     ;
; 13.893 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[18]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.469     ; 10.637     ;
; 13.895 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[8]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.475     ; 10.629     ;
; 13.918 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[9][1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.481     ; 10.600     ;
; 13.949 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[3][1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.466     ; 10.584     ;
; 13.950 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[7][1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.466     ; 10.583     ;
; 13.963 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[6]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.492     ; 10.544     ;
; 13.964 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[5][1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.465     ; 10.570     ;
; 13.967 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[13][1]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.465     ; 10.567     ;
; 13.984 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[12][0]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.480     ; 10.535     ;
; 13.984 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[4][0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.480     ; 10.535     ;
; 13.990 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[0][6]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.456     ; 10.553     ;
; 13.990 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[8][6]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.456     ; 10.553     ;
; 14.017 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[26]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.495     ; 10.487     ;
; 14.017 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[6][1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.484     ; 10.498     ;
; 14.024 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[22]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.510     ; 10.465     ;
; 14.025 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[11][0]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.470     ; 10.504     ;
; 14.027 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[2]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.494     ; 10.478     ;
; 14.043 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[12][1]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.465     ; 10.491     ;
; 14.043 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[4][1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.465     ; 10.491     ;
; 14.055 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[19]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.480     ; 10.464     ;
; 14.064 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[10][2]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.481     ; 10.454     ;
; 14.072 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[12]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.497     ; 10.430     ;
; 14.074 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[6]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.481     ; 10.444     ;
; 14.087 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[3]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.492     ; 10.420     ;
; 14.098 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[5][0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.465     ; 10.436     ;
; 14.098 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[13][0]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.465     ; 10.436     ;
; 14.135 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[29]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.476     ; 10.388     ;
; 14.140 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[29]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.483     ; 10.376     ;
; 14.148 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[22]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.499     ; 10.352     ;
; 14.151 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[18]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.487     ; 10.361     ;
; 14.151 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[2]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.483     ; 10.365     ;
; 14.152 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[13]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.493     ; 10.354     ;
; 14.170 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[9][5]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.461     ; 10.368     ;
; 14.188 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[6][0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.471     ; 10.340     ;
; 14.190 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[12][5]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.448     ; 10.361     ;
; 14.190 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[4][5]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.448     ; 10.361     ;
; 14.196 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[12]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.486     ; 10.317     ;
; 14.239 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[6]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.474     ; 10.286     ;
; 14.260 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[8][0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.482     ; 10.257     ;
; 14.260 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[0][0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.482     ; 10.257     ;
; 14.265 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[7]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.481     ; 10.253     ;
; 14.269 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[29]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.487     ; 10.243     ;
; 14.278 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[7][0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.466     ; 10.255     ;
; 14.278 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[3][0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.466     ; 10.255     ;
; 14.302 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[24]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.484     ; 10.213     ;
; 14.313 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[16]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.505     ; 10.181     ;
; 14.323 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[3]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.481     ; 10.195     ;
; 14.326 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[6][2]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.471     ; 10.202     ;
; 14.346 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[28]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.465     ; 10.188     ;
; 14.365 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[21]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.483     ; 10.151     ;
; 14.395 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a28~portb_we_reg       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[10][29] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.488     ; 10.116     ;
; 14.395 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a28~portb_we_reg       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[8][29]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.488     ; 10.116     ;
; 14.399 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[7]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.492     ; 10.108     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                           ;
+--------+----------------------------------------------------------+-----------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node               ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+-----------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 12.257 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[0]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.239     ; 12.503     ;
; 12.257 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[1]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.239     ; 12.503     ;
; 12.257 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[2]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.239     ; 12.503     ;
; 12.257 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[3]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.239     ; 12.503     ;
; 12.257 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[4]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.239     ; 12.503     ;
; 12.257 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[5]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.239     ; 12.503     ;
; 12.257 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[6]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.239     ; 12.503     ;
; 12.257 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[7]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.239     ; 12.503     ;
; 12.257 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[8]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.239     ; 12.503     ;
; 12.429 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[0]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.239     ; 12.331     ;
; 12.429 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[1]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.239     ; 12.331     ;
; 12.429 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[2]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.239     ; 12.331     ;
; 12.429 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[3]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.239     ; 12.331     ;
; 12.429 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[4]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.239     ; 12.331     ;
; 12.429 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[5]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.239     ; 12.331     ;
; 12.429 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[6]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.239     ; 12.331     ;
; 12.429 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[7]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.239     ; 12.331     ;
; 12.429 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[8]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.239     ; 12.331     ;
; 12.584 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[0]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.239     ; 12.176     ;
; 12.584 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[1]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.239     ; 12.176     ;
; 12.584 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[2]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.239     ; 12.176     ;
; 12.584 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[3]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.239     ; 12.176     ;
; 12.584 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[4]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.239     ; 12.176     ;
; 12.584 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[5]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.239     ; 12.176     ;
; 12.584 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[6]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.239     ; 12.176     ;
; 12.584 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[7]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.239     ; 12.176     ;
; 12.584 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[8]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.239     ; 12.176     ;
; 12.687 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[11] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.242     ; 12.070     ;
; 12.687 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[12] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.242     ; 12.070     ;
; 12.687 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[13] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.242     ; 12.070     ;
; 12.687 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[14] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.242     ; 12.070     ;
; 12.687 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[15] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.242     ; 12.070     ;
; 12.687 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[16] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.242     ; 12.070     ;
; 12.687 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[17] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.242     ; 12.070     ;
; 12.782 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[10] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.228     ; 11.989     ;
; 12.812 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[3] ; GPIO:uGPIO|LEDR_R[0]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.237     ; 11.950     ;
; 12.812 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[3] ; GPIO:uGPIO|LEDR_R[1]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.237     ; 11.950     ;
; 12.812 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[3] ; GPIO:uGPIO|LEDR_R[2]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.237     ; 11.950     ;
; 12.812 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[3] ; GPIO:uGPIO|LEDR_R[3]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.237     ; 11.950     ;
; 12.812 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[3] ; GPIO:uGPIO|LEDR_R[4]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.237     ; 11.950     ;
; 12.812 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[3] ; GPIO:uGPIO|LEDR_R[5]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.237     ; 11.950     ;
; 12.812 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[3] ; GPIO:uGPIO|LEDR_R[6]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.237     ; 11.950     ;
; 12.812 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[3] ; GPIO:uGPIO|LEDR_R[7]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.237     ; 11.950     ;
; 12.812 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[3] ; GPIO:uGPIO|LEDR_R[8]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.237     ; 11.950     ;
; 12.864 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[11] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.242     ; 11.893     ;
; 12.864 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[12] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.242     ; 11.893     ;
; 12.864 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[13] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.242     ; 11.893     ;
; 12.864 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[14] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.242     ; 11.893     ;
; 12.864 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[15] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.242     ; 11.893     ;
; 12.864 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[16] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.242     ; 11.893     ;
; 12.864 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[17] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.242     ; 11.893     ;
; 12.954 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[10] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.228     ; 11.817     ;
; 12.958 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[4] ; GPIO:uGPIO|LEDR_R[0]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.235     ; 11.806     ;
; 12.958 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[4] ; GPIO:uGPIO|LEDR_R[1]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.235     ; 11.806     ;
; 12.958 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[4] ; GPIO:uGPIO|LEDR_R[2]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.235     ; 11.806     ;
; 12.958 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[4] ; GPIO:uGPIO|LEDR_R[3]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.235     ; 11.806     ;
; 12.958 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[4] ; GPIO:uGPIO|LEDR_R[4]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.235     ; 11.806     ;
; 12.958 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[4] ; GPIO:uGPIO|LEDR_R[5]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.235     ; 11.806     ;
; 12.958 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[4] ; GPIO:uGPIO|LEDR_R[6]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.235     ; 11.806     ;
; 12.958 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[4] ; GPIO:uGPIO|LEDR_R[7]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.235     ; 11.806     ;
; 12.958 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[4] ; GPIO:uGPIO|LEDR_R[8]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.235     ; 11.806     ;
; 12.990 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[9]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.227     ; 11.782     ;
; 12.992 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[11] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.242     ; 11.765     ;
; 12.992 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[12] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.242     ; 11.765     ;
; 12.992 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[13] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.242     ; 11.765     ;
; 12.992 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[14] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.242     ; 11.765     ;
; 12.992 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[15] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.242     ; 11.765     ;
; 12.992 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[16] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.242     ; 11.765     ;
; 12.992 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[17] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.242     ; 11.765     ;
; 13.038 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[1] ; GPIO:uGPIO|LEDR_R[0]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.239     ; 11.722     ;
; 13.038 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[1] ; GPIO:uGPIO|LEDR_R[1]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.239     ; 11.722     ;
; 13.038 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[1] ; GPIO:uGPIO|LEDR_R[2]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.239     ; 11.722     ;
; 13.038 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[1] ; GPIO:uGPIO|LEDR_R[3]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.239     ; 11.722     ;
; 13.038 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[1] ; GPIO:uGPIO|LEDR_R[4]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.239     ; 11.722     ;
; 13.038 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[1] ; GPIO:uGPIO|LEDR_R[5]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.239     ; 11.722     ;
; 13.038 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[1] ; GPIO:uGPIO|LEDR_R[6]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.239     ; 11.722     ;
; 13.038 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[1] ; GPIO:uGPIO|LEDR_R[7]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.239     ; 11.722     ;
; 13.038 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[1] ; GPIO:uGPIO|LEDR_R[8]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.239     ; 11.722     ;
; 13.104 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[10] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.228     ; 11.667     ;
; 13.156 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[7] ; GPIO:uGPIO|HEX1_R[0]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.238     ; 11.605     ;
; 13.156 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[7] ; GPIO:uGPIO|HEX1_R[1]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.238     ; 11.605     ;
; 13.156 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[7] ; GPIO:uGPIO|HEX1_R[2]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.238     ; 11.605     ;
; 13.156 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[7] ; GPIO:uGPIO|HEX1_R[3]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.238     ; 11.605     ;
; 13.156 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[7] ; GPIO:uGPIO|HEX1_R[4]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.238     ; 11.605     ;
; 13.156 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[7] ; GPIO:uGPIO|HEX1_R[5]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.238     ; 11.605     ;
; 13.167 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[9]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.227     ; 11.605     ;
; 13.169 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[7] ; GPIO:uGPIO|HEX0_R[0]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.245     ; 11.585     ;
; 13.169 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[7] ; GPIO:uGPIO|HEX0_R[1]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.245     ; 11.585     ;
; 13.169 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[7] ; GPIO:uGPIO|HEX0_R[2]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.245     ; 11.585     ;
; 13.169 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[7] ; GPIO:uGPIO|HEX0_R[3]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.245     ; 11.585     ;
; 13.169 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[7] ; GPIO:uGPIO|HEX0_R[4]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.245     ; 11.585     ;
; 13.169 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[7] ; GPIO:uGPIO|HEX0_R[5]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.245     ; 11.585     ;
; 13.169 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[7] ; GPIO:uGPIO|HEX0_R[6]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.245     ; 11.585     ;
; 13.173 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[6] ; GPIO:uGPIO|LEDR_R[0]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.232     ; 11.594     ;
; 13.173 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[6] ; GPIO:uGPIO|LEDR_R[1]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.232     ; 11.594     ;
; 13.173 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[6] ; GPIO:uGPIO|LEDR_R[2]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.232     ; 11.594     ;
; 13.173 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[6] ; GPIO:uGPIO|LEDR_R[3]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.232     ; 11.594     ;
; 13.173 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[6] ; GPIO:uGPIO|LEDR_R[4]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.232     ; 11.594     ;
; 13.173 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[6] ; GPIO:uGPIO|LEDR_R[5]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.232     ; 11.594     ;
; 13.173 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[6] ; GPIO:uGPIO|LEDR_R[6]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.232     ; 11.594     ;
+--------+----------------------------------------------------------+-----------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                            ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.335 ; miniUART:UART|TxUnit:TxDev|TxD          ; miniUART:UART|TxUnit:TxDev|TxD          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.335 ; miniUART:UART|TxUnit:TxDev|BitCnt[1]    ; miniUART:UART|TxUnit:TxDev|BitCnt[1]    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.335 ; miniUART:UART|TxUnit:TxDev|BitCnt[2]    ; miniUART:UART|TxUnit:TxDev|BitCnt[2]    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.335 ; miniUART:UART|TxUnit:TxDev|BitCnt[3]    ; miniUART:UART|TxUnit:TxDev|BitCnt[3]    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.335 ; miniUART:UART|TxUnit:TxDev|BitCnt[0]    ; miniUART:UART|TxUnit:TxDev|BitCnt[0]    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.335 ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]   ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.335 ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[0]   ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.335 ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]   ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.335 ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]   ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.335 ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]   ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.335 ; miniUART:UART|CSReg[3]                  ; miniUART:UART|CSReg[3]                  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.335 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]   ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.335 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]   ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.335 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]   ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.336 ; miniUART:UART|TxUnit:TxDev|tmpTRegE     ; miniUART:UART|TxUnit:TxDev|tmpTRegE     ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.336 ; miniUART:UART|TxUnit:TxDev|tmpTBufE     ; miniUART:UART|TxUnit:TxDev|tmpTBufE     ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.336 ; TimerCounter:Timer|StatusR[0]           ; TimerCounter:Timer|StatusR[0]           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.336 ; GPIO:uGPIO|KEY_StatusR[2]               ; GPIO:uGPIO|KEY_StatusR[2]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.336 ; GPIO:uGPIO|KEY_StatusR[3]               ; GPIO:uGPIO|KEY_StatusR[3]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.336 ; miniUART:UART|RxUnit:RxDev|BitCnt[2]    ; miniUART:UART|RxUnit:RxDev|BitCnt[2]    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.336 ; miniUART:UART|RxUnit:RxDev|BitCnt[1]    ; miniUART:UART|RxUnit:RxDev|BitCnt[1]    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.336 ; miniUART:UART|RxUnit:RxDev|BitCnt[3]    ; miniUART:UART|RxUnit:RxDev|BitCnt[3]    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.336 ; miniUART:UART|RxUnit:RxDev|BitCnt[0]    ; miniUART:UART|RxUnit:RxDev|BitCnt[0]    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.336 ; miniUART:UART|RxUnit:RxDev|Start        ; miniUART:UART|RxUnit:RxDev|Start        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.336 ; miniUART:UART|RxUnit:RxDev|SampleCnt[2] ; miniUART:UART|RxUnit:RxDev|SampleCnt[2] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.336 ; miniUART:UART|RxUnit:RxDev|SampleCnt[0] ; miniUART:UART|RxUnit:RxDev|SampleCnt[0] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.336 ; miniUART:UART|RxUnit:RxDev|SampleCnt[1] ; miniUART:UART|RxUnit:RxDev|SampleCnt[1] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.336 ; miniUART:UART|RxUnit:RxDev|SampleCnt[3] ; miniUART:UART|RxUnit:RxDev|SampleCnt[3] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.336 ; miniUART:UART|CSReg[0]                  ; miniUART:UART|CSReg[0]                  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.336 ; GPIO:uGPIO|KEY_StatusR[1]               ; GPIO:uGPIO|KEY_StatusR[1]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.336 ; miniUART:UART|RxUnit:RxDev|tmpRxD       ; miniUART:UART|RxUnit:RxDev|tmpRxD       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.336 ; miniUART:UART|RxUnit:RxDev|tmpDRdy      ; miniUART:UART|RxUnit:RxDev|tmpDRdy      ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.336 ; miniUART:UART|CSReg[1]                  ; miniUART:UART|CSReg[1]                  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.336 ; miniUART:UART|TxUnit:TxDev|TReg[7]      ; miniUART:UART|TxUnit:TxDev|TReg[7]      ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.346 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]   ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.374 ; miniUART:UART|ClkUnit:ClkDiv|ClkDiv33   ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.636      ;
; 0.376 ; GPIO:uGPIO|key_detect:key2|c_state.S10  ; GPIO:uGPIO|key_detect:key2|c_state.S11  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.638      ;
; 0.376 ; GPIO:uGPIO|key_detect:sw7|c_state.S5    ; GPIO:uGPIO|key_detect:sw7|c_state.S6    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.638      ;
; 0.377 ; GPIO:uGPIO|key_detect:sw3|c_state.S12   ; GPIO:uGPIO|key_detect:sw3|c_state.S13   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.377 ; GPIO:uGPIO|key_detect:sw7|c_state.S12   ; GPIO:uGPIO|key_detect:sw7|c_state.S13   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.377 ; GPIO:uGPIO|key_detect:sw7|c_state.S11   ; GPIO:uGPIO|key_detect:sw7|c_state.S12   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.377 ; GPIO:uGPIO|key_detect:key2|c_state.S8   ; GPIO:uGPIO|key_detect:key2|c_state.S9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.377 ; GPIO:uGPIO|key_detect:sw3|c_state.S9    ; GPIO:uGPIO|key_detect:sw3|c_state.S10   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.377 ; GPIO:uGPIO|key_detect:sw3|c_state.S8    ; GPIO:uGPIO|key_detect:sw3|c_state.S9    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.377 ; GPIO:uGPIO|key_detect:sw3|c_state.S6    ; GPIO:uGPIO|key_detect:sw3|c_state.S7    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.377 ; GPIO:uGPIO|key_detect:key2|c_state.S2   ; GPIO:uGPIO|key_detect:key2|c_state.S3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.378 ; GPIO:uGPIO|key_detect:key2|c_state.S13  ; GPIO:uGPIO|key_detect:key2|c_state.S14  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.378 ; GPIO:uGPIO|key_detect:key2|c_state.S4   ; GPIO:uGPIO|key_detect:key2|c_state.S5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.378 ; GPIO:uGPIO|key_detect:sw3|c_state.S5    ; GPIO:uGPIO|key_detect:sw3|c_state.S6    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.379 ; GPIO:uGPIO|key_detect:key2|c_state.S9   ; GPIO:uGPIO|key_detect:key2|c_state.S10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.641      ;
; 0.379 ; GPIO:uGPIO|key_detect:sw3|c_state.S2    ; GPIO:uGPIO|key_detect:sw3|c_state.S3    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.641      ;
; 0.475 ; GPIO:uGPIO|key_detect:sw3|c_state.S0    ; GPIO:uGPIO|key_detect:sw3|c_state.S1    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.737      ;
; 0.475 ; GPIO:uGPIO|key_detect:sw9|c_state.S0    ; GPIO:uGPIO|key_detect:sw9|c_state.S1    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.737      ;
; 0.487 ; GPIO:uGPIO|key_detect:sw3|c_state.S10   ; GPIO:uGPIO|key_detect:sw3|c_state.S11   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.749      ;
; 0.487 ; GPIO:uGPIO|key_detect:sw17|c_state.S11  ; GPIO:uGPIO|key_detect:sw17|c_state.S12  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.749      ;
; 0.487 ; GPIO:uGPIO|key_detect:sw9|c_state.S7    ; GPIO:uGPIO|key_detect:sw9|c_state.S8    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.749      ;
; 0.487 ; GPIO:uGPIO|key_detect:sw17|c_state.S2   ; GPIO:uGPIO|key_detect:sw17|c_state.S3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.749      ;
; 0.488 ; GPIO:uGPIO|key_detect:sw2|c_state.S12   ; GPIO:uGPIO|key_detect:sw2|c_state.S13   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.749      ;
; 0.488 ; GPIO:uGPIO|key_detect:sw4|c_state.S11   ; GPIO:uGPIO|key_detect:sw4|c_state.S12   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.750      ;
; 0.488 ; GPIO:uGPIO|key_detect:sw5|c_state.S11   ; GPIO:uGPIO|key_detect:sw5|c_state.S12   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.750      ;
; 0.488 ; GPIO:uGPIO|key_detect:sw8|c_state.S11   ; GPIO:uGPIO|key_detect:sw8|c_state.S12   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.749      ;
; 0.488 ; GPIO:uGPIO|key_detect:sw4|c_state.S9    ; GPIO:uGPIO|key_detect:sw4|c_state.S10   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.750      ;
; 0.488 ; GPIO:uGPIO|key_detect:sw2|c_state.S7    ; GPIO:uGPIO|key_detect:sw2|c_state.S8    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.749      ;
; 0.488 ; GPIO:uGPIO|key_detect:sw8|c_state.S7    ; GPIO:uGPIO|key_detect:sw8|c_state.S8    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.749      ;
; 0.488 ; GPIO:uGPIO|key_detect:sw14|c_state.S8   ; GPIO:uGPIO|key_detect:sw14|c_state.S9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.750      ;
; 0.488 ; GPIO:uGPIO|key_detect:sw9|c_state.S5    ; GPIO:uGPIO|key_detect:sw9|c_state.S6    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.750      ;
; 0.488 ; GPIO:uGPIO|key_detect:sw13|c_state.S6   ; GPIO:uGPIO|key_detect:sw13|c_state.S7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.750      ;
; 0.488 ; GPIO:uGPIO|key_detect:sw14|c_state.S7   ; GPIO:uGPIO|key_detect:sw14|c_state.S8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.750      ;
; 0.488 ; GPIO:uGPIO|key_detect:sw4|c_state.S4    ; GPIO:uGPIO|key_detect:sw4|c_state.S5    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.750      ;
; 0.488 ; GPIO:uGPIO|key_detect:sw9|c_state.S3    ; GPIO:uGPIO|key_detect:sw9|c_state.S4    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.750      ;
; 0.488 ; GPIO:uGPIO|key_detect:sw17|c_state.S5   ; GPIO:uGPIO|key_detect:sw17|c_state.S6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.750      ;
; 0.488 ; GPIO:uGPIO|key_detect:sw14|c_state.S3   ; GPIO:uGPIO|key_detect:sw14|c_state.S4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.750      ;
; 0.489 ; GPIO:uGPIO|key_detect:sw6|c_state.S8    ; GPIO:uGPIO|key_detect:sw6|c_state.S9    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.750      ;
; 0.489 ; GPIO:uGPIO|key_detect:sw10|c_state.S8   ; GPIO:uGPIO|key_detect:sw10|c_state.S9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.750      ;
; 0.489 ; GPIO:uGPIO|key_detect:sw11|c_state.S8   ; GPIO:uGPIO|key_detect:sw11|c_state.S9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.750      ;
; 0.489 ; GPIO:uGPIO|key_detect:sw6|c_state.S7    ; GPIO:uGPIO|key_detect:sw6|c_state.S8    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.750      ;
; 0.489 ; GPIO:uGPIO|key_detect:sw11|c_state.S7   ; GPIO:uGPIO|key_detect:sw11|c_state.S8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.750      ;
; 0.489 ; GPIO:uGPIO|key_detect:sw0|c_state.S8    ; GPIO:uGPIO|key_detect:sw0|c_state.S9    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.750      ;
; 0.489 ; GPIO:uGPIO|key_detect:sw6|c_state.S6    ; GPIO:uGPIO|key_detect:sw6|c_state.S7    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.750      ;
; 0.489 ; GPIO:uGPIO|key_detect:sw8|c_state.S6    ; GPIO:uGPIO|key_detect:sw8|c_state.S7    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.750      ;
; 0.489 ; GPIO:uGPIO|key_detect:sw0|c_state.S7    ; GPIO:uGPIO|key_detect:sw0|c_state.S8    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.750      ;
; 0.489 ; GPIO:uGPIO|key_detect:sw5|c_state.S5    ; GPIO:uGPIO|key_detect:sw5|c_state.S6    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.751      ;
; 0.489 ; GPIO:uGPIO|key_detect:sw16|c_state.S8   ; GPIO:uGPIO|key_detect:sw16|c_state.S9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.749      ;
; 0.489 ; GPIO:uGPIO|key_detect:sw7|c_state.S3    ; GPIO:uGPIO|key_detect:sw7|c_state.S4    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.751      ;
; 0.489 ; GPIO:uGPIO|key_detect:sw14|c_state.S5   ; GPIO:uGPIO|key_detect:sw14|c_state.S6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.751      ;
; 0.489 ; GPIO:uGPIO|key_detect:sw0|c_state.S3    ; GPIO:uGPIO|key_detect:sw0|c_state.S4    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.750      ;
; 0.489 ; GPIO:uGPIO|key_detect:sw0|c_state.S1    ; GPIO:uGPIO|key_detect:sw0|c_state.S2    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.750      ;
; 0.490 ; GPIO:uGPIO|key_detect:key3|c_state.S12  ; GPIO:uGPIO|key_detect:key3|c_state.S13  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.751      ;
; 0.490 ; GPIO:uGPIO|key_detect:key1|c_state.S12  ; GPIO:uGPIO|key_detect:key1|c_state.S13  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.751      ;
; 0.490 ; GPIO:uGPIO|key_detect:sw10|c_state.S11  ; GPIO:uGPIO|key_detect:sw10|c_state.S12  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.751      ;
; 0.490 ; GPIO:uGPIO|key_detect:sw5|c_state.S10   ; GPIO:uGPIO|key_detect:sw5|c_state.S11   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.752      ;
; 0.490 ; GPIO:uGPIO|key_detect:sw13|c_state.S11  ; GPIO:uGPIO|key_detect:sw13|c_state.S12  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.752      ;
; 0.490 ; GPIO:uGPIO|key_detect:sw14|c_state.S11  ; GPIO:uGPIO|key_detect:sw14|c_state.S12  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.752      ;
; 0.490 ; GPIO:uGPIO|key_detect:sw4|c_state.S7    ; GPIO:uGPIO|key_detect:sw4|c_state.S8    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.752      ;
; 0.490 ; GPIO:uGPIO|key_detect:sw5|c_state.S7    ; GPIO:uGPIO|key_detect:sw5|c_state.S8    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.752      ;
; 0.490 ; GPIO:uGPIO|key_detect:sw2|c_state.S5    ; GPIO:uGPIO|key_detect:sw2|c_state.S6    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.751      ;
; 0.490 ; GPIO:uGPIO|key_detect:sw13|c_state.S7   ; GPIO:uGPIO|key_detect:sw13|c_state.S8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.752      ;
; 0.490 ; GPIO:uGPIO|key_detect:sw17|c_state.S8   ; GPIO:uGPIO|key_detect:sw17|c_state.S9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.752      ;
; 0.490 ; GPIO:uGPIO|key_detect:sw17|c_state.S7   ; GPIO:uGPIO|key_detect:sw17|c_state.S8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.752      ;
; 0.490 ; GPIO:uGPIO|key_detect:sw16|c_state.S7   ; GPIO:uGPIO|key_detect:sw16|c_state.S8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.750      ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.149 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 1.410      ;
; 1.199 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][31] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][31] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 1.461      ;
; 1.220 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][30] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 1.482      ;
; 1.499 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][31] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][31] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 1.761      ;
; 1.514 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][29] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 1.776      ;
; 1.526 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][1]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][1]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.089      ; 1.806      ;
; 1.528 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][30] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 1.790      ;
; 1.562 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][29] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 1.824      ;
; 1.595 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][22] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][22] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 1.853      ;
; 1.617 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][21] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][21] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 1.875      ;
; 1.664 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][20] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][20] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 1.922      ;
; 1.664 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][23] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][23] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 1.922      ;
; 1.676 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][0]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][0]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.089      ; 1.956      ;
; 1.706 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][30] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][31] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 1.968      ;
; 1.762 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][19] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][19] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.066      ; 2.019      ;
; 1.763 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][18] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][19] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.066      ; 2.020      ;
; 1.787 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][29] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][31] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 2.049      ;
; 1.796 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][2]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.091      ; 2.078      ;
; 1.822 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][29] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 2.084      ;
; 1.827 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][27] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][27] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.088      ;
; 1.847 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][18] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][18] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.105      ;
; 1.861 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][25] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][25] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.122      ;
; 1.865 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][29] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 2.127      ;
; 1.867 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][27] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.075      ; 2.133      ;
; 1.897 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][21] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][22] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.155      ;
; 1.905 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][20] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][21] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.163      ;
; 1.906 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][20] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][22] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.164      ;
; 1.916 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][22] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][23] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.174      ;
; 1.954 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][3]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.088      ; 2.233      ;
; 1.967 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][12] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][12] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.228      ;
; 1.973 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][8]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][8]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.234      ;
; 1.977 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][10] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][10] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.238      ;
; 1.980 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][14] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][19] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.066      ; 2.237      ;
; 1.984 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][21] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][23] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.242      ;
; 1.990 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][14] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][14] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.251      ;
; 1.990 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][25] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.075      ; 2.256      ;
; 2.005 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][24] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.075      ; 2.271      ;
; 2.016 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][30] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][31] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 2.278      ;
; 2.020 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][20] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][23] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.278      ;
; 2.035 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][14] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][15] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.296      ;
; 2.042 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][18] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][21] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.300      ;
; 2.045 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][18] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][20] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.303      ;
; 2.061 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][12] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 2.331      ;
; 2.061 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][15] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][15] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.061      ; 2.313      ;
; 2.062 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][8]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 2.332      ;
; 2.080 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][18] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][22] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.338      ;
; 2.085 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][16] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][19] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.066      ; 2.342      ;
; 2.088 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][5]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.088      ; 2.367      ;
; 2.092 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][10] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][12] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.353      ;
; 2.097 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][29] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][31] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 2.359      ;
; 2.117 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][27] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][31] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.075      ; 2.383      ;
; 2.123 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][22] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.381      ;
; 2.136 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][24] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][25] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.397      ;
; 2.144 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][13] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][13] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.074      ; 2.409      ;
; 2.144 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][27] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.075      ; 2.410      ;
; 2.144 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][10] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 2.414      ;
; 2.148 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][23] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.406      ;
; 2.157 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][18] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][23] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.415      ;
; 2.164 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][25] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][25] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.425      ;
; 2.174 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][6]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.088      ; 2.453      ;
; 2.175 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][27] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.075      ; 2.441      ;
; 2.198 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][8]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][12] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.459      ;
; 2.200 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][16] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][16] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.461      ;
; 2.210 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][0]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][0]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.471      ;
; 2.210 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][25] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][27] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.471      ;
; 2.211 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][19] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.075      ; 2.477      ;
; 2.214 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][21] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.472      ;
; 2.220 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][13] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][19] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.073      ; 2.484      ;
; 2.220 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][14] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][20] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.478      ;
; 2.222 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][10] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][19] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.066      ; 2.479      ;
; 2.223 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][20] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.481      ;
; 2.239 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][25] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][26] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.500      ;
; 2.242 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][15] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 2.512      ;
; 2.243 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][15] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][19] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.057      ; 2.491      ;
; 2.244 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][24] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][27] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.505      ;
; 2.245 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][18] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][18] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 2.507      ;
; 2.246 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][21] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][21] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 2.508      ;
; 2.248 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][25] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][31] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.075      ; 2.514      ;
; 2.248 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][23] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][25] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 2.501      ;
; 2.249 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][27] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][28] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.510      ;
; 2.253 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][20] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][20] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.071      ; 2.515      ;
; 2.253 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][0]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 2.506      ;
; 2.254 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][24] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][26] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.515      ;
; 2.255 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][14] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][21] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.513      ;
; 2.255 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][14] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][22] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.513      ;
; 2.259 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][14] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][18] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.517      ;
; 2.259 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][22] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][25] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.062      ; 2.512      ;
; 2.261 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][19] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][21] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.519      ;
; 2.269 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][4]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.088      ; 2.548      ;
; 2.273 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][10] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][15] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.534      ;
; 2.275 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][25] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.075      ; 2.541      ;
; 2.279 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][13] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][15] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.077      ; 2.547      ;
; 2.280 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][19] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][20] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 2.538      ;
; 2.281 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][8]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][10] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.542      ;
; 2.282 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][24] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][31] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.075      ; 2.548      ;
; 2.286 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][9]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.079      ; 2.556      ;
; 2.288 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][12] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][19] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.066      ; 2.545      ;
; 2.293 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][8]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][19] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.066      ; 2.550      ;
; 2.297 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][14] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][16] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.070      ; 2.558      ;
; 2.298 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][25] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.075      ; 2.564      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[1]'                                                                                                  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------+
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[0]          ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[11]         ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[13]         ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[14]         ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[15]         ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[20]         ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[21]         ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[22]         ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[23]         ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[24]         ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[25]         ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[2]          ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[31]         ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[3]          ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[4]          ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[5]          ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[6]          ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[7]          ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[14]         ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[15]         ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[20]         ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[21]         ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[22]         ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[23]         ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[24]         ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[25]         ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[31]         ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[3]          ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[4]          ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[5]          ;
; 49.703 ; 49.921       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[6]          ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[10]         ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[12]         ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[16]         ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[17]         ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[18]         ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[19]         ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[1]          ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[26]         ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[27]         ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[28]         ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[29]         ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[30]         ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[8]          ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[9]          ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0]          ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[10]         ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[11]         ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[12]         ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[13]         ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[16]         ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[17]         ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[18]         ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[19]         ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1]          ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[26]         ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[27]         ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[28]         ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[29]         ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2]          ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[30]         ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[7]          ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[8]          ;
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[9]          ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[0][0]   ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[0][11]  ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[0][13]  ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[0][14]  ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[0][27]  ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[0][30]  ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[0][4]   ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[0][5]   ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[0][7]   ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[10][0]  ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[10][16] ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[10][1]  ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[10][21] ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[10][22] ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[10][23] ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[10][24] ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[10][25] ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[10][26] ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[10][27] ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[10][30] ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[10][5]  ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[11][0]  ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[11][25] ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[11][27] ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[11][29] ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[11][2]  ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[11][3]  ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[11][4]  ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[11][5]  ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[11][6]  ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[12][11] ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[12][19] ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[12][7]  ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[13][15] ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[13][27] ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[13][28] ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 49.704 ; 49.922       ; 0.218          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; reset_ff                                                                                                                         ;
; 49.734 ; 49.967       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.734 ; 49.967       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 49.734 ; 49.967       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ;
; 49.734 ; 49.967       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 49.734 ; 49.967       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 49.734 ; 49.967       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a12~portb_we_reg       ;
; 49.734 ; 49.967       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~portb_address_reg0 ;
; 49.734 ; 49.967       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~portb_datain_reg0  ;
; 49.734 ; 49.967       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~portb_we_reg       ;
; 49.734 ; 49.967       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a7~portb_address_reg0  ;
; 49.734 ; 49.967       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a7~portb_datain_reg0   ;
; 49.734 ; 49.967       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a7~portb_we_reg        ;
; 49.735 ; 49.968       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a11~portb_address_reg0 ;
; 49.735 ; 49.968       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a11~portb_datain_reg0  ;
; 49.735 ; 49.968       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a11~portb_we_reg       ;
; 49.735 ; 49.968       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~portb_address_reg0 ;
; 49.735 ; 49.968       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~portb_datain_reg0  ;
; 49.735 ; 49.968       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~portb_we_reg       ;
; 49.735 ; 49.968       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a28~portb_address_reg0 ;
; 49.735 ; 49.968       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a28~portb_datain_reg0  ;
; 49.735 ; 49.968       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a28~portb_we_reg       ;
; 49.735 ; 49.968       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~portb_address_reg0  ;
; 49.735 ; 49.968       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~portb_datain_reg0   ;
; 49.735 ; 49.968       ; 0.233          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~portb_we_reg        ;
; 49.746 ; 49.932       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw16|c_state.S0                                                                                            ;
; 49.746 ; 49.932       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw16|c_state.S1                                                                                            ;
; 49.746 ; 49.932       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw16|c_state.S10                                                                                           ;
; 49.746 ; 49.932       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw16|c_state.S11                                                                                           ;
; 49.746 ; 49.932       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw16|c_state.S12                                                                                           ;
; 49.746 ; 49.932       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw16|c_state.S13                                                                                           ;
; 49.746 ; 49.932       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw16|c_state.S14                                                                                           ;
; 49.746 ; 49.932       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw16|c_state.S2                                                                                            ;
; 49.746 ; 49.932       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw16|c_state.S3                                                                                            ;
; 49.746 ; 49.932       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw16|c_state.S4                                                                                            ;
; 49.746 ; 49.932       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw16|c_state.S5                                                                                            ;
; 49.746 ; 49.932       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw16|c_state.S6                                                                                            ;
; 49.746 ; 49.932       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw16|c_state.S7                                                                                            ;
; 49.746 ; 49.932       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw16|c_state.S8                                                                                            ;
; 49.746 ; 49.932       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw16|c_state.S9                                                                                            ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|HEX0_R[0]                                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|HEX0_R[1]                                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|HEX0_R[2]                                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|HEX0_R[3]                                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|HEX0_R[4]                                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|HEX0_R[5]                                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|HEX0_R[6]                                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|HEX1_R[6]                                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|HEX2_R[0]                                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|HEX2_R[1]                                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|HEX2_R[2]                                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|HEX2_R[3]                                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|HEX2_R[4]                                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|HEX2_R[5]                                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|HEX2_R[6]                                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|HEX6_R[0]                                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|HEX6_R[1]                                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|HEX6_R[2]                                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|HEX6_R[3]                                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|HEX6_R[4]                                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|HEX6_R[5]                                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|HEX7_R[0]                                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|HEX7_R[1]                                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|HEX7_R[2]                                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|HEX7_R[3]                                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|HEX7_R[4]                                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|HEX7_R[5]                                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|HEX7_R[6]                                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|LEDG_R[0]                                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|LEDG_R[1]                                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|LEDG_R[2]                                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|LEDG_R[3]                                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|LEDG_R[4]                                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|LEDG_R[5]                                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|LEDG_R[6]                                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|LEDG_R[7]                                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|LEDG_R[8]                                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|SW_StatusR[0]                                                                                                         ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|SW_StatusR[12]                                                                                                        ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|SW_StatusR[13]                                                                                                        ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|SW_StatusR[14]                                                                                                        ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|SW_StatusR[15]                                                                                                        ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|SW_StatusR[16]                                                                                                        ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|SW_StatusR[17]                                                                                                        ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw0|c_state.S0                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw0|c_state.S1                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw0|c_state.S10                                                                                            ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw0|c_state.S11                                                                                            ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw0|c_state.S12                                                                                            ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw0|c_state.S13                                                                                            ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw0|c_state.S14                                                                                            ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw0|c_state.S2                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw0|c_state.S3                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw0|c_state.S4                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw0|c_state.S5                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw0|c_state.S6                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw0|c_state.S7                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw0|c_state.S8                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw0|c_state.S9                                                                                             ;
; 49.747 ; 49.933       ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|key_detect:sw10|c_state.S0                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_27'                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; 49.789 ; 49.789       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[0]           ;
; 49.789 ; 49.789       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[1]           ;
; 49.789 ; 49.789       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|observablevcoout ;
; 49.812 ; 49.812       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27~input|o                           ;
; 49.831 ; 49.831       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|inclk[0]         ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27~input|i                           ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27~input|i                           ;
; 50.168 ; 50.168       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|inclk[0]         ;
; 50.188 ; 50.188       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27~input|o                           ;
; 50.211 ; 50.211       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[0]           ;
; 50.211 ; 50.211       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[1]           ;
; 50.211 ; 50.211       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|observablevcoout ;
; 96.000 ; 100.000      ; 4.000          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; KEY[*]    ; CLOCK_27   ; 4.842 ; 5.097 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_27   ; 4.842 ; 5.097 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; KEY[*]    ; CLOCK_27   ; 5.233 ; 5.499 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; CLOCK_27   ; 5.233 ; 5.499 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; CLOCK_27   ; 4.711 ; 5.022 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; CLOCK_27   ; 4.897 ; 5.177 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; CLOCK_27   ; 5.829 ; 6.196 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_27   ; 5.294 ; 5.580 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_27   ; 5.288 ; 5.577 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_27   ; 5.592 ; 5.948 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_27   ; 5.619 ; 5.965 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_27   ; 5.563 ; 5.867 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_27   ; 5.516 ; 5.840 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_27   ; 5.493 ; 5.811 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_27   ; 5.592 ; 5.946 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; CLOCK_27   ; 5.567 ; 5.854 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; CLOCK_27   ; 5.347 ; 5.656 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; CLOCK_27   ; 5.829 ; 6.196 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; CLOCK_27   ; 5.667 ; 5.966 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; CLOCK_27   ; 5.351 ; 5.676 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; CLOCK_27   ; 5.271 ; 5.556 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; CLOCK_27   ; 5.445 ; 5.756 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; CLOCK_27   ; 5.713 ; 6.009 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; CLOCK_27   ; 5.539 ; 5.908 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; CLOCK_27   ; 5.333 ; 5.582 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; UART_RXD  ; CLOCK_27   ; 6.599 ; 7.077 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; KEY[*]    ; CLOCK_27   ; -4.094 ; -4.338 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_27   ; -4.094 ; -4.338 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; KEY[*]    ; CLOCK_27   ; -3.938 ; -4.242 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; CLOCK_27   ; -4.132 ; -4.430 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; CLOCK_27   ; -3.938 ; -4.242 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; CLOCK_27   ; -4.116 ; -4.393 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; CLOCK_27   ; -4.479 ; -4.744 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_27   ; -4.500 ; -4.763 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_27   ; -4.502 ; -4.771 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_27   ; -4.584 ; -4.886 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_27   ; -4.572 ; -4.879 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_27   ; -4.527 ; -4.799 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_27   ; -4.510 ; -4.778 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_27   ; -4.505 ; -4.764 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_27   ; -4.691 ; -5.033 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; CLOCK_27   ; -4.774 ; -5.038 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; CLOCK_27   ; -4.560 ; -4.847 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; CLOCK_27   ; -4.813 ; -5.116 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; CLOCK_27   ; -4.859 ; -5.135 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; CLOCK_27   ; -4.560 ; -4.861 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; CLOCK_27   ; -4.479 ; -4.744 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; CLOCK_27   ; -4.643 ; -4.931 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; CLOCK_27   ; -4.913 ; -5.191 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; CLOCK_27   ; -4.537 ; -4.850 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; CLOCK_27   ; -4.542 ; -4.775 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; UART_RXD  ; CLOCK_27   ; -4.611 ; -5.070 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; CLOCK_27   ; 7.895 ; 7.947 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; CLOCK_27   ; 6.358 ; 6.248 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; CLOCK_27   ; 7.363 ; 7.380 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; CLOCK_27   ; 5.371 ; 5.287 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; CLOCK_27   ; 5.426 ; 5.330 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; CLOCK_27   ; 4.894 ; 4.940 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; CLOCK_27   ; 7.895 ; 7.947 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; CLOCK_27   ; 7.338 ; 7.133 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; CLOCK_27   ; 8.683 ; 8.794 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; CLOCK_27   ; 4.746 ; 4.683 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; CLOCK_27   ; 6.863 ; 6.563 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; CLOCK_27   ; 5.312 ; 5.309 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; CLOCK_27   ; 6.129 ; 5.965 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; CLOCK_27   ; 6.292 ; 6.274 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; CLOCK_27   ; 8.683 ; 8.794 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; CLOCK_27   ; 7.650 ; 7.661 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; CLOCK_27   ; 7.613 ; 7.432 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; CLOCK_27   ; 6.640 ; 6.667 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; CLOCK_27   ; 6.598 ; 6.617 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; CLOCK_27   ; 7.613 ; 7.432 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; CLOCK_27   ; 7.279 ; 7.158 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; CLOCK_27   ; 7.345 ; 7.185 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; CLOCK_27   ; 5.285 ; 5.339 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; CLOCK_27   ; 6.904 ; 6.760 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; CLOCK_27   ; 8.621 ; 8.389 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; CLOCK_27   ; 6.487 ; 6.405 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; CLOCK_27   ; 5.882 ; 5.794 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; CLOCK_27   ; 7.301 ; 6.872 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; CLOCK_27   ; 8.364 ; 8.138 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; CLOCK_27   ; 8.421 ; 8.228 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; CLOCK_27   ; 6.159 ; 6.087 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; CLOCK_27   ; 8.621 ; 8.389 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; CLOCK_27   ; 8.024 ; 7.872 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; CLOCK_27   ; 8.024 ; 7.872 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; CLOCK_27   ; 5.830 ; 5.741 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; CLOCK_27   ; 7.006 ; 7.010 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; CLOCK_27   ; 6.953 ; 6.942 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; CLOCK_27   ; 7.358 ; 7.248 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; CLOCK_27   ; 7.253 ; 7.125 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; CLOCK_27   ; 6.997 ; 6.727 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; CLOCK_27   ; 9.927 ; 9.462 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; CLOCK_27   ; 7.377 ; 7.195 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; CLOCK_27   ; 9.927 ; 9.462 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; CLOCK_27   ; 8.340 ; 8.284 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; CLOCK_27   ; 6.766 ; 6.736 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; CLOCK_27   ; 6.826 ; 6.789 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; CLOCK_27   ; 7.206 ; 7.085 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; CLOCK_27   ; 6.994 ; 6.931 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; CLOCK_27   ; 8.487 ; 8.032 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; CLOCK_27   ; 7.650 ; 7.448 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; CLOCK_27   ; 5.216 ; 5.121 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; CLOCK_27   ; 7.146 ; 7.024 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; CLOCK_27   ; 5.588 ; 5.415 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; CLOCK_27   ; 5.650 ; 5.494 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; CLOCK_27   ; 8.487 ; 8.032 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; CLOCK_27   ; 4.873 ; 4.785 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; CLOCK_27   ; 7.765 ; 7.549 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; CLOCK_27   ; 5.118 ; 5.007 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; CLOCK_27   ; 7.224 ; 7.101 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; CLOCK_27   ; 5.909 ; 5.699 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; CLOCK_27   ; 5.802 ; 5.667 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; CLOCK_27   ; 7.208 ; 6.843 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; CLOCK_27   ; 6.971 ; 6.863 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; CLOCK_27   ; 7.765 ; 7.549 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; CLOCK_27   ; 6.268 ; 6.181 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; CLOCK_27   ; 5.453 ; 5.386 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; CLOCK_27   ; 5.267 ; 5.249 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; CLOCK_27   ; 5.296 ; 5.308 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; CLOCK_27   ; 6.268 ; 6.181 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; CLOCK_27   ; 4.563 ; 4.527 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; CLOCK_27   ; 5.649 ; 5.670 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; CLOCK_27   ; 5.620 ; 5.631 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; CLOCK_27   ; 5.594 ; 5.583 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; CLOCK_27   ; 6.084 ; 6.012 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; CLOCK_27   ; 8.142 ; 8.039 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_27   ; 6.385 ; 6.168 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_27   ; 5.213 ; 5.163 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_27   ; 6.784 ; 6.716 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_27   ; 7.528 ; 7.348 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; CLOCK_27   ; 6.487 ; 6.370 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; CLOCK_27   ; 6.708 ; 6.706 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; CLOCK_27   ; 4.964 ; 4.871 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; CLOCK_27   ; 5.833 ; 5.763 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; CLOCK_27   ; 6.339 ; 6.231 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; CLOCK_27   ; 8.142 ; 8.039 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; CLOCK_27   ; 6.733 ; 6.588 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; CLOCK_27   ; 5.681 ; 5.619 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; CLOCK_27   ; 5.832 ; 5.785 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; CLOCK_27   ; 5.585 ; 5.565 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; CLOCK_27   ; 5.235 ; 5.198 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; CLOCK_27   ; 6.897 ; 6.968 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; CLOCK_27   ; 5.491 ; 5.459 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; CLOCK_27   ; 5.995 ; 5.923 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; UART_TXD  ; CLOCK_27   ; 9.724 ; 9.058 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; CLOCK_27   ; 4.298 ; 4.342 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; CLOCK_27   ; 5.705 ; 5.598 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; CLOCK_27   ; 6.724 ; 6.744 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; CLOCK_27   ; 4.757 ; 4.676 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; CLOCK_27   ; 4.808 ; 4.716 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; CLOCK_27   ; 4.298 ; 4.342 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; CLOCK_27   ; 7.233 ; 7.287 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; CLOCK_27   ; 6.643 ; 6.447 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; CLOCK_27   ; 4.155 ; 4.094 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; CLOCK_27   ; 4.155 ; 4.094 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; CLOCK_27   ; 6.192 ; 5.903 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; CLOCK_27   ; 4.703 ; 4.699 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; CLOCK_27   ; 5.487 ; 5.329 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; CLOCK_27   ; 5.644 ; 5.626 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; CLOCK_27   ; 7.990 ; 8.100 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; CLOCK_27   ; 6.999 ; 7.013 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; CLOCK_27   ; 4.676 ; 4.728 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; CLOCK_27   ; 5.977 ; 6.002 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; CLOCK_27   ; 5.937 ; 5.955 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; CLOCK_27   ; 6.911 ; 6.737 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; CLOCK_27   ; 6.591 ; 6.474 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; CLOCK_27   ; 6.654 ; 6.500 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; CLOCK_27   ; 4.676 ; 4.728 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; CLOCK_27   ; 6.231 ; 6.092 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; CLOCK_27   ; 5.246 ; 5.161 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; CLOCK_27   ; 5.831 ; 5.751 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; CLOCK_27   ; 5.246 ; 5.161 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; CLOCK_27   ; 6.692 ; 6.263 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; CLOCK_27   ; 7.629 ; 7.408 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; CLOCK_27   ; 7.683 ; 7.494 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; CLOCK_27   ; 5.512 ; 5.439 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; CLOCK_27   ; 7.875 ; 7.648 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; CLOCK_27   ; 5.197 ; 5.107 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; CLOCK_27   ; 7.303 ; 7.153 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; CLOCK_27   ; 5.197 ; 5.107 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; CLOCK_27   ; 6.326 ; 6.325 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; CLOCK_27   ; 6.275 ; 6.260 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; CLOCK_27   ; 6.664 ; 6.554 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; CLOCK_27   ; 6.563 ; 6.436 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; CLOCK_27   ; 6.317 ; 6.054 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; CLOCK_27   ; 6.095 ; 6.061 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; CLOCK_27   ; 6.681 ; 6.502 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; CLOCK_27   ; 9.213 ; 8.750 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; CLOCK_27   ; 7.605 ; 7.548 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; CLOCK_27   ; 6.095 ; 6.061 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; CLOCK_27   ; 6.152 ; 6.113 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; CLOCK_27   ; 6.517 ; 6.397 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; CLOCK_27   ; 6.314 ; 6.249 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; CLOCK_27   ; 4.278 ; 4.189 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; CLOCK_27   ; 6.944 ; 6.746 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; CLOCK_27   ; 4.607 ; 4.513 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; CLOCK_27   ; 6.460 ; 6.339 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; CLOCK_27   ; 4.965 ; 4.795 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; CLOCK_27   ; 5.024 ; 4.871 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; CLOCK_27   ; 7.832 ; 7.379 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; CLOCK_27   ; 4.278 ; 4.189 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; CLOCK_27   ; 4.513 ; 4.403 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; CLOCK_27   ; 4.513 ; 4.403 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; CLOCK_27   ; 6.535 ; 6.413 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; CLOCK_27   ; 5.273 ; 5.068 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; CLOCK_27   ; 5.170 ; 5.036 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; CLOCK_27   ; 6.520 ; 6.166 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; CLOCK_27   ; 6.292 ; 6.185 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; CLOCK_27   ; 7.055 ; 6.843 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; CLOCK_27   ; 3.983 ; 3.947 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; CLOCK_27   ; 4.837 ; 4.772 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; CLOCK_27   ; 4.659 ; 4.641 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; CLOCK_27   ; 4.687 ; 4.697 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; CLOCK_27   ; 5.620 ; 5.536 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; CLOCK_27   ; 3.983 ; 3.947 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; CLOCK_27   ; 5.026 ; 5.045 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; CLOCK_27   ; 4.998 ; 5.008 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; CLOCK_27   ; 4.973 ; 4.961 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; CLOCK_27   ; 5.443 ; 5.373 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; CLOCK_27   ; 4.368 ; 4.278 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_27   ; 5.732 ; 5.523 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_27   ; 4.607 ; 4.558 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_27   ; 6.116 ; 6.049 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_27   ; 6.829 ; 6.656 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; CLOCK_27   ; 5.831 ; 5.716 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; CLOCK_27   ; 6.042 ; 6.039 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; CLOCK_27   ; 4.368 ; 4.278 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; CLOCK_27   ; 5.202 ; 5.134 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; CLOCK_27   ; 5.688 ; 5.583 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; CLOCK_27   ; 7.473 ; 7.377 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; CLOCK_27   ; 6.066 ; 5.925 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; CLOCK_27   ; 5.056 ; 4.995 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; CLOCK_27   ; 5.201 ; 5.154 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; CLOCK_27   ; 4.964 ; 4.944 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; CLOCK_27   ; 4.628 ; 4.591 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; CLOCK_27   ; 6.278 ; 6.349 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; CLOCK_27   ; 4.874 ; 4.842 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; CLOCK_27   ; 5.357 ; 5.287 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; UART_TXD  ; CLOCK_27   ; 9.019 ; 8.362 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                        ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; pll0|altpll_component|pll|clk[1] ; 18.015 ; 0.000         ;
; pll0|altpll_component|pll|clk[0] ; 18.065 ; 0.000         ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                        ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; pll0|altpll_component|pll|clk[0] ; 0.158 ; 0.000         ;
; pll0|altpll_component|pll|clk[1] ; 0.562 ; 0.000         ;
+----------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary          ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; CLOCK_27                         ; 49.397 ; 0.000         ;
; pll0|altpll_component|pll|clk[0] ; 49.758 ; 0.000         ;
; pll0|altpll_component|pll|clk[1] ; 49.774 ; 0.000         ;
+----------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 18.015 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[18]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.287     ; 6.685      ;
; 18.073 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[18]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.275     ; 6.639      ;
; 18.117 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[26]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.285     ; 6.585      ;
; 18.133 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[28]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.284     ; 6.570      ;
; 18.191 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[28]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.272     ; 6.524      ;
; 18.313 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[24]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.267     ; 6.407      ;
; 18.324 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[20]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.267     ; 6.396      ;
; 18.353 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[25]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.273     ; 6.361      ;
; 18.370 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[22]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.290     ; 6.327      ;
; 18.440 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[24]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.285     ; 6.262      ;
; 18.456 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[14]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.296     ; 6.235      ;
; 18.456 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[25]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.285     ; 6.246      ;
; 18.470 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[14]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.308     ; 6.209      ;
; 18.498 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[24]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.273     ; 6.216      ;
; 18.511 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[12]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.275     ; 6.201      ;
; 18.519 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[11][1]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.269     ; 6.199      ;
; 18.675 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[20]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.285     ; 6.027      ;
; 18.683 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[20]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.273     ; 6.031      ;
; 18.686 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[25]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.281     ; 6.020      ;
; 18.708 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[10]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.275     ; 6.004      ;
; 18.728 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[10]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.293     ; 5.966      ;
; 18.734 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[14]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.290     ; 5.963      ;
; 18.773 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[5]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.290     ; 5.924      ;
; 18.786 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[10]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.281     ; 5.920      ;
; 18.790 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[21]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.285     ; 5.912      ;
; 18.800 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[16]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.285     ; 5.902      ;
; 18.801 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[0]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.292     ; 5.894      ;
; 18.823 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[1][1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.282     ; 5.882      ;
; 18.834 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[22]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.304     ; 5.849      ;
; 18.842 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[0][1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.266     ; 5.879      ;
; 18.847 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[8][1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.266     ; 5.874      ;
; 18.859 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[0]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.280     ; 5.848      ;
; 18.866 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[21]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.273     ; 5.848      ;
; 18.873 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[17]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.303     ; 5.811      ;
; 18.888 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[5]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.278     ; 5.821      ;
; 18.903 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[9]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.304     ; 5.780      ;
; 18.913 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[9]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.289     ; 5.785      ;
; 18.963 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[2][0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.271     ; 5.753      ;
; 18.979 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[2][2]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.271     ; 5.737      ;
; 18.988 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[17]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.291     ; 5.708      ;
; 18.996 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[9]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.292     ; 5.699      ;
; 19.035 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[11]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.285     ; 5.667      ;
; 19.042 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.268     ; 5.677      ;
; 19.047 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[26]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.303     ; 5.637      ;
; 19.051 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[18]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.269     ; 5.667      ;
; 19.083 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[19]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.287     ; 5.617      ;
; 19.092 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[10][1]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.270     ; 5.625      ;
; 19.103 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[8]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.275     ; 5.609      ;
; 19.105 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[26]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.291     ; 5.591      ;
; 19.122 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[6]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.277     ; 5.588      ;
; 19.123 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[6]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.289     ; 5.575      ;
; 19.124 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[18]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.283     ; 5.580      ;
; 19.138 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[11]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.297     ; 5.552      ;
; 19.152 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[12][0]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.271     ; 5.564      ;
; 19.152 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[4][0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.271     ; 5.564      ;
; 19.156 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[22]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.308     ; 5.523      ;
; 19.157 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[9][1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.277     ; 5.553      ;
; 19.171 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[3]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.289     ; 5.527      ;
; 19.172 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[3][1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.261     ; 5.554      ;
; 19.173 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[7][1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.261     ; 5.553      ;
; 19.182 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[6][1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.276     ; 5.529      ;
; 19.187 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[11][0]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.264     ; 5.536      ;
; 19.194 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[5][1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.260     ; 5.533      ;
; 19.195 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[29]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.272     ; 5.520      ;
; 19.196 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[12][1]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.260     ; 5.531      ;
; 19.196 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[13][1]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.260     ; 5.531      ;
; 19.197 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[12]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.293     ; 5.497      ;
; 19.197 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[4][1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.260     ; 5.530      ;
; 19.198 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[19]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.275     ; 5.514      ;
; 19.203 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[22]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.296     ; 5.488      ;
; 19.209 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[28]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.266     ; 5.512      ;
; 19.219 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[6]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.276     ; 5.492      ;
; 19.233 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[0][6]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.251     ; 5.503      ;
; 19.233 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[8][6]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.251     ; 5.503      ;
; 19.234 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[5][0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.260     ; 5.493      ;
; 19.237 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[13][0]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.260     ; 5.490      ;
; 19.239 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[7]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.277     ; 5.471      ;
; 19.242 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[13]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.289     ; 5.456      ;
; 19.255 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[12]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.281     ; 5.451      ;
; 19.256 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[2]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.292     ; 5.439      ;
; 19.273 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[29]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.280     ; 5.434      ;
; 19.286 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[3]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.277     ; 5.424      ;
; 19.294 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a28~portb_we_reg       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[10][29] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.282     ; 5.411      ;
; 19.294 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a28~portb_we_reg       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[8][29]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.282     ; 5.411      ;
; 19.294 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[10][2]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.272     ; 5.421      ;
; 19.297 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[16]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.303     ; 5.387      ;
; 19.298 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[29]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.284     ; 5.405      ;
; 19.304 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[24]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.281     ; 5.402      ;
; 19.314 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[2]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.280     ; 5.393      ;
; 19.315 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[6][0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.263     ; 5.409      ;
; 19.331 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[3][0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.261     ; 5.395      ;
; 19.332 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[7][0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.261     ; 5.394      ;
; 19.342 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[7]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.289     ; 5.356      ;
; 19.346 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[15]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.308     ; 5.333      ;
; 19.349 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~porta_address_reg0  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[21]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.281     ; 5.357      ;
; 19.352 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[9][5]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.255     ; 5.380      ;
; 19.355 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[16]         ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.291     ; 5.341      ;
; 19.358 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[12][5]  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.245     ; 5.384      ;
; 19.358 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~portb_we_reg        ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[4][5]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.245     ; 5.384      ;
; 19.374 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[1]          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 25.000       ; -0.274     ; 5.339      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                     ;
+--------+----------------------------------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                         ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 18.065 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[0]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.114     ; 6.808      ;
; 18.065 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[1]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.114     ; 6.808      ;
; 18.065 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[2]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.114     ; 6.808      ;
; 18.065 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[3]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.114     ; 6.808      ;
; 18.065 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[4]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.114     ; 6.808      ;
; 18.065 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[5]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.114     ; 6.808      ;
; 18.065 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[6]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.114     ; 6.808      ;
; 18.065 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[7]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.114     ; 6.808      ;
; 18.065 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[8]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.114     ; 6.808      ;
; 18.153 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[0]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.114     ; 6.720      ;
; 18.153 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[1]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.114     ; 6.720      ;
; 18.153 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[2]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.114     ; 6.720      ;
; 18.153 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[3]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.114     ; 6.720      ;
; 18.153 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[4]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.114     ; 6.720      ;
; 18.153 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[5]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.114     ; 6.720      ;
; 18.153 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[6]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.114     ; 6.720      ;
; 18.153 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[7]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.114     ; 6.720      ;
; 18.153 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[8]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.114     ; 6.720      ;
; 18.246 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[11]           ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.119     ; 6.622      ;
; 18.246 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[12]           ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.119     ; 6.622      ;
; 18.246 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[13]           ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.119     ; 6.622      ;
; 18.246 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[14]           ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.119     ; 6.622      ;
; 18.246 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[15]           ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.119     ; 6.622      ;
; 18.246 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[16]           ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.119     ; 6.622      ;
; 18.246 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[17]           ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.119     ; 6.622      ;
; 18.307 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[0]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.114     ; 6.566      ;
; 18.307 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[1]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.114     ; 6.566      ;
; 18.307 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[2]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.114     ; 6.566      ;
; 18.307 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[3]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.114     ; 6.566      ;
; 18.307 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[4]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.114     ; 6.566      ;
; 18.307 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[5]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.114     ; 6.566      ;
; 18.307 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[6]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.114     ; 6.566      ;
; 18.307 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[7]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.114     ; 6.566      ;
; 18.307 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[8]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.114     ; 6.566      ;
; 18.315 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[10]           ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.104     ; 6.568      ;
; 18.334 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[11]           ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.119     ; 6.534      ;
; 18.334 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[12]           ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.119     ; 6.534      ;
; 18.334 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[13]           ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.119     ; 6.534      ;
; 18.334 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[14]           ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.119     ; 6.534      ;
; 18.334 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[15]           ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.119     ; 6.534      ;
; 18.334 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[16]           ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.119     ; 6.534      ;
; 18.334 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[17]           ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.119     ; 6.534      ;
; 18.403 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[10]           ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.104     ; 6.480      ;
; 18.407 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[7] ; GPIO:uGPIO|HEX1_R[0]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.111     ; 6.469      ;
; 18.407 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[7] ; GPIO:uGPIO|HEX1_R[1]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.111     ; 6.469      ;
; 18.407 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[7] ; GPIO:uGPIO|HEX1_R[2]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.111     ; 6.469      ;
; 18.407 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[7] ; GPIO:uGPIO|HEX1_R[3]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.111     ; 6.469      ;
; 18.407 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[7] ; GPIO:uGPIO|HEX1_R[4]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.111     ; 6.469      ;
; 18.407 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[7] ; GPIO:uGPIO|HEX1_R[5]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.111     ; 6.469      ;
; 18.421 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[7] ; GPIO:uGPIO|HEX0_R[0]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.117     ; 6.449      ;
; 18.421 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[7] ; GPIO:uGPIO|HEX0_R[1]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.117     ; 6.449      ;
; 18.421 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[7] ; GPIO:uGPIO|HEX0_R[2]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.117     ; 6.449      ;
; 18.421 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[7] ; GPIO:uGPIO|HEX0_R[3]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.117     ; 6.449      ;
; 18.421 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[7] ; GPIO:uGPIO|HEX0_R[4]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.117     ; 6.449      ;
; 18.421 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[7] ; GPIO:uGPIO|HEX0_R[5]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.117     ; 6.449      ;
; 18.421 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[7] ; GPIO:uGPIO|HEX0_R[6]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.117     ; 6.449      ;
; 18.423 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2] ; GPIO:uGPIO|LEDR_R[9]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.103     ; 6.461      ;
; 18.464 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[3] ; GPIO:uGPIO|LEDR_R[0]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.111     ; 6.412      ;
; 18.464 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[3] ; GPIO:uGPIO|LEDR_R[1]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.111     ; 6.412      ;
; 18.464 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[3] ; GPIO:uGPIO|LEDR_R[2]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.111     ; 6.412      ;
; 18.464 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[3] ; GPIO:uGPIO|LEDR_R[3]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.111     ; 6.412      ;
; 18.464 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[3] ; GPIO:uGPIO|LEDR_R[4]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.111     ; 6.412      ;
; 18.464 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[3] ; GPIO:uGPIO|LEDR_R[5]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.111     ; 6.412      ;
; 18.464 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[3] ; GPIO:uGPIO|LEDR_R[6]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.111     ; 6.412      ;
; 18.464 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[3] ; GPIO:uGPIO|LEDR_R[7]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.111     ; 6.412      ;
; 18.464 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[3] ; GPIO:uGPIO|LEDR_R[8]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.111     ; 6.412      ;
; 18.465 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[4] ; GPIO:uGPIO|LEDR_R[0]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.110     ; 6.412      ;
; 18.465 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[4] ; GPIO:uGPIO|LEDR_R[1]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.110     ; 6.412      ;
; 18.465 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[4] ; GPIO:uGPIO|LEDR_R[2]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.110     ; 6.412      ;
; 18.465 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[4] ; GPIO:uGPIO|LEDR_R[3]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.110     ; 6.412      ;
; 18.465 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[4] ; GPIO:uGPIO|LEDR_R[4]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.110     ; 6.412      ;
; 18.465 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[4] ; GPIO:uGPIO|LEDR_R[5]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.110     ; 6.412      ;
; 18.465 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[4] ; GPIO:uGPIO|LEDR_R[6]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.110     ; 6.412      ;
; 18.465 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[4] ; GPIO:uGPIO|LEDR_R[7]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.110     ; 6.412      ;
; 18.465 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[4] ; GPIO:uGPIO|LEDR_R[8]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.110     ; 6.412      ;
; 18.488 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[11]           ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.119     ; 6.380      ;
; 18.488 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[12]           ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.119     ; 6.380      ;
; 18.488 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[13]           ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.119     ; 6.380      ;
; 18.488 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[14]           ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.119     ; 6.380      ;
; 18.488 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[15]           ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.119     ; 6.380      ;
; 18.488 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[16]           ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.119     ; 6.380      ;
; 18.488 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[17]           ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.119     ; 6.380      ;
; 18.511 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0] ; GPIO:uGPIO|LEDR_R[9]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.103     ; 6.373      ;
; 18.513 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[6] ; GPIO:uGPIO|HEX1_R[0]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.104     ; 6.370      ;
; 18.513 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[6] ; GPIO:uGPIO|HEX1_R[1]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.104     ; 6.370      ;
; 18.513 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[6] ; GPIO:uGPIO|HEX1_R[2]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.104     ; 6.370      ;
; 18.513 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[6] ; GPIO:uGPIO|HEX1_R[3]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.104     ; 6.370      ;
; 18.513 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[6] ; GPIO:uGPIO|HEX1_R[4]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.104     ; 6.370      ;
; 18.513 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[6] ; GPIO:uGPIO|HEX1_R[5]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.104     ; 6.370      ;
; 18.514 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[7] ; TimerCounter:Timer|CompareR[17] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.112     ; 6.361      ;
; 18.514 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[7] ; TimerCounter:Timer|CompareR[16] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.112     ; 6.361      ;
; 18.527 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[6] ; GPIO:uGPIO|HEX0_R[0]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.110     ; 6.350      ;
; 18.527 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[6] ; GPIO:uGPIO|HEX0_R[1]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.110     ; 6.350      ;
; 18.527 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[6] ; GPIO:uGPIO|HEX0_R[2]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.110     ; 6.350      ;
; 18.527 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[6] ; GPIO:uGPIO|HEX0_R[3]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.110     ; 6.350      ;
; 18.527 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[6] ; GPIO:uGPIO|HEX0_R[4]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.110     ; 6.350      ;
; 18.527 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[6] ; GPIO:uGPIO|HEX0_R[5]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.110     ; 6.350      ;
; 18.527 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[6] ; GPIO:uGPIO|HEX0_R[6]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.110     ; 6.350      ;
; 18.557 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1] ; GPIO:uGPIO|LEDR_R[10]           ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.104     ; 6.326      ;
; 18.600 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[1] ; GPIO:uGPIO|LEDR_R[0]            ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 25.000       ; -0.114     ; 6.273      ;
+--------+----------------------------------------------------------+---------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                            ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.158 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]   ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.158 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]   ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.159 ; miniUART:UART|TxUnit:TxDev|TxD          ; miniUART:UART|TxUnit:TxDev|TxD          ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.159 ; miniUART:UART|TxUnit:TxDev|BitCnt[1]    ; miniUART:UART|TxUnit:TxDev|BitCnt[1]    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.159 ; miniUART:UART|TxUnit:TxDev|BitCnt[2]    ; miniUART:UART|TxUnit:TxDev|BitCnt[2]    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.159 ; miniUART:UART|TxUnit:TxDev|tmpTRegE     ; miniUART:UART|TxUnit:TxDev|tmpTRegE     ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.159 ; miniUART:UART|TxUnit:TxDev|BitCnt[3]    ; miniUART:UART|TxUnit:TxDev|BitCnt[3]    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.159 ; miniUART:UART|TxUnit:TxDev|BitCnt[0]    ; miniUART:UART|TxUnit:TxDev|BitCnt[0]    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.159 ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]   ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.159 ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[0]   ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.159 ; miniUART:UART|TxUnit:TxDev|tmpTBufE     ; miniUART:UART|TxUnit:TxDev|tmpTBufE     ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.159 ; GPIO:uGPIO|KEY_StatusR[2]               ; GPIO:uGPIO|KEY_StatusR[2]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.159 ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]   ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.159 ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]   ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.159 ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]   ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.159 ; GPIO:uGPIO|KEY_StatusR[3]               ; GPIO:uGPIO|KEY_StatusR[3]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.159 ; miniUART:UART|RxUnit:RxDev|BitCnt[2]    ; miniUART:UART|RxUnit:RxDev|BitCnt[2]    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.159 ; miniUART:UART|RxUnit:RxDev|BitCnt[1]    ; miniUART:UART|RxUnit:RxDev|BitCnt[1]    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.159 ; miniUART:UART|RxUnit:RxDev|BitCnt[3]    ; miniUART:UART|RxUnit:RxDev|BitCnt[3]    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.159 ; miniUART:UART|RxUnit:RxDev|BitCnt[0]    ; miniUART:UART|RxUnit:RxDev|BitCnt[0]    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.159 ; miniUART:UART|RxUnit:RxDev|Start        ; miniUART:UART|RxUnit:RxDev|Start        ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.159 ; miniUART:UART|RxUnit:RxDev|SampleCnt[2] ; miniUART:UART|RxUnit:RxDev|SampleCnt[2] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.159 ; miniUART:UART|RxUnit:RxDev|SampleCnt[0] ; miniUART:UART|RxUnit:RxDev|SampleCnt[0] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.159 ; miniUART:UART|RxUnit:RxDev|SampleCnt[1] ; miniUART:UART|RxUnit:RxDev|SampleCnt[1] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.159 ; miniUART:UART|RxUnit:RxDev|SampleCnt[3] ; miniUART:UART|RxUnit:RxDev|SampleCnt[3] ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.159 ; miniUART:UART|CSReg[3]                  ; miniUART:UART|CSReg[3]                  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.159 ; GPIO:uGPIO|KEY_StatusR[1]               ; GPIO:uGPIO|KEY_StatusR[1]               ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.159 ; miniUART:UART|RxUnit:RxDev|tmpRxD       ; miniUART:UART|RxUnit:RxDev|tmpRxD       ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.159 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]   ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.159 ; miniUART:UART|RxUnit:RxDev|tmpDRdy      ; miniUART:UART|RxUnit:RxDev|tmpDRdy      ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.159 ; miniUART:UART|TxUnit:TxDev|TReg[7]      ; miniUART:UART|TxUnit:TxDev|TReg[7]      ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.160 ; TimerCounter:Timer|StatusR[0]           ; TimerCounter:Timer|StatusR[0]           ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.160 ; miniUART:UART|CSReg[0]                  ; miniUART:UART|CSReg[0]                  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.160 ; miniUART:UART|CSReg[1]                  ; miniUART:UART|CSReg[1]                  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.165 ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]   ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.165 ; GPIO:uGPIO|key_detect:sw7|c_state.S12   ; GPIO:uGPIO|key_detect:sw7|c_state.S13   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.165 ; GPIO:uGPIO|key_detect:sw7|c_state.S11   ; GPIO:uGPIO|key_detect:sw7|c_state.S12   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.165 ; GPIO:uGPIO|key_detect:sw3|c_state.S8    ; GPIO:uGPIO|key_detect:sw3|c_state.S9    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.313      ;
; 0.165 ; GPIO:uGPIO|key_detect:sw7|c_state.S5    ; GPIO:uGPIO|key_detect:sw7|c_state.S6    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.166 ; GPIO:uGPIO|key_detect:sw3|c_state.S12   ; GPIO:uGPIO|key_detect:sw3|c_state.S13   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.166 ; GPIO:uGPIO|key_detect:key2|c_state.S10  ; GPIO:uGPIO|key_detect:key2|c_state.S11  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.313      ;
; 0.166 ; GPIO:uGPIO|key_detect:sw3|c_state.S9    ; GPIO:uGPIO|key_detect:sw3|c_state.S10   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.166 ; GPIO:uGPIO|key_detect:sw3|c_state.S6    ; GPIO:uGPIO|key_detect:sw3|c_state.S7    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.167 ; GPIO:uGPIO|key_detect:key2|c_state.S8   ; GPIO:uGPIO|key_detect:key2|c_state.S9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.167 ; GPIO:uGPIO|key_detect:key2|c_state.S4   ; GPIO:uGPIO|key_detect:key2|c_state.S5   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.167 ; GPIO:uGPIO|key_detect:sw3|c_state.S5    ; GPIO:uGPIO|key_detect:sw3|c_state.S6    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.315      ;
; 0.167 ; GPIO:uGPIO|key_detect:key2|c_state.S2   ; GPIO:uGPIO|key_detect:key2|c_state.S3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.168 ; GPIO:uGPIO|key_detect:key2|c_state.S13  ; GPIO:uGPIO|key_detect:key2|c_state.S14  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.315      ;
; 0.168 ; GPIO:uGPIO|key_detect:key2|c_state.S9   ; GPIO:uGPIO|key_detect:key2|c_state.S10  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.315      ;
; 0.168 ; GPIO:uGPIO|key_detect:sw3|c_state.S2    ; GPIO:uGPIO|key_detect:sw3|c_state.S3    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.316      ;
; 0.172 ; miniUART:UART|ClkUnit:ClkDiv|ClkDiv33   ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.320      ;
; 0.224 ; GPIO:uGPIO|key_detect:key3|c_state.S12  ; GPIO:uGPIO|key_detect:key3|c_state.S13  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.372      ;
; 0.224 ; GPIO:uGPIO|key_detect:sw5|c_state.S11   ; GPIO:uGPIO|key_detect:sw5|c_state.S12   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.045      ; 0.373      ;
; 0.224 ; GPIO:uGPIO|key_detect:sw8|c_state.S11   ; GPIO:uGPIO|key_detect:sw8|c_state.S12   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.372      ;
; 0.224 ; GPIO:uGPIO|key_detect:sw5|c_state.S7    ; GPIO:uGPIO|key_detect:sw5|c_state.S8    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.045      ; 0.373      ;
; 0.224 ; GPIO:uGPIO|key_detect:sw7|c_state.S3    ; GPIO:uGPIO|key_detect:sw7|c_state.S4    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.045      ; 0.373      ;
; 0.225 ; GPIO:uGPIO|key_detect:sw2|c_state.S12   ; GPIO:uGPIO|key_detect:sw2|c_state.S13   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.372      ;
; 0.225 ; GPIO:uGPIO|key_detect:key1|c_state.S12  ; GPIO:uGPIO|key_detect:key1|c_state.S13  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.372      ;
; 0.225 ; GPIO:uGPIO|key_detect:sw4|c_state.S11   ; GPIO:uGPIO|key_detect:sw4|c_state.S12   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.373      ;
; 0.225 ; GPIO:uGPIO|key_detect:sw3|c_state.S10   ; GPIO:uGPIO|key_detect:sw3|c_state.S11   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.373      ;
; 0.225 ; GPIO:uGPIO|key_detect:sw4|c_state.S9    ; GPIO:uGPIO|key_detect:sw4|c_state.S10   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.373      ;
; 0.225 ; GPIO:uGPIO|key_detect:sw10|c_state.S8   ; GPIO:uGPIO|key_detect:sw10|c_state.S9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.373      ;
; 0.225 ; GPIO:uGPIO|key_detect:sw17|c_state.S11  ; GPIO:uGPIO|key_detect:sw17|c_state.S12  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.373      ;
; 0.225 ; GPIO:uGPIO|key_detect:key3|c_state.S7   ; GPIO:uGPIO|key_detect:key3|c_state.S8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.373      ;
; 0.225 ; GPIO:uGPIO|key_detect:sw4|c_state.S7    ; GPIO:uGPIO|key_detect:sw4|c_state.S8    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.373      ;
; 0.225 ; GPIO:uGPIO|key_detect:sw8|c_state.S7    ; GPIO:uGPIO|key_detect:sw8|c_state.S8    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.373      ;
; 0.225 ; GPIO:uGPIO|key_detect:sw9|c_state.S7    ; GPIO:uGPIO|key_detect:sw9|c_state.S8    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.373      ;
; 0.225 ; GPIO:uGPIO|key_detect:sw8|c_state.S6    ; GPIO:uGPIO|key_detect:sw8|c_state.S7    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.373      ;
; 0.225 ; GPIO:uGPIO|key_detect:key3|c_state.S5   ; GPIO:uGPIO|key_detect:key3|c_state.S6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.373      ;
; 0.225 ; GPIO:uGPIO|key_detect:sw13|c_state.S7   ; GPIO:uGPIO|key_detect:sw13|c_state.S8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.373      ;
; 0.225 ; GPIO:uGPIO|key_detect:sw14|c_state.S8   ; GPIO:uGPIO|key_detect:sw14|c_state.S9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.373      ;
; 0.225 ; GPIO:uGPIO|key_detect:sw5|c_state.S5    ; GPIO:uGPIO|key_detect:sw5|c_state.S6    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.045      ; 0.374      ;
; 0.225 ; GPIO:uGPIO|key_detect:sw9|c_state.S5    ; GPIO:uGPIO|key_detect:sw9|c_state.S6    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.373      ;
; 0.225 ; GPIO:uGPIO|key_detect:sw16|c_state.S8   ; GPIO:uGPIO|key_detect:sw16|c_state.S9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.372      ;
; 0.225 ; GPIO:uGPIO|key_detect:sw13|c_state.S6   ; GPIO:uGPIO|key_detect:sw13|c_state.S7   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.373      ;
; 0.225 ; GPIO:uGPIO|key_detect:sw14|c_state.S7   ; GPIO:uGPIO|key_detect:sw14|c_state.S8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.373      ;
; 0.225 ; GPIO:uGPIO|key_detect:sw4|c_state.S4    ; GPIO:uGPIO|key_detect:sw4|c_state.S5    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.373      ;
; 0.225 ; GPIO:uGPIO|key_detect:sw9|c_state.S3    ; GPIO:uGPIO|key_detect:sw9|c_state.S4    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.373      ;
; 0.225 ; GPIO:uGPIO|key_detect:sw10|c_state.S3   ; GPIO:uGPIO|key_detect:sw10|c_state.S4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.373      ;
; 0.225 ; GPIO:uGPIO|key_detect:sw17|c_state.S5   ; GPIO:uGPIO|key_detect:sw17|c_state.S6   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.373      ;
; 0.225 ; GPIO:uGPIO|key_detect:sw14|c_state.S3   ; GPIO:uGPIO|key_detect:sw14|c_state.S4   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.373      ;
; 0.225 ; GPIO:uGPIO|key_detect:sw3|c_state.S0    ; GPIO:uGPIO|key_detect:sw3|c_state.S1    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.373      ;
; 0.225 ; GPIO:uGPIO|key_detect:sw9|c_state.S0    ; GPIO:uGPIO|key_detect:sw9|c_state.S1    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.373      ;
; 0.225 ; GPIO:uGPIO|key_detect:sw17|c_state.S2   ; GPIO:uGPIO|key_detect:sw17|c_state.S3   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.373      ;
; 0.226 ; GPIO:uGPIO|key_detect:sw10|c_state.S11  ; GPIO:uGPIO|key_detect:sw10|c_state.S12  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.374      ;
; 0.226 ; GPIO:uGPIO|key_detect:sw5|c_state.S10   ; GPIO:uGPIO|key_detect:sw5|c_state.S11   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.045      ; 0.375      ;
; 0.226 ; GPIO:uGPIO|key_detect:sw13|c_state.S11  ; GPIO:uGPIO|key_detect:sw13|c_state.S12  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.374      ;
; 0.226 ; GPIO:uGPIO|key_detect:sw14|c_state.S11  ; GPIO:uGPIO|key_detect:sw14|c_state.S12  ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.044      ; 0.374      ;
; 0.226 ; GPIO:uGPIO|key_detect:sw6|c_state.S8    ; GPIO:uGPIO|key_detect:sw6|c_state.S9    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.373      ;
; 0.226 ; GPIO:uGPIO|key_detect:sw11|c_state.S8   ; GPIO:uGPIO|key_detect:sw11|c_state.S9   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.373      ;
; 0.226 ; GPIO:uGPIO|key_detect:sw2|c_state.S7    ; GPIO:uGPIO|key_detect:sw2|c_state.S8    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.373      ;
; 0.226 ; GPIO:uGPIO|key_detect:sw6|c_state.S7    ; GPIO:uGPIO|key_detect:sw6|c_state.S8    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.373      ;
; 0.226 ; GPIO:uGPIO|key_detect:sw11|c_state.S7   ; GPIO:uGPIO|key_detect:sw11|c_state.S8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.373      ;
; 0.226 ; GPIO:uGPIO|key_detect:sw0|c_state.S8    ; GPIO:uGPIO|key_detect:sw0|c_state.S9    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.373      ;
; 0.226 ; GPIO:uGPIO|key_detect:key1|c_state.S7   ; GPIO:uGPIO|key_detect:key1|c_state.S8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.373      ;
; 0.226 ; GPIO:uGPIO|key_detect:sw6|c_state.S6    ; GPIO:uGPIO|key_detect:sw6|c_state.S7    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.373      ;
; 0.226 ; GPIO:uGPIO|key_detect:sw0|c_state.S7    ; GPIO:uGPIO|key_detect:sw0|c_state.S8    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.373      ;
; 0.226 ; GPIO:uGPIO|key_detect:sw5|c_state.S4    ; GPIO:uGPIO|key_detect:sw5|c_state.S5    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.045      ; 0.375      ;
; 0.226 ; GPIO:uGPIO|key_detect:sw16|c_state.S7   ; GPIO:uGPIO|key_detect:sw16|c_state.S8   ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.373      ;
; 0.226 ; GPIO:uGPIO|key_detect:sw2|c_state.S3    ; GPIO:uGPIO|key_detect:sw2|c_state.S4    ; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.373      ;
+-------+-----------------------------------------+-----------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll0|altpll_component|pll|clk[1]'                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.562 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 0.710      ;
; 0.566 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][31] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][31] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 0.714      ;
; 0.586 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][30] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 0.734      ;
; 0.721 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][31] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][31] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 0.869      ;
; 0.733 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][29] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 0.881      ;
; 0.741 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][30] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 0.889      ;
; 0.757 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][29] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 0.905      ;
; 0.759 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][1]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][1]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.061      ; 0.924      ;
; 0.775 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][22] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][22] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 0.919      ;
; 0.792 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][21] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][21] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 0.936      ;
; 0.812 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][23] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][23] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 0.956      ;
; 0.829 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][20] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][20] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 0.973      ;
; 0.837 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][30] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][31] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 0.985      ;
; 0.868 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][0]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][0]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.061      ; 1.033      ;
; 0.880 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][19] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][19] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.039      ; 1.023      ;
; 0.888 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][29] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 1.036      ;
; 0.889 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][29] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][31] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 1.037      ;
; 0.901 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][18] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][19] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.039      ; 1.044      ;
; 0.911 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][29] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 1.059      ;
; 0.917 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][27] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][27] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.043      ; 1.064      ;
; 0.923 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][18] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][18] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 1.067      ;
; 0.924 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][27] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.049      ; 1.077      ;
; 0.925 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][21] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][22] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 1.069      ;
; 0.929 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][25] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][25] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.043      ; 1.076      ;
; 0.931 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][2]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 1.102      ;
; 0.939 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][20] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][22] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 1.083      ;
; 0.950 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][22] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][23] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 1.094      ;
; 0.952 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][20] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][21] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 1.096      ;
; 0.992 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][8]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][8]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 1.140      ;
; 0.992 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][30] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][31] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 1.140      ;
; 0.998 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][14] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][14] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 1.146      ;
; 1.000 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][3]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.169      ;
; 1.000 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][25] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.049      ; 1.153      ;
; 1.005 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][21] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][23] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 1.149      ;
; 1.006 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][12] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][12] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 1.154      ;
; 1.008 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][10] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][10] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 1.156      ;
; 1.010 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][18] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][20] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 1.154      ;
; 1.014 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][24] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.049      ; 1.167      ;
; 1.019 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][20] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][23] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 1.163      ;
; 1.025 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][14] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][19] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 1.167      ;
; 1.025 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][18] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][22] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 1.169      ;
; 1.038 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][18] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][21] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 1.182      ;
; 1.044 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][29] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][31] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 1.192      ;
; 1.047 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][14] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][15] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 1.195      ;
; 1.051 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][8]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 1.210      ;
; 1.061 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][10] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][12] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 1.209      ;
; 1.066 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][15] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][15] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.204      ;
; 1.071 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][16] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][19] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 1.213      ;
; 1.079 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][5]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.248      ;
; 1.079 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][27] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.049      ; 1.232      ;
; 1.080 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][27] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][31] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.049      ; 1.233      ;
; 1.080 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][12] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 1.239      ;
; 1.083 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][25] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][25] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.043      ; 1.230      ;
; 1.085 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][22] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 1.229      ;
; 1.089 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][24] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][25] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.043      ; 1.236      ;
; 1.090 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][13] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][13] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.047      ; 1.241      ;
; 1.093 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][23] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 1.237      ;
; 1.094 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][27] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.049      ; 1.247      ;
; 1.101 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][16] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][16] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 1.249      ;
; 1.105 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][18] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][23] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 1.249      ;
; 1.106 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][6]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.275      ;
; 1.116 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][8]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][12] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 1.264      ;
; 1.122 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][10] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.055      ; 1.281      ;
; 1.123 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][20] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][20] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 1.271      ;
; 1.125 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][0]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][0]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.043      ; 1.272      ;
; 1.125 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][21] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][21] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 1.273      ;
; 1.134 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][25] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][26] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.043      ; 1.281      ;
; 1.134 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][14] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][20] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.039      ; 1.277      ;
; 1.135 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][19] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][20] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 1.279      ;
; 1.137 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][27] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][28] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.043      ; 1.284      ;
; 1.139 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][18] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][18] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 1.287      ;
; 1.139 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][25] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][27] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.043      ; 1.286      ;
; 1.140 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][21] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 1.284      ;
; 1.142 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][0]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.033      ; 1.279      ;
; 1.142 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][14] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][18] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.039      ; 1.285      ;
; 1.148 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][24] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][26] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.043      ; 1.295      ;
; 1.149 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][14] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][22] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.039      ; 1.292      ;
; 1.150 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][4]  ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.065      ; 1.319      ;
; 1.150 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][19] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][22] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 1.294      ;
; 1.150 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][14] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][16] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 1.298      ;
; 1.153 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][24] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][27] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.043      ; 1.300      ;
; 1.154 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][20] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 1.298      ;
; 1.155 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][25] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.049      ; 1.308      ;
; 1.156 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][23] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][23] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 1.304      ;
; 1.156 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][25] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][31] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.049      ; 1.309      ;
; 1.158 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][8]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][10] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.044      ; 1.306      ;
; 1.160 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][22] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][25] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.298      ;
; 1.162 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][14] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][21] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.039      ; 1.305      ;
; 1.163 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][13] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][19] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.046      ; 1.313      ;
; 1.163 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][19] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][21] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 1.307      ;
; 1.165 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][10] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][19] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.038      ; 1.307      ;
; 1.168 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][23] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][25] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.306      ;
; 1.169 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][24] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][30] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.049      ; 1.322      ;
; 1.170 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][25] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.049      ; 1.323      ;
; 1.170 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][24] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][31] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.049      ; 1.323      ;
; 1.172 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][27] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][27] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.043      ; 1.319      ;
; 1.180 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][16] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][20] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.039      ; 1.323      ;
; 1.184 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][2]  ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][19] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.049      ; 1.337      ;
; 1.184 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][24] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][29] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.049      ; 1.337      ;
; 1.185 ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][13] ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][15] ; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0.000        ; 0.052      ; 1.341      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_27'                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+
; 49.397 ; 49.397       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[0]           ;
; 49.397 ; 49.397       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[1]           ;
; 49.397 ; 49.397       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|observablevcoout ;
; 49.441 ; 49.441       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27~input|o                           ;
; 49.446 ; 49.446       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|inclk[0]         ;
; 50.000 ; 50.000       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27~input|i                           ;
; 50.000 ; 50.000       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27~input|i                           ;
; 50.554 ; 50.554       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|inclk[0]         ;
; 50.559 ; 50.559       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27~input|o                           ;
; 50.602 ; 50.602       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[0]           ;
; 50.602 ; 50.602       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|clk[1]           ;
; 50.602 ; 50.602       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll0|altpll_component|pll|observablevcoout ;
; 96.000 ; 100.000      ; 4.000          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[0]'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 49.758 ; 49.988       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 49.758 ; 49.988       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a7~porta_address_reg0  ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a11~porta_address_reg0 ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a28~porta_address_reg0 ;
; 49.759 ; 49.989       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ;
; 49.760 ; 49.990       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 49.760 ; 49.990       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a7~porta_datain_reg0   ;
; 49.761 ; 49.991       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 49.761 ; 49.991       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 49.761 ; 49.991       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 49.761 ; 49.991       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 49.761 ; 49.991       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 49.761 ; 49.991       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 49.767 ; 49.997       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.767 ; 49.997       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 49.767 ; 49.997       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ;
; 49.767 ; 49.997       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a11~portb_address_reg0 ;
; 49.767 ; 49.997       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a11~portb_datain_reg0  ;
; 49.767 ; 49.997       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a11~portb_we_reg       ;
; 49.767 ; 49.997       ; 0.230          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 49.767 ; 49.997       ; 0.230          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 49.767 ; 49.997       ; 0.230          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a12~portb_we_reg       ;
; 49.767 ; 49.997       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~portb_address_reg0 ;
; 49.767 ; 49.997       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~portb_datain_reg0  ;
; 49.767 ; 49.997       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~portb_we_reg       ;
; 49.767 ; 49.997       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~portb_address_reg0 ;
; 49.767 ; 49.997       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~portb_datain_reg0  ;
; 49.767 ; 49.997       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~portb_we_reg       ;
; 49.767 ; 49.997       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a28~portb_address_reg0 ;
; 49.767 ; 49.997       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a28~portb_datain_reg0  ;
; 49.767 ; 49.997       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a28~portb_we_reg       ;
; 49.767 ; 49.997       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~portb_address_reg0  ;
; 49.767 ; 49.997       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~portb_datain_reg0   ;
; 49.767 ; 49.997       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~portb_we_reg        ;
; 49.767 ; 49.997       ; 0.230          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a7~portb_address_reg0  ;
; 49.767 ; 49.997       ; 0.230          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a7~portb_datain_reg0   ;
; 49.767 ; 49.997       ; 0.230          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a7~portb_we_reg        ;
; 49.768 ; 49.998       ; 0.230          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.768 ; 49.998       ; 0.230          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 49.768 ; 49.998       ; 0.230          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~portb_we_reg        ;
; 49.768 ; 49.998       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a12~portb_address_reg0 ;
; 49.768 ; 49.998       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a12~portb_datain_reg0  ;
; 49.768 ; 49.998       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a12~portb_we_reg       ;
; 49.768 ; 49.998       ; 0.230          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~portb_address_reg0 ;
; 49.768 ; 49.998       ; 0.230          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~portb_datain_reg0  ;
; 49.768 ; 49.998       ; 0.230          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~portb_we_reg       ;
; 49.768 ; 49.998       ; 0.230          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a28~portb_address_reg0 ;
; 49.768 ; 49.998       ; 0.230          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a28~portb_datain_reg0  ;
; 49.768 ; 49.998       ; 0.230          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a28~portb_we_reg       ;
; 49.768 ; 49.998       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a7~portb_address_reg0  ;
; 49.768 ; 49.998       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a7~portb_datain_reg0   ;
; 49.768 ; 49.998       ; 0.230          ; Low Pulse Width  ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a7~portb_we_reg        ;
; 49.769 ; 49.999       ; 0.230          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a11~portb_address_reg0 ;
; 49.769 ; 49.999       ; 0.230          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a11~portb_datain_reg0  ;
; 49.769 ; 49.999       ; 0.230          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a11~portb_we_reg       ;
; 49.769 ; 49.999       ; 0.230          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~portb_address_reg0 ;
; 49.769 ; 49.999       ; 0.230          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~portb_datain_reg0  ;
; 49.769 ; 49.999       ; 0.230          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~portb_we_reg       ;
; 49.769 ; 49.999       ; 0.230          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~portb_address_reg0  ;
; 49.769 ; 49.999       ; 0.230          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~portb_datain_reg0   ;
; 49.769 ; 49.999       ; 0.230          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~portb_we_reg        ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; reset_ff                                                                                                                         ;
; 49.777 ; 50.007       ; 0.230          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a11~porta_address_reg0 ;
; 49.777 ; 50.007       ; 0.230          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 49.777 ; 50.007       ; 0.230          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_address_reg0 ;
; 49.777 ; 50.007       ; 0.230          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 49.777 ; 50.007       ; 0.230          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_address_reg0  ;
; 49.777 ; 50.007       ; 0.230          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 49.778 ; 50.008       ; 0.230          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~porta_address_reg0  ;
; 49.778 ; 50.008       ; 0.230          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 49.778 ; 50.008       ; 0.230          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_address_reg0 ;
; 49.778 ; 50.008       ; 0.230          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 49.778 ; 50.008       ; 0.230          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a28~porta_address_reg0 ;
; 49.778 ; 50.008       ; 0.230          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|HEX1_R[6]                                                                                                             ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|LEDG_R[0]                                                                                                             ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|LEDG_R[1]                                                                                                             ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|LEDG_R[2]                                                                                                             ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|LEDG_R[3]                                                                                                             ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|LEDG_R[4]                                                                                                             ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|LEDG_R[5]                                                                                                             ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|LEDG_R[6]                                                                                                             ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|LEDG_R[7]                                                                                                             ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; GPIO:uGPIO|LEDG_R[8]                                                                                                             ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; TimerCounter:Timer|CompareR[18]                                                                                                  ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; TimerCounter:Timer|CompareR[19]                                                                                                  ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; TimerCounter:Timer|CompareR[1]                                                                                                   ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; TimerCounter:Timer|CompareR[2]                                                                                                   ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; TimerCounter:Timer|CompareR[3]                                                                                                   ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; TimerCounter:Timer|CompareR[4]                                                                                                   ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; TimerCounter:Timer|CompareR[5]                                                                                                   ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; TimerCounter:Timer|CompareR[6]                                                                                                   ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; TimerCounter:Timer|CompareR[7]                                                                                                   ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; TimerCounter:Timer|CompareR[8]                                                                                                   ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Fall       ; TimerCounter:Timer|CompareR[9]                                                                                                   ;
; 49.779 ; 50.009       ; 0.230          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a12~porta_address_reg0 ;
; 49.779 ; 50.009       ; 0.230          ; High Pulse Width ; pll0|altpll_component|pll|clk[0] ; Rise       ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_s9d2:auto_generated|ram_block1a12~porta_datain_reg0  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|pll|clk[1]'                                                                                                  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------+
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[10]         ;
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[12]         ;
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[14]         ;
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[15]         ;
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[1]          ;
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[22]         ;
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[0]          ;
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[10]         ;
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[12]         ;
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[14]         ;
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[15]         ;
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[1]          ;
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[22]         ;
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[2]          ;
; 49.774 ; 49.990       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[8]          ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[11]         ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[13]         ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[16]         ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[17]         ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[18]         ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[19]         ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[23]         ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[24]         ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[25]         ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[28]         ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[29]         ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[31]         ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[4]          ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[5]          ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[11]         ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[13]         ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[16]         ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[17]         ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[18]         ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[19]         ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[23]         ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[24]         ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[25]         ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[28]         ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[29]         ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[31]         ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[4]          ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[5]          ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[7]          ;
; 49.775 ; 49.991       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[9]          ;
; 49.776 ; 49.992       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[0]          ;
; 49.776 ; 49.992       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[20]         ;
; 49.776 ; 49.992       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[21]         ;
; 49.776 ; 49.992       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[26]         ;
; 49.776 ; 49.992       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[27]         ;
; 49.776 ; 49.992       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[2]          ;
; 49.776 ; 49.992       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[30]         ;
; 49.776 ; 49.992       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[3]          ;
; 49.776 ; 49.992       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[6]          ;
; 49.776 ; 49.992       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[7]          ;
; 49.776 ; 49.992       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[8]          ;
; 49.776 ; 49.992       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data1[9]          ;
; 49.776 ; 49.992       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[20]         ;
; 49.776 ; 49.992       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[21]         ;
; 49.776 ; 49.992       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[26]         ;
; 49.776 ; 49.992       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[27]         ;
; 49.776 ; 49.992       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[30]         ;
; 49.776 ; 49.992       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[3]          ;
; 49.776 ; 49.992       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Rise       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|data2[6]          ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[0][0]   ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[0][14]  ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[0][30]  ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[11][2]  ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[12][19] ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[12][7]  ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][3]  ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][4]  ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][5]  ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][6]  ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[14][7]  ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][28] ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][3]  ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][4]  ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][5]  ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][6]  ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[15][7]  ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[1][0]   ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[1][12]  ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[1][21]  ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[1][24]  ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[1][28]  ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[1][3]   ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[1][5]   ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[3][10]  ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[3][11]  ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[3][12]  ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[3][13]  ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[3][21]  ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[3][8]   ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[8][0]   ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[8][10]  ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[8][11]  ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[8][13]  ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[8][14]  ;
; 49.779 ; 49.995       ; 0.216          ; High Pulse Width ; pll0|altpll_component|pll|clk[1] ; Fall       ; ARMProcessor:arm_cpu|RegisterFile:_RegisterFile|registers[8][30]  ;
+--------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; KEY[*]    ; CLOCK_27   ; 2.941 ; 3.580 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_27   ; 2.941 ; 3.580 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; KEY[*]    ; CLOCK_27   ; 3.157 ; 3.829 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; CLOCK_27   ; 3.157 ; 3.829 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; CLOCK_27   ; 2.888 ; 3.531 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; CLOCK_27   ; 2.954 ; 3.636 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; CLOCK_27   ; 3.481 ; 4.258 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_27   ; 3.165 ; 3.900 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_27   ; 3.163 ; 3.881 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_27   ; 3.342 ; 4.105 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_27   ; 3.355 ; 4.123 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_27   ; 3.299 ; 4.055 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_27   ; 3.263 ; 4.035 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_27   ; 3.291 ; 4.026 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_27   ; 3.368 ; 4.122 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; CLOCK_27   ; 3.309 ; 4.045 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; CLOCK_27   ; 3.221 ; 3.952 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; CLOCK_27   ; 3.481 ; 4.258 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; CLOCK_27   ; 3.363 ; 4.142 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; CLOCK_27   ; 3.213 ; 3.954 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; CLOCK_27   ; 3.148 ; 3.877 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; CLOCK_27   ; 3.283 ; 4.022 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; CLOCK_27   ; 3.388 ; 4.151 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; CLOCK_27   ; 3.330 ; 4.081 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; CLOCK_27   ; 3.182 ; 3.915 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; UART_RXD  ; CLOCK_27   ; 3.799 ; 4.794 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; KEY[*]    ; CLOCK_27   ; -2.508 ; -3.138 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_27   ; -2.508 ; -3.138 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; KEY[*]    ; CLOCK_27   ; -2.431 ; -3.071 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; CLOCK_27   ; -2.539 ; -3.199 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; CLOCK_27   ; -2.431 ; -3.071 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; CLOCK_27   ; -2.494 ; -3.173 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; CLOCK_27   ; -2.685 ; -3.393 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_27   ; -2.698 ; -3.411 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_27   ; -2.705 ; -3.403 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_27   ; -2.769 ; -3.484 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_27   ; -2.765 ; -3.489 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_27   ; -2.710 ; -3.423 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_27   ; -2.692 ; -3.418 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_27   ; -2.727 ; -3.412 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_27   ; -2.844 ; -3.573 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; CLOCK_27   ; -2.847 ; -3.565 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; CLOCK_27   ; -2.764 ; -3.475 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; CLOCK_27   ; -2.895 ; -3.619 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; CLOCK_27   ; -2.894 ; -3.649 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; CLOCK_27   ; -2.749 ; -3.468 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; CLOCK_27   ; -2.685 ; -3.393 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; CLOCK_27   ; -2.810 ; -3.526 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; CLOCK_27   ; -2.925 ; -3.665 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; CLOCK_27   ; -2.758 ; -3.462 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; CLOCK_27   ; -2.722 ; -3.434 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; UART_RXD  ; CLOCK_27   ; -2.748 ; -3.666 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; CLOCK_27   ; 4.348 ; 4.663 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; CLOCK_27   ; 3.311 ; 3.524 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; CLOCK_27   ; 4.055 ; 4.343 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; CLOCK_27   ; 2.737 ; 2.923 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; CLOCK_27   ; 2.789 ; 2.959 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; CLOCK_27   ; 2.546 ; 2.715 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; CLOCK_27   ; 4.348 ; 4.663 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; CLOCK_27   ; 3.802 ; 4.084 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; CLOCK_27   ; 4.787 ; 5.206 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; CLOCK_27   ; 2.430 ; 2.573 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; CLOCK_27   ; 3.501 ; 3.755 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; CLOCK_27   ; 2.769 ; 2.985 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; CLOCK_27   ; 3.147 ; 3.375 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; CLOCK_27   ; 3.319 ; 3.561 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; CLOCK_27   ; 4.787 ; 5.206 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; CLOCK_27   ; 4.167 ; 4.478 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; CLOCK_27   ; 3.971 ; 4.286 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; CLOCK_27   ; 3.531 ; 3.793 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; CLOCK_27   ; 3.494 ; 3.760 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; CLOCK_27   ; 3.971 ; 4.286 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; CLOCK_27   ; 3.845 ; 4.121 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; CLOCK_27   ; 3.841 ; 4.144 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; CLOCK_27   ; 2.773 ; 2.987 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; CLOCK_27   ; 3.583 ; 3.869 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; CLOCK_27   ; 4.676 ; 4.918 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; CLOCK_27   ; 3.385 ; 3.642 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; CLOCK_27   ; 3.045 ; 3.247 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; CLOCK_27   ; 4.319 ; 4.207 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; CLOCK_27   ; 4.519 ; 4.789 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; CLOCK_27   ; 4.559 ; 4.889 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; CLOCK_27   ; 3.328 ; 3.535 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; CLOCK_27   ; 4.676 ; 4.918 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; CLOCK_27   ; 4.337 ; 4.587 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; CLOCK_27   ; 4.337 ; 4.587 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; CLOCK_27   ; 3.140 ; 3.310 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; CLOCK_27   ; 3.914 ; 4.098 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; CLOCK_27   ; 3.828 ; 4.046 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; CLOCK_27   ; 3.981 ; 4.223 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; CLOCK_27   ; 3.922 ; 4.130 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; CLOCK_27   ; 3.796 ; 4.032 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; CLOCK_27   ; 5.774 ; 5.780 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; CLOCK_27   ; 3.979 ; 4.185 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; CLOCK_27   ; 5.774 ; 5.780 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; CLOCK_27   ; 4.548 ; 4.870 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; CLOCK_27   ; 3.695 ; 3.871 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; CLOCK_27   ; 3.723 ; 3.914 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; CLOCK_27   ; 3.902 ; 4.093 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; CLOCK_27   ; 3.801 ; 3.989 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; CLOCK_27   ; 4.937 ; 4.933 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; CLOCK_27   ; 4.126 ; 4.358 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; CLOCK_27   ; 2.776 ; 2.921 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; CLOCK_27   ; 3.877 ; 4.067 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; CLOCK_27   ; 2.946 ; 3.121 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; CLOCK_27   ; 3.022 ; 3.160 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; CLOCK_27   ; 4.937 ; 4.933 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; CLOCK_27   ; 2.617 ; 2.712 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; CLOCK_27   ; 4.160 ; 4.418 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; CLOCK_27   ; 2.744 ; 2.844 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; CLOCK_27   ; 3.911 ; 4.113 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; CLOCK_27   ; 3.120 ; 3.297 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; CLOCK_27   ; 3.090 ; 3.263 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; CLOCK_27   ; 3.876 ; 4.126 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; CLOCK_27   ; 3.779 ; 3.980 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; CLOCK_27   ; 4.160 ; 4.418 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; CLOCK_27   ; 3.244 ; 3.493 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; CLOCK_27   ; 2.816 ; 3.014 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; CLOCK_27   ; 2.712 ; 2.909 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; CLOCK_27   ; 2.738 ; 2.956 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; CLOCK_27   ; 3.244 ; 3.493 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; CLOCK_27   ; 2.346 ; 2.472 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; CLOCK_27   ; 2.972 ; 3.146 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; CLOCK_27   ; 2.957 ; 3.126 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; CLOCK_27   ; 2.938 ; 3.109 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; CLOCK_27   ; 3.167 ; 3.370 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; CLOCK_27   ; 4.396 ; 4.731 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_27   ; 3.321 ; 3.566 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_27   ; 2.702 ; 2.901 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_27   ; 3.572 ; 3.812 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_27   ; 3.926 ; 4.221 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; CLOCK_27   ; 3.372 ; 3.618 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; CLOCK_27   ; 3.524 ; 3.809 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; CLOCK_27   ; 2.515 ; 2.665 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; CLOCK_27   ; 3.022 ; 3.219 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; CLOCK_27   ; 3.294 ; 3.511 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; CLOCK_27   ; 4.396 ; 4.731 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; CLOCK_27   ; 3.501 ; 3.767 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; CLOCK_27   ; 2.939 ; 3.119 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; CLOCK_27   ; 3.034 ; 3.219 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; CLOCK_27   ; 2.913 ; 3.080 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; CLOCK_27   ; 2.693 ; 2.881 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; CLOCK_27   ; 3.811 ; 4.025 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; CLOCK_27   ; 2.856 ; 3.009 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; CLOCK_27   ; 3.108 ; 3.316 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; UART_TXD  ; CLOCK_27   ; 5.609 ; 5.709 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; CLOCK_27   ; 2.205 ; 2.368 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; CLOCK_27   ; 2.938 ; 3.143 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; CLOCK_27   ; 3.689 ; 3.969 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; CLOCK_27   ; 2.387 ; 2.566 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; CLOCK_27   ; 2.439 ; 2.601 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; CLOCK_27   ; 2.205 ; 2.368 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; CLOCK_27   ; 3.972 ; 4.277 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; CLOCK_27   ; 3.411 ; 3.681 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; CLOCK_27   ; 2.094 ; 2.231 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; CLOCK_27   ; 2.094 ; 2.231 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; CLOCK_27   ; 3.124 ; 3.369 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; CLOCK_27   ; 2.421 ; 2.630 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; CLOCK_27   ; 2.785 ; 3.004 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; CLOCK_27   ; 2.949 ; 3.183 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; CLOCK_27   ; 4.393 ; 4.799 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; CLOCK_27   ; 3.798 ; 4.100 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; CLOCK_27   ; 2.425 ; 2.632 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; CLOCK_27   ; 3.152 ; 3.405 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; CLOCK_27   ; 3.117 ; 3.374 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; CLOCK_27   ; 3.575 ; 3.879 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; CLOCK_27   ; 3.454 ; 3.720 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; CLOCK_27   ; 3.450 ; 3.742 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; CLOCK_27   ; 2.425 ; 2.632 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; CLOCK_27   ; 3.202 ; 3.478 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; CLOCK_27   ; 2.684 ; 2.879 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; CLOCK_27   ; 3.013 ; 3.260 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; CLOCK_27   ; 2.684 ; 2.879 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; CLOCK_27   ; 3.970 ; 3.851 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; CLOCK_27   ; 4.100 ; 4.358 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; CLOCK_27   ; 4.139 ; 4.453 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; CLOCK_27   ; 2.957 ; 3.154 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; CLOCK_27   ; 4.251 ; 4.482 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; CLOCK_27   ; 2.777 ; 2.938 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; CLOCK_27   ; 3.925 ; 4.163 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; CLOCK_27   ; 2.777 ; 2.938 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; CLOCK_27   ; 3.519 ; 3.694 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; CLOCK_27   ; 3.437 ; 3.644 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; CLOCK_27   ; 3.584 ; 3.814 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; CLOCK_27   ; 3.527 ; 3.725 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; CLOCK_27   ; 3.406 ; 3.631 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; CLOCK_27   ; 3.309 ; 3.476 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; CLOCK_27   ; 3.582 ; 3.778 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; CLOCK_27   ; 5.366 ; 5.360 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; CLOCK_27   ; 4.128 ; 4.436 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; CLOCK_27   ; 3.309 ; 3.476 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; CLOCK_27   ; 3.336 ; 3.517 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; CLOCK_27   ; 3.508 ; 3.689 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; CLOCK_27   ; 3.412 ; 3.589 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; CLOCK_27   ; 2.274 ; 2.364 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; CLOCK_27   ; 3.724 ; 3.944 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; CLOCK_27   ; 2.427 ; 2.564 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; CLOCK_27   ; 3.484 ; 3.664 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; CLOCK_27   ; 2.591 ; 2.756 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; CLOCK_27   ; 2.663 ; 2.794 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; CLOCK_27   ; 4.563 ; 4.547 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; CLOCK_27   ; 2.274 ; 2.364 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; CLOCK_27   ; 2.397 ; 2.490 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; CLOCK_27   ; 2.397 ; 2.490 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; CLOCK_27   ; 3.516 ; 3.709 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; CLOCK_27   ; 2.758 ; 2.925 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; CLOCK_27   ; 2.729 ; 2.893 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; CLOCK_27   ; 3.483 ; 3.721 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; CLOCK_27   ; 3.390 ; 3.581 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; CLOCK_27   ; 3.756 ; 4.001 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; CLOCK_27   ; 2.012 ; 2.133 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; CLOCK_27   ; 2.463 ; 2.653 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; CLOCK_27   ; 2.364 ; 2.553 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; CLOCK_27   ; 2.389 ; 2.598 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; CLOCK_27   ; 2.874 ; 3.113 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; CLOCK_27   ; 2.012 ; 2.133 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; CLOCK_27   ; 2.613 ; 2.781 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; CLOCK_27   ; 2.598 ; 2.762 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; CLOCK_27   ; 2.580 ; 2.745 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; CLOCK_27   ; 2.800 ; 2.996 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; CLOCK_27   ; 2.174 ; 2.318 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_27   ; 2.948 ; 3.183 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_27   ; 2.353 ; 2.545 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_27   ; 3.189 ; 3.419 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_27   ; 3.529 ; 3.813 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; CLOCK_27   ; 2.996 ; 3.233 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; CLOCK_27   ; 3.143 ; 3.416 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; CLOCK_27   ; 2.174 ; 2.318 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; CLOCK_27   ; 2.660 ; 2.851 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; CLOCK_27   ; 2.922 ; 3.131 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; CLOCK_27   ; 4.017 ; 4.342 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; CLOCK_27   ; 3.121 ; 3.377 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; CLOCK_27   ; 2.582 ; 2.755 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; CLOCK_27   ; 2.673 ; 2.852 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; CLOCK_27   ; 2.557 ; 2.718 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; CLOCK_27   ; 2.346 ; 2.527 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; CLOCK_27   ; 3.456 ; 3.665 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; CLOCK_27   ; 2.502 ; 2.649 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; CLOCK_27   ; 2.744 ; 2.945 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; UART_TXD  ; CLOCK_27   ; 5.208 ; 5.293 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                           ;
+-----------------------------------+--------+-------+----------+---------+---------------------+
; Clock                             ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                  ; 11.048 ; 0.158 ; N/A      ; N/A     ; 49.397              ;
;  CLOCK_27                         ; N/A    ; N/A   ; N/A      ; N/A     ; 49.397              ;
;  pll0|altpll_component|pll|clk[0] ; 11.048 ; 0.158 ; N/A      ; N/A     ; 49.701              ;
;  pll0|altpll_component|pll|clk[1] ; 11.049 ; 0.562 ; N/A      ; N/A     ; 49.699              ;
; Design-wide TNS                   ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_27                         ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll0|altpll_component|pll|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll0|altpll_component|pll|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; KEY[*]    ; CLOCK_27   ; 5.486 ; 5.876 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_27   ; 5.486 ; 5.876 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; KEY[*]    ; CLOCK_27   ; 5.912 ; 6.313 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; CLOCK_27   ; 5.912 ; 6.313 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; CLOCK_27   ; 5.376 ; 5.787 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; CLOCK_27   ; 5.553 ; 5.964 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; CLOCK_27   ; 6.552 ; 7.089 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_27   ; 5.957 ; 6.421 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_27   ; 5.960 ; 6.427 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_27   ; 6.286 ; 6.837 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_27   ; 6.319 ; 6.858 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_27   ; 6.254 ; 6.742 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_27   ; 6.207 ; 6.714 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_27   ; 6.192 ; 6.680 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_27   ; 6.310 ; 6.821 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; CLOCK_27   ; 6.246 ; 6.732 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; CLOCK_27   ; 6.026 ; 6.499 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; CLOCK_27   ; 6.552 ; 7.089 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; CLOCK_27   ; 6.358 ; 6.852 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; CLOCK_27   ; 6.027 ; 6.509 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; CLOCK_27   ; 5.930 ; 6.396 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; CLOCK_27   ; 6.124 ; 6.598 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; CLOCK_27   ; 6.407 ; 6.913 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; CLOCK_27   ; 6.230 ; 6.771 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; CLOCK_27   ; 6.009 ; 6.427 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; UART_RXD  ; CLOCK_27   ; 7.378 ; 8.064 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+------------------------------------------------------------------------------------------+
; Hold Times                                                                               ;
+-----------+------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+--------+------------+----------------------------------+
; KEY[*]    ; CLOCK_27   ; -2.508 ; -3.138 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[0]   ; CLOCK_27   ; -2.508 ; -3.138 ; Rise       ; pll0|altpll_component|pll|clk[0] ;
; KEY[*]    ; CLOCK_27   ; -2.431 ; -3.071 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[1]   ; CLOCK_27   ; -2.539 ; -3.199 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[2]   ; CLOCK_27   ; -2.431 ; -3.071 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  KEY[3]   ; CLOCK_27   ; -2.494 ; -3.173 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; SW[*]     ; CLOCK_27   ; -2.685 ; -3.393 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[0]    ; CLOCK_27   ; -2.698 ; -3.411 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[1]    ; CLOCK_27   ; -2.705 ; -3.403 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[2]    ; CLOCK_27   ; -2.769 ; -3.484 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[3]    ; CLOCK_27   ; -2.765 ; -3.489 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[4]    ; CLOCK_27   ; -2.710 ; -3.423 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[5]    ; CLOCK_27   ; -2.692 ; -3.418 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[6]    ; CLOCK_27   ; -2.727 ; -3.412 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[7]    ; CLOCK_27   ; -2.844 ; -3.573 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[8]    ; CLOCK_27   ; -2.847 ; -3.565 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[9]    ; CLOCK_27   ; -2.764 ; -3.475 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[10]   ; CLOCK_27   ; -2.895 ; -3.619 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[11]   ; CLOCK_27   ; -2.894 ; -3.649 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[12]   ; CLOCK_27   ; -2.749 ; -3.468 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[13]   ; CLOCK_27   ; -2.685 ; -3.393 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[14]   ; CLOCK_27   ; -2.810 ; -3.526 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[15]   ; CLOCK_27   ; -2.925 ; -3.665 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[16]   ; CLOCK_27   ; -2.758 ; -3.462 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  SW[17]   ; CLOCK_27   ; -2.722 ; -3.434 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; UART_RXD  ; CLOCK_27   ; -2.748 ; -3.666 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                   ;
+-----------+------------+--------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+--------+-------+------------+----------------------------------+
; HEX0[*]   ; CLOCK_27   ; 8.094  ; 8.232 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; CLOCK_27   ; 6.536  ; 6.481 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; CLOCK_27   ; 7.510  ; 7.632 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; CLOCK_27   ; 5.466  ; 5.502 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; CLOCK_27   ; 5.531  ; 5.530 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; CLOCK_27   ; 4.972  ; 5.102 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; CLOCK_27   ; 8.094  ; 8.232 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; CLOCK_27   ; 7.574  ; 7.479 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; CLOCK_27   ; 8.922  ; 9.191 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; CLOCK_27   ; 4.809  ; 4.836 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; CLOCK_27   ; 7.050  ; 6.886 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; CLOCK_27   ; 5.412  ; 5.511 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; CLOCK_27   ; 6.274  ; 6.206 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; CLOCK_27   ; 6.463  ; 6.519 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; CLOCK_27   ; 8.922  ; 9.191 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; CLOCK_27   ; 7.819  ; 7.969 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; CLOCK_27   ; 7.876  ; 7.833 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; CLOCK_27   ; 6.837  ; 6.937 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; CLOCK_27   ; 6.791  ; 6.879 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; CLOCK_27   ; 7.876  ; 7.833 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; CLOCK_27   ; 7.514  ; 7.501 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; CLOCK_27   ; 7.587  ; 7.520 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; CLOCK_27   ; 5.386  ; 5.527 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; CLOCK_27   ; 7.106  ; 7.059 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; CLOCK_27   ; 8.959  ; 8.849 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; CLOCK_27   ; 6.666  ; 6.670 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; CLOCK_27   ; 6.030  ; 6.037 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; CLOCK_27   ; 7.389  ; 7.068 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; CLOCK_27   ; 8.684  ; 8.560 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; CLOCK_27   ; 8.750  ; 8.699 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; CLOCK_27   ; 6.328  ; 6.391 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; CLOCK_27   ; 8.959  ; 8.849 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; CLOCK_27   ; 8.320  ; 8.249 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; CLOCK_27   ; 8.320  ; 8.249 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; CLOCK_27   ; 5.962  ; 5.998 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; CLOCK_27   ; 7.255  ; 7.298 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; CLOCK_27   ; 7.203  ; 7.203 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; CLOCK_27   ; 7.620  ; 7.575 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; CLOCK_27   ; 7.499  ; 7.415 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; CLOCK_27   ; 7.226  ; 7.056 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; CLOCK_27   ; 10.221 ; 9.817 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; CLOCK_27   ; 7.622  ; 7.497 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; CLOCK_27   ; 10.221 ; 9.817 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; CLOCK_27   ; 8.671  ; 8.698 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; CLOCK_27   ; 6.986  ; 6.972 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; CLOCK_27   ; 7.052  ; 7.038 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; CLOCK_27   ; 7.454  ; 7.372 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; CLOCK_27   ; 7.228  ; 7.205 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; CLOCK_27   ; 8.660  ; 8.371 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; CLOCK_27   ; 7.923  ; 7.784 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; CLOCK_27   ; 5.311  ; 5.335 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; CLOCK_27   ; 7.388  ; 7.292 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; CLOCK_27   ; 5.697  ; 5.668 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; CLOCK_27   ; 5.774  ; 5.728 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; CLOCK_27   ; 8.660  ; 8.371 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; CLOCK_27   ; 4.942  ; 4.954 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; CLOCK_27   ; 8.031  ; 7.910 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; CLOCK_27   ; 5.204  ; 5.173 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; CLOCK_27   ; 7.474  ; 7.408 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; CLOCK_27   ; 6.041  ; 5.991 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; CLOCK_27   ; 5.928  ; 5.956 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; CLOCK_27   ; 7.446  ; 7.214 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; CLOCK_27   ; 7.202  ; 7.138 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; CLOCK_27   ; 8.031  ; 7.910 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; CLOCK_27   ; 6.424  ; 6.490 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; CLOCK_27   ; 5.561  ; 5.615 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; CLOCK_27   ; 5.359  ; 5.464 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; CLOCK_27   ; 5.392  ; 5.514 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; CLOCK_27   ; 6.424  ; 6.490 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; CLOCK_27   ; 4.616  ; 4.653 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; CLOCK_27   ; 5.789  ; 5.829 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; CLOCK_27   ; 5.761  ; 5.791 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; CLOCK_27   ; 5.730  ; 5.738 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; CLOCK_27   ; 6.248  ; 6.239 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; CLOCK_27   ; 8.331  ; 8.421 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_27   ; 6.565  ; 6.434 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_27   ; 5.313  ; 5.361 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_27   ; 6.998  ; 6.995 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_27   ; 7.777  ; 7.711 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; CLOCK_27   ; 6.672  ; 6.650 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; CLOCK_27   ; 6.918  ; 7.028 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; CLOCK_27   ; 5.026  ; 5.030 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; CLOCK_27   ; 5.973  ; 5.975 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; CLOCK_27   ; 6.507  ; 6.454 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; CLOCK_27   ; 8.331  ; 8.421 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; CLOCK_27   ; 6.938  ; 6.889 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; CLOCK_27   ; 5.813  ; 5.820 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; CLOCK_27   ; 5.978  ; 5.973 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; CLOCK_27   ; 5.714  ; 5.723 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; CLOCK_27   ; 5.331  ; 5.400 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; CLOCK_27   ; 7.018  ; 7.119 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; CLOCK_27   ; 5.609  ; 5.603 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; CLOCK_27   ; 6.138  ; 6.145 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; UART_TXD  ; CLOCK_27   ; 9.983  ; 9.475 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+--------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+------------+-------+-------+------------+----------------------------------+
; HEX0[*]   ; CLOCK_27   ; 2.205 ; 2.368 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; CLOCK_27   ; 2.938 ; 3.143 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; CLOCK_27   ; 3.689 ; 3.969 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; CLOCK_27   ; 2.387 ; 2.566 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; CLOCK_27   ; 2.439 ; 2.601 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; CLOCK_27   ; 2.205 ; 2.368 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; CLOCK_27   ; 3.972 ; 4.277 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; CLOCK_27   ; 3.411 ; 3.681 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX1[*]   ; CLOCK_27   ; 2.094 ; 2.231 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; CLOCK_27   ; 2.094 ; 2.231 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; CLOCK_27   ; 3.124 ; 3.369 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; CLOCK_27   ; 2.421 ; 2.630 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; CLOCK_27   ; 2.785 ; 3.004 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; CLOCK_27   ; 2.949 ; 3.183 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; CLOCK_27   ; 4.393 ; 4.799 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; CLOCK_27   ; 3.798 ; 4.100 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX2[*]   ; CLOCK_27   ; 2.425 ; 2.632 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; CLOCK_27   ; 3.152 ; 3.405 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; CLOCK_27   ; 3.117 ; 3.374 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; CLOCK_27   ; 3.575 ; 3.879 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; CLOCK_27   ; 3.454 ; 3.720 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; CLOCK_27   ; 3.450 ; 3.742 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; CLOCK_27   ; 2.425 ; 2.632 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; CLOCK_27   ; 3.202 ; 3.478 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX3[*]   ; CLOCK_27   ; 2.684 ; 2.879 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; CLOCK_27   ; 3.013 ; 3.260 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; CLOCK_27   ; 2.684 ; 2.879 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; CLOCK_27   ; 3.970 ; 3.851 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; CLOCK_27   ; 4.100 ; 4.358 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; CLOCK_27   ; 4.139 ; 4.453 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; CLOCK_27   ; 2.957 ; 3.154 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; CLOCK_27   ; 4.251 ; 4.482 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX4[*]   ; CLOCK_27   ; 2.777 ; 2.938 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[0]  ; CLOCK_27   ; 3.925 ; 4.163 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[1]  ; CLOCK_27   ; 2.777 ; 2.938 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[2]  ; CLOCK_27   ; 3.519 ; 3.694 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[3]  ; CLOCK_27   ; 3.437 ; 3.644 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[4]  ; CLOCK_27   ; 3.584 ; 3.814 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[5]  ; CLOCK_27   ; 3.527 ; 3.725 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX4[6]  ; CLOCK_27   ; 3.406 ; 3.631 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX5[*]   ; CLOCK_27   ; 3.309 ; 3.476 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[0]  ; CLOCK_27   ; 3.582 ; 3.778 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[1]  ; CLOCK_27   ; 5.366 ; 5.360 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[2]  ; CLOCK_27   ; 4.128 ; 4.436 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[3]  ; CLOCK_27   ; 3.309 ; 3.476 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[4]  ; CLOCK_27   ; 3.336 ; 3.517 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[5]  ; CLOCK_27   ; 3.508 ; 3.689 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX5[6]  ; CLOCK_27   ; 3.412 ; 3.589 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX6[*]   ; CLOCK_27   ; 2.274 ; 2.364 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[0]  ; CLOCK_27   ; 3.724 ; 3.944 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[1]  ; CLOCK_27   ; 2.427 ; 2.564 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[2]  ; CLOCK_27   ; 3.484 ; 3.664 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[3]  ; CLOCK_27   ; 2.591 ; 2.756 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[4]  ; CLOCK_27   ; 2.663 ; 2.794 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[5]  ; CLOCK_27   ; 4.563 ; 4.547 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX6[6]  ; CLOCK_27   ; 2.274 ; 2.364 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; HEX7[*]   ; CLOCK_27   ; 2.397 ; 2.490 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[0]  ; CLOCK_27   ; 2.397 ; 2.490 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[1]  ; CLOCK_27   ; 3.516 ; 3.709 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[2]  ; CLOCK_27   ; 2.758 ; 2.925 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[3]  ; CLOCK_27   ; 2.729 ; 2.893 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[4]  ; CLOCK_27   ; 3.483 ; 3.721 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[5]  ; CLOCK_27   ; 3.390 ; 3.581 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  HEX7[6]  ; CLOCK_27   ; 3.756 ; 4.001 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; LEDG[*]   ; CLOCK_27   ; 2.012 ; 2.133 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; CLOCK_27   ; 2.463 ; 2.653 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; CLOCK_27   ; 2.364 ; 2.553 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; CLOCK_27   ; 2.389 ; 2.598 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; CLOCK_27   ; 2.874 ; 3.113 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; CLOCK_27   ; 2.012 ; 2.133 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; CLOCK_27   ; 2.613 ; 2.781 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; CLOCK_27   ; 2.598 ; 2.762 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; CLOCK_27   ; 2.580 ; 2.745 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDG[8]  ; CLOCK_27   ; 2.800 ; 2.996 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; LEDR[*]   ; CLOCK_27   ; 2.174 ; 2.318 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_27   ; 2.948 ; 3.183 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_27   ; 2.353 ; 2.545 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_27   ; 3.189 ; 3.419 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_27   ; 3.529 ; 3.813 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; CLOCK_27   ; 2.996 ; 3.233 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; CLOCK_27   ; 3.143 ; 3.416 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; CLOCK_27   ; 2.174 ; 2.318 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; CLOCK_27   ; 2.660 ; 2.851 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; CLOCK_27   ; 2.922 ; 3.131 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; CLOCK_27   ; 4.017 ; 4.342 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[10] ; CLOCK_27   ; 3.121 ; 3.377 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[11] ; CLOCK_27   ; 2.582 ; 2.755 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[12] ; CLOCK_27   ; 2.673 ; 2.852 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[13] ; CLOCK_27   ; 2.557 ; 2.718 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[14] ; CLOCK_27   ; 2.346 ; 2.527 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[15] ; CLOCK_27   ; 3.456 ; 3.665 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[16] ; CLOCK_27   ; 2.502 ; 2.649 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
;  LEDR[17] ; CLOCK_27   ; 2.744 ; 2.945 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
; UART_TXD  ; CLOCK_27   ; 5.208 ; 5.293 ; Fall       ; pll0|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; UART_TXD      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX0[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDG[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.48e-006 V                  ; 3.08 V              ; -0.00596 V          ; 0.139 V                              ; 0.262 V                              ; 5.55e-009 s                 ; 4.37e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.48e-006 V                 ; 3.08 V             ; -0.00596 V         ; 0.139 V                             ; 0.262 V                             ; 5.55e-009 s                ; 4.37e-009 s                ; Yes                       ; Yes                       ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.48e-006 V                  ; 3.11 V              ; -0.0647 V           ; 0.227 V                              ; 0.173 V                              ; 6.85e-010 s                 ; 6.3e-010 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.48e-006 V                 ; 3.11 V             ; -0.0647 V          ; 0.227 V                             ; 0.173 V                             ; 6.85e-010 s                ; 6.3e-010 s                 ; Yes                       ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.48e-006 V                  ; 3.11 V              ; -0.0647 V           ; 0.227 V                              ; 0.173 V                              ; 6.85e-010 s                 ; 6.3e-010 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.48e-006 V                 ; 3.11 V             ; -0.0647 V          ; 0.227 V                             ; 0.173 V                             ; 6.85e-010 s                ; 6.3e-010 s                 ; Yes                       ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.48e-006 V                  ; 3.11 V              ; -0.0647 V           ; 0.227 V                              ; 0.173 V                              ; 6.85e-010 s                 ; 6.3e-010 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.48e-006 V                 ; 3.11 V             ; -0.0647 V          ; 0.227 V                             ; 0.173 V                             ; 6.85e-010 s                ; 6.3e-010 s                 ; Yes                       ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.48e-006 V                  ; 3.11 V              ; -0.0647 V           ; 0.227 V                              ; 0.173 V                              ; 6.85e-010 s                 ; 6.3e-010 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.48e-006 V                 ; 3.11 V             ; -0.0647 V          ; 0.227 V                             ; 0.173 V                             ; 6.85e-010 s                ; 6.3e-010 s                 ; Yes                       ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.48e-006 V                  ; 3.11 V              ; -0.0647 V           ; 0.227 V                              ; 0.173 V                              ; 6.85e-010 s                 ; 6.3e-010 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.48e-006 V                 ; 3.11 V             ; -0.0647 V          ; 0.227 V                             ; 0.173 V                             ; 6.85e-010 s                ; 6.3e-010 s                 ; Yes                       ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.48e-006 V                  ; 3.11 V              ; -0.0647 V           ; 0.227 V                              ; 0.173 V                              ; 6.85e-010 s                 ; 6.3e-010 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.48e-006 V                 ; 3.11 V             ; -0.0647 V          ; 0.227 V                             ; 0.173 V                             ; 6.85e-010 s                ; 6.3e-010 s                 ; Yes                       ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.48e-006 V                  ; 3.11 V              ; -0.0647 V           ; 0.227 V                              ; 0.173 V                              ; 6.85e-010 s                 ; 6.3e-010 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.48e-006 V                 ; 3.11 V             ; -0.0647 V          ; 0.227 V                             ; 0.173 V                             ; 6.85e-010 s                ; 6.3e-010 s                 ; Yes                       ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.48e-006 V                  ; 3.11 V              ; -0.0647 V           ; 0.227 V                              ; 0.173 V                              ; 6.85e-010 s                 ; 6.3e-010 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.48e-006 V                 ; 3.11 V             ; -0.0647 V          ; 0.227 V                             ; 0.173 V                             ; 6.85e-010 s                ; 6.3e-010 s                 ; Yes                       ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.48e-006 V                  ; 3.11 V              ; -0.0647 V           ; 0.227 V                              ; 0.173 V                              ; 6.85e-010 s                 ; 6.3e-010 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.48e-006 V                 ; 3.11 V             ; -0.0647 V          ; 0.227 V                             ; 0.173 V                             ; 6.85e-010 s                ; 6.3e-010 s                 ; Yes                       ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.48e-006 V                  ; 3.11 V              ; -0.0647 V           ; 0.227 V                              ; 0.173 V                              ; 6.85e-010 s                 ; 6.3e-010 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.48e-006 V                 ; 3.11 V             ; -0.0647 V          ; 0.227 V                             ; 0.173 V                             ; 6.85e-010 s                ; 6.3e-010 s                 ; Yes                       ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.48e-006 V                  ; 3.11 V              ; -0.0647 V           ; 0.227 V                              ; 0.173 V                              ; 6.85e-010 s                 ; 6.3e-010 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.48e-006 V                 ; 3.11 V             ; -0.0647 V          ; 0.227 V                             ; 0.173 V                             ; 6.85e-010 s                ; 6.3e-010 s                 ; Yes                       ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.48e-006 V                  ; 3.11 V              ; -0.0647 V           ; 0.227 V                              ; 0.173 V                              ; 6.85e-010 s                 ; 6.3e-010 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.48e-006 V                 ; 3.11 V             ; -0.0647 V          ; 0.227 V                             ; 0.173 V                             ; 6.85e-010 s                ; 6.3e-010 s                 ; Yes                       ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.48e-006 V                  ; 3.08 V              ; -0.00596 V          ; 0.139 V                              ; 0.262 V                              ; 5.55e-009 s                 ; 4.37e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.48e-006 V                 ; 3.08 V             ; -0.00596 V         ; 0.139 V                             ; 0.262 V                             ; 5.55e-009 s                ; 4.37e-009 s                ; Yes                       ; Yes                       ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.48e-006 V                  ; 3.11 V              ; -0.0647 V           ; 0.227 V                              ; 0.173 V                              ; 6.85e-010 s                 ; 6.3e-010 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.48e-006 V                 ; 3.11 V             ; -0.0647 V          ; 0.227 V                             ; 0.173 V                             ; 6.85e-010 s                ; 6.3e-010 s                 ; Yes                       ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.48e-006 V                  ; 3.11 V              ; -0.0647 V           ; 0.227 V                              ; 0.173 V                              ; 6.85e-010 s                 ; 6.3e-010 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.48e-006 V                 ; 3.11 V             ; -0.0647 V          ; 0.227 V                             ; 0.173 V                             ; 6.85e-010 s                ; 6.3e-010 s                 ; Yes                       ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.48e-006 V                  ; 3.08 V              ; -0.00596 V          ; 0.139 V                              ; 0.262 V                              ; 5.55e-009 s                 ; 4.37e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.48e-006 V                 ; 3.08 V             ; -0.00596 V         ; 0.139 V                             ; 0.262 V                             ; 5.55e-009 s                ; 4.37e-009 s                ; Yes                       ; Yes                       ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.48e-006 V                  ; 3.11 V              ; -0.0647 V           ; 0.227 V                              ; 0.173 V                              ; 6.85e-010 s                 ; 6.3e-010 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.48e-006 V                 ; 3.11 V             ; -0.0647 V          ; 0.227 V                             ; 0.173 V                             ; 6.85e-010 s                ; 6.3e-010 s                 ; Yes                       ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.48e-006 V                  ; 3.11 V              ; -0.0647 V           ; 0.227 V                              ; 0.173 V                              ; 6.85e-010 s                 ; 6.3e-010 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.48e-006 V                 ; 3.11 V             ; -0.0647 V          ; 0.227 V                             ; 0.173 V                             ; 6.85e-010 s                ; 6.3e-010 s                 ; Yes                       ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.48e-006 V                  ; 3.11 V              ; -0.0647 V           ; 0.227 V                              ; 0.173 V                              ; 6.85e-010 s                 ; 6.3e-010 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.48e-006 V                 ; 3.11 V             ; -0.0647 V          ; 0.227 V                             ; 0.173 V                             ; 6.85e-010 s                ; 6.3e-010 s                 ; Yes                       ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.48e-006 V                  ; 3.11 V              ; -0.0647 V           ; 0.227 V                              ; 0.173 V                              ; 6.85e-010 s                 ; 6.3e-010 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.48e-006 V                 ; 3.11 V             ; -0.0647 V          ; 0.227 V                             ; 0.173 V                             ; 6.85e-010 s                ; 6.3e-010 s                 ; Yes                       ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.48e-006 V                  ; 3.11 V              ; -0.0647 V           ; 0.227 V                              ; 0.173 V                              ; 6.85e-010 s                 ; 6.3e-010 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.48e-006 V                 ; 3.11 V             ; -0.0647 V          ; 0.227 V                             ; 0.173 V                             ; 6.85e-010 s                ; 6.3e-010 s                 ; Yes                       ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.48e-006 V                  ; 3.11 V              ; -0.0647 V           ; 0.227 V                              ; 0.173 V                              ; 6.85e-010 s                 ; 6.3e-010 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.48e-006 V                 ; 3.11 V             ; -0.0647 V          ; 0.227 V                             ; 0.173 V                             ; 6.85e-010 s                ; 6.3e-010 s                 ; Yes                       ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.48e-006 V                  ; 3.11 V              ; -0.0647 V           ; 0.227 V                              ; 0.173 V                              ; 6.85e-010 s                 ; 6.3e-010 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.48e-006 V                 ; 3.11 V             ; -0.0647 V          ; 0.227 V                             ; 0.173 V                             ; 6.85e-010 s                ; 6.3e-010 s                 ; Yes                       ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.48e-006 V                  ; 3.11 V              ; -0.0647 V           ; 0.227 V                              ; 0.173 V                              ; 6.85e-010 s                 ; 6.3e-010 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.48e-006 V                 ; 3.11 V             ; -0.0647 V          ; 0.227 V                             ; 0.173 V                             ; 6.85e-010 s                ; 6.3e-010 s                 ; Yes                       ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.48e-006 V                  ; 3.11 V              ; -0.0647 V           ; 0.227 V                              ; 0.173 V                              ; 6.85e-010 s                 ; 6.3e-010 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.48e-006 V                 ; 3.11 V             ; -0.0647 V          ; 0.227 V                             ; 0.173 V                             ; 6.85e-010 s                ; 6.3e-010 s                 ; Yes                       ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.48e-006 V                  ; 3.11 V              ; -0.0647 V           ; 0.227 V                              ; 0.173 V                              ; 6.85e-010 s                 ; 6.3e-010 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.48e-006 V                 ; 3.11 V             ; -0.0647 V          ; 0.227 V                             ; 0.173 V                             ; 6.85e-010 s                ; 6.3e-010 s                 ; Yes                       ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.48e-006 V                  ; 3.11 V              ; -0.0647 V           ; 0.227 V                              ; 0.173 V                              ; 6.85e-010 s                 ; 6.3e-010 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.48e-006 V                 ; 3.11 V             ; -0.0647 V          ; 0.227 V                             ; 0.173 V                             ; 6.85e-010 s                ; 6.3e-010 s                 ; Yes                       ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.48e-006 V                  ; 3.11 V              ; -0.0647 V           ; 0.227 V                              ; 0.173 V                              ; 6.85e-010 s                 ; 6.3e-010 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.48e-006 V                 ; 3.11 V             ; -0.0647 V          ; 0.227 V                             ; 0.173 V                             ; 6.85e-010 s                ; 6.3e-010 s                 ; Yes                       ; No                        ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.118 V                              ; 0.031 V                              ; 6.66e-010 s                 ; 6.26e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.118 V                             ; 0.031 V                             ; 6.66e-010 s                ; 6.26e-010 s                ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.36 V              ; -0.00365 V          ; 0.11 V                               ; 0.005 V                              ; 4.55e-010 s                 ; 4.35e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.36 V             ; -0.00365 V         ; 0.11 V                              ; 0.005 V                             ; 4.55e-010 s                ; 4.35e-010 s                ; Yes                       ; Yes                       ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.48e-006 V                  ; 3.08 V              ; -0.00596 V          ; 0.139 V                              ; 0.262 V                              ; 5.55e-009 s                 ; 4.37e-009 s                 ; Yes                        ; Yes                        ; 3.08 V                      ; 1.48e-006 V                 ; 3.08 V             ; -0.00596 V         ; 0.139 V                             ; 0.262 V                             ; 5.55e-009 s                ; 4.37e-009 s                ; Yes                       ; Yes                       ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.48e-006 V                  ; 3.11 V              ; -0.0647 V           ; 0.227 V                              ; 0.173 V                              ; 6.85e-010 s                 ; 6.3e-010 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.48e-006 V                 ; 3.11 V             ; -0.0647 V          ; 0.227 V                             ; 0.173 V                             ; 6.85e-010 s                ; 6.3e-010 s                 ; Yes                       ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.48e-006 V                  ; 3.11 V              ; -0.0647 V           ; 0.227 V                              ; 0.173 V                              ; 6.85e-010 s                 ; 6.3e-010 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.48e-006 V                 ; 3.11 V             ; -0.0647 V          ; 0.227 V                             ; 0.173 V                             ; 6.85e-010 s                ; 6.3e-010 s                 ; Yes                       ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.48e-006 V                  ; 3.11 V              ; -0.0647 V           ; 0.227 V                              ; 0.173 V                              ; 6.85e-010 s                 ; 6.3e-010 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.48e-006 V                 ; 3.11 V             ; -0.0647 V          ; 0.227 V                             ; 0.173 V                             ; 6.85e-010 s                ; 6.3e-010 s                 ; Yes                       ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.48e-006 V                  ; 3.11 V              ; -0.0647 V           ; 0.227 V                              ; 0.173 V                              ; 6.85e-010 s                 ; 6.3e-010 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.48e-006 V                 ; 3.11 V             ; -0.0647 V          ; 0.227 V                             ; 0.173 V                             ; 6.85e-010 s                ; 6.3e-010 s                 ; Yes                       ; No                        ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.118 V                              ; 0.031 V                              ; 6.66e-010 s                 ; 6.26e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.118 V                             ; 0.031 V                             ; 6.66e-010 s                ; 6.26e-010 s                ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.118 V                              ; 0.031 V                              ; 6.66e-010 s                 ; 6.26e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.118 V                             ; 0.031 V                             ; 6.66e-010 s                ; 6.26e-010 s                ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.118 V                              ; 0.031 V                              ; 6.66e-010 s                 ; 6.26e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.118 V                             ; 0.031 V                             ; 6.66e-010 s                ; 6.26e-010 s                ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.118 V                              ; 0.031 V                              ; 6.66e-010 s                 ; 6.26e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.118 V                             ; 0.031 V                             ; 6.66e-010 s                ; 6.26e-010 s                ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.118 V                              ; 0.031 V                              ; 6.66e-010 s                 ; 6.26e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.118 V                             ; 0.031 V                             ; 6.66e-010 s                ; 6.26e-010 s                ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.118 V                              ; 0.031 V                              ; 6.66e-010 s                 ; 6.26e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.118 V                             ; 0.031 V                             ; 6.66e-010 s                ; 6.26e-010 s                ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.118 V                              ; 0.031 V                              ; 6.66e-010 s                 ; 6.26e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.118 V                             ; 0.031 V                             ; 6.66e-010 s                ; 6.26e-010 s                ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.36 V              ; -0.00365 V          ; 0.11 V                               ; 0.005 V                              ; 4.55e-010 s                 ; 4.35e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.36 V             ; -0.00365 V         ; 0.11 V                              ; 0.005 V                             ; 4.55e-010 s                ; 4.35e-010 s                ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.118 V                              ; 0.031 V                              ; 6.66e-010 s                 ; 6.26e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.118 V                             ; 0.031 V                             ; 6.66e-010 s                ; 6.26e-010 s                ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.118 V                              ; 0.031 V                              ; 6.66e-010 s                 ; 6.26e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.118 V                             ; 0.031 V                             ; 6.66e-010 s                ; 6.26e-010 s                ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.118 V                              ; 0.031 V                              ; 6.66e-010 s                 ; 6.26e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.118 V                             ; 0.031 V                             ; 6.66e-010 s                ; 6.26e-010 s                ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.118 V                              ; 0.031 V                              ; 6.66e-010 s                 ; 6.26e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.118 V                             ; 0.031 V                             ; 6.66e-010 s                ; 6.26e-010 s                ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.33 V              ; -0.0027 V           ; 0.131 V                              ; 0.055 V                              ; 3.54e-009 s                 ; 3.29e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.33 V             ; -0.0027 V          ; 0.131 V                             ; 0.055 V                             ; 3.54e-009 s                ; 3.29e-009 s                ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.33 V              ; -0.0027 V           ; 0.131 V                              ; 0.055 V                              ; 3.54e-009 s                 ; 3.29e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.33 V             ; -0.0027 V          ; 0.131 V                             ; 0.055 V                             ; 3.54e-009 s                ; 3.29e-009 s                ; Yes                       ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.33 V              ; -0.00261 V          ; 0.108 V                              ; 0.056 V                              ; 3.55e-009 s                 ; 3.31e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.33 V             ; -0.00261 V         ; 0.108 V                             ; 0.056 V                             ; 3.55e-009 s                ; 3.31e-009 s                ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.36 V              ; -0.00365 V          ; 0.11 V                               ; 0.005 V                              ; 4.55e-010 s                 ; 4.35e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.36 V             ; -0.00365 V         ; 0.11 V                              ; 0.005 V                             ; 4.55e-010 s                ; 4.35e-010 s                ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.36 V              ; -0.00365 V          ; 0.11 V                               ; 0.005 V                              ; 4.55e-010 s                 ; 4.35e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.36 V             ; -0.00365 V         ; 0.11 V                              ; 0.005 V                             ; 4.55e-010 s                ; 4.35e-010 s                ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.33 V              ; -0.0027 V           ; 0.131 V                              ; 0.055 V                              ; 3.54e-009 s                 ; 3.29e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.33 V             ; -0.0027 V          ; 0.131 V                             ; 0.055 V                             ; 3.54e-009 s                ; 3.29e-009 s                ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.36 V              ; -0.00365 V          ; 0.11 V                               ; 0.005 V                              ; 4.55e-010 s                 ; 4.35e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.36 V             ; -0.00365 V         ; 0.11 V                              ; 0.005 V                             ; 4.55e-010 s                ; 4.35e-010 s                ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.33 V              ; -0.00261 V          ; 0.108 V                              ; 0.056 V                              ; 3.55e-009 s                 ; 3.31e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.33 V             ; -0.00261 V         ; 0.108 V                             ; 0.056 V                             ; 3.55e-009 s                ; 3.31e-009 s                ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.33 V              ; -0.00261 V          ; 0.108 V                              ; 0.056 V                              ; 3.55e-009 s                 ; 3.31e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.33 V             ; -0.00261 V         ; 0.108 V                             ; 0.056 V                             ; 3.55e-009 s                ; 3.31e-009 s                ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.08e-007 V                  ; 3.14 V              ; -0.109 V            ; 0.145 V                              ; 0.137 V                              ; 3.07e-010 s                 ; 3.88e-010 s                 ; Yes                        ; No                         ; 3.08 V                      ; 5.08e-007 V                 ; 3.14 V             ; -0.109 V           ; 0.145 V                             ; 0.137 V                             ; 3.07e-010 s                ; 3.88e-010 s                ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.8e-007 V                   ; 2.35 V              ; -0.00679 V          ; 0.09 V                               ; 0.045 V                              ; 6.2e-010 s                  ; 7.91e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 4.8e-007 V                  ; 2.35 V             ; -0.00679 V         ; 0.09 V                              ; 0.045 V                             ; 6.2e-010 s                 ; 7.91e-010 s                ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.48 V              ; -0.0176 V           ; 0.357 V                              ; 0.323 V                              ; 3.9e-009 s                  ; 3.06e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.48 V             ; -0.0176 V          ; 0.357 V                             ; 0.323 V                             ; 3.9e-009 s                 ; 3.06e-009 s                ; No                        ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.48 V              ; -0.0176 V           ; 0.357 V                              ; 0.323 V                              ; 3.9e-009 s                  ; 3.06e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.48 V             ; -0.0176 V          ; 0.357 V                             ; 0.323 V                             ; 3.9e-009 s                 ; 3.06e-009 s                ; No                        ; No                        ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.48 V              ; -0.0176 V           ; 0.357 V                              ; 0.323 V                              ; 3.9e-009 s                  ; 3.06e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.48 V             ; -0.0176 V          ; 0.357 V                             ; 0.323 V                             ; 3.9e-009 s                 ; 3.06e-009 s                ; No                        ; No                        ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.48 V              ; -0.0176 V           ; 0.357 V                              ; 0.323 V                              ; 3.9e-009 s                  ; 3.06e-009 s                 ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.48 V             ; -0.0176 V          ; 0.357 V                             ; 0.323 V                             ; 3.9e-009 s                 ; 3.06e-009 s                ; No                        ; No                        ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-007 V                  ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-010 s                  ; 4.2e-010 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-007 V                 ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-010 s                 ; 4.2e-010 s                 ; No                        ; No                        ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.173 V                              ; 2.38e-009 s                 ; 2.19e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.173 V                             ; 2.38e-009 s                ; 2.19e-009 s                ; No                        ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.173 V                              ; 2.38e-009 s                 ; 2.19e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.173 V                             ; 2.38e-009 s                ; 2.19e-009 s                ; No                        ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-009 s                 ; 2.24e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-009 s                ; 2.24e-009 s                ; No                        ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.173 V                              ; 2.38e-009 s                 ; 2.19e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.173 V                             ; 2.38e-009 s                ; 2.19e-009 s                ; No                        ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-009 s                 ; 2.24e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-009 s                ; 2.24e-009 s                ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-009 s                 ; 2.24e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-009 s                ; 2.24e-009 s                ; No                        ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.53e-008 V                  ; 3.65 V              ; -0.242 V            ; 0.406 V                              ; 0.304 V                              ; 1.57e-010 s                 ; 2.13e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 6.53e-008 V                 ; 3.65 V             ; -0.242 V           ; 0.406 V                             ; 0.304 V                             ; 1.57e-010 s                ; 2.13e-010 s                ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-008 V                  ; 2.7 V               ; -0.012 V            ; 0.274 V                              ; 0.034 V                              ; 3.18e-010 s                 ; 4.96e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-008 V                 ; 2.7 V              ; -0.012 V           ; 0.274 V                             ; 0.034 V                             ; 3.18e-010 s                ; 4.96e-010 s                ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                 ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0        ; 0        ; 1277627  ; 1714     ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 0        ; 88       ; 214451   ; 0        ;
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 2513     ; 0        ; 18809037 ; 2080     ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0        ; 1894     ; 3111264  ; 6738     ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                  ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[0] ; 0        ; 0        ; 1277627  ; 1714     ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[0] ; 0        ; 88       ; 214451   ; 0        ;
; pll0|altpll_component|pll|clk[0] ; pll0|altpll_component|pll|clk[1] ; 2513     ; 0        ; 18809037 ; 2080     ;
; pll0|altpll_component|pll|clk[1] ; pll0|altpll_component|pll|clk[1] ; 0        ; 1894     ; 3111264  ; 6738     ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 23    ; 23   ;
; Unconstrained Input Port Paths  ; 322   ; 322  ;
; Unconstrained Output Ports      ; 84    ; 84   ;
; Unconstrained Output Port Paths ; 84    ; 84   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Dec 23 22:03:30 2022
Info: Command: quartus_sta ARM_System -c ARM_System
Info: qsta_default_script.tcl version: #1
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'ARM_System.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 100.000 -waveform {0.000 50.000} -name CLOCK_27 CLOCK_27
    Info: create_generated_clock -source {pll0|altpll_component|pll|inclk[0]} -duty_cycle 50.00 -name {pll0|altpll_component|pll|clk[0]} {pll0|altpll_component|pll|clk[0]}
    Info: create_generated_clock -source {pll0|altpll_component|pll|inclk[0]} -phase 90.00 -duty_cycle 50.00 -name {pll0|altpll_component|pll|clk[1]} {pll0|altpll_component|pll|clk[1]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Info: Worst-case setup slack is 11.048
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    11.048         0.000 pll0|altpll_component|pll|clk[0] 
    Info:    11.049         0.000 pll0|altpll_component|pll|clk[1] 
Info: Worst-case hold slack is 0.383
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.383         0.000 pll0|altpll_component|pll|clk[0] 
    Info:     1.259         0.000 pll0|altpll_component|pll|clk[1] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 49.699
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    49.699         0.000 pll0|altpll_component|pll|clk[1] 
    Info:    49.701         0.000 pll0|altpll_component|pll|clk[0] 
    Info:    49.812         0.000 CLOCK_27 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Warning: Timing characteristics of device EP4CE115F29C7 are preliminary
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -hold 0.020
Info: Worst-case setup slack is 12.118
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    12.118         0.000 pll0|altpll_component|pll|clk[1] 
    Info:    12.257         0.000 pll0|altpll_component|pll|clk[0] 
Info: Worst-case hold slack is 0.335
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.335         0.000 pll0|altpll_component|pll|clk[0] 
    Info:     1.149         0.000 pll0|altpll_component|pll|clk[1] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 49.703
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    49.703         0.000 pll0|altpll_component|pll|clk[1] 
    Info:    49.704         0.000 pll0|altpll_component|pll|clk[0] 
    Info:    49.789         0.000 CLOCK_27 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Warning: Timing characteristics of device EP4CE115F29C7 are preliminary
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[1]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -rise_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll0|altpll_component|pll|clk[0]}] -fall_to [get_clocks {pll0|altpll_component|pll|clk[0]}] -hold 0.020
Info: Worst-case setup slack is 18.015
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    18.015         0.000 pll0|altpll_component|pll|clk[1] 
    Info:    18.065         0.000 pll0|altpll_component|pll|clk[0] 
Info: Worst-case hold slack is 0.158
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.158         0.000 pll0|altpll_component|pll|clk[0] 
    Info:     0.562         0.000 pll0|altpll_component|pll|clk[1] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 49.397
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    49.397         0.000 CLOCK_27 
    Info:    49.758         0.000 pll0|altpll_component|pll|clk[0] 
    Info:    49.774         0.000 pll0|altpll_component|pll|clk[1] 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 324 megabytes
    Info: Processing ended: Fri Dec 23 22:03:36 2022
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


