# SPDX-License-Identifier: None
%YAML 1.2
---
$id: http://devicetree.org/schemas/Bindings/dma/nvidia,tegra20-apbdma.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
version: 1

title: NVIDIA Tegra APB DMA controller

maintainers:
  - Thierry Reding <treding@nvidia.com>
description: test

properties:
  compatible:
    items:
      - enum:
          - nvidia,tegra20-apbdma
          - nvidia,tegra30-apbdma
      - const: nvidia,tegra20-apbdma
    minItems: 2
    maxItems: 2
    additionalItems: false
  reg:
    minItems: 1
    maxItems: 1
    additionalItems: false
  interrupts: {}
  clocks: {}
  resets: {}
  reset-names:
    items:
      - const: dma
    minItems: 1
    maxItems: 1
    additionalItems: false
  '#dma-cells':
    const: 0x1
historical: |+
  * NVIDIA Tegra APB DMA controller

  Required properties:
  - compatible: Should be "nvidia,<chip>-apbdma"
  - reg: Should contain DMA registers location and length. This shuld include
    all of the per-channel registers.
  - interrupts: Should contain all of the per-channel DMA interrupts.
  - clocks: Must contain one entry, for the module clock.
    See ../clocks/clock-bindings.txt for details.
  - resets : Must contain an entry for each entry in reset-names.
    See ../reset/reset.txt for details.
  - reset-names : Must include the following entries:
    - dma
  - #dma-cells : Must be <1>. This dictates the length of DMA specifiers in
    client nodes' dmas properties. The specifier represents the DMA request
    select value for the peripheral. For more details, consult the Tegra TRM's
    documentation of the APB DMA channel control register REQ_SEL field.

...
