
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.129421                       # Number of seconds simulated
sim_ticks                                129420736500                       # Number of ticks simulated
final_tick                               129420736500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1050348                       # Simulator instruction rate (inst/s)
host_op_rate                                  1116631                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3111981834                       # Simulator tick rate (ticks/s)
host_mem_usage                                 662468                       # Number of bytes of host memory used
host_seconds                                    41.59                       # Real time elapsed on the host
sim_insts                                    43681715                       # Number of instructions simulated
sim_ops                                      46438296                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 129420736500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          121552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         5229920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5351472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       121552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        121552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       351552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          351552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             7597                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           326870                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              334467                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         21972                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              21972                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             939200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           40410217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              41349417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        939200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           939200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         2716350                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2716350                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         2716350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            939200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          40410217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             44065767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      334467                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      21972                       # Number of write requests accepted
system.mem_ctrls.readBursts                    334467                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    21972                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               21220032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  185856                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  976576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5351472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               351552                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2904                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6689                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             61696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             63370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             22275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            58912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            60933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              249                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  129420658500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                334467                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                21972                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  331489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        46437                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    477.962315                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   291.384166                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   389.918066                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        11756     25.32%     25.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7803     16.80%     42.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3439      7.41%     49.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2712      5.84%     55.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3472      7.48%     62.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2797      6.02%     68.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1309      2.82%     71.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1166      2.51%     74.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11983     25.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        46437                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          858                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     385.798368                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    231.078760                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    396.637071                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           306     35.66%     35.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          102     11.89%     47.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           76      8.86%     56.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          125     14.57%     70.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           95     11.07%     82.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           62      7.23%     89.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           30      3.50%     92.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           19      2.21%     94.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           11      1.28%     96.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            4      0.47%     96.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            5      0.58%     97.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.23%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            6      0.70%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            3      0.35%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            2      0.23%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      0.35%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.12%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            3      0.35%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.12%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           858                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          858                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.784382                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.772724                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.625322                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               92     10.72%     10.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.47%     11.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              759     88.46%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           858                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   5759219750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             11976026000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1657815000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17369.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36119.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       163.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         7.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     41.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.85                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   286563                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   13815                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.39                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     363093.43                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                212029440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                112681140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1277603040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               74886120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         10572422640.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           4928203470                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            390840960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     34513889310                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     12920366880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       2954970540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            67961236530                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            525.118604                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         117587229250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    557519500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    4483318000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   8252817750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  33646737000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    6792451750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  75687892500                       # Time in different power states
system.mem_ctrls_1.actEnergy                119580720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 63547275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1089756780                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                4765860                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         7957744080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3462422250                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            361620960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     23863260900                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     10183571520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      11110489440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            58220281785                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            449.852808                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         120878039500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    569997000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    3378214000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  42026662000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  26519656250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    4594444250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  52331763000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 129420736500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 129420736500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 129420736500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 129420736500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 129420736500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    129420736500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        258841473                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    43681715                       # Number of instructions committed
system.cpu.committedOps                      46438296                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              36550911                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      479840                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      9756862                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     36550911                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            62405331                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21331325                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            167328390                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            30215577                       # number of times the CC registers were written
system.cpu.num_mem_refs                      14199991                       # number of memory refs
system.cpu.num_load_insts                     9180678                       # Number of load instructions
system.cpu.num_store_insts                    5019313                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  258841473                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          10612419                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  32367987     69.48%     69.48% # Class of executed instruction
system.cpu.op_class::IntMult                    19468      0.04%     69.52% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::MemRead                  9180678     19.71%     89.23% # Class of executed instruction
system.cpu.op_class::MemWrite                 5019297     10.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46587446                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 129420736500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           1861669                       # number of replacements
system.cpu.dcache.tags.tagsinuse           255.735024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12300991                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1861925                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.606599                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1921169500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   255.735024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998965                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998965                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          197                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          16024841                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         16024841                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 129420736500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      7428218                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7428218                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4682313                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4682313                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        95230                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        95230                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        95230                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        95230                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      12110531                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12110531                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     12110531                       # number of overall hits
system.cpu.dcache.overall_hits::total        12110531                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1681842                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1681842                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       180083                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       180083                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1861925                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1861925                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1861925                       # number of overall misses
system.cpu.dcache.overall_misses::total       1861925                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  45927865500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  45927865500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   3145097500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3145097500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  49072963000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  49072963000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  49072963000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  49072963000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      9110060                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9110060                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4862396                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4862396                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     13972456                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13972456                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     13972456                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13972456                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.184614                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.184614                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.037036                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037036                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.133257                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.133257                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.133257                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.133257                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 27308.073826                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27308.073826                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17464.710717                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17464.710717                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 26356.036360                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26356.036360                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 26356.036360                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26356.036360                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1195692                       # number of writebacks
system.cpu.dcache.writebacks::total           1195692                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1681842                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1681842                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       180083                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       180083                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1861925                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1861925                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1861925                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1861925                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  44246023500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  44246023500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2965014500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2965014500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  47211038000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  47211038000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  47211038000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  47211038000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.184614                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.184614                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.037036                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037036                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.133257                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.133257                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.133257                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.133257                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 26308.073826                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26308.073826                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16464.710717                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16464.710717                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 25356.036360                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25356.036360                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 25356.036360                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25356.036360                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 129420736500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1978142                       # number of replacements
system.cpu.icache.tags.tagsinuse           127.978828                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            41835747                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1978270                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             21.147643                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          95476500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   127.978828                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999835                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999835                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          45792287                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         45792287                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 129420736500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     41835747                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        41835747                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      41835747                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         41835747                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     41835747                       # number of overall hits
system.cpu.icache.overall_hits::total        41835747                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1978270                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1978270                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1978270                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1978270                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1978270                       # number of overall misses
system.cpu.icache.overall_misses::total       1978270                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  26279397000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  26279397000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  26279397000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  26279397000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  26279397000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  26279397000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     43814017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43814017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     43814017                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43814017                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     43814017                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43814017                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.045152                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.045152                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.045152                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.045152                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.045152                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.045152                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13284.029480                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13284.029480                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13284.029480                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13284.029480                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13284.029480                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13284.029480                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1978142                       # number of writebacks
system.cpu.icache.writebacks::total           1978142                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1978270                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1978270                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1978270                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1978270                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1978270                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1978270                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  24301127000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  24301127000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  24301127000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  24301127000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  24301127000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  24301127000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.045152                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.045152                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.045152                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.045152                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.045152                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.045152                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12284.029480                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12284.029480                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12284.029480                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12284.029480                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12284.029480                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12284.029480                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 129420736500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    341307                       # number of replacements
system.l2.tags.tagsinuse                  1023.548820                       # Cycle average of tags in use
system.l2.tags.total_refs                     7318296                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    342331                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     21.377836                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                1664492000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       71.920299                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         89.860747                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        861.767774                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.070235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.087755                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.841570                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999559                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          586                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          209                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           91                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 123055323                       # Number of tag accesses
system.l2.tags.data_accesses                123055323                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 129420736500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1195692                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1195692                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1967827                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1967827                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             174051                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                174051                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         1970673                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1970673                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1361004                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1361004                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               1970673                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1535055                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3505728                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              1970673                       # number of overall hits
system.l2.overall_hits::cpu.data              1535055                       # number of overall hits
system.l2.overall_hits::total                 3505728                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6032                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6032                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          7597                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7597                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       320838                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          320838                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                7597                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              326870                       # number of demand (read+write) misses
system.l2.demand_misses::total                 334467                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               7597                       # number of overall misses
system.l2.overall_misses::cpu.data             326870                       # number of overall misses
system.l2.overall_misses::total                334467                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    867354500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     867354500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    631212500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    631212500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  27432593500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  27432593500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     631212500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   28299948000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      28931160500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    631212500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  28299948000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     28931160500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1195692                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1195692                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1967827                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1967827                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         180083                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            180083                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1978270                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1978270                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1681842                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1681842                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1978270                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1861925                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3840195                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1978270                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1861925                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3840195                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.033496                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.033496                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.003840                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003840                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.190766                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.190766                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.003840                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.175555                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.087096                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.003840                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.175555                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.087096                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 143792.191645                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 143792.191645                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 83087.073845                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83087.073845                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 85502.943853                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85502.943853                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 83087.073845                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 86578.603114                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86499.297390                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 83087.073845                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 86578.603114                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86499.297390                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21972                       # number of writebacks
system.l2.writebacks::total                     21972                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         8935                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          8935                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         6032                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6032                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         7597                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7597                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       320838                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       320838                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           7597                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         326870                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            334467                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          7597                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        326870                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           334467                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    807034500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    807034500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    555242500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    555242500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  24224213500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  24224213500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    555242500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  25031248000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  25586490500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    555242500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  25031248000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  25586490500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.033496                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.033496                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.003840                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003840                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.190766                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.190766                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.003840                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.175555                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.087096                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.003840                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.175555                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.087096                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 133792.191645                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 133792.191645                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 73087.073845                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73087.073845                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 75502.943853                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75502.943853                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 73087.073845                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 76578.603114                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76499.297390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 73087.073845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 76578.603114                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76499.297390                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        667855                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       333388                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 129420736500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             328435                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        21972                       # Transaction distribution
system.membus.trans_dist::CleanEvict           311416                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6032                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6032                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        328435                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1002322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1002322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5703024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5703024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            334467                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  334467    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              334467                       # Request fanout histogram
system.membus.reqLayer0.occupancy           690179500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          762108000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      7680006                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3839812                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        10444                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          16854                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        16854                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 129420736500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3660112                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1217664                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1978142                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          985312                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           180083                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          180083                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1978270                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1681842                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      5934682                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5585519                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11520201                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     63302592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     48921872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              112224464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          341307                       # Total snoops (count)
system.tol2bus.snoopTraffic                    351552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4181502                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006529                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.080535                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4154203     99.35%     99.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  27299      0.65%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4181502                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5426920000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1978270000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1861925000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
