Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Dec  8 15:17:40 2020
| Host         : J1STUDY running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fpga_serial_acl_tester_timing_summary_routed.rpt -pb fpga_serial_acl_tester_timing_summary_routed.pb -rpx fpga_serial_acl_tester_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_serial_acl_tester
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     19.534        0.000                      0                 5443        0.050        0.000                      0                 5443        3.000        0.000                       0                  2265  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)                 Period(ns)      Frequency(MHz)
-----                  ------------                 ----------      --------------
VIRTUAL_clk100hz_ssd   {0.000 4999999.888}          9999999.776     0.000           
sys_clk_pin            {0.000 5.000}                10.000          100.000         
  CLKFBIN              {0.000 25.000}               50.000          20.000          
  s_clk_20mhz          {0.000 25.000}               50.000          20.000          
    clk100hz_ssd       {0.000 4999999.888}          9999999.776     0.000           
    genclk5mhz         {0.000 100.000}              200.000         5.000           
    genclk625khz       {0.000 800.000}              1600.000        0.625           
  s_clk_7_37mhz        {0.000 67.820}               135.640         7.372           
wiz_20mhz_virt_in      {0.000 25.000}               50.000          20.000          
wiz_20mhz_virt_out     {0.000 25.000}               50.000          20.000          
wiz_7_373mhz_virt_in   {0.000 67.820}               135.640         7.372           
wiz_7_373mhz_virt_out  {0.000 67.820}               135.640         7.372           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints      WPWS(ns)      TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------      --------      --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                              3.000         0.000                       0                     1  
  CLKFBIN                                                                                                                                                               48.751         0.000                       0                     2  
  s_clk_20mhz           25.782         0.000                      0                 5314         0.050         0.000                      0                 5314        24.500         0.000                       0                  2215  
    clk100hz_ssd   9999997.000         0.000                      0                    8         0.280         0.000                      0                    8   4999998.500         0.000                       0                     8  
  s_clk_7_37mhz        132.559         0.000                      0                   69         0.131         0.000                      0                   69        67.320         0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                    WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                    -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------  
clk100hz_ssd           VIRTUAL_clk100hz_ssd    9999960.000         0.000                      0                    8         0.960         0.000                      0                    8  
clk100hz_ssd           s_clk_20mhz                  47.173         0.000                      0                    2         0.334         0.000                      0                    2  
genclk5mhz             s_clk_20mhz                  47.692         0.000                      0                    2         0.350         0.000                      0                    2  
genclk625khz           s_clk_20mhz                  47.626         0.000                      0                    2         0.322         0.000                      0                    2  
wiz_20mhz_virt_in      s_clk_20mhz                  19.534         0.000                      0                   11        15.526         0.000                      0                   11  
s_clk_20mhz            clk100hz_ssd            9950046.000         0.000                      0                   15         0.165         0.000                      0                   15  
s_clk_20mhz            wiz_20mhz_virt_out           29.751         0.000                      0                   22         2.394         0.000                      0                   22  
s_clk_7_37mhz          wiz_7_373mhz_virt_out       107.439         0.000                      0                    1         1.072         0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  s_clk_20mhz        s_clk_20mhz             41.649        0.000                      0                    3        1.277        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       25.782ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.782ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[171]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        23.916ns  (logic 7.898ns (33.023%)  route 16.018ns (66.977%))
  Logic Levels:           25  (CARRY4=9 LUT1=1 LUT3=2 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 55.891 - 50.000 ) 
    Source Clock Delay      (SCD):    6.325ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.707     6.325    s_clk_20mhz_BUFG
    SLICE_X5Y107         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.456     6.781 f  s_hex_3axis_temp_measurements_display_reg[40]/Q
                         net (fo=19, routed)          2.555     9.336    u_adxl362_readings_to_ascii/i_3axis_temp[40]
    SLICE_X35Y108        LUT1 (Prop_lut1_I0_O)        0.124     9.460 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.496     9.957    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_5_n_0
    SLICE_X33Y105        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.537 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.537    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4_n_0
    SLICE_X33Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.871 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_31/O[1]
                         net (fo=16, routed)          0.868    11.739    u_adxl362_readings_to_ascii/s_txt_yaxis_u160[6]
    SLICE_X32Y106        LUT5 (Prop_lut5_I1_O)        0.303    12.042 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_142/O
                         net (fo=1, routed)           0.000    12.042    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_142_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.592 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_105/CO[3]
                         net (fo=1, routed)           0.000    12.592    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_105_n_0
    SLICE_X32Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.905 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_60/O[3]
                         net (fo=3, routed)           0.790    13.695    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_60_n_4
    SLICE_X36Y109        LUT6 (Prop_lut6_I2_O)        0.306    14.001 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_54/O
                         net (fo=2, routed)           0.803    14.804    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_54_n_0
    SLICE_X35Y109        LUT5 (Prop_lut5_I0_O)        0.124    14.928 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_17/O
                         net (fo=2, routed)           0.537    15.465    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_17_n_0
    SLICE_X34Y109        LUT6 (Prop_lut6_I0_O)        0.124    15.589 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    15.589    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_21_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.965 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.965    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_4_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.204 f  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_11/O[2]
                         net (fo=11, routed)          1.296    17.500    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_11_n_5
    SLICE_X31Y113        LUT3 (Prop_lut3_I0_O)        0.329    17.829 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_38/O
                         net (fo=1, routed)           0.643    18.472    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_38_n_0
    SLICE_X30Y113        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    19.194 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.194    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_10_n_0
    SLICE_X30Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.413 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2/O[0]
                         net (fo=3, routed)           0.983    20.396    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2_n_7
    SLICE_X30Y111        LUT4 (Prop_lut4_I0_O)        0.323    20.719 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_7/O
                         net (fo=1, routed)           0.694    21.413    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_7_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.689    22.102 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1/CO[1]
                         net (fo=6, routed)           0.683    22.786    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1_n_2
    SLICE_X29Y113        LUT4 (Prop_lut4_I3_O)        0.357    23.143 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_12/O
                         net (fo=4, routed)           0.461    23.604    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_12_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.332    23.936 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_26/O
                         net (fo=4, routed)           0.321    24.257    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_26_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I1_O)        0.124    24.381 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_17/O
                         net (fo=2, routed)           0.963    25.344    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_17_n_0
    SLICE_X30Y115        LUT5 (Prop_lut5_I4_O)        0.150    25.494 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_8/O
                         net (fo=4, routed)           0.498    25.992    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_8_n_0
    SLICE_X30Y115        LUT6 (Prop_lut6_I3_O)        0.328    26.320 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_9/O
                         net (fo=7, routed)           0.325    26.645    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_9_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.124    26.769 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_5/O
                         net (fo=4, routed)           0.819    27.588    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_5_n_0
    SLICE_X28Y114        LUT5 (Prop_lut5_I0_O)        0.124    27.712 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_2/O
                         net (fo=1, routed)           1.073    28.785    u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_2_n_0
    SLICE_X13Y115        LUT3 (Prop_lut3_I1_O)        0.124    28.909 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0/O
                         net (fo=2, routed)           1.209    30.118    s_adxl_txt_ascii_line1[27]
    SLICE_X28Y106        LUT6 (Prop_lut6_I1_O)        0.124    30.242 r  s_uart_dat_ascii_line[171]_i_1/O
                         net (fo=1, routed)           0.000    30.242    s_uart_dat_ascii_line[171]_i_1_n_0
    SLICE_X28Y106        FDRE                                         r  s_uart_dat_ascii_line_reg[171]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.505    55.891    s_clk_20mhz_BUFG
    SLICE_X28Y106        FDRE                                         r  s_uart_dat_ascii_line_reg[171]/C
                         clock pessimism              0.311    56.202    
                         clock uncertainty           -0.210    55.993    
    SLICE_X28Y106        FDRE (Setup_fdre_C_D)        0.031    56.024    s_uart_dat_ascii_line_reg[171]
  -------------------------------------------------------------------
                         required time                         56.024    
                         arrival time                         -30.242    
  -------------------------------------------------------------------
                         slack                                 25.782    

Slack (MET) :             25.931ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        23.765ns  (logic 7.898ns (33.233%)  route 15.867ns (66.767%))
  Logic Levels:           25  (CARRY4=9 LUT1=1 LUT3=2 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 55.891 - 50.000 ) 
    Source Clock Delay      (SCD):    6.325ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.707     6.325    s_clk_20mhz_BUFG
    SLICE_X5Y107         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.456     6.781 f  s_hex_3axis_temp_measurements_display_reg[40]/Q
                         net (fo=19, routed)          2.555     9.336    u_adxl362_readings_to_ascii/i_3axis_temp[40]
    SLICE_X35Y108        LUT1 (Prop_lut1_I0_O)        0.124     9.460 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.496     9.957    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_5_n_0
    SLICE_X33Y105        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.537 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.537    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4_n_0
    SLICE_X33Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.871 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_31/O[1]
                         net (fo=16, routed)          0.868    11.739    u_adxl362_readings_to_ascii/s_txt_yaxis_u160[6]
    SLICE_X32Y106        LUT5 (Prop_lut5_I1_O)        0.303    12.042 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_142/O
                         net (fo=1, routed)           0.000    12.042    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_142_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.592 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_105/CO[3]
                         net (fo=1, routed)           0.000    12.592    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_105_n_0
    SLICE_X32Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.905 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_60/O[3]
                         net (fo=3, routed)           0.790    13.695    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_60_n_4
    SLICE_X36Y109        LUT6 (Prop_lut6_I2_O)        0.306    14.001 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_54/O
                         net (fo=2, routed)           0.803    14.804    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_54_n_0
    SLICE_X35Y109        LUT5 (Prop_lut5_I0_O)        0.124    14.928 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_17/O
                         net (fo=2, routed)           0.537    15.465    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_17_n_0
    SLICE_X34Y109        LUT6 (Prop_lut6_I0_O)        0.124    15.589 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    15.589    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_21_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.965 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.965    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_4_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.204 f  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_11/O[2]
                         net (fo=11, routed)          1.296    17.500    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_11_n_5
    SLICE_X31Y113        LUT3 (Prop_lut3_I0_O)        0.329    17.829 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_38/O
                         net (fo=1, routed)           0.643    18.472    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_38_n_0
    SLICE_X30Y113        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    19.194 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.194    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_10_n_0
    SLICE_X30Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.413 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2/O[0]
                         net (fo=3, routed)           0.983    20.396    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2_n_7
    SLICE_X30Y111        LUT4 (Prop_lut4_I0_O)        0.323    20.719 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_7/O
                         net (fo=1, routed)           0.694    21.413    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_7_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.689    22.102 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1/CO[1]
                         net (fo=6, routed)           0.683    22.786    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1_n_2
    SLICE_X29Y113        LUT4 (Prop_lut4_I3_O)        0.357    23.143 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_12/O
                         net (fo=4, routed)           0.461    23.604    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_12_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.332    23.936 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_26/O
                         net (fo=4, routed)           0.321    24.257    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_26_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I1_O)        0.124    24.381 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_17/O
                         net (fo=2, routed)           0.963    25.344    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_17_n_0
    SLICE_X30Y115        LUT5 (Prop_lut5_I4_O)        0.150    25.494 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_8/O
                         net (fo=4, routed)           0.498    25.992    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_8_n_0
    SLICE_X30Y115        LUT6 (Prop_lut6_I3_O)        0.328    26.320 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_9/O
                         net (fo=7, routed)           0.325    26.645    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_9_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.124    26.769 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_5/O
                         net (fo=4, routed)           0.819    27.588    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_5_n_0
    SLICE_X28Y114        LUT5 (Prop_lut5_I0_O)        0.124    27.712 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_2/O
                         net (fo=1, routed)           1.073    28.785    u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0_i_2_n_0
    SLICE_X13Y115        LUT3 (Prop_lut3_I1_O)        0.124    28.909 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[27]_INST_0/O
                         net (fo=2, routed)           1.058    29.967    s_adxl_txt_ascii_line1[27]
    SLICE_X28Y106        LUT6 (Prop_lut6_I5_O)        0.124    30.091 r  s_cls_txt_ascii_line1[27]_i_1/O
                         net (fo=1, routed)           0.000    30.091    s_cls_txt_ascii_line1[27]_i_1_n_0
    SLICE_X28Y106        FDRE                                         r  s_cls_txt_ascii_line1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.505    55.891    s_clk_20mhz_BUFG
    SLICE_X28Y106        FDRE                                         r  s_cls_txt_ascii_line1_reg[27]/C
                         clock pessimism              0.311    56.202    
                         clock uncertainty           -0.210    55.993    
    SLICE_X28Y106        FDRE (Setup_fdre_C_D)        0.029    56.022    s_cls_txt_ascii_line1_reg[27]
  -------------------------------------------------------------------
                         required time                         56.022    
                         arrival time                         -30.091    
  -------------------------------------------------------------------
                         slack                                 25.931    

Slack (MET) :             26.283ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line2_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        23.508ns  (logic 7.881ns (33.524%)  route 15.627ns (66.476%))
  Logic Levels:           25  (CARRY4=10 LUT1=1 LUT3=2 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns = ( 55.889 - 50.000 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.630     6.248    s_clk_20mhz_BUFG
    SLICE_X13Y103        FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y103        FDRE (Prop_fdre_C_Q)         0.419     6.667 f  s_hex_3axis_temp_measurements_display_reg[24]/Q
                         net (fo=19, routed)          1.851     8.518    u_adxl362_readings_to_ascii/i_3axis_temp[24]
    SLICE_X41Y108        LUT1 (Prop_lut1_I0_O)        0.296     8.814 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_5/O
                         net (fo=1, routed)           0.476     9.290    u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_5_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     9.772 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_4/O[0]
                         net (fo=12, routed)          1.326    11.099    u_adxl362_readings_to_ascii/s_txt_zaxis_u160[1]
    SLICE_X42Y106        LUT5 (Prop_lut5_I1_O)        0.299    11.398 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_154/O
                         net (fo=1, routed)           0.000    11.398    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_154_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.911 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_135/CO[3]
                         net (fo=1, routed)           0.000    11.911    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_135_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.150 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_105/O[2]
                         net (fo=2, routed)           0.305    12.455    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_105_n_5
    SLICE_X44Y107        LUT6 (Prop_lut6_I5_O)        0.301    12.756 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_106/O
                         net (fo=3, routed)           0.874    13.629    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_106_n_0
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.150    13.779 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_49/O
                         net (fo=1, routed)           0.492    14.271    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_49_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    14.999 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.999    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_16_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.113 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.113    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_4_n_0
    SLICE_X43Y110        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.426 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_11/O[3]
                         net (fo=14, routed)          1.309    16.735    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_11_n_4
    SLICE_X45Y113        LUT3 (Prop_lut3_I1_O)        0.306    17.041 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_80/O
                         net (fo=1, routed)           0.523    17.564    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_80_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.949 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.949    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_35_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.188 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_10/O[2]
                         net (fo=3, routed)           0.842    19.030    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_10_n_5
    SLICE_X45Y112        LUT4 (Prop_lut4_I0_O)        0.332    19.362 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_27/O
                         net (fo=1, routed)           0.762    20.125    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_27_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    20.726 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.726    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_5_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.883 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1/CO[1]
                         net (fo=6, routed)           0.854    21.737    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1_n_2
    SLICE_X42Y114        LUT4 (Prop_lut4_I3_O)        0.353    22.090 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_12/O
                         net (fo=4, routed)           0.311    22.401    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_12_n_0
    SLICE_X43Y113        LUT6 (Prop_lut6_I0_O)        0.328    22.729 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_26/O
                         net (fo=4, routed)           0.613    23.342    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_26_n_0
    SLICE_X43Y114        LUT6 (Prop_lut6_I5_O)        0.124    23.466 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_15/O
                         net (fo=3, routed)           0.592    24.057    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_15_n_0
    SLICE_X41Y114        LUT5 (Prop_lut5_I1_O)        0.150    24.207 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_8/O
                         net (fo=4, routed)           0.465    24.672    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_8_n_0
    SLICE_X41Y114        LUT6 (Prop_lut6_I3_O)        0.326    24.998 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_9/O
                         net (fo=7, routed)           0.655    25.654    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_9_n_0
    SLICE_X42Y113        LUT6 (Prop_lut6_I0_O)        0.124    25.778 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_5/O
                         net (fo=4, routed)           0.831    26.609    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_5_n_0
    SLICE_X39Y113        LUT5 (Prop_lut5_I0_O)        0.124    26.733 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[91]_INST_0_i_2/O
                         net (fo=1, routed)           0.997    27.730    u_adxl362_readings_to_ascii/o_txt_ascii_line2[91]_INST_0_i_2_n_0
    SLICE_X40Y109        LUT3 (Prop_lut3_I1_O)        0.152    27.882 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[91]_INST_0/O
                         net (fo=2, routed)           1.549    29.431    s_adxl_txt_ascii_line2[91]
    SLICE_X15Y114        LUT6 (Prop_lut6_I5_O)        0.326    29.757 r  s_cls_txt_ascii_line2[91]_i_1/O
                         net (fo=1, routed)           0.000    29.757    s_cls_txt_ascii_line2[91]_i_1_n_0
    SLICE_X15Y114        FDRE                                         r  s_cls_txt_ascii_line2_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.503    55.889    s_clk_20mhz_BUFG
    SLICE_X15Y114        FDRE                                         r  s_cls_txt_ascii_line2_reg[91]/C
                         clock pessimism              0.329    56.218    
                         clock uncertainty           -0.210    56.009    
    SLICE_X15Y114        FDRE (Setup_fdre_C_D)        0.031    56.040    s_cls_txt_ascii_line2_reg[91]
  -------------------------------------------------------------------
                         required time                         56.040    
                         arrival time                         -29.757    
  -------------------------------------------------------------------
                         slack                                 26.283    

Slack (MET) :             26.520ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        23.271ns  (logic 7.881ns (33.866%)  route 15.390ns (66.134%))
  Logic Levels:           25  (CARRY4=10 LUT1=1 LUT3=2 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.889ns = ( 55.889 - 50.000 ) 
    Source Clock Delay      (SCD):    6.248ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.630     6.248    s_clk_20mhz_BUFG
    SLICE_X13Y103        FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y103        FDRE (Prop_fdre_C_Q)         0.419     6.667 f  s_hex_3axis_temp_measurements_display_reg[24]/Q
                         net (fo=19, routed)          1.851     8.518    u_adxl362_readings_to_ascii/i_3axis_temp[24]
    SLICE_X41Y108        LUT1 (Prop_lut1_I0_O)        0.296     8.814 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_5/O
                         net (fo=1, routed)           0.476     9.290    u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_5_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     9.772 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_4/O[0]
                         net (fo=12, routed)          1.326    11.099    u_adxl362_readings_to_ascii/s_txt_zaxis_u160[1]
    SLICE_X42Y106        LUT5 (Prop_lut5_I1_O)        0.299    11.398 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_154/O
                         net (fo=1, routed)           0.000    11.398    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_154_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.911 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_135/CO[3]
                         net (fo=1, routed)           0.000    11.911    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_135_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.150 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_105/O[2]
                         net (fo=2, routed)           0.305    12.455    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_105_n_5
    SLICE_X44Y107        LUT6 (Prop_lut6_I5_O)        0.301    12.756 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_106/O
                         net (fo=3, routed)           0.874    13.629    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_106_n_0
    SLICE_X41Y108        LUT5 (Prop_lut5_I4_O)        0.150    13.779 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_49/O
                         net (fo=1, routed)           0.492    14.271    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_49_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    14.999 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.999    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_16_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.113 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.113    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_4_n_0
    SLICE_X43Y110        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.426 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_11/O[3]
                         net (fo=14, routed)          1.309    16.735    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_11_n_4
    SLICE_X45Y113        LUT3 (Prop_lut3_I1_O)        0.306    17.041 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_80/O
                         net (fo=1, routed)           0.523    17.564    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_80_n_0
    SLICE_X44Y112        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.949 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.949    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_35_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.188 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_10/O[2]
                         net (fo=3, routed)           0.842    19.030    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_10_n_5
    SLICE_X45Y112        LUT4 (Prop_lut4_I0_O)        0.332    19.362 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_27/O
                         net (fo=1, routed)           0.762    20.125    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_27_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    20.726 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.726    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_5_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.883 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1/CO[1]
                         net (fo=6, routed)           0.854    21.737    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1_n_2
    SLICE_X42Y114        LUT4 (Prop_lut4_I3_O)        0.353    22.090 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_12/O
                         net (fo=4, routed)           0.311    22.401    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_12_n_0
    SLICE_X43Y113        LUT6 (Prop_lut6_I0_O)        0.328    22.729 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_26/O
                         net (fo=4, routed)           0.613    23.342    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_26_n_0
    SLICE_X43Y114        LUT6 (Prop_lut6_I5_O)        0.124    23.466 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_15/O
                         net (fo=3, routed)           0.592    24.057    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_15_n_0
    SLICE_X41Y114        LUT5 (Prop_lut5_I1_O)        0.150    24.207 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_8/O
                         net (fo=4, routed)           0.465    24.672    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_8_n_0
    SLICE_X41Y114        LUT6 (Prop_lut6_I3_O)        0.326    24.998 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_9/O
                         net (fo=7, routed)           0.655    25.654    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_9_n_0
    SLICE_X42Y113        LUT6 (Prop_lut6_I0_O)        0.124    25.778 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_5/O
                         net (fo=4, routed)           0.831    26.609    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_5_n_0
    SLICE_X39Y113        LUT5 (Prop_lut5_I0_O)        0.124    26.733 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[91]_INST_0_i_2/O
                         net (fo=1, routed)           0.997    27.730    u_adxl362_readings_to_ascii/o_txt_ascii_line2[91]_INST_0_i_2_n_0
    SLICE_X40Y109        LUT3 (Prop_lut3_I1_O)        0.152    27.882 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[91]_INST_0/O
                         net (fo=2, routed)           1.312    29.194    s_adxl_txt_ascii_line2[91]
    SLICE_X15Y114        LUT6 (Prop_lut6_I1_O)        0.326    29.520 r  s_uart_dat_ascii_line[107]_i_1/O
                         net (fo=1, routed)           0.000    29.520    s_uart_dat_ascii_line[107]_i_1_n_0
    SLICE_X15Y114        FDRE                                         r  s_uart_dat_ascii_line_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.503    55.889    s_clk_20mhz_BUFG
    SLICE_X15Y114        FDRE                                         r  s_uart_dat_ascii_line_reg[107]/C
                         clock pessimism              0.329    56.218    
                         clock uncertainty           -0.210    56.009    
    SLICE_X15Y114        FDRE (Setup_fdre_C_D)        0.031    56.040    s_uart_dat_ascii_line_reg[107]
  -------------------------------------------------------------------
                         required time                         56.040    
                         arrival time                         -29.520    
  -------------------------------------------------------------------
                         slack                                 26.520    

Slack (MET) :             26.661ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        23.036ns  (logic 8.004ns (34.746%)  route 15.032ns (65.254%))
  Logic Levels:           24  (CARRY4=9 LUT1=1 LUT3=1 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 55.891 - 50.000 ) 
    Source Clock Delay      (SCD):    6.325ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.707     6.325    s_clk_20mhz_BUFG
    SLICE_X5Y107         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.456     6.781 f  s_hex_3axis_temp_measurements_display_reg[40]/Q
                         net (fo=19, routed)          2.555     9.336    u_adxl362_readings_to_ascii/i_3axis_temp[40]
    SLICE_X35Y108        LUT1 (Prop_lut1_I0_O)        0.124     9.460 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.496     9.957    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_5_n_0
    SLICE_X33Y105        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.537 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.537    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4_n_0
    SLICE_X33Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.871 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_31/O[1]
                         net (fo=16, routed)          0.868    11.739    u_adxl362_readings_to_ascii/s_txt_yaxis_u160[6]
    SLICE_X32Y106        LUT5 (Prop_lut5_I1_O)        0.303    12.042 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_142/O
                         net (fo=1, routed)           0.000    12.042    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_142_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.592 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_105/CO[3]
                         net (fo=1, routed)           0.000    12.592    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_105_n_0
    SLICE_X32Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.905 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_60/O[3]
                         net (fo=3, routed)           0.790    13.695    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_60_n_4
    SLICE_X36Y109        LUT6 (Prop_lut6_I2_O)        0.306    14.001 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_54/O
                         net (fo=2, routed)           0.803    14.804    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_54_n_0
    SLICE_X35Y109        LUT5 (Prop_lut5_I0_O)        0.124    14.928 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_17/O
                         net (fo=2, routed)           0.537    15.465    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_17_n_0
    SLICE_X34Y109        LUT6 (Prop_lut6_I0_O)        0.124    15.589 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    15.589    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_21_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.965 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.965    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_4_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.204 f  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_11/O[2]
                         net (fo=11, routed)          1.296    17.500    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_11_n_5
    SLICE_X31Y113        LUT3 (Prop_lut3_I0_O)        0.329    17.829 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_38/O
                         net (fo=1, routed)           0.643    18.472    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_38_n_0
    SLICE_X30Y113        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    19.194 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.194    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_10_n_0
    SLICE_X30Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.413 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2/O[0]
                         net (fo=3, routed)           0.983    20.396    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2_n_7
    SLICE_X30Y111        LUT4 (Prop_lut4_I0_O)        0.323    20.719 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_7/O
                         net (fo=1, routed)           0.694    21.413    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_7_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.689    22.102 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1/CO[1]
                         net (fo=6, routed)           0.683    22.786    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1_n_2
    SLICE_X29Y113        LUT4 (Prop_lut4_I3_O)        0.357    23.143 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_12/O
                         net (fo=4, routed)           0.461    23.604    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_12_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.332    23.936 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_26/O
                         net (fo=4, routed)           0.321    24.257    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_26_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I1_O)        0.124    24.381 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_17/O
                         net (fo=2, routed)           0.963    25.344    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_17_n_0
    SLICE_X30Y115        LUT5 (Prop_lut5_I4_O)        0.150    25.494 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_8/O
                         net (fo=4, routed)           0.836    26.330    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_8_n_0
    SLICE_X30Y115        LUT6 (Prop_lut6_I2_O)        0.328    26.658 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_1/O
                         net (fo=8, routed)           0.632    27.291    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_1_n_0
    SLICE_X29Y114        LUT6 (Prop_lut6_I1_O)        0.124    27.415 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[26]_INST_0_i_2/O
                         net (fo=2, routed)           0.815    28.230    u_adxl362_readings_to_ascii/o_txt_ascii_line1[26]_INST_0_i_2_n_0
    SLICE_X29Y113        LUT5 (Prop_lut5_I2_O)        0.152    28.382 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[26]_INST_0/O
                         net (fo=2, routed)           0.653    29.035    s_adxl_txt_ascii_line1[26]
    SLICE_X29Y106        LUT6 (Prop_lut6_I5_O)        0.326    29.361 r  s_cls_txt_ascii_line1[26]_i_1/O
                         net (fo=1, routed)           0.000    29.361    s_cls_txt_ascii_line1[26]_i_1_n_0
    SLICE_X29Y106        FDRE                                         r  s_cls_txt_ascii_line1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.505    55.891    s_clk_20mhz_BUFG
    SLICE_X29Y106        FDRE                                         r  s_cls_txt_ascii_line1_reg[26]/C
                         clock pessimism              0.311    56.202    
                         clock uncertainty           -0.210    55.993    
    SLICE_X29Y106        FDRE (Setup_fdre_C_D)        0.029    56.022    s_cls_txt_ascii_line1_reg[26]
  -------------------------------------------------------------------
                         required time                         56.022    
                         arrival time                         -29.361    
  -------------------------------------------------------------------
                         slack                                 26.661    

Slack (MET) :             26.666ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[170]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        23.033ns  (logic 8.004ns (34.751%)  route 15.029ns (65.249%))
  Logic Levels:           24  (CARRY4=9 LUT1=1 LUT3=1 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 55.891 - 50.000 ) 
    Source Clock Delay      (SCD):    6.325ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.707     6.325    s_clk_20mhz_BUFG
    SLICE_X5Y107         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.456     6.781 f  s_hex_3axis_temp_measurements_display_reg[40]/Q
                         net (fo=19, routed)          2.555     9.336    u_adxl362_readings_to_ascii/i_3axis_temp[40]
    SLICE_X35Y108        LUT1 (Prop_lut1_I0_O)        0.124     9.460 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.496     9.957    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_5_n_0
    SLICE_X33Y105        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.537 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.537    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4_n_0
    SLICE_X33Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.871 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_31/O[1]
                         net (fo=16, routed)          0.868    11.739    u_adxl362_readings_to_ascii/s_txt_yaxis_u160[6]
    SLICE_X32Y106        LUT5 (Prop_lut5_I1_O)        0.303    12.042 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_142/O
                         net (fo=1, routed)           0.000    12.042    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_142_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.592 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_105/CO[3]
                         net (fo=1, routed)           0.000    12.592    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_105_n_0
    SLICE_X32Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.905 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_60/O[3]
                         net (fo=3, routed)           0.790    13.695    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_60_n_4
    SLICE_X36Y109        LUT6 (Prop_lut6_I2_O)        0.306    14.001 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_54/O
                         net (fo=2, routed)           0.803    14.804    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_54_n_0
    SLICE_X35Y109        LUT5 (Prop_lut5_I0_O)        0.124    14.928 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_17/O
                         net (fo=2, routed)           0.537    15.465    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_17_n_0
    SLICE_X34Y109        LUT6 (Prop_lut6_I0_O)        0.124    15.589 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    15.589    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_21_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.965 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.965    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_4_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.204 f  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_11/O[2]
                         net (fo=11, routed)          1.296    17.500    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_11_n_5
    SLICE_X31Y113        LUT3 (Prop_lut3_I0_O)        0.329    17.829 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_38/O
                         net (fo=1, routed)           0.643    18.472    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_38_n_0
    SLICE_X30Y113        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    19.194 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.194    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_10_n_0
    SLICE_X30Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.413 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2/O[0]
                         net (fo=3, routed)           0.983    20.396    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2_n_7
    SLICE_X30Y111        LUT4 (Prop_lut4_I0_O)        0.323    20.719 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_7/O
                         net (fo=1, routed)           0.694    21.413    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_7_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.689    22.102 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1/CO[1]
                         net (fo=6, routed)           0.683    22.786    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1_n_2
    SLICE_X29Y113        LUT4 (Prop_lut4_I3_O)        0.357    23.143 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_12/O
                         net (fo=4, routed)           0.461    23.604    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_12_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.332    23.936 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_26/O
                         net (fo=4, routed)           0.321    24.257    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_26_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I1_O)        0.124    24.381 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_17/O
                         net (fo=2, routed)           0.963    25.344    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_17_n_0
    SLICE_X30Y115        LUT5 (Prop_lut5_I4_O)        0.150    25.494 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_8/O
                         net (fo=4, routed)           0.836    26.330    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_8_n_0
    SLICE_X30Y115        LUT6 (Prop_lut6_I2_O)        0.328    26.658 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_1/O
                         net (fo=8, routed)           0.632    27.291    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_1_n_0
    SLICE_X29Y114        LUT6 (Prop_lut6_I1_O)        0.124    27.415 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[26]_INST_0_i_2/O
                         net (fo=2, routed)           0.815    28.230    u_adxl362_readings_to_ascii/o_txt_ascii_line1[26]_INST_0_i_2_n_0
    SLICE_X29Y113        LUT5 (Prop_lut5_I2_O)        0.152    28.382 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[26]_INST_0/O
                         net (fo=2, routed)           0.650    29.032    s_adxl_txt_ascii_line1[26]
    SLICE_X29Y106        LUT6 (Prop_lut6_I1_O)        0.326    29.358 r  s_uart_dat_ascii_line[170]_i_1/O
                         net (fo=1, routed)           0.000    29.358    s_uart_dat_ascii_line[170]_i_1_n_0
    SLICE_X29Y106        FDRE                                         r  s_uart_dat_ascii_line_reg[170]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.505    55.891    s_clk_20mhz_BUFG
    SLICE_X29Y106        FDRE                                         r  s_uart_dat_ascii_line_reg[170]/C
                         clock pessimism              0.311    56.202    
                         clock uncertainty           -0.210    55.993    
    SLICE_X29Y106        FDRE (Setup_fdre_C_D)        0.031    56.024    s_uart_dat_ascii_line_reg[170]
  -------------------------------------------------------------------
                         required time                         56.024    
                         arrival time                         -29.358    
  -------------------------------------------------------------------
                         slack                                 26.666    

Slack (MET) :             26.754ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[169]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        22.944ns  (logic 7.774ns (33.882%)  route 15.170ns (66.118%))
  Logic Levels:           24  (CARRY4=9 LUT1=1 LUT3=1 LUT4=3 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 55.891 - 50.000 ) 
    Source Clock Delay      (SCD):    6.325ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.707     6.325    s_clk_20mhz_BUFG
    SLICE_X5Y107         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.456     6.781 f  s_hex_3axis_temp_measurements_display_reg[40]/Q
                         net (fo=19, routed)          2.555     9.336    u_adxl362_readings_to_ascii/i_3axis_temp[40]
    SLICE_X35Y108        LUT1 (Prop_lut1_I0_O)        0.124     9.460 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.496     9.957    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_5_n_0
    SLICE_X33Y105        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.537 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.537    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4_n_0
    SLICE_X33Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.871 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_31/O[1]
                         net (fo=16, routed)          0.868    11.739    u_adxl362_readings_to_ascii/s_txt_yaxis_u160[6]
    SLICE_X32Y106        LUT5 (Prop_lut5_I1_O)        0.303    12.042 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_142/O
                         net (fo=1, routed)           0.000    12.042    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_142_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.592 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_105/CO[3]
                         net (fo=1, routed)           0.000    12.592    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_105_n_0
    SLICE_X32Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.905 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_60/O[3]
                         net (fo=3, routed)           0.790    13.695    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_60_n_4
    SLICE_X36Y109        LUT6 (Prop_lut6_I2_O)        0.306    14.001 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_54/O
                         net (fo=2, routed)           0.803    14.804    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_54_n_0
    SLICE_X35Y109        LUT5 (Prop_lut5_I0_O)        0.124    14.928 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_17/O
                         net (fo=2, routed)           0.537    15.465    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_17_n_0
    SLICE_X34Y109        LUT6 (Prop_lut6_I0_O)        0.124    15.589 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    15.589    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_21_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.965 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.965    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_4_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.204 f  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_11/O[2]
                         net (fo=11, routed)          1.296    17.500    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_11_n_5
    SLICE_X31Y113        LUT3 (Prop_lut3_I0_O)        0.329    17.829 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_38/O
                         net (fo=1, routed)           0.643    18.472    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_38_n_0
    SLICE_X30Y113        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    19.194 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.194    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_10_n_0
    SLICE_X30Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.413 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2/O[0]
                         net (fo=3, routed)           0.983    20.396    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2_n_7
    SLICE_X30Y111        LUT4 (Prop_lut4_I0_O)        0.323    20.719 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_7/O
                         net (fo=1, routed)           0.694    21.413    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_7_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.689    22.102 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1/CO[1]
                         net (fo=6, routed)           0.683    22.786    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1_n_2
    SLICE_X29Y113        LUT4 (Prop_lut4_I3_O)        0.357    23.143 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_12/O
                         net (fo=4, routed)           0.461    23.604    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_12_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.332    23.936 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_26/O
                         net (fo=4, routed)           0.321    24.257    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_26_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I1_O)        0.124    24.381 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_17/O
                         net (fo=2, routed)           0.963    25.344    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_17_n_0
    SLICE_X30Y115        LUT5 (Prop_lut5_I4_O)        0.150    25.494 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_8/O
                         net (fo=4, routed)           0.836    26.330    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_8_n_0
    SLICE_X30Y115        LUT6 (Prop_lut6_I2_O)        0.328    26.658 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_1/O
                         net (fo=8, routed)           0.632    27.291    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_1_n_0
    SLICE_X29Y114        LUT6 (Prop_lut6_I1_O)        0.124    27.415 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[26]_INST_0_i_2/O
                         net (fo=2, routed)           0.815    28.230    u_adxl362_readings_to_ascii/o_txt_ascii_line1[26]_INST_0_i_2_n_0
    SLICE_X29Y113        LUT4 (Prop_lut4_I1_O)        0.124    28.354 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[25]_INST_0/O
                         net (fo=2, routed)           0.792    29.145    s_adxl_txt_ascii_line1[25]
    SLICE_X29Y105        LUT6 (Prop_lut6_I1_O)        0.124    29.269 r  s_uart_dat_ascii_line[169]_i_1/O
                         net (fo=1, routed)           0.000    29.269    s_uart_dat_ascii_line[169]_i_1_n_0
    SLICE_X29Y105        FDRE                                         r  s_uart_dat_ascii_line_reg[169]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.505    55.891    s_clk_20mhz_BUFG
    SLICE_X29Y105        FDRE                                         r  s_uart_dat_ascii_line_reg[169]/C
                         clock pessimism              0.311    56.202    
                         clock uncertainty           -0.210    55.993    
    SLICE_X29Y105        FDRE (Setup_fdre_C_D)        0.031    56.024    s_uart_dat_ascii_line_reg[169]
  -------------------------------------------------------------------
                         required time                         56.024    
                         arrival time                         -29.269    
  -------------------------------------------------------------------
                         slack                                 26.754    

Slack (MET) :             26.757ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        22.991ns  (logic 7.650ns (33.274%)  route 15.341ns (66.726%))
  Logic Levels:           23  (CARRY4=9 LUT1=1 LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns = ( 55.894 - 50.000 ) 
    Source Clock Delay      (SCD):    6.325ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.707     6.325    s_clk_20mhz_BUFG
    SLICE_X5Y107         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.456     6.781 f  s_hex_3axis_temp_measurements_display_reg[40]/Q
                         net (fo=19, routed)          2.555     9.336    u_adxl362_readings_to_ascii/i_3axis_temp[40]
    SLICE_X35Y108        LUT1 (Prop_lut1_I0_O)        0.124     9.460 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.496     9.957    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_5_n_0
    SLICE_X33Y105        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.537 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.537    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4_n_0
    SLICE_X33Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.871 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_31/O[1]
                         net (fo=16, routed)          0.868    11.739    u_adxl362_readings_to_ascii/s_txt_yaxis_u160[6]
    SLICE_X32Y106        LUT5 (Prop_lut5_I1_O)        0.303    12.042 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_142/O
                         net (fo=1, routed)           0.000    12.042    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_142_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.592 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_105/CO[3]
                         net (fo=1, routed)           0.000    12.592    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_105_n_0
    SLICE_X32Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.905 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_60/O[3]
                         net (fo=3, routed)           0.790    13.695    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_60_n_4
    SLICE_X36Y109        LUT6 (Prop_lut6_I2_O)        0.306    14.001 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_54/O
                         net (fo=2, routed)           0.803    14.804    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_54_n_0
    SLICE_X35Y109        LUT5 (Prop_lut5_I0_O)        0.124    14.928 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_17/O
                         net (fo=2, routed)           0.537    15.465    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_17_n_0
    SLICE_X34Y109        LUT6 (Prop_lut6_I0_O)        0.124    15.589 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    15.589    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_21_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.965 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.965    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_4_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.204 f  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_11/O[2]
                         net (fo=11, routed)          1.296    17.500    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_11_n_5
    SLICE_X31Y113        LUT3 (Prop_lut3_I0_O)        0.329    17.829 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_38/O
                         net (fo=1, routed)           0.643    18.472    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_38_n_0
    SLICE_X30Y113        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    19.194 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.194    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_10_n_0
    SLICE_X30Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.413 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2/O[0]
                         net (fo=3, routed)           0.983    20.396    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2_n_7
    SLICE_X30Y111        LUT4 (Prop_lut4_I0_O)        0.323    20.719 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_7/O
                         net (fo=1, routed)           0.694    21.413    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_7_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.689    22.102 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1/CO[1]
                         net (fo=6, routed)           0.683    22.786    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1_n_2
    SLICE_X29Y113        LUT4 (Prop_lut4_I3_O)        0.357    23.143 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_12/O
                         net (fo=4, routed)           0.461    23.604    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_12_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.332    23.936 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_26/O
                         net (fo=4, routed)           0.321    24.257    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_26_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I1_O)        0.124    24.381 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_17/O
                         net (fo=2, routed)           0.963    25.344    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_17_n_0
    SLICE_X30Y115        LUT5 (Prop_lut5_I4_O)        0.150    25.494 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_8/O
                         net (fo=4, routed)           0.836    26.330    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_8_n_0
    SLICE_X30Y115        LUT6 (Prop_lut6_I2_O)        0.328    26.658 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_1/O
                         net (fo=8, routed)           1.221    27.879    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_1_n_0
    SLICE_X28Y113        LUT6 (Prop_lut6_I0_O)        0.124    28.003 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0/O
                         net (fo=2, routed)           1.189    29.192    s_adxl_txt_ascii_line1[30]
    SLICE_X14Y106        LUT6 (Prop_lut6_I5_O)        0.124    29.316 r  s_cls_txt_ascii_line1[30]_i_1/O
                         net (fo=1, routed)           0.000    29.316    s_cls_txt_ascii_line1[30]_i_1_n_0
    SLICE_X14Y106        FDRE                                         r  s_cls_txt_ascii_line1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.508    55.894    s_clk_20mhz_BUFG
    SLICE_X14Y106        FDRE                                         r  s_cls_txt_ascii_line1_reg[30]/C
                         clock pessimism              0.311    56.205    
                         clock uncertainty           -0.210    55.996    
    SLICE_X14Y106        FDRE (Setup_fdre_C_D)        0.077    56.073    s_cls_txt_ascii_line1_reg[30]
  -------------------------------------------------------------------
                         required time                         56.073    
                         arrival time                         -29.316    
  -------------------------------------------------------------------
                         slack                                 26.757    

Slack (MET) :             26.771ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[174]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        22.981ns  (logic 7.650ns (33.289%)  route 15.331ns (66.711%))
  Logic Levels:           23  (CARRY4=9 LUT1=1 LUT3=1 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.894ns = ( 55.894 - 50.000 ) 
    Source Clock Delay      (SCD):    6.325ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.707     6.325    s_clk_20mhz_BUFG
    SLICE_X5Y107         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.456     6.781 f  s_hex_3axis_temp_measurements_display_reg[40]/Q
                         net (fo=19, routed)          2.555     9.336    u_adxl362_readings_to_ascii/i_3axis_temp[40]
    SLICE_X35Y108        LUT1 (Prop_lut1_I0_O)        0.124     9.460 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.496     9.957    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_5_n_0
    SLICE_X33Y105        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.537 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.537    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4_n_0
    SLICE_X33Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.871 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_31/O[1]
                         net (fo=16, routed)          0.868    11.739    u_adxl362_readings_to_ascii/s_txt_yaxis_u160[6]
    SLICE_X32Y106        LUT5 (Prop_lut5_I1_O)        0.303    12.042 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_142/O
                         net (fo=1, routed)           0.000    12.042    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_142_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.592 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_105/CO[3]
                         net (fo=1, routed)           0.000    12.592    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_105_n_0
    SLICE_X32Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.905 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_60/O[3]
                         net (fo=3, routed)           0.790    13.695    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_60_n_4
    SLICE_X36Y109        LUT6 (Prop_lut6_I2_O)        0.306    14.001 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_54/O
                         net (fo=2, routed)           0.803    14.804    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_54_n_0
    SLICE_X35Y109        LUT5 (Prop_lut5_I0_O)        0.124    14.928 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_17/O
                         net (fo=2, routed)           0.537    15.465    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_17_n_0
    SLICE_X34Y109        LUT6 (Prop_lut6_I0_O)        0.124    15.589 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    15.589    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_21_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.965 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.965    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_4_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.204 f  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_11/O[2]
                         net (fo=11, routed)          1.296    17.500    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_11_n_5
    SLICE_X31Y113        LUT3 (Prop_lut3_I0_O)        0.329    17.829 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_38/O
                         net (fo=1, routed)           0.643    18.472    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_38_n_0
    SLICE_X30Y113        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    19.194 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.194    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_10_n_0
    SLICE_X30Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.413 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2/O[0]
                         net (fo=3, routed)           0.983    20.396    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2_n_7
    SLICE_X30Y111        LUT4 (Prop_lut4_I0_O)        0.323    20.719 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_7/O
                         net (fo=1, routed)           0.694    21.413    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_7_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.689    22.102 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1/CO[1]
                         net (fo=6, routed)           0.683    22.786    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1_n_2
    SLICE_X29Y113        LUT4 (Prop_lut4_I3_O)        0.357    23.143 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_12/O
                         net (fo=4, routed)           0.461    23.604    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_12_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.332    23.936 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_26/O
                         net (fo=4, routed)           0.321    24.257    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_26_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I1_O)        0.124    24.381 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_17/O
                         net (fo=2, routed)           0.963    25.344    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_17_n_0
    SLICE_X30Y115        LUT5 (Prop_lut5_I4_O)        0.150    25.494 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_8/O
                         net (fo=4, routed)           0.836    26.330    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_8_n_0
    SLICE_X30Y115        LUT6 (Prop_lut6_I2_O)        0.328    26.658 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_1/O
                         net (fo=8, routed)           1.221    27.879    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_1_n_0
    SLICE_X28Y113        LUT6 (Prop_lut6_I0_O)        0.124    28.003 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0/O
                         net (fo=2, routed)           1.179    29.182    s_adxl_txt_ascii_line1[30]
    SLICE_X14Y106        LUT6 (Prop_lut6_I1_O)        0.124    29.306 r  s_uart_dat_ascii_line[174]_i_1/O
                         net (fo=1, routed)           0.000    29.306    s_uart_dat_ascii_line[174]_i_1_n_0
    SLICE_X14Y106        FDRE                                         r  s_uart_dat_ascii_line_reg[174]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.508    55.894    s_clk_20mhz_BUFG
    SLICE_X14Y106        FDRE                                         r  s_uart_dat_ascii_line_reg[174]/C
                         clock pessimism              0.311    56.205    
                         clock uncertainty           -0.210    55.996    
    SLICE_X14Y106        FDRE (Setup_fdre_C_D)        0.081    56.077    s_uart_dat_ascii_line_reg[174]
  -------------------------------------------------------------------
                         required time                         56.077    
                         arrival time                         -29.306    
  -------------------------------------------------------------------
                         slack                                 26.771    

Slack (MET) :             26.905ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        22.839ns  (logic 7.774ns (34.039%)  route 15.065ns (65.961%))
  Logic Levels:           24  (CARRY4=9 LUT1=1 LUT3=1 LUT4=3 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 55.890 - 50.000 ) 
    Source Clock Delay      (SCD):    6.325ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.707     6.325    s_clk_20mhz_BUFG
    SLICE_X5Y107         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.456     6.781 f  s_hex_3axis_temp_measurements_display_reg[40]/Q
                         net (fo=19, routed)          2.555     9.336    u_adxl362_readings_to_ascii/i_3axis_temp[40]
    SLICE_X35Y108        LUT1 (Prop_lut1_I0_O)        0.124     9.460 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.496     9.957    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_5_n_0
    SLICE_X33Y105        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.537 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.537    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4_n_0
    SLICE_X33Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.871 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_31/O[1]
                         net (fo=16, routed)          0.868    11.739    u_adxl362_readings_to_ascii/s_txt_yaxis_u160[6]
    SLICE_X32Y106        LUT5 (Prop_lut5_I1_O)        0.303    12.042 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_142/O
                         net (fo=1, routed)           0.000    12.042    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_142_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.592 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_105/CO[3]
                         net (fo=1, routed)           0.000    12.592    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_105_n_0
    SLICE_X32Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.905 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_60/O[3]
                         net (fo=3, routed)           0.790    13.695    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_60_n_4
    SLICE_X36Y109        LUT6 (Prop_lut6_I2_O)        0.306    14.001 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_54/O
                         net (fo=2, routed)           0.803    14.804    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_54_n_0
    SLICE_X35Y109        LUT5 (Prop_lut5_I0_O)        0.124    14.928 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_17/O
                         net (fo=2, routed)           0.537    15.465    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_17_n_0
    SLICE_X34Y109        LUT6 (Prop_lut6_I0_O)        0.124    15.589 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    15.589    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_21_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.965 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.965    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_4_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.204 f  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_11/O[2]
                         net (fo=11, routed)          1.296    17.500    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_11_n_5
    SLICE_X31Y113        LUT3 (Prop_lut3_I0_O)        0.329    17.829 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_38/O
                         net (fo=1, routed)           0.643    18.472    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_38_n_0
    SLICE_X30Y113        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    19.194 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.194    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_10_n_0
    SLICE_X30Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.413 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2/O[0]
                         net (fo=3, routed)           0.983    20.396    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_2_n_7
    SLICE_X30Y111        LUT4 (Prop_lut4_I0_O)        0.323    20.719 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_7/O
                         net (fo=1, routed)           0.694    21.413    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_7_n_0
    SLICE_X31Y112        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.689    22.102 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1/CO[1]
                         net (fo=6, routed)           0.683    22.786    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1_n_2
    SLICE_X29Y113        LUT4 (Prop_lut4_I3_O)        0.357    23.143 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_12/O
                         net (fo=4, routed)           0.461    23.604    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_12_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.332    23.936 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_26/O
                         net (fo=4, routed)           0.321    24.257    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_26_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I1_O)        0.124    24.381 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_17/O
                         net (fo=2, routed)           0.963    25.344    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_17_n_0
    SLICE_X30Y115        LUT5 (Prop_lut5_I4_O)        0.150    25.494 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_8/O
                         net (fo=4, routed)           0.836    26.330    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_8_n_0
    SLICE_X30Y115        LUT6 (Prop_lut6_I2_O)        0.328    26.658 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_1/O
                         net (fo=8, routed)           0.632    27.291    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_1_n_0
    SLICE_X29Y114        LUT6 (Prop_lut6_I1_O)        0.124    27.415 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[26]_INST_0_i_2/O
                         net (fo=2, routed)           0.815    28.230    u_adxl362_readings_to_ascii/o_txt_ascii_line1[26]_INST_0_i_2_n_0
    SLICE_X29Y113        LUT4 (Prop_lut4_I1_O)        0.124    28.354 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[25]_INST_0/O
                         net (fo=2, routed)           0.686    29.040    s_adxl_txt_ascii_line1[25]
    SLICE_X30Y105        LUT6 (Prop_lut6_I5_O)        0.124    29.164 r  s_cls_txt_ascii_line1[25]_i_1/O
                         net (fo=1, routed)           0.000    29.164    s_cls_txt_ascii_line1[25]_i_1_n_0
    SLICE_X30Y105        FDRE                                         r  s_cls_txt_ascii_line1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.504    55.890    s_clk_20mhz_BUFG
    SLICE_X30Y105        FDRE                                         r  s_cls_txt_ascii_line1_reg[25]/C
                         clock pessimism              0.311    56.201    
                         clock uncertainty           -0.210    55.992    
    SLICE_X30Y105        FDRE (Setup_fdre_C_D)        0.077    56.069    s_cls_txt_ascii_line1_reg[25]
  -------------------------------------------------------------------
                         required time                         56.069    
                         arrival time                         -29.164    
  -------------------------------------------------------------------
                         slack                                 26.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_uart_tx_feed/s_uart_line_aux_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.495%)  route 0.197ns (48.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.572     1.836    u_uart_tx_feed/i_clk_20mhz
    SLICE_X30Y99         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     2.000 r  u_uart_tx_feed/s_uart_line_aux_reg[42]/Q
                         net (fo=1, routed)           0.197     2.197    u_uart_tx_feed/s_uart_line_aux[42]
    SLICE_X31Y100        LUT3 (Prop_lut3_I0_O)        0.045     2.242 r  u_uart_tx_feed/s_uart_line_aux[50]_i_1/O
                         net (fo=1, routed)           0.000     2.242    u_uart_tx_feed/s_uart_line_val[50]
    SLICE_X31Y100        FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.837     2.380    u_uart_tx_feed/i_clk_20mhz
    SLICE_X31Y100        FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[50]/C
                         clock pessimism             -0.278     2.101    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.091     2.192    u_uart_tx_feed/s_uart_line_aux_reg[50]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_uart_tx_feed/s_uart_line_aux_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_uart_tx_feed/s_uart_line_aux_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.227ns (53.156%)  route 0.200ns (46.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.572     1.836    u_uart_tx_feed/i_clk_20mhz
    SLICE_X31Y99         FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.128     1.964 r  u_uart_tx_feed/s_uart_line_aux_reg[54]/Q
                         net (fo=1, routed)           0.200     2.164    u_uart_tx_feed/s_uart_line_aux[54]
    SLICE_X31Y101        LUT3 (Prop_lut3_I0_O)        0.099     2.263 r  u_uart_tx_feed/s_uart_line_aux[62]_i_1/O
                         net (fo=1, routed)           0.000     2.263    u_uart_tx_feed/s_uart_line_val[62]
    SLICE_X31Y101        FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.837     2.380    u_uart_tx_feed/i_clk_20mhz
    SLICE_X31Y101        FDRE                                         r  u_uart_tx_feed/s_uart_line_aux_reg[62]/C
                         clock pessimism             -0.278     2.101    
    SLICE_X31Y101        FDRE (Hold_fdre_C_D)         0.107     2.208    u_uart_tx_feed/s_uart_line_aux_reg[62]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_hex_3axis_temp_measurements_display_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.456%)  route 0.233ns (64.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.576     1.840    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X13Y99         FDRE                                         r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.128     1.968 r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[27]/Q
                         net (fo=1, routed)           0.233     2.201    s_hex_3axis_temp_measurements_final[27]
    SLICE_X13Y103        FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.840     2.383    s_clk_20mhz_BUFG
    SLICE_X13Y103        FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[27]/C
                         clock pessimism             -0.278     2.104    
    SLICE_X13Y103        FDRE (Hold_fdre_C_D)         0.025     2.129    s_hex_3axis_temp_measurements_display_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 s_cls_txt_ascii_line2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.564%)  route 0.273ns (59.436%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.572     1.836    s_clk_20mhz_BUFG
    SLICE_X32Y99         FDRE                                         r  s_cls_txt_ascii_line2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.141     1.977 r  s_cls_txt_ascii_line2_reg[25]/Q
                         net (fo=1, routed)           0.273     2.250    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line2[25]
    SLICE_X30Y102        LUT4 (Prop_lut4_I3_O)        0.045     2.295 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[25]_i_1/O
                         net (fo=1, routed)           0.000     2.295    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[25]
    SLICE_X30Y102        FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.837     2.380    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X30Y102        FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[25]/C
                         clock pessimism             -0.278     2.101    
    SLICE_X30Y102        FDRE (Hold_fdre_C_D)         0.120     2.221    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.986%)  route 0.246ns (60.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.576     1.840    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X12Y98         FDRE                                         r  u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164     2.004 r  u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux_reg[24]/Q
                         net (fo=2, routed)           0.246     2.250    u_pmod_acl2_custom_driver/s_hex_3axis_temp_measurements_aux[24]
    SLICE_X12Y103        FDRE                                         r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.840     2.383    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X12Y103        FDRE                                         r  u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[24]/C
                         clock pessimism             -0.278     2.104    
    SLICE_X12Y103        FDRE (Hold_fdre_C_D)         0.063     2.167    u_pmod_acl2_custom_driver/o_data_3axis_temp_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_led_palette_pulser/s_ld4_basic_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.164ns (31.870%)  route 0.351ns (68.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.565     1.829    u_led_palette_pulser/i_clk
    SLICE_X46Y90         FDRE                                         r  u_led_palette_pulser/s_ld4_basic_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.164     1.993 r  u_led_palette_pulser/s_ld4_basic_value_reg[7]/Q
                         net (fo=8, routed)           0.351     2.344    u_led_pwm_driver/i_basic_led_lumin_value[0][7]
    DSP48_X1Y37          DSP48E1                                      r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.924     2.467    u_led_pwm_driver/i_clk
    DSP48_X1Y37          DSP48E1                                      r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg/CLK
                         clock pessimism             -0.283     2.184    
    DSP48_X1Y37          DSP48E1 (Hold_dsp48e1_CLK_A[1])
                                                      0.066     2.250    u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 s_cls_txt_ascii_line2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.510%)  route 0.297ns (61.490%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.573     1.837    s_clk_20mhz_BUFG
    SLICE_X28Y98         FDRE                                         r  s_cls_txt_ascii_line2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.978 r  s_cls_txt_ascii_line2_reg[29]/Q
                         net (fo=1, routed)           0.297     2.275    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line2[29]
    SLICE_X14Y101        LUT4 (Prop_lut4_I3_O)        0.045     2.320 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[29]_i_1/O
                         net (fo=1, routed)           0.000     2.320    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[29]
    SLICE_X14Y101        FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.841     2.384    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X14Y101        FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[29]/C
                         clock pessimism             -0.278     2.105    
    SLICE_X14Y101        FDRE (Hold_fdre_C_D)         0.121     2.226    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 u_led_palette_pulser/s_ld1_green_pulse_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles_2_reg/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.128ns (27.625%)  route 0.335ns (72.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.566     1.830    u_led_palette_pulser/i_clk
    SLICE_X57Y99         FDRE                                         r  u_led_palette_pulser/s_ld1_green_pulse_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.128     1.958 r  u_led_palette_pulser/s_ld1_green_pulse_reg[5]/Q
                         net (fo=1, routed)           0.335     2.294    u_led_pwm_driver/i_color_led_green_value[1][6]
    DSP48_X1Y42          DSP48E1                                      r  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles_2_reg/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.918     2.461    u_led_pwm_driver/i_clk
    DSP48_X1Y42          DSP48E1                                      r  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles_2_reg/CLK
                         clock pessimism             -0.278     2.183    
    DSP48_X1Y42          DSP48E1 (Hold_dsp48e1_CLK_A[6])
                                                      0.013     2.196    u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles_2_reg
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_led_palette_pulser/s_ld1_green_pulse_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles_2_reg/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.128ns (27.635%)  route 0.335ns (72.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.566     1.830    u_led_palette_pulser/i_clk
    SLICE_X57Y99         FDRE                                         r  u_led_palette_pulser/s_ld1_green_pulse_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.128     1.958 r  u_led_palette_pulser/s_ld1_green_pulse_reg[4]/Q
                         net (fo=1, routed)           0.335     2.294    u_led_pwm_driver/i_color_led_green_value[1][5]
    DSP48_X1Y42          DSP48E1                                      r  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles_2_reg/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.918     2.461    u_led_pwm_driver/i_clk
    DSP48_X1Y42          DSP48E1                                      r  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles_2_reg/CLK
                         clock pessimism             -0.278     2.183    
    DSP48_X1Y42          DSP48E1 (Hold_dsp48e1_CLK_A[5])
                                                      0.012     2.195    u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.s_color_green_pwm_duty_cycles_2_reg
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 s_cls_txt_ascii_line1_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.570     1.834    s_clk_20mhz_BUFG
    SLICE_X13Y101        FDRE                                         r  s_cls_txt_ascii_line1_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y101        FDRE (Prop_fdre_C_Q)         0.141     1.975 r  s_cls_txt_ascii_line1_reg[46]/Q
                         net (fo=1, routed)           0.054     2.030    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line1[46]
    SLICE_X12Y101        LUT4 (Prop_lut4_I0_O)        0.045     2.075 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[46]_i_1/O
                         net (fo=1, routed)           0.000     2.075    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[46]
    SLICE_X12Y101        FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.841     2.384    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X12Y101        FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[46]/C
                         clock pessimism             -0.536     1.847    
    SLICE_X12Y101        FDRE (Hold_fdre_C_D)         0.121     1.968    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_20mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y34     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y34     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y36     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y36     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y38     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y38     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y46     u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   s_clk_20mhz_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         50.000      47.846     DSP48_X2Y35      u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         50.000      47.846     DSP48_X0Y34      u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X13Y83     u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X13Y83     u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X13Y83     u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X13Y83     u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X80Y101    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X79Y102    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X80Y102    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X80Y102    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X80Y102    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X79Y102    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X58Y92     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X58Y92     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X58Y92     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X56Y91     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X58Y91     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X58Y91     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X58Y91     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X58Y91     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X56Y92     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X58Y92     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk100hz_ssd
  To Clock:  clk100hz_ssd

Setup :            0  Failing Endpoints,  Worst Slack  9999997.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack  4999998.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9999997.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 0.580ns (22.719%)  route 1.973ns (77.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.626ns = ( 10000008.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    8.528ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.709     6.327    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     6.783 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.744     8.528    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X3Y106         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.456     8.984 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           1.973    10.957    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X2Y131         LUT3 (Prop_lut3_I1_O)        0.124    11.081 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1/O
                         net (fo=1, routed)           0.000    11.081    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1_n_0
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.589 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.284 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                         clock pessimism              0.503 10000008.000    
                         clock uncertainty           -0.210 10000008.000    
    SLICE_X2Y131         FDRE (Setup_fdre_C_D)        0.077 10000008.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]
  -------------------------------------------------------------------
                         required time                      10000008.000    
                         arrival time                         -11.081    
  -------------------------------------------------------------------
                         slack                              9999997.000    

Slack (MET) :             9999997.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.604ns (23.438%)  route 1.973ns (76.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.626ns = ( 10000008.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    8.528ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.709     6.327    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     6.783 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.744     8.528    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X3Y106         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.456     8.984 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           1.973    10.957    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X2Y131         LUT3 (Prop_lut3_I1_O)        0.148    11.105 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1/O
                         net (fo=1, routed)           0.000    11.105    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1_n_0
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.589 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.284 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                         clock pessimism              0.503 10000008.000    
                         clock uncertainty           -0.210 10000008.000    
    SLICE_X2Y131         FDRE (Setup_fdre_C_D)        0.118 10000008.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]
  -------------------------------------------------------------------
                         required time                      10000008.000    
                         arrival time                         -11.105    
  -------------------------------------------------------------------
                         slack                              9999997.000    

Slack (MET) :             9999997.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 0.580ns (22.736%)  route 1.971ns (77.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.626ns = ( 10000008.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    8.528ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.709     6.327    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     6.783 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.744     8.528    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X3Y106         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.456     8.984 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           1.971    10.955    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X2Y131         LUT3 (Prop_lut3_I1_O)        0.124    11.079 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1/O
                         net (fo=1, routed)           0.000    11.079    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1_n_0
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.589 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.284 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                         clock pessimism              0.503 10000008.000    
                         clock uncertainty           -0.210 10000008.000    
    SLICE_X2Y131         FDRE (Setup_fdre_C_D)        0.081 10000008.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]
  -------------------------------------------------------------------
                         required time                      10000008.000    
                         arrival time                         -11.079    
  -------------------------------------------------------------------
                         slack                              9999997.000    

Slack (MET) :             9999997.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.606ns (23.516%)  route 1.971ns (76.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.626ns = ( 10000008.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    8.528ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.709     6.327    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     6.783 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.744     8.528    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X3Y106         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.456     8.984 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           1.971    10.955    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X2Y131         LUT3 (Prop_lut3_I1_O)        0.150    11.105 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1/O
                         net (fo=1, routed)           0.000    11.105    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1_n_0
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.589 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.284 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                         clock pessimism              0.503 10000008.000    
                         clock uncertainty           -0.210 10000008.000    
    SLICE_X2Y131         FDRE (Setup_fdre_C_D)        0.118 10000008.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]
  -------------------------------------------------------------------
                         required time                      10000008.000    
                         arrival time                         -11.105    
  -------------------------------------------------------------------
                         slack                              9999997.000    

Slack (MET) :             9999997.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.580ns (21.466%)  route 2.122ns (78.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.626ns = ( 10000008.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    8.528ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.709     6.327    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     6.783 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.744     8.528    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X3Y106         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.456     8.984 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           2.122    11.106    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X2Y131         LUT3 (Prop_lut3_I1_O)        0.124    11.230 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1/O
                         net (fo=1, routed)           0.000    11.230    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1_n_0
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.589 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.284 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                         clock pessimism              0.503 10000008.000    
                         clock uncertainty           -0.210 10000008.000    
    SLICE_X2Y131         FDRE (Setup_fdre_C_D)        0.079 10000008.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]
  -------------------------------------------------------------------
                         required time                      10000008.000    
                         arrival time                         -11.230    
  -------------------------------------------------------------------
                         slack                              9999997.000    

Slack (MET) :             9999997.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        2.731ns  (logic 0.609ns (22.300%)  route 2.122ns (77.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.626ns = ( 10000008.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    8.528ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.709     6.327    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     6.783 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.744     8.528    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X3Y106         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.456     8.984 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           2.122    11.106    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X2Y131         LUT3 (Prop_lut3_I1_O)        0.153    11.259 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1/O
                         net (fo=1, routed)           0.000    11.259    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1_n_0
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.589 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.284 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
                         clock pessimism              0.503 10000008.000    
                         clock uncertainty           -0.210 10000008.000    
    SLICE_X2Y131         FDRE (Setup_fdre_C_D)        0.118 10000008.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]
  -------------------------------------------------------------------
                         required time                      10000008.000    
                         arrival time                         -11.259    
  -------------------------------------------------------------------
                         slack                              9999997.000    

Slack (MET) :             9999997.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.580ns (25.908%)  route 1.659ns (74.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.282ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    8.528ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.709     6.327    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     6.783 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.744     8.528    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X3Y106         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.456     8.984 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           1.659    10.642    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X1Y124         LUT3 (Prop_lut3_I1_O)        0.124    10.766 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1/O
                         net (fo=1, routed)           0.000    10.766    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1_n_0
    SLICE_X1Y124         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.589 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.941 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y124         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
                         clock pessimism              0.503 10000008.000    
                         clock uncertainty           -0.210 10000008.000    
    SLICE_X1Y124         FDRE (Setup_fdre_C_D)        0.029 10000008.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]
  -------------------------------------------------------------------
                         required time                      10000008.000    
                         arrival time                         -10.766    
  -------------------------------------------------------------------
                         slack                              9999997.000    

Slack (MET) :             9999999.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.580ns (52.639%)  route 0.522ns (47.361%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.849ns = ( 10000008.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    8.528ns
    Clock Pessimism Removal (CPR):    0.678ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.709     6.327    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     6.783 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.744     8.528    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X3Y106         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.456     8.984 f  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.522     9.505    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X3Y106         LUT2 (Prop_lut2_I0_O)        0.124     9.629 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_i_1/O
                         net (fo=1, routed)           0.000     9.629    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_i_1_n_0
    SLICE_X3Y106         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.589 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.507 10000008.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X3Y106         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                         clock pessimism              0.678 10000009.000    
                         clock uncertainty           -0.210 10000009.000    
    SLICE_X3Y106         FDRE (Setup_fdre_C_D)        0.029 10000009.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg
  -------------------------------------------------------------------
                         required time                      10000008.000    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                              9999999.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.157%)  route 0.185ns (49.843%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.511ns
    Source Clock Delay      (SCD):    2.819ns
    Clock Pessimism Removal (CPR):    0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.598     1.862    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.141     2.003 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.815     2.819    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X3Y106         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141     2.960 f  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.185     3.145    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X3Y106         LUT2 (Prop_lut2_I0_O)        0.045     3.190 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_i_1/O
                         net (fo=1, routed)           0.000     3.190    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_i_1_n_0
    SLICE_X3Y106         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.871     2.414    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.175     2.589 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.922     3.511    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X3Y106         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                         clock pessimism             -0.692     2.819    
    SLICE_X3Y106         FDRE (Hold_fdre_C_D)         0.091     2.910    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg
  -------------------------------------------------------------------
                         required time                         -2.910    
                         arrival time                           3.190    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             1.041ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.184ns (17.375%)  route 0.875ns (82.625%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.319ns
    Source Clock Delay      (SCD):    2.819ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.598     1.862    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.141     2.003 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.815     2.819    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X3Y106         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141     2.960 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.875     3.835    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X2Y131         LUT3 (Prop_lut3_I1_O)        0.043     3.878 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1/O
                         net (fo=1, routed)           0.000     3.878    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1_n_0
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.871     2.414    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.175     2.589 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.730     3.319    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                         clock pessimism             -0.613     2.706    
    SLICE_X2Y131         FDRE (Hold_fdre_C_D)         0.131     2.837    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.837    
                         arrival time                           3.878    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.041ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.184ns (17.375%)  route 0.875ns (82.625%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.319ns
    Source Clock Delay      (SCD):    2.819ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.598     1.862    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.141     2.003 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.815     2.819    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X3Y106         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141     2.960 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.875     3.835    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X2Y131         LUT3 (Prop_lut3_I1_O)        0.043     3.878 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1/O
                         net (fo=1, routed)           0.000     3.878    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1_n_0
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.871     2.414    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.175     2.589 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.730     3.319    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                         clock pessimism             -0.613     2.706    
    SLICE_X2Y131         FDRE (Hold_fdre_C_D)         0.131     2.837    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.837    
                         arrival time                           3.878    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.053ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.186ns (17.531%)  route 0.875ns (82.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.319ns
    Source Clock Delay      (SCD):    2.819ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.598     1.862    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.141     2.003 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.815     2.819    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X3Y106         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141     2.960 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.875     3.835    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X2Y131         LUT3 (Prop_lut3_I1_O)        0.045     3.880 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1/O
                         net (fo=1, routed)           0.000     3.880    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1_n_0
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.871     2.414    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.175     2.589 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.730     3.319    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                         clock pessimism             -0.613     2.706    
    SLICE_X2Y131         FDRE (Hold_fdre_C_D)         0.121     2.827    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.827    
                         arrival time                           3.880    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.054ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.186ns (17.531%)  route 0.875ns (82.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.319ns
    Source Clock Delay      (SCD):    2.819ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.598     1.862    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.141     2.003 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.815     2.819    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X3Y106         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141     2.960 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.875     3.835    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X2Y131         LUT3 (Prop_lut3_I1_O)        0.045     3.880 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1/O
                         net (fo=1, routed)           0.000     3.880    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1_n_0
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.871     2.414    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.175     2.589 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.730     3.319    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                         clock pessimism             -0.613     2.706    
    SLICE_X2Y131         FDRE (Hold_fdre_C_D)         0.120     2.826    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.826    
                         arrival time                           3.880    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.104ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.185ns (16.489%)  route 0.937ns (83.511%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.319ns
    Source Clock Delay      (SCD):    2.819ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.598     1.862    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.141     2.003 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.815     2.819    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X3Y106         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141     2.960 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.937     3.897    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X2Y131         LUT3 (Prop_lut3_I1_O)        0.044     3.941 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1/O
                         net (fo=1, routed)           0.000     3.941    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1_n_0
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.871     2.414    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.175     2.589 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.730     3.319    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
                         clock pessimism             -0.613     2.706    
    SLICE_X2Y131         FDRE (Hold_fdre_C_D)         0.131     2.837    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.837    
                         arrival time                           3.941    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.115ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.186ns (16.563%)  route 0.937ns (83.437%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.319ns
    Source Clock Delay      (SCD):    2.819ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.598     1.862    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.141     2.003 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.815     2.819    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X3Y106         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141     2.960 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.937     3.897    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X2Y131         LUT3 (Prop_lut3_I1_O)        0.045     3.942 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1/O
                         net (fo=1, routed)           0.000     3.942    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1_n_0
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.871     2.414    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.175     2.589 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.730     3.319    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                         clock pessimism             -0.613     2.706    
    SLICE_X2Y131         FDRE (Hold_fdre_C_D)         0.121     2.827    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.827    
                         arrival time                           3.942    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.243ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.186ns (18.313%)  route 0.830ns (81.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    2.819ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.598     1.862    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.141     2.003 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.815     2.819    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X3Y106         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141     2.960 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.830     3.789    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X1Y124         LUT3 (Prop_lut3_I1_O)        0.045     3.834 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1/O
                         net (fo=1, routed)           0.000     3.834    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1_n_0
    SLICE_X1Y124         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.871     2.414    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.175     2.589 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.525     3.113    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y124         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
                         clock pessimism             -0.613     2.500    
    SLICE_X1Y124         FDRE (Hold_fdre_C_D)         0.091     2.591    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.591    
                         arrival time                           3.834    
  -------------------------------------------------------------------
                         slack                                  1.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100hz_ssd
Waveform(ns):       { 0.000 5000000.000 }
Period(ns):         10000000.000
Sources:            { u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)   Slack(ns)    Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X2Y131  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X2Y131  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X2Y131  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X2Y131  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X2Y131  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X2Y131  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X1Y124  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X3Y106  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4999998.957  4999998.491  SLICE_X3Y106  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X2Y131  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X2Y131  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X2Y131  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X2Y131  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X2Y131  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X2Y131  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X2Y131  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X2Y131  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X2Y131  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X2Y131  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X2Y131  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X2Y131  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X2Y131  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X2Y131  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X2Y131  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X1Y124  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X1Y124  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X3Y106  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5000000.354  4999999.888  SLICE_X2Y131  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  s_clk_7_37mhz

Setup :            0  Failing Endpoints,  Worst Slack      132.559ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       67.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             132.559ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.671ns (31.609%)  route 1.452ns (68.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.919ns = ( 141.559 - 135.640 ) 
    Source Clock Delay      (SCD):    6.313ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.695     6.313    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X6Y120         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.518     6.831 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           0.678     7.509    u_uart_tx_only/s_ce_baud_1x
    SLICE_X5Y120         LUT3 (Prop_lut3_I1_O)        0.153     7.662 r  u_uart_tx_only/u_fifo_uart_tx_0_i_1/O
                         net (fo=1, routed)           0.774     8.436    u_uart_tx_only/u_fifo_uart_tx_0/RDEN
    RAMB18_X0Y46         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.533   141.559    u_uart_tx_only/u_fifo_uart_tx_0/RDCLK
    RAMB18_X0Y46         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.311   141.871    
                         clock uncertainty           -0.245   141.626    
    RAMB18_X0Y46         FIFO18E1 (Setup_fifo18e1_RDCLK_RDEN)
                                                     -0.630   140.996    u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                        140.996    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                132.559    

Slack (MET) :             132.893ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_i_aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/eo_uart_tx_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.704ns (28.076%)  route 1.803ns (71.924%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.962ns = ( 141.602 - 135.640 ) 
    Source Clock Delay      (SCD):    6.314ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.696     6.314    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X4Y119         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.456     6.770 r  u_uart_tx_only/s_i_aux_reg[0]/Q
                         net (fo=7, routed)           0.881     7.652    u_uart_tx_only/s_i_aux_reg_n_0_[0]
    SLICE_X6Y118         LUT6 (Prop_lut6_I4_O)        0.124     7.776 r  u_uart_tx_only/eo_uart_tx_i_2/O
                         net (fo=1, routed)           0.922     8.698    u_uart_tx_only/eo_uart_tx_i_2_n_0
    SLICE_X4Y120         LUT5 (Prop_lut5_I1_O)        0.124     8.822 r  u_uart_tx_only/eo_uart_tx_i_1/O
                         net (fo=1, routed)           0.000     8.822    u_uart_tx_only/so_uart_tx
    SLICE_X4Y120         FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.576   141.602    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X4Y120         FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
                         clock pessimism              0.328   141.930    
                         clock uncertainty           -0.245   141.685    
    SLICE_X4Y120         FDRE (Setup_fdre_C_D)        0.029   141.714    u_uart_tx_only/eo_uart_tx_reg
  -------------------------------------------------------------------
                         required time                        141.714    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                132.893    

Slack (MET) :             132.909ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.704ns (27.707%)  route 1.837ns (72.293%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.962ns = ( 141.602 - 135.640 ) 
    Source Clock Delay      (SCD):    6.313ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.695     6.313    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X7Y120         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDRE (Prop_fdre_C_Q)         0.456     6.769 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/Q
                         net (fo=5, routed)           1.196     7.966    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[2]
    SLICE_X7Y120         LUT3 (Prop_lut3_I2_O)        0.124     8.090 f  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_2/O
                         net (fo=1, routed)           0.641     8.730    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_2_n_0
    SLICE_X6Y120         LUT5 (Prop_lut5_I1_O)        0.124     8.854 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1/O
                         net (fo=1, routed)           0.000     8.854    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1_n_0
    SLICE_X6Y120         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.576   141.602    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X6Y120         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                         clock pessimism              0.329   141.931    
                         clock uncertainty           -0.245   141.686    
    SLICE_X6Y120         FDRE (Setup_fdre_C_D)        0.077   141.763    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg
  -------------------------------------------------------------------
                         required time                        141.763    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                132.909    

Slack (MET) :             133.013ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.642ns (29.804%)  route 1.512ns (70.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.962ns = ( 141.602 - 135.640 ) 
    Source Clock Delay      (SCD):    6.313ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.695     6.313    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X6Y120         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.518     6.831 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           0.845     7.676    u_uart_tx_only/s_ce_baud_1x
    SLICE_X4Y120         LUT2 (Prop_lut2_I0_O)        0.124     7.800 r  u_uart_tx_only/s_i_aux[3]_i_1/O
                         net (fo=4, routed)           0.667     8.467    u_uart_tx_only/s_i_aux
    SLICE_X4Y119         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.576   141.602    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X4Y119         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/C
                         clock pessimism              0.328   141.930    
                         clock uncertainty           -0.245   141.685    
    SLICE_X4Y119         FDRE (Setup_fdre_C_CE)      -0.205   141.480    u_uart_tx_only/s_i_aux_reg[0]
  -------------------------------------------------------------------
                         required time                        141.480    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                133.013    

Slack (MET) :             133.159ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_i_aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 0.704ns (31.411%)  route 1.537ns (68.589%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.962ns = ( 141.602 - 135.640 ) 
    Source Clock Delay      (SCD):    6.314ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.696     6.314    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X4Y119         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.456     6.770 f  u_uart_tx_only/s_i_aux_reg[0]/Q
                         net (fo=7, routed)           0.731     7.502    u_uart_tx_only/s_i_aux_reg_n_0_[0]
    SLICE_X5Y119         LUT5 (Prop_lut5_I3_O)        0.124     7.626 r  u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state[0]_i_2/O
                         net (fo=1, routed)           0.806     8.432    u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state[0]_i_2_n_0
    SLICE_X5Y120         LUT5 (Prop_lut5_I3_O)        0.124     8.556 r  u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.556    u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state[0]_i_1_n_0
    SLICE_X5Y120         FDRE                                         r  u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.576   141.602    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y120         FDRE                                         r  u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[0]/C
                         clock pessimism              0.328   141.930    
                         clock uncertainty           -0.245   141.685    
    SLICE_X5Y120         FDRE (Setup_fdre_C_D)        0.029   141.714    u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[0]
  -------------------------------------------------------------------
                         required time                        141.714    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                133.159    

Slack (MET) :             133.195ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 0.642ns (32.564%)  route 1.330ns (67.436%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.962ns = ( 141.602 - 135.640 ) 
    Source Clock Delay      (SCD):    6.313ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.695     6.313    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X6Y120         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.518     6.831 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           0.845     7.676    u_uart_tx_only/s_ce_baud_1x
    SLICE_X4Y120         LUT2 (Prop_lut2_I0_O)        0.124     7.800 r  u_uart_tx_only/s_i_aux[3]_i_1/O
                         net (fo=4, routed)           0.485     8.285    u_uart_tx_only/s_i_aux
    SLICE_X5Y119         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.576   141.602    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y119         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/C
                         clock pessimism              0.328   141.930    
                         clock uncertainty           -0.245   141.685    
    SLICE_X5Y119         FDRE (Setup_fdre_C_CE)      -0.205   141.480    u_uart_tx_only/s_i_aux_reg[1]
  -------------------------------------------------------------------
                         required time                        141.480    
                         arrival time                          -8.285    
  -------------------------------------------------------------------
                         slack                                133.195    

Slack (MET) :             133.195ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 0.642ns (32.564%)  route 1.330ns (67.436%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.962ns = ( 141.602 - 135.640 ) 
    Source Clock Delay      (SCD):    6.313ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.695     6.313    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X6Y120         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.518     6.831 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           0.845     7.676    u_uart_tx_only/s_ce_baud_1x
    SLICE_X4Y120         LUT2 (Prop_lut2_I0_O)        0.124     7.800 r  u_uart_tx_only/s_i_aux[3]_i_1/O
                         net (fo=4, routed)           0.485     8.285    u_uart_tx_only/s_i_aux
    SLICE_X5Y119         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.576   141.602    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y119         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/C
                         clock pessimism              0.328   141.930    
                         clock uncertainty           -0.245   141.685    
    SLICE_X5Y119         FDRE (Setup_fdre_C_CE)      -0.205   141.480    u_uart_tx_only/s_i_aux_reg[2]
  -------------------------------------------------------------------
                         required time                        141.480    
                         arrival time                          -8.285    
  -------------------------------------------------------------------
                         slack                                133.195    

Slack (MET) :             133.195ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 0.642ns (32.564%)  route 1.330ns (67.436%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.962ns = ( 141.602 - 135.640 ) 
    Source Clock Delay      (SCD):    6.313ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.695     6.313    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X6Y120         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.518     6.831 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           0.845     7.676    u_uart_tx_only/s_ce_baud_1x
    SLICE_X4Y120         LUT2 (Prop_lut2_I0_O)        0.124     7.800 r  u_uart_tx_only/s_i_aux[3]_i_1/O
                         net (fo=4, routed)           0.485     8.285    u_uart_tx_only/s_i_aux
    SLICE_X5Y119         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.576   141.602    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y119         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/C
                         clock pessimism              0.328   141.930    
                         clock uncertainty           -0.245   141.685    
    SLICE_X5Y119         FDRE (Setup_fdre_C_CE)      -0.205   141.480    u_uart_tx_only/s_i_aux_reg[3]
  -------------------------------------------------------------------
                         required time                        141.480    
                         arrival time                          -8.285    
  -------------------------------------------------------------------
                         slack                                133.195    

Slack (MET) :             133.267ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.642ns (33.111%)  route 1.297ns (66.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.965ns = ( 141.605 - 135.640 ) 
    Source Clock Delay      (SCD):    6.313ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.695     6.313    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X6Y120         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.518     6.831 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           0.678     7.509    u_uart_tx_only/s_ce_baud_1x
    SLICE_X5Y120         LUT3 (Prop_lut3_I0_O)        0.124     7.633 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.619     8.252    u_uart_tx_only/s_data_aux
    SLICE_X6Y117         FDRE                                         r  u_uart_tx_only/s_data_aux_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.579   141.605    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y117         FDRE                                         r  u_uart_tx_only/s_data_aux_reg[4]/C
                         clock pessimism              0.328   141.933    
                         clock uncertainty           -0.245   141.688    
    SLICE_X6Y117         FDRE (Setup_fdre_C_CE)      -0.169   141.519    u_uart_tx_only/s_data_aux_reg[4]
  -------------------------------------------------------------------
                         required time                        141.519    
                         arrival time                          -8.252    
  -------------------------------------------------------------------
                         slack                                133.267    

Slack (MET) :             133.267ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        1.939ns  (logic 0.642ns (33.111%)  route 1.297ns (66.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.965ns = ( 141.605 - 135.640 ) 
    Source Clock Delay      (SCD):    6.313ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.695     6.313    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X6Y120         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.518     6.831 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=6, routed)           0.678     7.509    u_uart_tx_only/s_ce_baud_1x
    SLICE_X5Y120         LUT3 (Prop_lut3_I0_O)        0.124     7.633 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.619     8.252    u_uart_tx_only/s_data_aux
    SLICE_X6Y117         FDRE                                         r  u_uart_tx_only/s_data_aux_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.579   141.605    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y117         FDRE                                         r  u_uart_tx_only/s_data_aux_reg[5]/C
                         clock pessimism              0.328   141.933    
                         clock uncertainty           -0.245   141.688    
    SLICE_X6Y117         FDRE (Setup_fdre_C_CE)      -0.169   141.519    u_uart_tx_only/s_data_aux_reg[5]
  -------------------------------------------------------------------
                         required time                        141.519    
                         arrival time                          -8.252    
  -------------------------------------------------------------------
                         slack                                133.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.371%)  route 0.078ns (29.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.588     1.852    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X7Y120         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDRE (Prop_fdre_C_Q)         0.141     1.993 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/Q
                         net (fo=4, routed)           0.078     2.072    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[3]
    SLICE_X6Y120         LUT5 (Prop_lut5_I4_O)        0.045     2.117 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1/O
                         net (fo=1, routed)           0.000     2.117    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1_n_0
    SLICE_X6Y120         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.856     2.400    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X6Y120         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                         clock pessimism             -0.534     1.865    
    SLICE_X6Y120         FDRE (Hold_fdre_C_D)         0.120     1.985    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.587     1.851    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X7Y121         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y121         FDPE (Prop_fdpe_C_Q)         0.141     1.992 r  u_reset_sync_7_37mhz/s_rst_shift_reg[3]/Q
                         net (fo=1, routed)           0.112     2.104    u_reset_sync_7_37mhz/p_0_in[4]
    SLICE_X6Y121         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.855     2.399    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X6Y121         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[4]/C
                         clock pessimism             -0.534     1.864    
    SLICE_X6Y121         FDPE (Hold_fdpe_C_D)         0.059     1.923    u_reset_sync_7_37mhz/s_rst_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.589     1.853    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X7Y119         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         FDPE (Prop_fdpe_C_Q)         0.141     1.994 r  u_reset_sync_7_37mhz/s_rst_shift_reg[11]/Q
                         net (fo=1, routed)           0.116     2.111    u_reset_sync_7_37mhz/p_0_in[12]
    SLICE_X6Y119         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.857     2.401    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X6Y119         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
                         clock pessimism             -0.534     1.866    
    SLICE_X6Y119         FDPE (Hold_fdpe_C_D)         0.059     1.925    u_reset_sync_7_37mhz/s_rst_shift_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/eo_uart_tx_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.588     1.852    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y120         FDRE                                         r  u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141     1.993 f  u_uart_tx_only/FSM_gray_s_uarttxonly_pr_state_reg[0]/Q
                         net (fo=6, routed)           0.131     2.125    u_uart_tx_only/s_i_val
    SLICE_X4Y120         LUT5 (Prop_lut5_I0_O)        0.045     2.170 r  u_uart_tx_only/eo_uart_tx_i_1/O
                         net (fo=1, routed)           0.000     2.170    u_uart_tx_only/so_uart_tx
    SLICE_X4Y120         FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.856     2.400    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X4Y120         FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
                         clock pessimism             -0.534     1.865    
    SLICE_X4Y120         FDRE (Hold_fdre_C_D)         0.091     1.956    u_uart_tx_only/eo_uart_tx_reg
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_i_aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.667%)  route 0.142ns (43.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.589     1.853    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X4Y119         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.141     1.994 r  u_uart_tx_only/s_i_aux_reg[0]/Q
                         net (fo=7, routed)           0.142     2.137    u_uart_tx_only/s_i_aux_reg_n_0_[0]
    SLICE_X5Y119         LUT3 (Prop_lut3_I2_O)        0.045     2.182 r  u_uart_tx_only/s_i_aux[1]_i_1/O
                         net (fo=1, routed)           0.000     2.182    u_uart_tx_only/s_i_aux[1]_i_1_n_0
    SLICE_X5Y119         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.857     2.401    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y119         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/C
                         clock pessimism             -0.534     1.866    
    SLICE_X5Y119         FDRE (Hold_fdre_C_D)         0.091     1.957    u_uart_tx_only/s_i_aux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_i_aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.495%)  route 0.143ns (43.505%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.589     1.853    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X4Y119         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y119         FDRE (Prop_fdre_C_Q)         0.141     1.994 r  u_uart_tx_only/s_i_aux_reg[0]/Q
                         net (fo=7, routed)           0.143     2.138    u_uart_tx_only/s_i_aux_reg_n_0_[0]
    SLICE_X5Y119         LUT4 (Prop_lut4_I3_O)        0.045     2.183 r  u_uart_tx_only/s_i_aux[2]_i_1/O
                         net (fo=1, routed)           0.000     2.183    u_uart_tx_only/s_i_aux[2]_i_1_n_0
    SLICE_X5Y119         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.857     2.401    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y119         FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/C
                         clock pessimism             -0.534     1.866    
    SLICE_X5Y119         FDRE (Hold_fdre_C_D)         0.092     1.958    u_uart_tx_only/s_i_aux_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.589     1.853    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X6Y119         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y119         FDPE (Prop_fdpe_C_Q)         0.164     2.017 r  u_reset_sync_7_37mhz/s_rst_shift_reg[9]/Q
                         net (fo=1, routed)           0.145     2.163    u_reset_sync_7_37mhz/p_0_in[10]
    SLICE_X7Y119         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.857     2.401    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X7Y119         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
                         clock pessimism             -0.534     1.866    
    SLICE_X7Y119         FDPE (Hold_fdpe_C_D)         0.070     1.936    u_reset_sync_7_37mhz/s_rst_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.189ns (53.483%)  route 0.164ns (46.517%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.588     1.852    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X7Y120         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDRE (Prop_fdre_C_Q)         0.141     1.993 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[0]/Q
                         net (fo=7, routed)           0.164     2.158    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[0]
    SLICE_X7Y120         LUT3 (Prop_lut3_I1_O)        0.048     2.206 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.206    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[2]
    SLICE_X7Y120         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.856     2.400    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X7Y120         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/C
                         clock pessimism             -0.547     1.852    
    SLICE_X7Y120         FDRE (Hold_fdre_C_D)         0.105     1.957    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.232ns (64.240%)  route 0.129ns (35.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.588     1.852    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X7Y120         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDRE (Prop_fdre_C_Q)         0.128     1.980 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/Q
                         net (fo=6, routed)           0.129     2.110    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[1]
    SLICE_X7Y120         LUT5 (Prop_lut5_I3_O)        0.104     2.214 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.214    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[4]
    SLICE_X7Y120         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.856     2.400    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X7Y120         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
                         clock pessimism             -0.547     1.852    
    SLICE_X7Y120         FDRE (Hold_fdre_C_D)         0.107     1.959    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.305%)  route 0.176ns (51.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.587     1.851    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X6Y121         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y121         FDPE (Prop_fdpe_C_Q)         0.164     2.015 r  u_reset_sync_7_37mhz/s_rst_shift_reg[7]/Q
                         net (fo=1, routed)           0.176     2.191    u_reset_sync_7_37mhz/p_0_in[8]
    SLICE_X6Y119         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.857     2.401    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X6Y119         FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[8]/C
                         clock pessimism             -0.533     1.867    
    SLICE_X6Y119         FDPE (Hold_fdpe_C_D)         0.063     1.930    u_reset_sync_7_37mhz/s_rst_shift_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_7_37mhz
Waveform(ns):       { 0.000 67.820 }
Period(ns):         135.640
Sources:            { MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         135.640     133.064    RAMB18_X0Y46     u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     BUFG/I              n/a            2.155         135.640     133.485    BUFGCTRL_X0Y17   s_clk_7_37mhz_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         135.640     134.391    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X7Y121     u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X7Y119     u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X7Y119     u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X6Y119     u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X6Y119     u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X7Y121     u_reset_sync_7_37mhz/s_rst_shift_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X7Y121     u_reset_sync_7_37mhz/s_rst_shift_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       135.640     77.720     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X7Y119     u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X7Y119     u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y119     u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y119     u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y119     u_reset_sync_7_37mhz/s_rst_shift_reg[8]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y119     u_reset_sync_7_37mhz/s_rst_shift_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X6Y117     u_uart_tx_only/s_data_aux_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X6Y117     u_uart_tx_only/s_data_aux_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X6Y117     u_uart_tx_only/s_data_aux_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X6Y117     u_uart_tx_only/s_data_aux_reg[7]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X7Y119     u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X7Y119     u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y119     u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y119     u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y119     u_reset_sync_7_37mhz/s_rst_shift_reg[8]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X6Y119     u_reset_sync_7_37mhz/s_rst_shift_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X6Y118     u_uart_tx_only/s_data_aux_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X6Y118     u_uart_tx_only/s_data_aux_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X6Y118     u_uart_tx_only/s_data_aux_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X6Y118     u_uart_tx_only/s_data_aux_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk100hz_ssd
  To Clock:  VIRTUAL_clk100hz_ssd

Setup :            0  Failing Endpoints,  Worst Slack  9999960.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.960ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9999960.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[0]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 4.048ns (64.262%)  route 2.251ns (35.738%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -8.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    8.280ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.709     6.327    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     6.783 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.497     8.280    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.518     8.798 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/Q
                         net (fo=1, routed)           2.251    11.049    eo_ssd_pmod0_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         3.530    14.579 r  eo_ssd_pmod0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.579    eo_ssd_pmod0[0]
    G13                                                               r  eo_ssd_pmod0[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -14.579    
  -------------------------------------------------------------------
                         slack                              9999960.000    

Slack (MET) :             9999960.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[1]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 4.214ns (66.948%)  route 2.080ns (33.052%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -8.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    8.280ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.709     6.327    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     6.783 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.497     8.280    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.478     8.758 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/Q
                         net (fo=1, routed)           2.080    10.839    eo_ssd_pmod0_OBUF[1]
    B11                  OBUF (Prop_obuf_I_O)         3.736    14.574 r  eo_ssd_pmod0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.574    eo_ssd_pmod0[1]
    B11                                                               r  eo_ssd_pmod0[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -14.574    
  -------------------------------------------------------------------
                         slack                              9999960.000    

Slack (MET) :             9999961.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[2]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        5.996ns  (logic 4.084ns (68.114%)  route 1.912ns (31.886%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -8.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    8.280ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.709     6.327    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     6.783 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.497     8.280    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.518     8.798 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/Q
                         net (fo=1, routed)           1.912    10.710    eo_ssd_pmod0_OBUF[2]
    A11                  OBUF (Prop_obuf_I_O)         3.566    14.276 r  eo_ssd_pmod0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.276    eo_ssd_pmod0[2]
    A11                                                               r  eo_ssd_pmod0[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -14.276    
  -------------------------------------------------------------------
                         slack                              9999961.000    

Slack (MET) :             9999961.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[3]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        6.069ns  (logic 4.206ns (69.304%)  route 1.863ns (30.696%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -8.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    8.280ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.709     6.327    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     6.783 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.497     8.280    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.478     8.758 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/Q
                         net (fo=1, routed)           1.863    10.621    eo_ssd_pmod0_OBUF[3]
    D12                  OBUF (Prop_obuf_I_O)         3.728    14.349 r  eo_ssd_pmod0_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.349    eo_ssd_pmod0[3]
    D12                                                               r  eo_ssd_pmod0[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -14.349    
  -------------------------------------------------------------------
                         slack                              9999961.000    

Slack (MET) :             9999961.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[4]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        5.951ns  (logic 4.061ns (68.249%)  route 1.889ns (31.751%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -8.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    8.280ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.709     6.327    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     6.783 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.497     8.280    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.518     8.798 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/Q
                         net (fo=1, routed)           1.889    10.688    eo_ssd_pmod0_OBUF[4]
    D13                  OBUF (Prop_obuf_I_O)         3.543    14.231 r  eo_ssd_pmod0_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.231    eo_ssd_pmod0[4]
    D13                                                               r  eo_ssd_pmod0[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -14.231    
  -------------------------------------------------------------------
                         slack                              9999961.000    

Slack (MET) :             9999961.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[5]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        5.884ns  (logic 4.203ns (71.444%)  route 1.680ns (28.556%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -8.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    8.280ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.709     6.327    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     6.783 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.497     8.280    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.478     8.758 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/Q
                         net (fo=1, routed)           1.680    10.439    eo_ssd_pmod0_OBUF[5]
    B18                  OBUF (Prop_obuf_I_O)         3.725    14.164 r  eo_ssd_pmod0_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.164    eo_ssd_pmod0[5]
    B18                                                               r  eo_ssd_pmod0[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -14.164    
  -------------------------------------------------------------------
                         slack                              9999961.000    

Slack (MET) :             9999961.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[6]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        5.915ns  (logic 4.015ns (67.880%)  route 1.900ns (32.120%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -7.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.883ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.709     6.327    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     6.783 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.100     7.883    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y124         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.456     8.339 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/Q
                         net (fo=1, routed)           1.900    10.239    eo_ssd_pmod0_OBUF[6]
    A18                  OBUF (Prop_obuf_I_O)         3.559    13.797 r  eo_ssd_pmod0_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.797    eo_ssd_pmod0[6]
    A18                                                               r  eo_ssd_pmod0[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -13.797    
  -------------------------------------------------------------------
                         slack                              9999961.000    

Slack (MET) :             9999961.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[7]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        5.831ns  (logic 3.949ns (67.722%)  route 1.882ns (32.278%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -8.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    8.528ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.709     6.327    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     6.783 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.744     8.528    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X3Y106         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.456     8.984 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           1.882    10.866    eo_ssd_pmod0_OBUF[7]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.359 r  eo_ssd_pmod0_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.359    eo_ssd_pmod0[7]
    K16                                                               r  eo_ssd_pmod0[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -14.359    
  -------------------------------------------------------------------
                         slack                              9999961.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.960ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[6]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 1.400ns (76.184%)  route 0.438ns (23.816%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.598     1.862    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.141     2.003 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.454     2.457    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y124         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.141     2.598 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/Q
                         net (fo=1, routed)           0.438     3.036    eo_ssd_pmod0_OBUF[6]
    A18                  OBUF (Prop_obuf_I_O)         1.259     4.295 r  eo_ssd_pmod0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.295    eo_ssd_pmod0[6]
    A18                                                               r  eo_ssd_pmod0[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.295    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             1.090ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[5]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 1.455ns (81.553%)  route 0.329ns (18.447%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.598     1.862    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.141     2.003 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.637     2.641    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.148     2.789 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/Q
                         net (fo=1, routed)           0.329     3.118    eo_ssd_pmod0_OBUF[5]
    B18                  OBUF (Prop_obuf_I_O)         1.307     4.425 r  eo_ssd_pmod0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.425    eo_ssd_pmod0[5]
    B18                                                               r  eo_ssd_pmod0[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.425    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.149ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[4]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 1.408ns (76.382%)  route 0.435ns (23.618%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.598     1.862    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.141     2.003 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.637     2.641    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.164     2.805 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/Q
                         net (fo=1, routed)           0.435     3.240    eo_ssd_pmod0_OBUF[4]
    D13                  OBUF (Prop_obuf_I_O)         1.244     4.484 r  eo_ssd_pmod0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.484    eo_ssd_pmod0[4]
    D13                                                               r  eo_ssd_pmod0[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.484    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.174ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[3]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 1.453ns (77.798%)  route 0.415ns (22.202%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.598     1.862    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.141     2.003 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.637     2.641    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.148     2.789 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/Q
                         net (fo=1, routed)           0.415     3.203    eo_ssd_pmod0_OBUF[3]
    D12                  OBUF (Prop_obuf_I_O)         1.305     4.509 r  eo_ssd_pmod0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.509    eo_ssd_pmod0[3]
    D12                                                               r  eo_ssd_pmod0[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.509    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[2]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 1.431ns (76.158%)  route 0.448ns (23.842%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.598     1.862    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.141     2.003 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.637     2.641    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.164     2.805 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/Q
                         net (fo=1, routed)           0.448     3.252    eo_ssd_pmod0_OBUF[2]
    A11                  OBUF (Prop_obuf_I_O)         1.267     4.519 r  eo_ssd_pmod0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.519    eo_ssd_pmod0[2]
    A11                                                               r  eo_ssd_pmod0[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.519    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.247ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[7]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.764ns  (logic 1.335ns (75.719%)  route 0.428ns (24.281%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.819ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.598     1.862    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.141     2.003 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.815     2.819    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X3Y106         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141     2.960 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=9, routed)           0.428     3.388    eo_ssd_pmod0_OBUF[7]
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.582 r  eo_ssd_pmod0_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.582    eo_ssd_pmod0[7]
    K16                                                               r  eo_ssd_pmod0[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.582    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.276ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[0]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 1.395ns (70.770%)  route 0.576ns (29.231%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.598     1.862    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.141     2.003 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.637     2.641    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.164     2.805 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/Q
                         net (fo=1, routed)           0.576     3.381    eo_ssd_pmod0_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         1.231     4.611 r  eo_ssd_pmod0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.611    eo_ssd_pmod0[0]
    G13                                                               r  eo_ssd_pmod0[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.611    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.289ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[1]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 1.466ns (73.923%)  route 0.517ns (26.077%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.598     1.862    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.141     2.003 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.637     2.641    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.148     2.789 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/Q
                         net (fo=1, routed)           0.517     3.306    eo_ssd_pmod0_OBUF[1]
    B11                  OBUF (Prop_obuf_I_O)         1.318     4.624 r  eo_ssd_pmod0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.624    eo_ssd_pmod0[1]
    B11                                                               r  eo_ssd_pmod0[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.624    
  -------------------------------------------------------------------
                         slack                                  1.289    





---------------------------------------------------------------------------------------------------
From Clock:  clk100hz_ssd
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       47.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.173ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                            (clock source 'clk100hz_ssd'  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.124ns (5.991%)  route 1.946ns (94.009%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.975ns = ( 55.975 - 50.000 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.709     6.327    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     6.783 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.946     8.729    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/o_clk_div
    SLICE_X1Y105         LUT2 (Prop_lut2_I1_O)        0.124     8.853 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     8.853    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.589    55.975    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    56.207    
                         clock uncertainty           -0.210    55.997    
    SLICE_X1Y105         FDRE (Setup_fdre_C_D)        0.029    56.026    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         56.026    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                 47.173    

Slack (MET) :             48.005ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                            (clock source 'clk100hz_ssd'  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/D
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.223ns  (logic 0.124ns (10.138%)  route 1.099ns (89.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.958ns = ( 55.958 - 50.000 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.709     6.327    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     6.783 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.099     7.882    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/o_clk_div
    SLICE_X0Y124         LUT3 (Prop_lut3_I0_O)        0.124     8.006 f  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_i_1/O
                         net (fo=1, routed)           0.000     8.006    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_i_1_n_0
    SLICE_X0Y124         FDSE                                         f  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.572    55.958    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y124         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                         clock pessimism              0.232    56.190    
                         clock uncertainty           -0.210    55.980    
    SLICE_X0Y124         FDSE (Setup_fdse_C_D)        0.031    56.011    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg
  -------------------------------------------------------------------
                         required time                         56.011    
                         arrival time                          -8.006    
  -------------------------------------------------------------------
                         slack                                 48.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                            (clock source 'clk100hz_ssd'  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/D
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.045ns (8.301%)  route 0.497ns (91.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.598     1.862    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.141     2.003 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.497     2.501    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/o_clk_div
    SLICE_X0Y124         LUT3 (Prop_lut3_I0_O)        0.045     2.546 f  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_i_1/O
                         net (fo=1, routed)           0.000     2.546    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_i_1_n_0
    SLICE_X0Y124         FDSE                                         f  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.855     2.398    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y124         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                         clock pessimism             -0.278     2.119    
    SLICE_X0Y124         FDSE (Hold_fdse_C_D)         0.092     2.211    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                            (clock source 'clk100hz_ssd'  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.045ns (5.036%)  route 0.849ns (94.964%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.598     1.862    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.141     2.003 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.849     2.852    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/o_clk_div
    SLICE_X1Y105         LUT2 (Prop_lut2_I1_O)        0.045     2.897 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     2.897    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.871     2.414    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278     2.135    
    SLICE_X1Y105         FDRE (Hold_fdre_C_D)         0.091     2.226    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.671    





---------------------------------------------------------------------------------------------------
From Clock:  genclk5mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       47.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.350ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.692ns  (required time - arrival time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.124ns (7.987%)  route 1.429ns (92.013%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.985ns = ( 55.985 - 50.000 ) 
    Source Clock Delay      (SCD):    6.792ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.717     6.336    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     6.792 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.429     8.220    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X3Y83          LUT2 (Prop_lut2_I1_O)        0.124     8.344 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     8.344    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X3Y83          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.598    55.985    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X3Y83          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    56.217    
                         clock uncertainty           -0.210    56.007    
    SLICE_X3Y83          FDRE (Setup_fdre_C_D)        0.029    56.036    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         56.036    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                 47.692    

Slack (MET) :             47.951ns  (required time - arrival time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.124ns (9.216%)  route 1.222ns (90.784%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.985ns = ( 55.985 - 50.000 ) 
    Source Clock Delay      (SCD):    6.792ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.717     6.336    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.456     6.792 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.222     8.013    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X2Y83          LUT4 (Prop_lut4_I3_O)        0.124     8.137 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.000     8.137    u_pmod_acl2_custom_driver/sio_acl2_sck_fsm_o
    SLICE_X2Y83          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.598    55.985    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X2Y83          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                         clock pessimism              0.232    56.217    
                         clock uncertainty           -0.210    56.007    
    SLICE_X2Y83          FDRE (Setup_fdre_C_D)        0.081    56.088    u_pmod_acl2_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         56.088    
                         arrival time                          -8.137    
  -------------------------------------------------------------------
                         slack                                 47.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.045ns (7.494%)  route 0.556ns (92.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.599     1.863    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     2.004 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.556     2.560    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X2Y83          LUT4 (Prop_lut4_I3_O)        0.045     2.605 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.000     2.605    u_pmod_acl2_custom_driver/sio_acl2_sck_fsm_o
    SLICE_X2Y83          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.870     2.413    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X2Y83          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                         clock pessimism             -0.278     2.134    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.121     2.255    u_pmod_acl2_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.605    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.045ns (6.613%)  route 0.636ns (93.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.599     1.863    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     2.004 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.636     2.640    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X3Y83          LUT2 (Prop_lut2_I1_O)        0.045     2.685 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     2.685    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X3Y83          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.870     2.413    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X3Y83          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278     2.134    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.091     2.225    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.460    





---------------------------------------------------------------------------------------------------
From Clock:  genclk625khz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       47.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.626ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        1.558ns  (logic 0.124ns (7.958%)  route 1.434ns (92.042%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.964ns = ( 55.964 - 50.000 ) 
    Source Clock Delay      (SCD):    6.833ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.697     6.315    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.518     6.833 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.434     8.268    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X1Y119         LUT4 (Prop_lut4_I3_O)        0.124     8.392 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.000     8.392    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X1Y119         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.578    55.964    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X1Y119         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism              0.232    56.196    
                         clock uncertainty           -0.210    55.986    
    SLICE_X1Y119         FDRE (Setup_fdre_C_D)        0.031    56.017    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         56.017    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                 47.626    

Slack (MET) :             47.944ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.124ns (9.626%)  route 1.164ns (90.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.964ns = ( 55.964 - 50.000 ) 
    Source Clock Delay      (SCD):    6.833ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.697     6.315    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.518     6.833 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.164     7.997    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X2Y119         LUT2 (Prop_lut2_I1_O)        0.124     8.121 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     8.121    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X2Y119         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.578    55.964    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X2Y119         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    56.196    
                         clock uncertainty           -0.210    55.986    
    SLICE_X2Y119         FDRE (Setup_fdre_C_D)        0.079    56.065    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         56.065    
                         arrival time                          -8.121    
  -------------------------------------------------------------------
                         slack                                 47.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.045ns (8.179%)  route 0.505ns (91.821%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.590     1.854    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.164     2.018 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.505     2.524    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X2Y119         LUT2 (Prop_lut2_I1_O)        0.045     2.569 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     2.569    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X2Y119         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.860     2.404    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X2Y119         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278     2.125    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.121     2.246    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.045ns (6.921%)  route 0.605ns (93.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.590     1.854    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.164     2.018 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.605     2.624    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X1Y119         LUT4 (Prop_lut4_I3_O)        0.045     2.669 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.000     2.669    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X1Y119         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.860     2.404    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X1Y119         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism             -0.278     2.125    
    SLICE_X1Y119         FDRE (Hold_fdre_C_D)         0.092     2.217    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.669    
  -------------------------------------------------------------------
                         slack                                  0.451    





---------------------------------------------------------------------------------------------------
From Clock:  wiz_20mhz_virt_in
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       19.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       15.526ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.534ns  (required time - arrival time)
  Source:                 ei_sw0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.380ns  (logic 0.497ns (36.031%)  route 0.883ns (63.969%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 51.863 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    A8                                                0.000    30.400 r  ei_sw0 (IN)
                         net (fo=0)                   0.000    30.400    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         0.497    30.897 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           0.883    31.780    u_switches_deb_0123/ei_buttons[0]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.599    51.863    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000    51.863    
                         clock uncertainty           -0.535    51.328    
    SLICE_X0Y148         FDRE (Setup_fdre_C_D)       -0.014    51.314    u_switches_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         51.314    
                         arrival time                         -31.780    
  -------------------------------------------------------------------
                         slack                                 19.534    

Slack (MET) :             19.578ns  (required time - arrival time)
  Source:                 ei_sw1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.331ns  (logic 0.465ns (34.933%)  route 0.866ns (65.066%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 51.863 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    C11                                               0.000    30.400 r  ei_sw1 (IN)
                         net (fo=0)                   0.000    30.400    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         0.465    30.865 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           0.866    31.731    u_switches_deb_0123/ei_buttons[1]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.599    51.863    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000    51.863    
                         clock uncertainty           -0.535    51.328    
    SLICE_X0Y148         FDRE (Setup_fdre_C_D)       -0.019    51.309    u_switches_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         51.309    
                         arrival time                         -31.731    
  -------------------------------------------------------------------
                         slack                                 19.578    

Slack (MET) :             19.582ns  (required time - arrival time)
  Source:                 ei_sw2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.332ns  (logic 0.468ns (35.093%)  route 0.865ns (64.907%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 51.863 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    C10                                               0.000    30.400 r  ei_sw2 (IN)
                         net (fo=0)                   0.000    30.400    ei_sw2
    C10                  IBUF (Prop_ibuf_I_O)         0.468    30.868 r  ei_sw2_IBUF_inst/O
                         net (fo=1, routed)           0.865    31.732    u_switches_deb_0123/ei_buttons[2]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.599    51.863    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000    51.863    
                         clock uncertainty           -0.535    51.328    
    SLICE_X0Y148         FDRE (Setup_fdre_C_D)       -0.014    51.314    u_switches_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         51.314    
                         arrival time                         -31.732    
  -------------------------------------------------------------------
                         slack                                 19.582    

Slack (MET) :             19.650ns  (required time - arrival time)
  Source:                 ei_sw3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.487ns (38.393%)  route 0.781ns (61.607%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 51.863 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    A10                                               0.000    30.400 r  ei_sw3 (IN)
                         net (fo=0)                   0.000    30.400    ei_sw3
    A10                  IBUF (Prop_ibuf_I_O)         0.487    30.887 r  ei_sw3_IBUF_inst/O
                         net (fo=1, routed)           0.781    31.668    u_switches_deb_0123/ei_buttons[3]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.599    51.863    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000    51.863    
                         clock uncertainty           -0.535    51.328    
    SLICE_X0Y148         FDRE (Setup_fdre_C_D)       -0.011    51.317    u_switches_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         51.317    
                         arrival time                         -31.668    
  -------------------------------------------------------------------
                         slack                                 19.650    

Slack (MET) :             19.658ns  (required time - arrival time)
  Source:                 ei_btn3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.490ns (36.788%)  route 0.843ns (63.212%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 51.945 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    B8                                                0.000    30.400 r  ei_btn3 (IN)
                         net (fo=0)                   0.000    30.400    ei_btn3
    B8                   IBUF (Prop_ibuf_I_O)         0.490    30.890 r  ei_btn3_IBUF_inst/O
                         net (fo=1, routed)           0.843    31.733    u_buttons_deb_0123/ei_buttons[3]
    SLICE_X0Y153         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.680    51.945    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y153         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000    51.945    
                         clock uncertainty           -0.535    51.410    
    SLICE_X0Y153         FDRE (Setup_fdre_C_D)       -0.019    51.391    u_buttons_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         51.391    
                         arrival time                         -31.733    
  -------------------------------------------------------------------
                         slack                                 19.658    

Slack (MET) :             19.740ns  (required time - arrival time)
  Source:                 ei_btn2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.472ns (37.595%)  route 0.784ns (62.405%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 51.945 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    B9                                                0.000    30.400 r  ei_btn2 (IN)
                         net (fo=0)                   0.000    30.400    ei_btn2
    B9                   IBUF (Prop_ibuf_I_O)         0.472    30.872 r  ei_btn2_IBUF_inst/O
                         net (fo=1, routed)           0.784    31.656    u_buttons_deb_0123/ei_buttons[2]
    SLICE_X0Y153         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.680    51.945    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y153         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000    51.945    
                         clock uncertainty           -0.535    51.410    
    SLICE_X0Y153         FDRE (Setup_fdre_C_D)       -0.014    51.396    u_buttons_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         51.396    
                         arrival time                         -31.656    
  -------------------------------------------------------------------
                         slack                                 19.740    

Slack (MET) :             19.741ns  (required time - arrival time)
  Source:                 ei_btn1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.474ns (37.794%)  route 0.780ns (62.206%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 51.944 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    C9                                                0.000    30.400 r  ei_btn1 (IN)
                         net (fo=0)                   0.000    30.400    ei_btn1
    C9                   IBUF (Prop_ibuf_I_O)         0.474    30.874 r  ei_btn1_IBUF_inst/O
                         net (fo=1, routed)           0.780    31.654    u_buttons_deb_0123/ei_buttons[1]
    SLICE_X0Y157         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.679    51.944    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y157         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000    51.944    
                         clock uncertainty           -0.535    51.409    
    SLICE_X0Y157         FDRE (Setup_fdre_C_D)       -0.014    51.395    u_buttons_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         51.395    
                         arrival time                         -31.654    
  -------------------------------------------------------------------
                         slack                                 19.741    

Slack (MET) :             19.759ns  (required time - arrival time)
  Source:                 ei_pmod_acl2_int1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.455ns (39.711%)  route 0.691ns (60.289%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 51.858 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    V14                                               0.000    30.400 r  ei_pmod_acl2_int1 (IN)
                         net (fo=0)                   0.000    30.400    ei_pmod_acl2_int1
    V14                  IBUF (Prop_ibuf_I_O)         0.455    30.855 r  ei_pmod_acl2_int1_IBUF_inst/O
                         net (fo=1, routed)           0.691    31.546    u_pmod_acl2_custom_driver/u_extint_deb_int1/ei_interrupt
    SLICE_X0Y71          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.594    51.858    u_pmod_acl2_custom_driver/u_extint_deb_int1/i_clk_20mhz
    SLICE_X0Y71          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/C
                         clock pessimism              0.000    51.858    
                         clock uncertainty           -0.535    51.323    
    SLICE_X0Y71          FDRE (Setup_fdre_C_D)       -0.019    51.304    u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         51.304    
                         arrival time                         -31.546    
  -------------------------------------------------------------------
                         slack                                 19.759    

Slack (MET) :             19.765ns  (required time - arrival time)
  Source:                 ei_btn0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.443ns (36.116%)  route 0.784ns (63.884%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns = ( 51.941 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    D9                                                0.000    30.400 r  ei_btn0 (IN)
                         net (fo=0)                   0.000    30.400    ei_btn0
    D9                   IBUF (Prop_ibuf_I_O)         0.443    30.843 r  ei_btn0_IBUF_inst/O
                         net (fo=1, routed)           0.784    31.627    u_buttons_deb_0123/ei_buttons[0]
    SLICE_X0Y163         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.676    51.941    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y163         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000    51.941    
                         clock uncertainty           -0.535    51.406    
    SLICE_X0Y163         FDRE (Setup_fdre_C_D)       -0.014    51.392    u_buttons_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         51.392    
                         arrival time                         -31.627    
  -------------------------------------------------------------------
                         slack                                 19.765    

Slack (MET) :             19.821ns  (required time - arrival time)
  Source:                 ei_pmod_acl2_int2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.453ns (41.660%)  route 0.635ns (58.341%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 51.858 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    U14                                               0.000    30.400 r  ei_pmod_acl2_int2 (IN)
                         net (fo=0)                   0.000    30.400    ei_pmod_acl2_int2
    U14                  IBUF (Prop_ibuf_I_O)         0.453    30.853 r  ei_pmod_acl2_int2_IBUF_inst/O
                         net (fo=1, routed)           0.635    31.488    u_pmod_acl2_custom_driver/u_extint_deb_int2/ei_interrupt
    SLICE_X0Y71          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.594    51.858    u_pmod_acl2_custom_driver/u_extint_deb_int2/i_clk_20mhz
    SLICE_X0Y71          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/C
                         clock pessimism              0.000    51.858    
                         clock uncertainty           -0.535    51.323    
    SLICE_X0Y71          FDRE (Setup_fdre_C_D)       -0.014    51.309    u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         51.309    
                         arrival time                         -31.488    
  -------------------------------------------------------------------
                         slack                                 19.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.526ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_cipo
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/sio_acl2_cipo_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.453ns (60.812%)  route 0.936ns (39.188%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    V10                                               0.000    20.200 r  ei_pmod_acl2_cipo (IN)
                         net (fo=0)                   0.000    20.200    ei_pmod_acl2_cipo
    V10                  IBUF (Prop_ibuf_I_O)         1.453    21.653 r  ei_pmod_acl2_cipo_IBUF_inst/O
                         net (fo=1, routed)           0.936    22.590    u_pmod_acl2_custom_driver/ei_cipo
    SLICE_X0Y65          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_cipo_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.718     6.337    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X0Y65          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_cipo_meta_i_reg/C
                         clock pessimism              0.000     6.337    
                         clock uncertainty            0.535     6.872    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.192     7.064    u_pmod_acl2_custom_driver/sio_acl2_cipo_meta_i_reg
  -------------------------------------------------------------------
                         required time                         -7.064    
                         arrival time                          22.590    
  -------------------------------------------------------------------
                         slack                                 15.526    

Slack (MET) :             15.712ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_int2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 1.427ns (55.462%)  route 1.146ns (44.538%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    U14                                               0.000    20.200 r  ei_pmod_acl2_int2 (IN)
                         net (fo=0)                   0.000    20.200    ei_pmod_acl2_int2
    U14                  IBUF (Prop_ibuf_I_O)         1.427    21.627 r  ei_pmod_acl2_int2_IBUF_inst/O
                         net (fo=1, routed)           1.146    22.773    u_pmod_acl2_custom_driver/u_extint_deb_int2/ei_interrupt
    SLICE_X0Y71          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.711     6.330    u_pmod_acl2_custom_driver/u_extint_deb_int2/i_clk_20mhz
    SLICE_X0Y71          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/C
                         clock pessimism              0.000     6.330    
                         clock uncertainty            0.535     6.865    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.196     7.061    u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         -7.061    
                         arrival time                          22.773    
  -------------------------------------------------------------------
                         slack                                 15.712    

Slack (MET) :             15.752ns  (arrival time - required time)
  Source:                 ei_btn0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 1.417ns (50.862%)  route 1.369ns (49.138%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    D9                                                0.000    20.200 r  ei_btn0 (IN)
                         net (fo=0)                   0.000    20.200    ei_btn0
    D9                   IBUF (Prop_ibuf_I_O)         1.417    21.617 r  ei_btn0_IBUF_inst/O
                         net (fo=1, routed)           1.369    22.985    u_buttons_deb_0123/ei_buttons[0]
    SLICE_X0Y163         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.888     6.507    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y163         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000     6.507    
                         clock uncertainty            0.535     7.042    
    SLICE_X0Y163         FDRE (Hold_fdre_C_D)         0.192     7.234    u_buttons_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.234    
                         arrival time                          22.985    
  -------------------------------------------------------------------
                         slack                                 15.752    

Slack (MET) :             15.772ns  (arrival time - required time)
  Source:                 ei_btn1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 1.447ns (51.516%)  route 1.362ns (48.484%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    C9                                                0.000    20.200 r  ei_btn1 (IN)
                         net (fo=0)                   0.000    20.200    ei_btn1
    C9                   IBUF (Prop_ibuf_I_O)         1.447    21.647 r  ei_btn1_IBUF_inst/O
                         net (fo=1, routed)           1.362    23.010    u_buttons_deb_0123/ei_buttons[1]
    SLICE_X0Y157         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.892     6.511    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y157         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000     6.511    
                         clock uncertainty            0.535     7.046    
    SLICE_X0Y157         FDRE (Hold_fdre_C_D)         0.192     7.238    u_buttons_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.238    
                         arrival time                          23.010    
  -------------------------------------------------------------------
                         slack                                 15.772    

Slack (MET) :             15.776ns  (arrival time - required time)
  Source:                 ei_btn2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 1.446ns (51.364%)  route 1.369ns (48.636%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    B9                                                0.000    20.200 r  ei_btn2 (IN)
                         net (fo=0)                   0.000    20.200    ei_btn2
    B9                   IBUF (Prop_ibuf_I_O)         1.446    21.646 r  ei_btn2_IBUF_inst/O
                         net (fo=1, routed)           1.369    23.014    u_buttons_deb_0123/ei_buttons[2]
    SLICE_X0Y153         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.893     6.512    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y153         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000     6.512    
                         clock uncertainty            0.535     7.047    
    SLICE_X0Y153         FDRE (Hold_fdre_C_D)         0.192     7.239    u_buttons_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.239    
                         arrival time                          23.014    
  -------------------------------------------------------------------
                         slack                                 15.776    

Slack (MET) :             15.841ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_int1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 1.429ns (53.198%)  route 1.257ns (46.802%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    V14                                               0.000    20.200 r  ei_pmod_acl2_int1 (IN)
                         net (fo=0)                   0.000    20.200    ei_pmod_acl2_int1
    V14                  IBUF (Prop_ibuf_I_O)         1.429    21.629 r  ei_pmod_acl2_int1_IBUF_inst/O
                         net (fo=1, routed)           1.257    22.885    u_pmod_acl2_custom_driver/u_extint_deb_int1/ei_interrupt
    SLICE_X0Y71          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.711     6.330    u_pmod_acl2_custom_driver/u_extint_deb_int1/i_clk_20mhz
    SLICE_X0Y71          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/C
                         clock pessimism              0.000     6.330    
                         clock uncertainty            0.535     6.865    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.180     7.045    u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         -7.045    
                         arrival time                          22.885    
  -------------------------------------------------------------------
                         slack                                 15.841    

Slack (MET) :             15.921ns  (arrival time - required time)
  Source:                 ei_btn3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 1.464ns (49.660%)  route 1.484ns (50.340%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    B8                                                0.000    20.200 r  ei_btn3 (IN)
                         net (fo=0)                   0.000    20.200    ei_btn3
    B8                   IBUF (Prop_ibuf_I_O)         1.464    21.664 r  ei_btn3_IBUF_inst/O
                         net (fo=1, routed)           1.484    23.147    u_buttons_deb_0123/ei_buttons[3]
    SLICE_X0Y153         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.893     6.512    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y153         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000     6.512    
                         clock uncertainty            0.535     7.047    
    SLICE_X0Y153         FDRE (Hold_fdre_C_D)         0.180     7.227    u_buttons_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.227    
                         arrival time                          23.147    
  -------------------------------------------------------------------
                         slack                                 15.921    

Slack (MET) :             16.042ns  (arrival time - required time)
  Source:                 ei_sw3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.904ns  (logic 1.460ns (50.275%)  route 1.444ns (49.725%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    A10                                               0.000    20.200 r  ei_sw3 (IN)
                         net (fo=0)                   0.000    20.200    ei_sw3
    A10                  IBUF (Prop_ibuf_I_O)         1.460    21.660 r  ei_sw3_IBUF_inst/O
                         net (fo=1, routed)           1.444    23.104    u_switches_deb_0123/ei_buttons[3]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.710     6.328    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000     6.328    
                         clock uncertainty            0.535     6.863    
    SLICE_X0Y148         FDRE (Hold_fdre_C_D)         0.199     7.062    u_switches_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.062    
                         arrival time                          23.104    
  -------------------------------------------------------------------
                         slack                                 16.042    

Slack (MET) :             16.151ns  (arrival time - required time)
  Source:                 ei_sw0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.006ns  (logic 1.470ns (48.912%)  route 1.536ns (51.088%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    A8                                                0.000    20.200 r  ei_sw0 (IN)
                         net (fo=0)                   0.000    20.200    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.470    21.670 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           1.536    23.206    u_switches_deb_0123/ei_buttons[0]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.710     6.328    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000     6.328    
                         clock uncertainty            0.535     6.863    
    SLICE_X0Y148         FDRE (Hold_fdre_C_D)         0.192     7.055    u_switches_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.055    
                         arrival time                          23.206    
  -------------------------------------------------------------------
                         slack                                 16.151    

Slack (MET) :             16.163ns  (arrival time - required time)
  Source:                 ei_sw2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 1.441ns (47.687%)  route 1.581ns (52.313%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    C10                                               0.000    20.200 r  ei_sw2 (IN)
                         net (fo=0)                   0.000    20.200    ei_sw2
    C10                  IBUF (Prop_ibuf_I_O)         1.441    21.641 r  ei_sw2_IBUF_inst/O
                         net (fo=1, routed)           1.581    23.222    u_switches_deb_0123/ei_buttons[2]
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.710     6.328    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y148         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000     6.328    
                         clock uncertainty            0.535     6.863    
    SLICE_X0Y148         FDRE (Hold_fdre_C_D)         0.196     7.059    u_switches_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.059    
                         arrival time                          23.222    
  -------------------------------------------------------------------
                         slack                                 16.163    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  clk100hz_ssd

Setup :            0  Failing Endpoints,  Worst Slack  9950046.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9950046.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        3.645ns  (logic 0.456ns (12.509%)  route 3.189ns (87.491%))
  Logic Levels:           0  
  Clock Path Skew:        1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.626ns = ( 10000008.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.307ns = ( 49956.312 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.689 49956.312    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y124         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDSE (Prop_fdse_C_Q)         0.456 49956.770 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           3.189 49959.957    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.589 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.284 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                         clock pessimism              0.232 10000007.000    
                         clock uncertainty           -0.210 10000007.000    
    SLICE_X2Y131         FDRE (Setup_fdre_C_R)       -0.524 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49959.957    
  -------------------------------------------------------------------
                         slack                              9950046.000    

Slack (MET) :             9950046.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        3.645ns  (logic 0.456ns (12.509%)  route 3.189ns (87.491%))
  Logic Levels:           0  
  Clock Path Skew:        1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.626ns = ( 10000008.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.307ns = ( 49956.312 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.689 49956.312    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y124         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDSE (Prop_fdse_C_Q)         0.456 49956.770 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           3.189 49959.957    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.589 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.284 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                         clock pessimism              0.232 10000007.000    
                         clock uncertainty           -0.210 10000007.000    
    SLICE_X2Y131         FDRE (Setup_fdre_C_R)       -0.524 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49959.957    
  -------------------------------------------------------------------
                         slack                              9950046.000    

Slack (MET) :             9950046.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        3.645ns  (logic 0.456ns (12.509%)  route 3.189ns (87.491%))
  Logic Levels:           0  
  Clock Path Skew:        1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.626ns = ( 10000008.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.307ns = ( 49956.312 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.689 49956.312    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y124         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDSE (Prop_fdse_C_Q)         0.456 49956.770 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           3.189 49959.957    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.589 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.284 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                         clock pessimism              0.232 10000007.000    
                         clock uncertainty           -0.210 10000007.000    
    SLICE_X2Y131         FDRE (Setup_fdre_C_R)       -0.524 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49959.957    
  -------------------------------------------------------------------
                         slack                              9950046.000    

Slack (MET) :             9950046.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        3.645ns  (logic 0.456ns (12.509%)  route 3.189ns (87.491%))
  Logic Levels:           0  
  Clock Path Skew:        1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.626ns = ( 10000008.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.307ns = ( 49956.312 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.689 49956.312    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y124         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDSE (Prop_fdse_C_Q)         0.456 49956.770 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           3.189 49959.957    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.589 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.284 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                         clock pessimism              0.232 10000007.000    
                         clock uncertainty           -0.210 10000007.000    
    SLICE_X2Y131         FDRE (Setup_fdre_C_R)       -0.524 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49959.957    
  -------------------------------------------------------------------
                         slack                              9950046.000    

Slack (MET) :             9950046.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        3.645ns  (logic 0.456ns (12.509%)  route 3.189ns (87.491%))
  Logic Levels:           0  
  Clock Path Skew:        1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.626ns = ( 10000008.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.307ns = ( 49956.312 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.689 49956.312    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y124         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDSE (Prop_fdse_C_Q)         0.456 49956.770 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           3.189 49959.957    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.589 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.284 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                         clock pessimism              0.232 10000007.000    
                         clock uncertainty           -0.210 10000007.000    
    SLICE_X2Y131         FDRE (Setup_fdre_C_R)       -0.524 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49959.957    
  -------------------------------------------------------------------
                         slack                              9950046.000    

Slack (MET) :             9950046.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        3.645ns  (logic 0.456ns (12.509%)  route 3.189ns (87.491%))
  Logic Levels:           0  
  Clock Path Skew:        1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.626ns = ( 10000008.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.307ns = ( 49956.312 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.689 49956.312    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y124         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDSE (Prop_fdse_C_Q)         0.456 49956.770 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           3.189 49959.957    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.589 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.284 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
                         clock pessimism              0.232 10000007.000    
                         clock uncertainty           -0.210 10000007.000    
    SLICE_X2Y131         FDRE (Setup_fdre_C_R)       -0.524 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49959.957    
  -------------------------------------------------------------------
                         slack                              9950046.000    

Slack (MET) :             9950047.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        3.949ns  (logic 0.580ns (14.688%)  route 3.369ns (85.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.626ns = ( 10000008.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.316ns = ( 49956.320 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.698 49956.324    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X1Y131         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDRE (Prop_fdre_C_Q)         0.456 49956.781 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[0]/Q
                         net (fo=1, routed)           3.369 49960.148    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp0[0]
    SLICE_X2Y131         LUT3 (Prop_lut3_I0_O)        0.124 49960.273 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1/O
                         net (fo=1, routed)           0.000 49960.273    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1_n_0
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.589 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.284 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                         clock pessimism              0.232 10000007.000    
                         clock uncertainty           -0.210 10000007.000    
    SLICE_X2Y131         FDRE (Setup_fdre_C_D)        0.077 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]
  -------------------------------------------------------------------
                         required time                      10000007.000    
                         arrival time                       -49960.270    
  -------------------------------------------------------------------
                         slack                              9950047.000    

Slack (MET) :             9950047.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        3.814ns  (logic 0.740ns (19.400%)  route 3.074ns (80.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.626ns = ( 10000008.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.316ns = ( 49956.320 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.698 49956.324    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X1Y131         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDRE (Prop_fdre_C_Q)         0.419 49956.742 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[1]/Q
                         net (fo=1, routed)           3.074 49959.816    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp1[1]
    SLICE_X2Y131         LUT3 (Prop_lut3_I2_O)        0.321 49960.137 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1/O
                         net (fo=1, routed)           0.000 49960.137    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1_n_0
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.589 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.284 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                         clock pessimism              0.232 10000007.000    
                         clock uncertainty           -0.210 10000007.000    
    SLICE_X2Y131         FDRE (Setup_fdre_C_D)        0.118 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]
  -------------------------------------------------------------------
                         required time                      10000007.000    
                         arrival time                       -49960.133    
  -------------------------------------------------------------------
                         slack                              9950047.000    

Slack (MET) :             9950047.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        3.836ns  (logic 0.580ns (15.121%)  route 3.256ns (84.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.626ns = ( 10000008.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.316ns = ( 49956.320 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.698 49956.324    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X1Y131         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDRE (Prop_fdre_C_Q)         0.456 49956.781 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[2]/Q
                         net (fo=1, routed)           3.256 49960.035    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp0[2]
    SLICE_X2Y131         LUT3 (Prop_lut3_I0_O)        0.124 49960.160 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1/O
                         net (fo=1, routed)           0.000 49960.160    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1_n_0
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.589 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.284 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                         clock pessimism              0.232 10000007.000    
                         clock uncertainty           -0.210 10000007.000    
    SLICE_X2Y131         FDRE (Setup_fdre_C_D)        0.081 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]
  -------------------------------------------------------------------
                         required time                      10000007.000    
                         arrival time                       -49960.156    
  -------------------------------------------------------------------
                         slack                              9950047.000    

Slack (MET) :             9950047.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        3.619ns  (logic 0.741ns (20.476%)  route 2.878ns (79.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.626ns = ( 10000008.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.316ns = ( 49956.320 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.698 49956.324    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X1Y131         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDRE (Prop_fdre_C_Q)         0.419 49956.742 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[3]/Q
                         net (fo=1, routed)           2.878 49959.621    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp0[3]
    SLICE_X2Y131         LUT3 (Prop_lut3_I0_O)        0.322 49959.941 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1/O
                         net (fo=1, routed)           0.000 49959.941    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1_n_0
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.589 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          1.284 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                         clock pessimism              0.232 10000007.000    
                         clock uncertainty           -0.210 10000007.000    
    SLICE_X2Y131         FDRE (Setup_fdre_C_D)        0.118 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]
  -------------------------------------------------------------------
                         required time                      10000007.000    
                         arrival time                       -49959.938    
  -------------------------------------------------------------------
                         slack                              9950047.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.186ns (12.643%)  route 1.285ns (87.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.319ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.591     1.855    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X1Y131         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDRE (Prop_fdre_C_Q)         0.141     1.996 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[4]/Q
                         net (fo=1, routed)           1.285     3.282    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp0[4]
    SLICE_X2Y131         LUT3 (Prop_lut3_I0_O)        0.045     3.327 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1/O
                         net (fo=1, routed)           0.000     3.327    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1_n_0
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.871     2.414    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.175     2.589 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.730     3.319    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                         clock pessimism             -0.278     3.040    
    SLICE_X2Y131         FDRE (Hold_fdre_C_D)         0.121     3.161    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.161    
                         arrival time                           3.327    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.473ns  (logic 0.186ns (12.631%)  route 1.287ns (87.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.319ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.591     1.855    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X1Y131         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDRE (Prop_fdre_C_Q)         0.141     1.996 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[2]/Q
                         net (fo=1, routed)           1.287     3.283    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp0[2]
    SLICE_X2Y131         LUT3 (Prop_lut3_I0_O)        0.045     3.328 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1/O
                         net (fo=1, routed)           0.000     3.328    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1_n_0
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.871     2.414    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.175     2.589 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.730     3.319    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                         clock pessimism             -0.278     3.040    
    SLICE_X2Y131         FDRE (Hold_fdre_C_D)         0.121     3.161    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.161    
                         arrival time                           3.328    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.225ns (15.167%)  route 1.258ns (84.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.319ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.591     1.855    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X1Y131         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDRE (Prop_fdre_C_Q)         0.128     1.983 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[1]/Q
                         net (fo=1, routed)           1.258     3.242    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp1[1]
    SLICE_X2Y131         LUT3 (Prop_lut3_I2_O)        0.097     3.339 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1/O
                         net (fo=1, routed)           0.000     3.339    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[1]_i_1_n_0
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.871     2.414    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.175     2.589 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.730     3.319    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                         clock pessimism             -0.278     3.040    
    SLICE_X2Y131         FDRE (Hold_fdre_C_D)         0.131     3.171    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.171    
                         arrival time                           3.339    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.186ns (12.470%)  route 1.306ns (87.530%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.319ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.591     1.855    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X1Y131         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDRE (Prop_fdre_C_Q)         0.141     1.996 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[0]/Q
                         net (fo=1, routed)           1.306     3.302    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp1[0]
    SLICE_X2Y131         LUT3 (Prop_lut3_I2_O)        0.045     3.347 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1/O
                         net (fo=1, routed)           0.000     3.347    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[0]_i_1_n_0
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.871     2.414    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.175     2.589 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.730     3.319    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                         clock pessimism             -0.278     3.040    
    SLICE_X2Y131         FDRE (Hold_fdre_C_D)         0.120     3.160    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.160    
                         arrival time                           3.347    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.226ns (14.995%)  route 1.281ns (85.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.319ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.591     1.855    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X1Y131         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y131         FDRE (Prop_fdre_C_Q)         0.128     1.983 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[5]/Q
                         net (fo=1, routed)           1.281     3.265    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp0[5]
    SLICE_X2Y131         LUT3 (Prop_lut3_I0_O)        0.098     3.363 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1/O
                         net (fo=1, routed)           0.000     3.363    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1_n_0
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.871     2.414    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.175     2.589 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.730     3.319    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
                         clock pessimism             -0.278     3.040    
    SLICE_X2Y131         FDRE (Hold_fdre_C_D)         0.131     3.171    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.171    
                         arrival time                           3.363    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.186ns (14.371%)  route 1.108ns (85.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.585     1.849    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X0Y124         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.141     1.990 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[6]/Q
                         net (fo=1, routed)           1.108     3.099    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp0[6]
    SLICE_X1Y124         LUT3 (Prop_lut3_I0_O)        0.045     3.144 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1/O
                         net (fo=1, routed)           0.000     3.144    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1_n_0
    SLICE_X1Y124         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.871     2.414    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.175     2.589 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.525     3.113    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y124         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
                         clock pessimism             -0.278     2.835    
    SLICE_X1Y124         FDRE (Hold_fdre_C_D)         0.091     2.926    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                           3.144    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.230ns (14.995%)  route 1.304ns (85.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.319ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.591     1.855    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X0Y131         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.128     1.983 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[3]/Q
                         net (fo=1, routed)           1.304     3.287    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp1[3]
    SLICE_X2Y131         LUT3 (Prop_lut3_I2_O)        0.102     3.389 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1/O
                         net (fo=1, routed)           0.000     3.389    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1_n_0
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.871     2.414    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.175     2.589 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.730     3.319    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                         clock pessimism             -0.278     3.040    
    SLICE_X2Y131         FDRE (Hold_fdre_C_D)         0.131     3.171    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.171    
                         arrival time                           3.389    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.141ns (11.860%)  route 1.048ns (88.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.113ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.585     1.849    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y124         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDSE (Prop_fdse_C_Q)         0.141     1.990 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           1.048     3.038    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X1Y124         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.871     2.414    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.175     2.589 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.525     3.113    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y124         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
                         clock pessimism             -0.278     2.835    
    SLICE_X1Y124         FDRE (Hold_fdre_C_R)        -0.018     2.817    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.817    
                         arrival time                           3.038    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.631ns  (logic 0.141ns (8.643%)  route 1.490ns (91.357%))
  Logic Levels:           0  
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.319ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.585     1.849    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y124         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDSE (Prop_fdse_C_Q)         0.141     1.990 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           1.490     3.481    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.871     2.414    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.175     2.589 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.730     3.319    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]/C
                         clock pessimism             -0.278     3.040    
    SLICE_X2Y131         FDRE (Hold_fdre_C_R)         0.009     3.049    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.049    
                         arrival time                           3.481    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.631ns  (logic 0.141ns (8.643%)  route 1.490ns (91.357%))
  Logic Levels:           0  
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.319ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.585     1.849    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y124         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDSE (Prop_fdse_C_Q)         0.141     1.990 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=9, routed)           1.490     3.481    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.871     2.414    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.175     2.589 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=10, routed)          0.730     3.319    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X2Y131         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                         clock pessimism             -0.278     3.040    
    SLICE_X2Y131         FDRE (Hold_fdre_C_R)         0.009     3.049    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.049    
                         arrival time                           3.481    
  -------------------------------------------------------------------
                         slack                                  0.431    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  wiz_20mhz_virt_out

Setup :            0  Failing Endpoints,  Worst Slack       29.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.394ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.751ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.477ns  (logic 4.039ns (54.023%)  route 3.438ns (45.977%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.237ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.618     6.237    u_led_pwm_driver/i_clk
    SLICE_X54Y84         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518     6.755 r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/Q
                         net (fo=1, routed)           3.438    10.192    eo_led3_g_OBUF
    H6                   OBUF (Prop_obuf_I_O)         3.521    13.714 r  eo_led3_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.714    eo_led3_g
    H6                                                                r  eo_led3_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.714    
  -------------------------------------------------------------------
                         slack                                 29.751    

Slack (MET) :             29.753ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.eo_color_leds_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.473ns  (logic 4.036ns (53.999%)  route 3.438ns (46.001%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.239ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.620     6.239    u_led_pwm_driver/i_clk
    SLICE_X54Y86         FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.eo_color_leds_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.518     6.757 r  u_led_pwm_driver/g_operate_color_blue_pwm[3].bl_operate_color_blue_pwm.eo_color_leds_b_reg[3]/Q
                         net (fo=1, routed)           3.438    10.194    eo_led3_b_OBUF
    K2                   OBUF (Prop_obuf_I_O)         3.518    13.712 r  eo_led3_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.712    eo_led3_b
    K2                                                                r  eo_led3_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.712    
  -------------------------------------------------------------------
                         slack                                 29.753    

Slack (MET) :             30.013ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.eo_color_leds_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.207ns  (logic 3.971ns (55.108%)  route 3.235ns (44.892%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.246ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.627     6.246    u_led_pwm_driver/i_clk
    SLICE_X61Y88         FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.eo_color_leds_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.456     6.702 r  u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.eo_color_leds_r_reg[3]/Q
                         net (fo=1, routed)           3.235     9.937    eo_led3_r_OBUF
    K1                   OBUF (Prop_obuf_I_O)         3.515    13.452 r  eo_led3_r_OBUF_inst/O
                         net (fo=0)                   0.000    13.452    eo_led3_r
    K1                                                                r  eo_led3_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.452    
  -------------------------------------------------------------------
                         slack                                 30.013    

Slack (MET) :             30.021ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.eo_color_leds_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.194ns  (logic 3.992ns (55.486%)  route 3.202ns (44.514%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.250ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.631     6.250    u_led_pwm_driver/i_clk
    SLICE_X59Y98         FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.eo_color_leds_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.456     6.706 r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.eo_color_leds_r_reg[1]/Q
                         net (fo=1, routed)           3.202     9.908    eo_led1_r_OBUF
    G3                   OBUF (Prop_obuf_I_O)         3.536    13.444 r  eo_led1_r_OBUF_inst/O
                         net (fo=0)                   0.000    13.444    eo_led1_r
    G3                                                                r  eo_led1_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.444    
  -------------------------------------------------------------------
                         slack                                 30.021    

Slack (MET) :             30.078ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.159ns  (logic 3.991ns (55.741%)  route 3.169ns (44.259%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.227ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.609     6.227    u_led_pwm_driver/i_clk
    SLICE_X55Y104        FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y104        FDRE (Prop_fdre_C_Q)         0.456     6.683 r  u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/Q
                         net (fo=1, routed)           3.169     9.852    eo_led1_b_OBUF
    G4                   OBUF (Prop_obuf_I_O)         3.535    13.387 r  eo_led1_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.387    eo_led1_b
    G4                                                                r  eo_led1_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.387    
  -------------------------------------------------------------------
                         slack                                 30.078    

Slack (MET) :             30.149ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led4
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.072ns  (logic 4.048ns (57.238%)  route 3.024ns (42.762%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.626     6.245    u_led_pwm_driver/i_clk
    SLICE_X56Y95         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y95         FDRE (Prop_fdre_C_Q)         0.518     6.763 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/Q
                         net (fo=1, routed)           3.024     9.787    eo_led4_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.530    13.316 r  eo_led4_OBUF_inst/O
                         net (fo=0)                   0.000    13.316    eo_led4
    H5                                                                r  eo_led4 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.316    
  -------------------------------------------------------------------
                         slack                                 30.149    

Slack (MET) :             30.200ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led6
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.010ns  (logic 4.092ns (58.381%)  route 2.917ns (41.619%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.637     6.256    u_led_pwm_driver/i_clk
    SLICE_X14Y82         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE (Prop_fdre_C_Q)         0.518     6.774 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[2]/Q
                         net (fo=1, routed)           2.917     9.691    eo_led6_OBUF
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.265 r  eo_led6_OBUF_inst/O
                         net (fo=0)                   0.000    13.265    eo_led6
    T9                                                                r  eo_led6 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.265    
  -------------------------------------------------------------------
                         slack                                 30.200    

Slack (MET) :             30.222ns  (required time - arrival time)
  Source:                 u_pmod_acl2_custom_driver/eo_copi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_copi
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.902ns  (logic 4.026ns (58.332%)  route 2.876ns (41.668%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.722     6.341    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X7Y90          FDRE                                         r  u_pmod_acl2_custom_driver/eo_copi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456     6.797 r  u_pmod_acl2_custom_driver/eo_copi_o_reg/Q
                         net (fo=1, routed)           2.876     9.673    eo_pmod_acl2_copi_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.570    13.243 r  eo_pmod_acl2_copi_OBUF_inst/O
                         net (fo=0)                   0.000    13.243    eo_pmod_acl2_copi
    V12                                                               r  eo_pmod_acl2_copi (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.243    
  -------------------------------------------------------------------
                         slack                                 30.222    

Slack (MET) :             30.270ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led7
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.935ns  (logic 4.033ns (58.156%)  route 2.902ns (41.844%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.260ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.641     6.260    u_led_pwm_driver/i_clk
    SLICE_X9Y86          FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDRE (Prop_fdre_C_Q)         0.456     6.716 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[3]/Q
                         net (fo=1, routed)           2.902     9.618    eo_led7_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.195 r  eo_led7_OBUF_inst/O
                         net (fo=0)                   0.000    13.195    eo_led7
    T10                                                               r  eo_led7 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.195    
  -------------------------------------------------------------------
                         slack                                 30.270    

Slack (MET) :             30.327ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.907ns  (logic 3.972ns (57.510%)  route 2.935ns (42.490%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.230ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.612     6.230    u_led_pwm_driver/i_clk
    SLICE_X59Y110        FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y110        FDRE (Prop_fdre_C_Q)         0.456     6.686 r  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/Q
                         net (fo=1, routed)           2.935     9.621    eo_led1_g_OBUF
    J4                   OBUF (Prop_obuf_I_O)         3.516    13.138 r  eo_led1_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.138    eo_led1_g
    J4                                                                r  eo_led1_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.138    
  -------------------------------------------------------------------
                         slack                                 30.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.394ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_sck
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 1.381ns (77.806%)  route 0.394ns (22.194%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.590     1.854    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X1Y119         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.141     1.995 r  u_pmod_cls_custom_driver/eo_sck_o_reg/Q
                         net (fo=1, routed)           0.394     2.389    eo_pmod_cls_sck_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.240     3.629 r  eo_pmod_cls_sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.629    eo_pmod_cls_sck
    C15                                                               r  eo_pmod_cls_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.629    
  -------------------------------------------------------------------
                         slack                                  2.394    

Slack (MET) :             2.484ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.eo_color_leds_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 1.384ns (74.253%)  route 0.480ns (25.747%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.591     1.855    u_led_pwm_driver/i_clk
    SLICE_X79Y112        FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.eo_color_leds_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y112        FDRE (Prop_fdre_C_Q)         0.141     1.996 r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.eo_color_leds_r_reg[0]/Q
                         net (fo=1, routed)           0.480     2.476    eo_led0_r_OBUF
    G6                   OBUF (Prop_obuf_I_O)         1.243     3.719 r  eo_led0_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.719    eo_led0_r
    G6                                                                r  eo_led0_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.719    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.493ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_csn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_csn
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 1.376ns (73.447%)  route 0.498ns (26.553%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.590     1.854    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X1Y119         FDRE                                         r  u_pmod_cls_custom_driver/eo_csn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.141     1.995 r  u_pmod_cls_custom_driver/eo_csn_o_reg/Q
                         net (fo=1, routed)           0.498     2.493    eo_pmod_cls_csn_OBUF
    E15                  OBUF (Prop_obuf_I_O)         1.235     3.728 r  eo_pmod_cls_csn_OBUF_inst/O
                         net (fo=0)                   0.000     3.728    eo_pmod_cls_csn
    E15                                                               r  eo_pmod_cls_csn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.728    
  -------------------------------------------------------------------
                         slack                                  2.493    

Slack (MET) :             2.596ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 1.386ns (70.319%)  route 0.585ns (29.681%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.596     1.860    u_led_pwm_driver/i_clk
    SLICE_X81Y103        FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y103        FDRE (Prop_fdre_C_Q)         0.141     2.001 r  u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/Q
                         net (fo=1, routed)           0.585     2.586    eo_led0_b_OBUF
    E1                   OBUF (Prop_obuf_I_O)         1.245     3.831 r  eo_led0_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.831    eo_led0_b
    E1                                                                r  eo_led0_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.831    
  -------------------------------------------------------------------
                         slack                                  2.596    

Slack (MET) :             2.607ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.eo_color_leds_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 1.351ns (68.357%)  route 0.625ns (31.643%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.602     1.866    u_led_pwm_driver/i_clk
    SLICE_X81Y94         FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.eo_color_leds_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y94         FDRE (Prop_fdre_C_Q)         0.141     2.007 r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.eo_color_leds_r_reg[2]/Q
                         net (fo=1, routed)           0.625     2.633    eo_led2_r_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.210     3.842 r  eo_led2_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.842    eo_led2_r
    J3                                                                r  eo_led2_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.842    
  -------------------------------------------------------------------
                         slack                                  2.607    

Slack (MET) :             2.621ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 1.371ns (68.510%)  route 0.630ns (31.490%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.590     1.854    u_led_pwm_driver/i_clk
    SLICE_X75Y108        FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y108        FDRE (Prop_fdre_C_Q)         0.141     1.995 r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/Q
                         net (fo=1, routed)           0.630     2.626    eo_led0_g_OBUF
    F6                   OBUF (Prop_obuf_I_O)         1.230     3.856 r  eo_led0_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.856    eo_led0_g
    F6                                                                r  eo_led0_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.856    
  -------------------------------------------------------------------
                         slack                                  2.621    

Slack (MET) :             2.630ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led5
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 1.376ns (68.747%)  route 0.625ns (31.253%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.600     1.864    u_led_pwm_driver/i_clk
    SLICE_X80Y88         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y88         FDRE (Prop_fdre_C_Q)         0.164     2.028 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/Q
                         net (fo=1, routed)           0.625     2.654    eo_led5_OBUF
    J5                   OBUF (Prop_obuf_I_O)         1.212     3.865 r  eo_led5_OBUF_inst/O
                         net (fo=0)                   0.000     3.865    eo_led5
    J5                                                                r  eo_led5 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.865    
  -------------------------------------------------------------------
                         slack                                  2.630    

Slack (MET) :             2.727ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.eo_color_leds_g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 1.357ns (64.586%)  route 0.744ns (35.414%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.596     1.860    u_led_pwm_driver/i_clk
    SLICE_X77Y92         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.eo_color_leds_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y92         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.eo_color_leds_g_reg[2]/Q
                         net (fo=1, routed)           0.744     2.745    eo_led2_g_OBUF
    J2                   OBUF (Prop_obuf_I_O)         1.216     3.962 r  eo_led2_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.962    eo_led2_g
    J2                                                                r  eo_led2_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.962    
  -------------------------------------------------------------------
                         slack                                  2.727    

Slack (MET) :             2.727ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 1.380ns (65.755%)  route 0.719ns (34.245%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.598     1.862    u_led_pwm_driver/i_clk
    SLICE_X76Y97         FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y97         FDRE (Prop_fdre_C_Q)         0.164     2.026 r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/Q
                         net (fo=1, routed)           0.719     2.745    eo_led2_b_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.216     3.962 r  eo_led2_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.962    eo_led2_b
    H4                                                                r  eo_led2_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.962    
  -------------------------------------------------------------------
                         slack                                  2.727    

Slack (MET) :             2.741ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_copi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_dq0
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 1.388ns (65.840%)  route 0.720ns (34.160%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.604     1.868    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X7Y97          FDRE                                         r  u_pmod_cls_custom_driver/eo_copi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.141     2.009 r  u_pmod_cls_custom_driver/eo_copi_o_reg/Q
                         net (fo=1, routed)           0.720     2.729    eo_pmod_cls_dq0_OBUF
    E16                  OBUF (Prop_obuf_I_O)         1.247     3.976 r  eo_pmod_cls_dq0_OBUF_inst/O
                         net (fo=0)                   0.000     3.976    eo_pmod_cls_dq0
    E16                                                               r  eo_pmod_cls_dq0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.976    
  -------------------------------------------------------------------
                         slack                                  2.741    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  wiz_7_373mhz_virt_out

Setup :            0  Failing Endpoints,  Worst Slack      107.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             107.439ns  (required time - arrival time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_out  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             wiz_7_373mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            135.640ns  (wiz_7_373mhz_virt_out rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        6.817ns  (logic 3.979ns (58.364%)  route 2.838ns (41.636%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           14.500ns
  Clock Path Skew:        -6.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 135.640 - 135.640 ) 
    Source Clock Delay      (SCD):    6.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.695     6.313    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X4Y120         FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.456     6.769 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           2.838     9.608    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    13.130 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.130    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_out rise edge)
                                                    135.640   135.640 r  
                         ideal clock network latency
                                                      0.000   135.640    
                         clock pessimism              0.000   135.640    
                         clock uncertainty           -0.571   135.069    
                         output delay               -14.500   120.569    
  -------------------------------------------------------------------
                         required time                        120.569    
                         arrival time                         -13.130    
  -------------------------------------------------------------------
                         slack                                107.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_out  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             wiz_7_373mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_7_373mhz_virt_out rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.364ns (62.285%)  route 0.826ns (37.715%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.400ns
  Clock Path Skew:        -1.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.588     1.852    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X4Y120         FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.141     1.993 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           0.826     2.820    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     4.043 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.043    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.571     0.571    
                         output delay                 2.400     2.971    
  -------------------------------------------------------------------
                         required time                         -2.971    
                         arrival time                           4.043    
  -------------------------------------------------------------------
                         slack                                  1.072    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  s_clk_20mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       41.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.277ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.649ns  (required time - arrival time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        5.718ns  (logic 0.456ns (7.975%)  route 5.262ns (92.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.948ns = ( 55.948 - 50.000 ) 
    Source Clock Delay      (SCD):    6.236ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.618     6.236    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X48Y105        FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDPE (Prop_fdpe_C_Q)         0.456     6.692 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1175, routed)        5.262    11.954    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y34         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.562    55.948    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y34         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.232    56.180    
                         clock uncertainty           -0.210    55.971    
    RAMB18_X0Y34         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    53.603    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.603    
                         arrival time                         -11.954    
  -------------------------------------------------------------------
                         slack                                 41.649    

Slack (MET) :             42.478ns  (required time - arrival time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 0.456ns (9.320%)  route 4.437ns (90.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.952ns = ( 55.952 - 50.000 ) 
    Source Clock Delay      (SCD):    6.236ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.618     6.236    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X48Y105        FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDPE (Prop_fdpe_C_Q)         0.456     6.692 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1175, routed)        4.437    11.129    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y36         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.566    55.952    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y36         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.232    56.184    
                         clock uncertainty           -0.210    55.975    
    RAMB18_X0Y36         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    53.607    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.607    
                         arrival time                         -11.129    
  -------------------------------------------------------------------
                         slack                                 42.478    

Slack (MET) :             44.952ns  (required time - arrival time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 0.456ns (18.848%)  route 1.963ns (81.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 55.953 - 50.000 ) 
    Source Clock Delay      (SCD):    6.236ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.618     6.236    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X48Y105        FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDPE (Prop_fdpe_C_Q)         0.456     6.692 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1175, routed)        1.963     8.656    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y38         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        1.567    55.953    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y38         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.232    56.185    
                         clock uncertainty           -0.210    55.976    
    RAMB18_X0Y38         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    53.608    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.608    
                         arrival time                          -8.656    
  -------------------------------------------------------------------
                         slack                                 44.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.277ns  (arrival time - required time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.141ns (13.860%)  route 0.876ns (86.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.560     1.824    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X48Y105        FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDPE (Prop_fdpe_C_Q)         0.141     1.965 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1175, routed)        0.876     2.842    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y38         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.889     2.432    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y38         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.278     2.154    
    RAMB18_X0Y38         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.565    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           2.842    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             2.494ns  (arrival time - required time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.141ns (6.313%)  route 2.093ns (93.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.560     1.824    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X48Y105        FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDPE (Prop_fdpe_C_Q)         0.141     1.965 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1175, routed)        2.093     4.058    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y36         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.888     2.431    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y36         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.278     2.153    
    RAMB18_X0Y36         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.564    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           4.058    
  -------------------------------------------------------------------
                         slack                                  2.494    

Slack (MET) :             2.876ns  (arrival time - required time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.141ns (5.395%)  route 2.473ns (94.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.560     1.824    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X48Y105        FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDPE (Prop_fdpe_C_Q)         0.141     1.965 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1175, routed)        2.473     4.438    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y34         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2213, routed)        0.886     2.429    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y34         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.278     2.151    
    RAMB18_X0Y34         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.562    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           4.438    
  -------------------------------------------------------------------
                         slack                                  2.876    





