-- Quartus II VHDL Template
-- Basic Shift Register

library ieee;
use ieee.std_logic_1164.all;
use work.mips_pkg.all;

entity alu_controle is
	port
	(
		op_alu		: in std_logic_vector(2 downto 0);
		funct			: in std_logic_vector(5 downto 0);
		alu_ctr	   : out std_logic_vector(3 downto 0);
		logical_sel : out std_logic
	);
end entity;

architecture behav of alu_controle is

begin

alu_ctr <= 	ULA_AND when (op_alu="010" and funct=iAND) else
				ULA_OR  when (op_alu="010" and funct=iOR)  else
				ULA_XOR  when (op_alu="010" and funct=iXOR)  else
				ULA_SLL  when (op_alu="010" and funct=iSLL)  else
				ULA_SRA  when (op_alu="010" and funct=iSRA)  else
				ULA_SRL  when (op_alu="010" and funct=iSRL)  else
				ULA_ADD when (op_alu="010" and funct=iADD) else
				ULA_ADD when (op_alu="000") else
				ULA_SUB when (op_alu="010" and funct=iSUB) else
				ULA_SUB when (op_alu="001") else
				ULA_SLT when (op_alu="010" and funct=iSLT) else
				ULA_NOR when (op_alu="010" and funct=iNOR) else
				ULA_OR  when (op_alu="100") else
				ULA_AND  when (op_alu="101") else
				ULA_SLT when (op_alu="110") else
				ULA_NOP;

logical_sel <= '1' when (op_alu="010" and funct=iSLL) else
					'1' when (op_alu="010" and funct=iSRL) else
					'0';


end architecture;
