# INPUTS to the submodule design testing/emulation 

