{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587171516687 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587171516698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 17 17:58:36 2020 " "Processing started: Fri Apr 17 17:58:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587171516698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587171516698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FunctionUnit -c FunctionUnit " "Command: quartus_map --read_settings_files=on --write_settings_files=off FunctionUnit -c FunctionUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587171516698 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587171517498 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587171517498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "functionunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file functionunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FunctionUnit " "Found entity 1: FunctionUnit" {  } { { "FunctionUnit.bdf" "" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab11/FunctionUnit/FunctionUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587171534388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587171534388 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FunctionUnit " "Elaborating entity \"FunctionUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587171534418 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab11/alustage/alustage.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab11/alustage/alustage.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALUStage " "Found entity 1: ALUStage" {  } { { "alustage.bdf" "" { Schematic "c:/users/2808v/documents/engr303/labs/lab11/alustage/alustage.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587171534541 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1587171534541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUStage ALUStage:inst2 " "Elaborating entity \"ALUStage\" for hierarchy \"ALUStage:inst2\"" {  } { { "FunctionUnit.bdf" "inst2" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab11/FunctionUnit/FunctionUnit.bdf" { { 56 360 496 216 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587171534546 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab11/arithstage/arithstage.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab11/arithstage/arithstage.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ArithStage " "Found entity 1: ArithStage" {  } { { "arithstage.bdf" "" { Schematic "c:/users/2808v/documents/engr303/labs/lab11/arithstage/arithstage.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587171534627 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1587171534627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithStage ALUStage:inst2\|ArithStage:inst " "Elaborating entity \"ArithStage\" for hierarchy \"ALUStage:inst2\|ArithStage:inst\"" {  } { { "alustage.bdf" "inst" { Schematic "c:/users/2808v/documents/engr303/labs/lab11/alustage/alustage.bdf" { { -80 288 424 48 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587171534633 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab11/fulladder/fulladder.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab11/fulladder/fulladder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "fulladder.bdf" "" { Schematic "c:/users/2808v/documents/engr303/labs/lab11/fulladder/fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587171534761 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1587171534761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder ALUStage:inst2\|ArithStage:inst\|FullAdder:inst28 " "Elaborating entity \"FullAdder\" for hierarchy \"ALUStage:inst2\|ArithStage:inst\|FullAdder:inst28\"" {  } { { "arithstage.bdf" "inst28" { Schematic "c:/users/2808v/documents/engr303/labs/lab11/arithstage/arithstage.bdf" { { 936 528 624 1032 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587171534767 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab11/mux2to1_8bit/mux2to1_8bit.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab11/mux2to1_8bit/mux2to1_8bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1_8bit " "Found entity 1: Mux2to1_8bit" {  } { { "mux2to1_8bit.bdf" "" { Schematic "c:/users/2808v/documents/engr303/labs/lab11/mux2to1_8bit/mux2to1_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587171534847 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1587171534847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1_8bit ALUStage:inst2\|Mux2to1_8bit:inst3 " "Elaborating entity \"Mux2to1_8bit\" for hierarchy \"ALUStage:inst2\|Mux2to1_8bit:inst3\"" {  } { { "alustage.bdf" "inst3" { Schematic "c:/users/2808v/documents/engr303/labs/lab11/alustage/alustage.bdf" { { 64 448 600 160 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587171534847 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab11/mux2to1/mux2to1.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab11/mux2to1/mux2to1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "mux2to1.bdf" "" { Schematic "c:/users/2808v/documents/engr303/labs/lab11/mux2to1/mux2to1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587171534917 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1587171534917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 ALUStage:inst2\|Mux2to1_8bit:inst3\|Mux2to1:inst " "Elaborating entity \"Mux2to1\" for hierarchy \"ALUStage:inst2\|Mux2to1_8bit:inst3\|Mux2to1:inst\"" {  } { { "mux2to1_8bit.bdf" "inst" { Schematic "c:/users/2808v/documents/engr303/labs/lab11/mux2to1_8bit/mux2to1_8bit.bdf" { { -160 264 360 -64 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587171534926 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab11/logicstage/logicstage.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab11/logicstage/logicstage.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LogicStage " "Found entity 1: LogicStage" {  } { { "logicstage.bdf" "" { Schematic "c:/users/2808v/documents/engr303/labs/lab11/logicstage/logicstage.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587171535037 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1587171535037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicStage ALUStage:inst2\|LogicStage:inst2 " "Elaborating entity \"LogicStage\" for hierarchy \"ALUStage:inst2\|LogicStage:inst2\"" {  } { { "alustage.bdf" "inst2" { Schematic "c:/users/2808v/documents/engr303/labs/lab11/alustage/alustage.bdf" { { 64 288 424 192 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587171535037 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab11/mux4to1/mux4to1.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab11/mux4to1/mux4to1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1 " "Found entity 1: Mux4to1" {  } { { "mux4to1.bdf" "" { Schematic "c:/users/2808v/documents/engr303/labs/lab11/mux4to1/mux4to1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587171535198 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1587171535198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1 ALUStage:inst2\|LogicStage:inst2\|Mux4to1:inst1 " "Elaborating entity \"Mux4to1\" for hierarchy \"ALUStage:inst2\|LogicStage:inst2\|Mux4to1:inst1\"" {  } { { "logicstage.bdf" "inst1" { Schematic "c:/users/2808v/documents/engr303/labs/lab11/logicstage/logicstage.bdf" { { 120 408 504 280 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587171535198 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab11/zerodetect/zerodetect.v 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab11/zerodetect/zerodetect.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ZeroDetect " "Found entity 1: ZeroDetect" {  } { { "zerodetect.v" "" { Text "c:/users/2808v/documents/engr303/labs/lab11/zerodetect/zerodetect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587171535267 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1587171535267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroDetect ZeroDetect:inst " "Elaborating entity \"ZeroDetect\" for hierarchy \"ZeroDetect:inst\"" {  } { { "FunctionUnit.bdf" "inst" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab11/FunctionUnit/FunctionUnit.bdf" { { 328 288 424 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587171535271 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/2808v/documents/engr303/labs/lab11/shifter8bit/shifter8bit.bdf 1 1 " "Using design file /users/2808v/documents/engr303/labs/lab11/shifter8bit/shifter8bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter8bit " "Found entity 1: Shifter8bit" {  } { { "shifter8bit.bdf" "" { Schematic "c:/users/2808v/documents/engr303/labs/lab11/shifter8bit/shifter8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587171535467 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1587171535467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter8bit Shifter8bit:inst4 " "Elaborating entity \"Shifter8bit\" for hierarchy \"Shifter8bit:inst4\"" {  } { { "FunctionUnit.bdf" "inst4" { Schematic "C:/Users/2808V/Documents/ENGR303/Labs/Lab11/FunctionUnit/FunctionUnit.bdf" { { 56 584 712 192 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587171535467 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1587171536497 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1587171537068 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587171537068 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "83 " "Implemented 83 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1587171537226 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1587171537226 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1587171537226 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1587171537226 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587171537278 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 17 17:58:57 2020 " "Processing ended: Fri Apr 17 17:58:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587171537278 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587171537278 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587171537278 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587171537278 ""}
