// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Attention_layer_HH_
#define _Attention_layer_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Bert_layer_fadd_3bkb.h"
#include "Bert_layer_fmul_3cud.h"
#include "Attention_layer_v28.h"

namespace ap_rtl {

struct Attention_layer : public sc_module {
    // Port declarations 21
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > v22_address0;
    sc_out< sc_logic > v22_ce0;
    sc_in< sc_lv<32> > v22_q0;
    sc_out< sc_lv<10> > v23_address0;
    sc_out< sc_logic > v23_ce0;
    sc_in< sc_lv<32> > v23_q0;
    sc_out< sc_lv<8> > v24_address0;
    sc_out< sc_logic > v24_ce0;
    sc_out< sc_logic > v24_we0;
    sc_out< sc_lv<32> > v24_d0;
    sc_in< sc_lv<32> > v24_q0;
    sc_out< sc_lv<8> > v24_address1;
    sc_out< sc_logic > v24_ce1;
    sc_out< sc_logic > v24_we1;
    sc_out< sc_lv<32> > v24_d1;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const0;


    // Module declarations
    Attention_layer(sc_module_name name);
    SC_HAS_PROCESS(Attention_layer);

    ~Attention_layer();

    sc_trace_file* mVcdFile;

    Attention_layer_v28* v28_U;
    Bert_layer_fadd_3bkb<1,5,32,32,32>* Bert_layer_fadd_3bkb_U10;
    Bert_layer_fmul_3cud<1,4,32,32,32>* Bert_layer_fmul_3cud_U11;
    sc_signal< sc_lv<12> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<10> > indvar_flatten_reg_213;
    sc_signal< sc_lv<7> > k1_0_reg_224;
    sc_signal< sc_lv<4> > j2_0_reg_235;
    sc_signal< sc_lv<4> > j_back1_0_reg_246;
    sc_signal< sc_lv<4> > j3_0_reg_258;
    sc_signal< sc_lv<32> > grp_fu_273_p2;
    sc_signal< sc_lv<32> > reg_278;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter5;
    sc_signal< bool > ap_block_state7_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state8_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state9_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state10_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state11_pp1_stage0_iter4;
    sc_signal< bool > ap_block_state12_pp1_stage0_iter5;
    sc_signal< bool > ap_block_state13_pp1_stage0_iter6;
    sc_signal< bool > ap_block_state14_pp1_stage0_iter7;
    sc_signal< bool > ap_block_state15_pp1_stage0_iter8;
    sc_signal< bool > ap_block_state16_pp1_stage0_iter9;
    sc_signal< bool > ap_block_state17_pp1_stage0_iter10;
    sc_signal< bool > ap_block_state18_pp1_stage0_iter11;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln75_reg_616;
    sc_signal< sc_lv<1> > icmp_ln75_reg_616_pp1_iter4_reg;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter5;
    sc_signal< bool > ap_block_state23_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state24_pp3_stage0_iter1;
    sc_signal< bool > ap_block_state25_pp3_stage0_iter2;
    sc_signal< bool > ap_block_state26_pp3_stage0_iter3;
    sc_signal< bool > ap_block_state27_pp3_stage0_iter4;
    sc_signal< bool > ap_block_state28_pp3_stage0_iter5;
    sc_signal< bool > ap_block_state29_pp3_stage0_iter6;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln91_reg_690;
    sc_signal< sc_lv<1> > icmp_ln91_reg_690_pp3_iter4_reg;
    sc_signal< sc_lv<4> > v25_fu_290_p2;
    sc_signal< sc_lv<4> > v25_reg_570;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<9> > sub_ln66_fu_320_p2;
    sc_signal< sc_lv<9> > sub_ln66_reg_575;
    sc_signal< sc_lv<1> > icmp_ln64_fu_284_p2;
    sc_signal< sc_lv<4> > v26_fu_332_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > icmp_ln69_fu_352_p2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<4> > i1_fu_358_p2;
    sc_signal< sc_lv<4> > i1_reg_592;
    sc_signal< sc_lv<4> > j_init1_fu_370_p2;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<11> > zext_ln89_fu_389_p1;
    sc_signal< sc_lv<11> > zext_ln89_reg_605;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<9> > sub_ln89_fu_417_p2;
    sc_signal< sc_lv<9> > sub_ln89_reg_610;
    sc_signal< sc_lv<1> > icmp_ln75_fu_423_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_lv<1> > icmp_ln75_reg_616_pp1_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln75_reg_616_pp1_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln75_reg_616_pp1_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln75_reg_616_pp1_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln75_reg_616_pp1_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln75_reg_616_pp1_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln75_reg_616_pp1_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln75_reg_616_pp1_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln75_reg_616_pp1_iter10_reg;
    sc_signal< sc_lv<10> > add_ln75_fu_429_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<4> > select_ln78_fu_447_p3;
    sc_signal< sc_lv<4> > select_ln78_reg_625;
    sc_signal< sc_lv<4> > select_ln78_reg_625_pp1_iter1_reg;
    sc_signal< sc_lv<4> > select_ln78_reg_625_pp1_iter2_reg;
    sc_signal< sc_lv<4> > select_ln78_reg_625_pp1_iter3_reg;
    sc_signal< sc_lv<7> > select_ln78_1_fu_455_p3;
    sc_signal< sc_lv<7> > select_ln78_1_reg_630;
    sc_signal< sc_lv<4> > j2_fu_500_p2;
    sc_signal< sc_lv<32> > v22_load_reg_650;
    sc_signal< sc_lv<32> > v33_reg_655;
    sc_signal< sc_lv<4> > v28_addr_2_reg_660;
    sc_signal< sc_lv<4> > v28_addr_2_reg_660_pp1_iter5_reg;
    sc_signal< sc_lv<4> > v28_addr_2_reg_660_pp1_iter6_reg;
    sc_signal< sc_lv<4> > v28_addr_2_reg_660_pp1_iter7_reg;
    sc_signal< sc_lv<4> > v28_addr_2_reg_660_pp1_iter8_reg;
    sc_signal< sc_lv<4> > v28_addr_2_reg_660_pp1_iter9_reg;
    sc_signal< sc_lv<4> > v28_addr_2_reg_660_pp1_iter10_reg;
    sc_signal< sc_lv<32> > v28_q0;
    sc_signal< sc_lv<32> > v35_reg_666;
    sc_signal< sc_lv<32> > grp_fu_269_p2;
    sc_signal< sc_lv<32> > v36_reg_671;
    sc_signal< sc_lv<1> > icmp_ln86_fu_510_p2;
    sc_signal< sc_lv<1> > icmp_ln86_reg_676;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state20_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state21_pp2_stage0_iter1;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<4> > j_back1_fu_516_p2;
    sc_signal< sc_lv<4> > j_back1_reg_680;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<1> > icmp_ln91_fu_541_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< sc_lv<1> > icmp_ln91_reg_690_pp3_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln91_reg_690_pp3_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln91_reg_690_pp3_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln91_reg_690_pp3_iter5_reg;
    sc_signal< sc_lv<4> > j3_fu_547_p2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<8> > v24_addr_2_reg_699;
    sc_signal< sc_lv<8> > v24_addr_2_reg_699_pp3_iter1_reg;
    sc_signal< sc_lv<8> > v24_addr_2_reg_699_pp3_iter2_reg;
    sc_signal< sc_lv<8> > v24_addr_2_reg_699_pp3_iter3_reg;
    sc_signal< sc_lv<8> > v24_addr_2_reg_699_pp3_iter4_reg;
    sc_signal< sc_lv<8> > v24_addr_2_reg_699_pp3_iter5_reg;
    sc_signal< sc_lv<32> > v40_reg_705;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state7;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter11;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state20;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state23;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter6;
    sc_signal< sc_lv<4> > v28_address0;
    sc_signal< sc_logic > v28_ce0;
    sc_signal< sc_logic > v28_we0;
    sc_signal< sc_lv<4> > v28_address1;
    sc_signal< sc_logic > v28_ce1;
    sc_signal< sc_logic > v28_we1;
    sc_signal< sc_lv<32> > v28_q1;
    sc_signal< sc_lv<4> > v25_0_reg_168;
    sc_signal< sc_lv<1> > icmp_ln65_fu_326_p2;
    sc_signal< sc_lv<4> > v26_0_reg_179;
    sc_signal< sc_lv<4> > i1_0_reg_190;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<4> > j_init1_0_reg_202;
    sc_signal< sc_lv<1> > icmp_ln71_fu_364_p2;
    sc_signal< sc_lv<7> > ap_phi_mux_k1_0_phi_fu_228_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<4> > ap_phi_mux_j_back1_0_phi_fu_250_p4;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<64> > sext_ln66_fu_347_p1;
    sc_signal< sc_lv<64> > zext_ln73_fu_376_p1;
    sc_signal< sc_lv<64> > zext_ln78_1_fu_472_p1;
    sc_signal< sc_lv<64> > zext_ln79_2_fu_495_p1;
    sc_signal< sc_lv<64> > zext_ln79_fu_506_p1;
    sc_signal< sc_lv<64> > zext_ln88_fu_522_p1;
    sc_signal< sc_lv<64> > sext_ln89_fu_536_p1;
    sc_signal< sc_lv<64> > sext_ln93_fu_562_p1;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_lv<32> > grp_fu_273_p0;
    sc_signal< sc_lv<32> > grp_fu_273_p1;
    sc_signal< sc_lv<8> > tmp_52_fu_296_p3;
    sc_signal< sc_lv<6> > tmp_53_fu_308_p3;
    sc_signal< sc_lv<9> > zext_ln66_fu_304_p1;
    sc_signal< sc_lv<9> > zext_ln66_1_fu_316_p1;
    sc_signal< sc_lv<9> > zext_ln66_2_fu_338_p1;
    sc_signal< sc_lv<9> > add_ln66_fu_342_p2;
    sc_signal< sc_lv<10> > tmp_54_fu_381_p3;
    sc_signal< sc_lv<8> > tmp_55_fu_393_p3;
    sc_signal< sc_lv<6> > tmp_56_fu_405_p3;
    sc_signal< sc_lv<9> > zext_ln89_1_fu_401_p1;
    sc_signal< sc_lv<9> > zext_ln89_2_fu_413_p1;
    sc_signal< sc_lv<1> > icmp_ln76_fu_441_p2;
    sc_signal< sc_lv<7> > k1_fu_435_p2;
    sc_signal< sc_lv<11> > zext_ln78_fu_463_p1;
    sc_signal< sc_lv<11> > add_ln78_fu_467_p2;
    sc_signal< sc_lv<10> > tmp_57_fu_477_p3;
    sc_signal< sc_lv<11> > zext_ln79_1_fu_485_p1;
    sc_signal< sc_lv<11> > add_ln79_fu_489_p2;
    sc_signal< sc_lv<9> > zext_ln89_3_fu_527_p1;
    sc_signal< sc_lv<9> > add_ln89_fu_531_p2;
    sc_signal< sc_lv<9> > zext_ln93_fu_553_p1;
    sc_signal< sc_lv<9> > add_ln93_fu_557_p2;
    sc_signal< sc_lv<12> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<12> ap_ST_fsm_state1;
    static const sc_lv<12> ap_ST_fsm_state2;
    static const sc_lv<12> ap_ST_fsm_state3;
    static const sc_lv<12> ap_ST_fsm_state4;
    static const sc_lv<12> ap_ST_fsm_state5;
    static const sc_lv<12> ap_ST_fsm_state6;
    static const sc_lv<12> ap_ST_fsm_pp1_stage0;
    static const sc_lv<12> ap_ST_fsm_state19;
    static const sc_lv<12> ap_ST_fsm_pp2_stage0;
    static const sc_lv<12> ap_ST_fsm_state22;
    static const sc_lv<12> ap_ST_fsm_pp3_stage0;
    static const sc_lv<12> ap_ST_fsm_state30;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_3E000000;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<10> ap_const_lv10_300;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<7> ap_const_lv7_1;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln66_fu_342_p2();
    void thread_add_ln75_fu_429_p2();
    void thread_add_ln78_fu_467_p2();
    void thread_add_ln79_fu_489_p2();
    void thread_add_ln89_fu_531_p2();
    void thread_add_ln93_fu_557_p2();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_state10_pp1_stage0_iter3();
    void thread_ap_block_state11_pp1_stage0_iter4();
    void thread_ap_block_state12_pp1_stage0_iter5();
    void thread_ap_block_state13_pp1_stage0_iter6();
    void thread_ap_block_state14_pp1_stage0_iter7();
    void thread_ap_block_state15_pp1_stage0_iter8();
    void thread_ap_block_state16_pp1_stage0_iter9();
    void thread_ap_block_state17_pp1_stage0_iter10();
    void thread_ap_block_state18_pp1_stage0_iter11();
    void thread_ap_block_state20_pp2_stage0_iter0();
    void thread_ap_block_state21_pp2_stage0_iter1();
    void thread_ap_block_state23_pp3_stage0_iter0();
    void thread_ap_block_state24_pp3_stage0_iter1();
    void thread_ap_block_state25_pp3_stage0_iter2();
    void thread_ap_block_state26_pp3_stage0_iter3();
    void thread_ap_block_state27_pp3_stage0_iter4();
    void thread_ap_block_state28_pp3_stage0_iter5();
    void thread_ap_block_state29_pp3_stage0_iter6();
    void thread_ap_block_state7_pp1_stage0_iter0();
    void thread_ap_block_state8_pp1_stage0_iter1();
    void thread_ap_block_state9_pp1_stage0_iter2();
    void thread_ap_condition_pp1_exit_iter0_state7();
    void thread_ap_condition_pp2_exit_iter0_state20();
    void thread_ap_condition_pp3_exit_iter0_state23();
    void thread_ap_done();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_idle();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_phi_mux_j_back1_0_phi_fu_250_p4();
    void thread_ap_phi_mux_k1_0_phi_fu_228_p4();
    void thread_ap_ready();
    void thread_grp_fu_273_p0();
    void thread_grp_fu_273_p1();
    void thread_i1_fu_358_p2();
    void thread_icmp_ln64_fu_284_p2();
    void thread_icmp_ln65_fu_326_p2();
    void thread_icmp_ln69_fu_352_p2();
    void thread_icmp_ln71_fu_364_p2();
    void thread_icmp_ln75_fu_423_p2();
    void thread_icmp_ln76_fu_441_p2();
    void thread_icmp_ln86_fu_510_p2();
    void thread_icmp_ln91_fu_541_p2();
    void thread_j2_fu_500_p2();
    void thread_j3_fu_547_p2();
    void thread_j_back1_fu_516_p2();
    void thread_j_init1_fu_370_p2();
    void thread_k1_fu_435_p2();
    void thread_select_ln78_1_fu_455_p3();
    void thread_select_ln78_fu_447_p3();
    void thread_sext_ln66_fu_347_p1();
    void thread_sext_ln89_fu_536_p1();
    void thread_sext_ln93_fu_562_p1();
    void thread_sub_ln66_fu_320_p2();
    void thread_sub_ln89_fu_417_p2();
    void thread_tmp_52_fu_296_p3();
    void thread_tmp_53_fu_308_p3();
    void thread_tmp_54_fu_381_p3();
    void thread_tmp_55_fu_393_p3();
    void thread_tmp_56_fu_405_p3();
    void thread_tmp_57_fu_477_p3();
    void thread_v22_address0();
    void thread_v22_ce0();
    void thread_v23_address0();
    void thread_v23_ce0();
    void thread_v24_address0();
    void thread_v24_address1();
    void thread_v24_ce0();
    void thread_v24_ce1();
    void thread_v24_d0();
    void thread_v24_d1();
    void thread_v24_we0();
    void thread_v24_we1();
    void thread_v25_fu_290_p2();
    void thread_v26_fu_332_p2();
    void thread_v28_address0();
    void thread_v28_address1();
    void thread_v28_ce0();
    void thread_v28_ce1();
    void thread_v28_we0();
    void thread_v28_we1();
    void thread_zext_ln66_1_fu_316_p1();
    void thread_zext_ln66_2_fu_338_p1();
    void thread_zext_ln66_fu_304_p1();
    void thread_zext_ln73_fu_376_p1();
    void thread_zext_ln78_1_fu_472_p1();
    void thread_zext_ln78_fu_463_p1();
    void thread_zext_ln79_1_fu_485_p1();
    void thread_zext_ln79_2_fu_495_p1();
    void thread_zext_ln79_fu_506_p1();
    void thread_zext_ln88_fu_522_p1();
    void thread_zext_ln89_1_fu_401_p1();
    void thread_zext_ln89_2_fu_413_p1();
    void thread_zext_ln89_3_fu_527_p1();
    void thread_zext_ln89_fu_389_p1();
    void thread_zext_ln93_fu_553_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
