; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-p6:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define ptx_kernel void @triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_9(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, i32 %5, i32 %6, ptr addrspace(1) readnone captures(none) %7) local_unnamed_addr !dbg !6 {
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.ctaid.x(), !dbg !9
  %10 = icmp slt i32 %9, %5, !dbg !10
  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !11
  %12 = and i32 %11, 31, !dbg !11
  %13 = lshr i32 %11, 5, !dbg !11
  %14 = shl i32 %11, 2, !dbg !11
  %15 = and i32 %14, 4092, !dbg !11
  %16 = shl i32 %9, 12, !dbg !12
  %17 = or disjoint i32 %15, %16, !dbg !13
  %18 = sext i32 %17 to i64, !dbg !14
  %19 = getelementptr half, ptr addrspace(1) %2, i64 %18, !dbg !14
  %20 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_first.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %19, i1 %10) #5, !dbg !15
  %21 = extractvalue { i32, i32 } %20, 0, !dbg !15
  %22 = bitcast i32 %21 to <2 x half>, !dbg !15
  %23 = extractvalue { i32, i32 } %20, 1, !dbg !15
  %24 = bitcast i32 %23 to <2 x half>, !dbg !15
  %25 = getelementptr half, ptr addrspace(1) %0, i64 %18, !dbg !16
  %26 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_first.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %25, i1 %10) #5, !dbg !17
  %27 = extractvalue { i32, i32 } %26, 0, !dbg !17
  %28 = bitcast i32 %27 to <2 x half>, !dbg !17
  %29 = extractvalue { i32, i32 } %26, 1, !dbg !17
  %30 = bitcast i32 %29 to <2 x half>, !dbg !17
  %31 = fpext <2 x half> %22 to <2 x float>, !dbg !18
  %32 = fpext <2 x half> %28 to <2 x float>, !dbg !19
  %33 = fadd <2 x float> %31, %32, !dbg !20
  %34 = fmul <2 x float> %33, %33, !dbg !21
  %35 = fmul <2 x float> %33, %33, !dbg !21
  %36 = fptrunc <2 x float> %33 to <2 x half>, !dbg !22
  %37 = fpext <2 x half> %24 to <2 x float>, !dbg !18
  %38 = fpext <2 x half> %30 to <2 x float>, !dbg !19
  %39 = fadd <2 x float> %37, %38, !dbg !20
  %40 = fmul <2 x float> %39, %39, !dbg !21
  %41 = fmul <2 x float> %39, %39, !dbg !21
  %42 = fptrunc <2 x float> %39 to <2 x half>, !dbg !22
  %43 = bitcast <2 x half> %36 to i32, !dbg !22
  %44 = bitcast <2 x half> %42 to i32, !dbg !22
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %43, i32 %44, ptr addrspace(1) %25, i1 %10) #5, !dbg !22
  %shift = shufflevector <2 x float> %35, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !23
  %45 = fadd <2 x float> %34, %shift, !dbg !23
  %46 = fadd <2 x float> %40, %45, !dbg !23
  %shift13 = shufflevector <2 x float> %41, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !23
  %47 = fadd <2 x float> %shift13, %46, !dbg !23
  %48 = extractelement <2 x float> %47, i64 0, !dbg !23
  %49 = select i1 %10, float %48, float 0.000000e+00, !dbg !23
  %50 = bitcast float %49 to i32, !dbg !28
  %51 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %50, i32 16, i32 31), !dbg !28
  %52 = bitcast i32 %51 to float, !dbg !28
  %53 = fadd float %49, %52, !dbg !23
  %54 = bitcast float %53 to i32, !dbg !28
  %55 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %54, i32 8, i32 31), !dbg !28
  %56 = bitcast i32 %55 to float, !dbg !28
  %57 = fadd float %53, %56, !dbg !23
  %58 = bitcast float %57 to i32, !dbg !28
  %59 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %58, i32 4, i32 31), !dbg !28
  %60 = bitcast i32 %59 to float, !dbg !28
  %61 = fadd float %57, %60, !dbg !23
  %62 = bitcast float %61 to i32, !dbg !28
  %63 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %62, i32 2, i32 31), !dbg !28
  %64 = bitcast i32 %63 to float, !dbg !28
  %65 = fadd float %61, %64, !dbg !23
  %66 = bitcast float %65 to i32, !dbg !28
  %67 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %66, i32 1, i32 31), !dbg !28
  %68 = bitcast i32 %67 to float, !dbg !28
  %69 = fadd float %65, %68, !dbg !23
  %70 = and i32 %13, 31, !dbg !28
  %71 = icmp eq i32 %12, 0, !dbg !28
  %72 = getelementptr float, ptr addrspace(3) @global_smem, i32 %70, !dbg !28
  %73 = bitcast float %69 to <1 x i32>, !dbg !28
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %72, <1 x i32> %73, i1 %71) #5, !dbg !28
  tail call void @llvm.nvvm.barrier0(), !dbg !28
  %74 = icmp slt i32 %11, 32, !dbg !28
  %75 = getelementptr float, ptr addrspace(3) @global_smem, i32 %11, !dbg !28
  %76 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %75, i1 %74) #5, !dbg !28
  %77 = bitcast i32 %76 to float, !dbg !28
  %78 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %76, i32 16, i32 31), !dbg !28
  %79 = bitcast i32 %78 to float, !dbg !28
  %80 = fadd float %77, %79, !dbg !23
  %81 = bitcast float %80 to i32, !dbg !28
  %82 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %81, i32 8, i32 31), !dbg !28
  %83 = bitcast i32 %82 to float, !dbg !28
  %84 = fadd float %80, %83, !dbg !23
  %85 = bitcast float %84 to i32, !dbg !28
  %86 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %85, i32 4, i32 31), !dbg !28
  %87 = bitcast i32 %86 to float, !dbg !28
  %88 = fadd float %84, %87, !dbg !23
  %89 = bitcast float %88 to i32, !dbg !28
  %90 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %89, i32 2, i32 31), !dbg !28
  %91 = bitcast i32 %90 to float, !dbg !28
  %92 = fadd float %88, %91, !dbg !23
  %93 = bitcast float %92 to i32, !dbg !28
  %94 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %93, i32 1, i32 31), !dbg !28
  %95 = bitcast i32 %94 to float, !dbg !28
  %96 = fadd float %92, %95, !dbg !23
  %97 = and i1 %74, %71, !dbg !28
  %98 = bitcast float %96 to <1 x i32>, !dbg !28
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %75, <1 x i32> %98, i1 %97) #5, !dbg !28
  tail call void @llvm.nvvm.barrier0(), !dbg !28
  %99 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !28
  %100 = tail call float @llvm.nvvm.div.full(float %99, float 4.096000e+03), !dbg !29
  %101 = fadd float %100, 0x3EE4F8B580000000, !dbg !30
  %102 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !31
  %.not.i = icmp eq i32 %102, 0, !dbg !31
  br i1 %.not.i, label %105, label %103, !dbg !31

103:                                              ; preds = %8
  %104 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %101), !dbg !31
  br label %__nv_rsqrtf.exit, !dbg !31

105:                                              ; preds = %8
  %106 = tail call float @llvm.nvvm.rsqrt.approx.f(float %101), !dbg !31
  br label %__nv_rsqrtf.exit, !dbg !31

__nv_rsqrtf.exit:                                 ; preds = %103, %105
  %.0.i = phi float [ %104, %103 ], [ %106, %105 ], !dbg !31
  %107 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !31
  %108 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !31
  %109 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !31
  %110 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !31
  %.not.i10 = icmp eq i32 %110, 0, !dbg !31
  br i1 %.not.i10, label %113, label %111, !dbg !31

111:                                              ; preds = %__nv_rsqrtf.exit
  %112 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %101), !dbg !31
  br label %__nv_rsqrtf.exit12, !dbg !31

113:                                              ; preds = %__nv_rsqrtf.exit
  %114 = tail call float @llvm.nvvm.rsqrt.approx.f(float %101), !dbg !31
  br label %__nv_rsqrtf.exit12, !dbg !31

__nv_rsqrtf.exit12:                               ; preds = %111, %113
  %.0.i11 = phi float [ %112, %111 ], [ %114, %113 ], !dbg !31
  tail call void @llvm.nvvm.barrier0(), !dbg !32
  %115 = sext i32 %9 to i64, !dbg !33
  %116 = getelementptr float, ptr addrspace(1) %1, i64 %115, !dbg !33
  %117 = and i32 %11, 1023, !dbg !34
  %118 = icmp eq i32 %117, 0, !dbg !34
  %119 = bitcast float %.0.i to i32, !dbg !34
  %120 = and i1 %118, %10, !dbg !34
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %119, ptr addrspace(1) %116, i1 %120) #5, !dbg !34
  %121 = zext nneg i32 %15 to i64, !dbg !35
  %122 = getelementptr half, ptr addrspace(1) %3, i64 %121, !dbg !35
  %123 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %122, i1 true) #5, !dbg !36
  %124 = extractvalue { i32, i32 } %123, 0, !dbg !36
  %125 = bitcast i32 %124 to <2 x half>, !dbg !36
  %126 = extractvalue { i32, i32 } %123, 1, !dbg !36
  %127 = bitcast i32 %126 to <2 x half>, !dbg !36
  %128 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_first.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %25, i1 %10) #5, !dbg !37
  %129 = extractvalue { i32, i32 } %128, 0, !dbg !37
  %130 = bitcast i32 %129 to <2 x half>, !dbg !37
  %131 = extractvalue { i32, i32 } %128, 1, !dbg !37
  %132 = bitcast i32 %131 to <2 x half>, !dbg !37
  %133 = getelementptr half, ptr addrspace(1) %4, i64 %18, !dbg !38
  %134 = fpext <2 x half> %125 to <2 x float>, !dbg !39
  %135 = fpext <2 x half> %130 to <2 x float>, !dbg !40
  %136 = insertelement <2 x float> poison, float %.0.i11, i64 0, !dbg !41
  %137 = shufflevector <2 x float> %136, <2 x float> poison, <2 x i32> zeroinitializer, !dbg !41
  %138 = fmul <2 x float> %137, %135, !dbg !41
  %139 = fmul <2 x float> %138, %134, !dbg !42
  %140 = fptrunc <2 x float> %139 to <2 x half>, !dbg !43
  %141 = fpext <2 x half> %127 to <2 x float>, !dbg !39
  %142 = fpext <2 x half> %132 to <2 x float>, !dbg !40
  %143 = fmul <2 x float> %137, %142, !dbg !41
  %144 = fmul <2 x float> %143, %141, !dbg !42
  %145 = fptrunc <2 x float> %144 to <2 x half>, !dbg !43
  %146 = bitcast <2 x half> %140 to i32, !dbg !43
  %147 = bitcast <2 x half> %145 to i32, !dbg !43
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %146, i32 %147, ptr addrspace(1) %133, i1 %10) #5, !dbg !43
  ret void, !dbg !44
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.ctaid.x() #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.div.full(float, float) #3

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.f(float) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #4 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #5 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4}
!llvm.ident = !{!5}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c6w7ysj4hzbjrc3ky2bllh4hizall6zebpysmidywv3kv2zvm2ex.py", directory: "/tmp/torchinductor_root/6w")
!4 = !{ptr @triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_9, !"reqntidx", i32 1024}
!5 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!6 = distinct !DISubprogram(name: "triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_9", linkageName: "triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_9", scope: !3, file: !3, line: 18, type: !7, scopeLine: 18, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!7 = !DISubroutineType(cc: DW_CC_normal, types: !8)
!8 = !{}
!9 = !DILocation(line: 22, column: 28, scope: !6)
!10 = !DILocation(line: 24, column: 21, scope: !6)
!11 = !DILocation(line: 25, column: 37, scope: !6)
!12 = !DILocation(line: 35, column: 46, scope: !6)
!13 = !DILocation(line: 35, column: 41, scope: !6)
!14 = !DILocation(line: 35, column: 34, scope: !6)
!15 = !DILocation(line: 35, column: 51, scope: !6)
!16 = !DILocation(line: 36, column: 38, scope: !6)
!17 = !DILocation(line: 36, column: 55, scope: !6)
!18 = !DILocation(line: 35, column: 113, scope: !6)
!19 = !DILocation(line: 36, column: 117, scope: !6)
!20 = !DILocation(line: 37, column: 22, scope: !6)
!21 = !DILocation(line: 39, column: 22, scope: !6)
!22 = !DILocation(line: 43, column: 55, scope: !6)
!23 = !DILocation(line: 256, column: 15, scope: !24, inlinedAt: !27)
!24 = distinct !DILexicalBlockFile(scope: !26, file: !25, discriminator: 0)
!25 = !DIFile(filename: "standard.py", directory: "/workspace/torch-compile-caching/.venv/lib/python3.11/site-packages/triton/language")
!26 = distinct !DILexicalBlockFile(scope: !6, file: !25, discriminator: 0)
!27 = !DILocation(line: 44, column: 25, scope: !6)
!28 = !DILocation(line: 286, column: 36, scope: !26, inlinedAt: !27)
!29 = !DILocation(line: 46, column: 19, scope: !6)
!30 = !DILocation(line: 48, column: 19, scope: !6)
!31 = !DILocation(line: 49, column: 28, scope: !6)
!32 = !DILocation(line: 50, column: 4, scope: !6)
!33 = !DILocation(line: 51, column: 28, scope: !6)
!34 = !DILocation(line: 51, column: 40, scope: !6)
!35 = !DILocation(line: 58, column: 35, scope: !6)
!36 = !DILocation(line: 58, column: 42, scope: !6)
!37 = !DILocation(line: 59, column: 56, scope: !6)
!38 = !DILocation(line: 64, column: 29, scope: !6)
!39 = !DILocation(line: 58, column: 95, scope: !6)
!40 = !DILocation(line: 59, column: 118, scope: !6)
!41 = !DILocation(line: 61, column: 24, scope: !6)
!42 = !DILocation(line: 63, column: 24, scope: !6)
!43 = !DILocation(line: 64, column: 53, scope: !6)
!44 = !DILocation(line: 52, column: 4, scope: !6)
