{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1761780888807 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1761780888807 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 29 20:34:48 2025 " "Processing started: Wed Oct 29 20:34:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1761780888807 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1761780888807 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Parte-C -c Parte-C " "Command: quartus_map --read_settings_files=on --write_settings_files=off Parte-C -c Parte-C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1761780888807 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1761780889682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult2x2_ca2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult2x2_ca2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult2x2_Ca2-bdf_type " "Found design unit 1: mult2x2_Ca2-bdf_type" {  } { { "mult2x2_Ca2.vhd" "" { Text "C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-C/mult2x2_Ca2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761780891245 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult2x2_Ca2 " "Found entity 1: mult2x2_Ca2" {  } { { "mult2x2_Ca2.vhd" "" { Text "C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-C/mult2x2_Ca2.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761780891245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761780891245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_completo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_completo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_completo-Behavioral " "Found design unit 1: sumador_completo-Behavioral" {  } { { "sumador_completo.vhd" "" { Text "C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-C/sumador_completo.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761780891245 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_completo " "Found entity 1: sumador_completo" {  } { { "sumador_completo.vhd" "" { Text "C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-C/sumador_completo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761780891245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761780891245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult2x2_ca2_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult2x2_ca2_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult2x2_Ca2_testbench-test " "Found design unit 1: mult2x2_Ca2_testbench-test" {  } { { "mult2x2_Ca2_testbench.vhd" "" { Text "C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-C/mult2x2_Ca2_testbench.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761780891260 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult2x2_Ca2_testbench " "Found entity 1: mult2x2_Ca2_testbench" {  } { { "mult2x2_Ca2_testbench.vhd" "" { Text "C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-C/mult2x2_Ca2_testbench.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761780891260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761780891260 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mult2x2_Ca2 " "Elaborating entity \"mult2x2_Ca2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1761780891401 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "SYNTHESIZED_WIRE_40 mult2x2_Ca2.vhd(89) " "VHDL warning at mult2x2_Ca2.vhd(89): sensitivity list already contains SYNTHESIZED_WIRE_40" {  } { { "mult2x2_Ca2.vhd" "" { Text "C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-C/mult2x2_Ca2.vhd" 89 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Quartus II" 0 -1 1761780891510 "|mult2x2_Ca2"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "SYNTHESIZED_WIRE_40 mult2x2_Ca2.vhd(101) " "VHDL warning at mult2x2_Ca2.vhd(101): sensitivity list already contains SYNTHESIZED_WIRE_40" {  } { { "mult2x2_Ca2.vhd" "" { Text "C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-C/mult2x2_Ca2.vhd" 101 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Quartus II" 0 -1 1761780891510 "|mult2x2_Ca2"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "SYNTHESIZED_WIRE_41 mult2x2_Ca2.vhd(113) " "VHDL warning at mult2x2_Ca2.vhd(113): sensitivity list already contains SYNTHESIZED_WIRE_41" {  } { { "mult2x2_Ca2.vhd" "" { Text "C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-C/mult2x2_Ca2.vhd" 113 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Quartus II" 0 -1 1761780891510 "|mult2x2_Ca2"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "SYNTHESIZED_WIRE_41 mult2x2_Ca2.vhd(125) " "VHDL warning at mult2x2_Ca2.vhd(125): sensitivity list already contains SYNTHESIZED_WIRE_41" {  } { { "mult2x2_Ca2.vhd" "" { Text "C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-C/mult2x2_Ca2.vhd" 125 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Quartus II" 0 -1 1761780891510 "|mult2x2_Ca2"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "SYNTHESIZED_WIRE_40 mult2x2_Ca2.vhd(137) " "VHDL warning at mult2x2_Ca2.vhd(137): sensitivity list already contains SYNTHESIZED_WIRE_40" {  } { { "mult2x2_Ca2.vhd" "" { Text "C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-C/mult2x2_Ca2.vhd" 137 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Quartus II" 0 -1 1761780891510 "|mult2x2_Ca2"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "SYNTHESIZED_WIRE_40 mult2x2_Ca2.vhd(149) " "VHDL warning at mult2x2_Ca2.vhd(149): sensitivity list already contains SYNTHESIZED_WIRE_40" {  } { { "mult2x2_Ca2.vhd" "" { Text "C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-C/mult2x2_Ca2.vhd" 149 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Quartus II" 0 -1 1761780891510 "|mult2x2_Ca2"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "SYNTHESIZED_WIRE_41 mult2x2_Ca2.vhd(161) " "VHDL warning at mult2x2_Ca2.vhd(161): sensitivity list already contains SYNTHESIZED_WIRE_41" {  } { { "mult2x2_Ca2.vhd" "" { Text "C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-C/mult2x2_Ca2.vhd" 161 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Quartus II" 0 -1 1761780891510 "|mult2x2_Ca2"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "SYNTHESIZED_WIRE_41 mult2x2_Ca2.vhd(173) " "VHDL warning at mult2x2_Ca2.vhd(173): sensitivity list already contains SYNTHESIZED_WIRE_41" {  } { { "mult2x2_Ca2.vhd" "" { Text "C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-C/mult2x2_Ca2.vhd" 173 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Quartus II" 0 -1 1761780891510 "|mult2x2_Ca2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_completo sumador_completo:b2v_inst12 " "Elaborating entity \"sumador_completo\" for hierarchy \"sumador_completo:b2v_inst12\"" {  } { { "mult2x2_Ca2.vhd" "b2v_inst12" { Text "C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-C/mult2x2_Ca2.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761780891573 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "V GND " "Pin \"V\" is stuck at GND" {  } { { "mult2x2_Ca2.vhd" "" { Text "C:/Users/Lautaro21/Desktop/Guia5-FPGA/Parte-C/mult2x2_Ca2.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1761780892995 "|mult2x2_Ca2|V"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1761780892995 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1761780893198 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1761780893792 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761780893792 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1761780893901 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1761780893901 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1761780893901 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1761780893901 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1761780893964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 29 20:34:53 2025 " "Processing ended: Wed Oct 29 20:34:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1761780893964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1761780893964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1761780893964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1761780893964 ""}
