// Seed: 3783285004
module module_0 (
    output logic id_0,
    output logic id_1,
    output id_2,
    input logic id_3,
    input reg id_4,
    output id_5,
    input id_6
    , id_7
);
  reg id_8;
  always @(id_7) begin
    id_8 <= #1 id_4;
  end
  assign id_5 = id_8;
  logic id_9;
  reg   id_10 = id_8;
endmodule
