Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Reading design: Processeur.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Processeur.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Processeur"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : Processeur
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/calvillo/Bureau/Compilateur/VHDL/common.vhd" into library work
Parsing package <common>.
Parsing package body <common>.
Parsing VHDL file "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/Pipeline.vhd" into library work
Parsing entity <Pipeline>.
Parsing architecture <Behavioral> of entity <pipeline>.
Parsing VHDL file "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/MemoireInst.vhd" into library work
Parsing entity <MemoireInst>.
Parsing architecture <Behavioral> of entity <memoireinst>.
Parsing VHDL file "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/Decodeur.vhd" into library work
Parsing entity <Decodeur>.
Parsing architecture <Behavioral> of entity <decodeur>.
Parsing VHDL file "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/ChoiceMux.vhd" into library work
Parsing entity <ChoiceMux>.
Parsing architecture <Behavioral> of entity <choicemux>.
Parsing VHDL file "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/BancRegistres.vhd" into library work
Parsing entity <BancRegistres>.
Parsing architecture <Behavioral> of entity <bancregistres>.
Parsing VHDL file "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/ACU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/Processeur.vhd" into library work
Parsing entity <Processeur>.
Parsing architecture <Behavioral> of entity <processeur>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Processeur> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:871 - "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/Processeur.vhd" Line 157: Using initial value "1100000011000000" for keysregistres since it is never assigned
WARNING:HDLCompiler:871 - "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/Processeur.vhd" Line 158: Using initial value "1111111111100001" for keysalu since it is never assigned
WARNING:HDLCompiler:871 - "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/Processeur.vhd" Line 159: Using initial value "1111111101111111" for keysload since it is never assigned
WARNING:HDLCompiler:871 - "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/Processeur.vhd" Line 160: Using initial value "1111111011111111" for keysstore since it is never assigned

Elaborating entity <MemoireInst> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Decodeur> (architecture <Behavioral>) from library <work>.

Elaborating entity <Pipeline> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BancRegistres> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ChoiceMux> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALU> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Processeur>.
    Related source file is "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/Processeur.vhd".
        LEN_SEL = 16
        LEN_INSTR = 28
        MAX_BITS = 16
        OP_BITS = 4
        MAX_ADDR = 9
INFO:Xst:3210 - "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/Processeur.vhd" line 195: Output port <N> of the instance <ALUnit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/Processeur.vhd" line 195: Output port <O> of the instance <ALUnit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/Processeur.vhd" line 195: Output port <C> of the instance <ALUnit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/Processeur.vhd" line 195: Output port <Z> of the instance <ALUnit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/Processeur.vhd" line 203: Output port <Cout> of the instance <Mem_RE> is unconnected or connected to loadless signal.
    Summary:
	inferred   2 Multiplexer(s).
Unit <Processeur> synthesized.

Synthesizing Unit <MemoireInst>.
    Related source file is "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/MemoireInst.vhd".
        LEN_SEL = 16
        LEN_INSTR = 28
WARNING:Xst:2999 - Signal 'instr_memory', unconnected in block 'MemoireInst', is tied to its initial value.
    Found 65536x28-bit single-port Read Only RAM <Mram_instr_memory> for signal <instr_memory>.
    Summary:
	inferred   1 RAM(s).
Unit <MemoireInst> synthesized.

Synthesizing Unit <Decodeur>.
    Related source file is "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/Decodeur.vhd".
    Summary:
	inferred  11 Multiplexer(s).
Unit <Decodeur> synthesized.

Synthesizing Unit <Pipeline>.
    Related source file is "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/Pipeline.vhd".
        MAX_BITS = 16
        OP_BITS = 4
    Found 16-bit register for signal <Bout>.
    Found 4-bit register for signal <Opout>.
    Found 16-bit register for signal <Cout>.
    Found 16-bit register for signal <Aout>.
    Summary:
	inferred  52 D-type flip-flop(s).
Unit <Pipeline> synthesized.

Synthesizing Unit <BancRegistres>.
    Related source file is "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/BancRegistres.vhd".
        MAX_BITS = 16
        OP_BITS = 4
    Found 16-bit register for signal <registers<1>>.
    Found 16-bit register for signal <registers<2>>.
    Found 16-bit register for signal <registers<3>>.
    Found 16-bit register for signal <registers<4>>.
    Found 16-bit register for signal <registers<5>>.
    Found 16-bit register for signal <registers<6>>.
    Found 16-bit register for signal <registers<7>>.
    Found 16-bit register for signal <registers<8>>.
    Found 16-bit register for signal <registers<9>>.
    Found 16-bit register for signal <registers<10>>.
    Found 16-bit register for signal <registers<11>>.
    Found 16-bit register for signal <registers<12>>.
    Found 16-bit register for signal <registers<13>>.
    Found 16-bit register for signal <registers<14>>.
    Found 16-bit register for signal <registers<15>>.
    Found 16-bit register for signal <registers<0>>.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <registers>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <registers>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 16-bit 16-to-1 multiplexer for signal <addrA[3]_registers[15][15]_wide_mux_66_OUT> created at line 64.
    Found 16-bit 16-to-1 multiplexer for signal <addrB[3]_registers[15][15]_wide_mux_69_OUT> created at line 65.
    Found 4-bit comparator equal for signal <addrA[3]_addrW[3]_equal_66_o> created at line 64
    Found 4-bit comparator equal for signal <addrB[3]_addrW[3]_equal_69_o> created at line 65
    Summary:
	inferred 256 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <BancRegistres> synthesized.

Synthesizing Unit <ChoiceMux>.
    Related source file is "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/ChoiceMux.vhd".
    Found 1-bit 16-to-1 multiplexer for signal <PWR_13_o_OP[3]_equal_2_o> created at line 44.
    Summary:
	inferred   2 Multiplexer(s).
Unit <ChoiceMux> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "/home/calvillo/Bureau/Compilateur/VHDL/Processeur/ACU.vhd".
        MAX_BITS = 16
        OP_BITS = 4
    Found 32-bit adder for signal <GND_25_o_GND_25_o_add_10_OUT> created at line 49.
    Found 32-bit subtractor for signal <GND_25_o_GND_25_o_sub_9_OUT<31:0>> created at line 50.
    Found 16x16-bit multiplier for signal <A[15]_B[15]_MuLt_6_OUT> created at line 51.
    Found 32-bit 7-to-1 multiplexer for signal <_n0069> created at line 47.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred  14 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <div_32u_32u>.
    Related source file is "".
    Found 64-bit adder for signal <n3436> created at line 0.
    Found 64-bit adder for signal <GND_26_o_b[31]_add_1_OUT> created at line 0.
    Found 63-bit adder for signal <n3440> created at line 0.
    Found 63-bit adder for signal <GND_26_o_b[31]_add_3_OUT> created at line 0.
    Found 62-bit adder for signal <n3444> created at line 0.
    Found 62-bit adder for signal <GND_26_o_b[31]_add_5_OUT> created at line 0.
    Found 61-bit adder for signal <n3448> created at line 0.
    Found 61-bit adder for signal <GND_26_o_b[31]_add_7_OUT> created at line 0.
    Found 60-bit adder for signal <n3452> created at line 0.
    Found 60-bit adder for signal <GND_26_o_b[31]_add_9_OUT> created at line 0.
    Found 59-bit adder for signal <n3456> created at line 0.
    Found 59-bit adder for signal <GND_26_o_b[31]_add_11_OUT> created at line 0.
    Found 58-bit adder for signal <n3460> created at line 0.
    Found 58-bit adder for signal <GND_26_o_b[31]_add_13_OUT> created at line 0.
    Found 57-bit adder for signal <n3464> created at line 0.
    Found 57-bit adder for signal <GND_26_o_b[31]_add_15_OUT> created at line 0.
    Found 56-bit adder for signal <n3468> created at line 0.
    Found 56-bit adder for signal <GND_26_o_b[31]_add_17_OUT> created at line 0.
    Found 55-bit adder for signal <n3472> created at line 0.
    Found 55-bit adder for signal <GND_26_o_b[31]_add_19_OUT> created at line 0.
    Found 54-bit adder for signal <n3476> created at line 0.
    Found 54-bit adder for signal <GND_26_o_b[31]_add_21_OUT> created at line 0.
    Found 53-bit adder for signal <n3480> created at line 0.
    Found 53-bit adder for signal <GND_26_o_b[31]_add_23_OUT> created at line 0.
    Found 52-bit adder for signal <n3484> created at line 0.
    Found 52-bit adder for signal <GND_26_o_b[31]_add_25_OUT> created at line 0.
    Found 51-bit adder for signal <n3488> created at line 0.
    Found 51-bit adder for signal <GND_26_o_b[31]_add_27_OUT> created at line 0.
    Found 50-bit adder for signal <n3492> created at line 0.
    Found 50-bit adder for signal <GND_26_o_b[31]_add_29_OUT> created at line 0.
    Found 49-bit adder for signal <n3496> created at line 0.
    Found 49-bit adder for signal <GND_26_o_b[31]_add_31_OUT> created at line 0.
    Found 48-bit adder for signal <n3500> created at line 0.
    Found 48-bit adder for signal <GND_26_o_b[31]_add_33_OUT> created at line 0.
    Found 47-bit adder for signal <n3504> created at line 0.
    Found 47-bit adder for signal <GND_26_o_b[31]_add_35_OUT> created at line 0.
    Found 46-bit adder for signal <n3508> created at line 0.
    Found 46-bit adder for signal <GND_26_o_b[31]_add_37_OUT> created at line 0.
    Found 45-bit adder for signal <n3512> created at line 0.
    Found 45-bit adder for signal <GND_26_o_b[31]_add_39_OUT> created at line 0.
    Found 44-bit adder for signal <n3516> created at line 0.
    Found 44-bit adder for signal <GND_26_o_b[31]_add_41_OUT> created at line 0.
    Found 43-bit adder for signal <n3520> created at line 0.
    Found 43-bit adder for signal <GND_26_o_b[31]_add_43_OUT> created at line 0.
    Found 42-bit adder for signal <n3524> created at line 0.
    Found 42-bit adder for signal <GND_26_o_b[31]_add_45_OUT> created at line 0.
    Found 41-bit adder for signal <n3528> created at line 0.
    Found 41-bit adder for signal <GND_26_o_b[31]_add_47_OUT> created at line 0.
    Found 40-bit adder for signal <n3532> created at line 0.
    Found 40-bit adder for signal <GND_26_o_b[31]_add_49_OUT> created at line 0.
    Found 39-bit adder for signal <n3536> created at line 0.
    Found 39-bit adder for signal <GND_26_o_b[31]_add_51_OUT> created at line 0.
    Found 38-bit adder for signal <n3540> created at line 0.
    Found 38-bit adder for signal <GND_26_o_b[31]_add_53_OUT> created at line 0.
    Found 37-bit adder for signal <n3544> created at line 0.
    Found 37-bit adder for signal <GND_26_o_b[31]_add_55_OUT> created at line 0.
    Found 36-bit adder for signal <n3548> created at line 0.
    Found 36-bit adder for signal <GND_26_o_b[31]_add_57_OUT> created at line 0.
    Found 35-bit adder for signal <n3552> created at line 0.
    Found 35-bit adder for signal <GND_26_o_b[31]_add_59_OUT> created at line 0.
    Found 34-bit adder for signal <n3556> created at line 0.
    Found 34-bit adder for signal <GND_26_o_b[31]_add_61_OUT> created at line 0.
    Found 33-bit adder for signal <n3560> created at line 0.
    Found 33-bit adder for signal <GND_26_o_b[31]_add_63_OUT> created at line 0.
    Found 64-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 63-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 62-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 61-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 60-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  64 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 993 Multiplexer(s).
Unit <div_32u_32u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 65536x28-bit single-port Read Only RAM                : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 65
 32-bit addsub                                         : 1
 33-bit adder                                          : 2
 34-bit adder                                          : 2
 35-bit adder                                          : 2
 36-bit adder                                          : 2
 37-bit adder                                          : 2
 38-bit adder                                          : 2
 39-bit adder                                          : 2
 40-bit adder                                          : 2
 41-bit adder                                          : 2
 42-bit adder                                          : 2
 43-bit adder                                          : 2
 44-bit adder                                          : 2
 45-bit adder                                          : 2
 46-bit adder                                          : 2
 47-bit adder                                          : 2
 48-bit adder                                          : 2
 49-bit adder                                          : 2
 50-bit adder                                          : 2
 51-bit adder                                          : 2
 52-bit adder                                          : 2
 53-bit adder                                          : 2
 54-bit adder                                          : 2
 55-bit adder                                          : 2
 56-bit adder                                          : 2
 57-bit adder                                          : 2
 58-bit adder                                          : 2
 59-bit adder                                          : 2
 60-bit adder                                          : 2
 61-bit adder                                          : 2
 62-bit adder                                          : 2
 63-bit adder                                          : 2
 64-bit adder                                          : 2
# Registers                                            : 32
 16-bit register                                       : 28
 4-bit register                                        : 4
# Comparators                                          : 35
 32-bit comparator lessequal                           : 1
 33-bit comparator lessequal                           : 1
 34-bit comparator lessequal                           : 1
 35-bit comparator lessequal                           : 1
 36-bit comparator lessequal                           : 1
 37-bit comparator lessequal                           : 1
 38-bit comparator lessequal                           : 1
 39-bit comparator lessequal                           : 1
 4-bit comparator equal                                : 2
 40-bit comparator lessequal                           : 1
 41-bit comparator lessequal                           : 1
 42-bit comparator lessequal                           : 1
 43-bit comparator lessequal                           : 1
 44-bit comparator lessequal                           : 1
 45-bit comparator lessequal                           : 1
 46-bit comparator lessequal                           : 1
 47-bit comparator lessequal                           : 1
 48-bit comparator lessequal                           : 1
 49-bit comparator lessequal                           : 1
 50-bit comparator lessequal                           : 1
 51-bit comparator lessequal                           : 1
 52-bit comparator lessequal                           : 1
 53-bit comparator lessequal                           : 1
 54-bit comparator lessequal                           : 1
 55-bit comparator lessequal                           : 1
 56-bit comparator lessequal                           : 1
 57-bit comparator lessequal                           : 1
 58-bit comparator lessequal                           : 1
 59-bit comparator lessequal                           : 1
 60-bit comparator lessequal                           : 1
 61-bit comparator lessequal                           : 1
 62-bit comparator lessequal                           : 1
 63-bit comparator lessequal                           : 1
 64-bit comparator lessequal                           : 1
# Multiplexers                                         : 1032
 1-bit 16-to-1 multiplexer                             : 4
 1-bit 2-to-1 multiplexer                              : 1003
 16-bit 16-to-1 multiplexer                            : 2
 16-bit 2-to-1 multiplexer                             : 12
 32-bit 2-to-1 multiplexer                             : 10
 4-bit 2-to-1 multiplexer                              : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <Cout_4> of sequential type is unconnected in block <LI_DI>.
WARNING:Xst:2677 - Node <Cout_5> of sequential type is unconnected in block <LI_DI>.
WARNING:Xst:2677 - Node <Cout_6> of sequential type is unconnected in block <LI_DI>.
WARNING:Xst:2677 - Node <Cout_7> of sequential type is unconnected in block <LI_DI>.
WARNING:Xst:2677 - Node <Cout_8> of sequential type is unconnected in block <LI_DI>.
WARNING:Xst:2677 - Node <Cout_9> of sequential type is unconnected in block <LI_DI>.
WARNING:Xst:2677 - Node <Cout_10> of sequential type is unconnected in block <LI_DI>.
WARNING:Xst:2677 - Node <Cout_11> of sequential type is unconnected in block <LI_DI>.
WARNING:Xst:2677 - Node <Cout_12> of sequential type is unconnected in block <LI_DI>.
WARNING:Xst:2677 - Node <Cout_13> of sequential type is unconnected in block <LI_DI>.
WARNING:Xst:2677 - Node <Cout_14> of sequential type is unconnected in block <LI_DI>.
WARNING:Xst:2677 - Node <Cout_15> of sequential type is unconnected in block <LI_DI>.
WARNING:Xst:2677 - Node <Aout_4> of sequential type is unconnected in block <Mem_RE>.
WARNING:Xst:2677 - Node <Aout_5> of sequential type is unconnected in block <Mem_RE>.
WARNING:Xst:2677 - Node <Aout_6> of sequential type is unconnected in block <Mem_RE>.
WARNING:Xst:2677 - Node <Aout_7> of sequential type is unconnected in block <Mem_RE>.
WARNING:Xst:2677 - Node <Aout_8> of sequential type is unconnected in block <Mem_RE>.
WARNING:Xst:2677 - Node <Aout_9> of sequential type is unconnected in block <Mem_RE>.
WARNING:Xst:2677 - Node <Aout_10> of sequential type is unconnected in block <Mem_RE>.
WARNING:Xst:2677 - Node <Aout_11> of sequential type is unconnected in block <Mem_RE>.
WARNING:Xst:2677 - Node <Aout_12> of sequential type is unconnected in block <Mem_RE>.
WARNING:Xst:2677 - Node <Aout_13> of sequential type is unconnected in block <Mem_RE>.
WARNING:Xst:2677 - Node <Aout_14> of sequential type is unconnected in block <Mem_RE>.
WARNING:Xst:2677 - Node <Aout_15> of sequential type is unconnected in block <Mem_RE>.

Synthesizing (advanced) Unit <MemoireInst>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_instr_memory> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 65536-word x 28-bit                 |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sel>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <MemoireInst> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 65536x28-bit single-port distributed Read Only RAM    : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 33
 32-bit adder carry in                                 : 32
 32-bit addsub                                         : 1
# Registers                                            : 464
 Flip-Flops                                            : 464
# Comparators                                          : 35
 32-bit comparator lessequal                           : 1
 33-bit comparator lessequal                           : 1
 34-bit comparator lessequal                           : 1
 35-bit comparator lessequal                           : 1
 36-bit comparator lessequal                           : 1
 37-bit comparator lessequal                           : 1
 38-bit comparator lessequal                           : 1
 39-bit comparator lessequal                           : 1
 4-bit comparator equal                                : 2
 40-bit comparator lessequal                           : 1
 41-bit comparator lessequal                           : 1
 42-bit comparator lessequal                           : 1
 43-bit comparator lessequal                           : 1
 44-bit comparator lessequal                           : 1
 45-bit comparator lessequal                           : 1
 46-bit comparator lessequal                           : 1
 47-bit comparator lessequal                           : 1
 48-bit comparator lessequal                           : 1
 49-bit comparator lessequal                           : 1
 50-bit comparator lessequal                           : 1
 51-bit comparator lessequal                           : 1
 52-bit comparator lessequal                           : 1
 53-bit comparator lessequal                           : 1
 54-bit comparator lessequal                           : 1
 55-bit comparator lessequal                           : 1
 56-bit comparator lessequal                           : 1
 57-bit comparator lessequal                           : 1
 58-bit comparator lessequal                           : 1
 59-bit comparator lessequal                           : 1
 60-bit comparator lessequal                           : 1
 61-bit comparator lessequal                           : 1
 62-bit comparator lessequal                           : 1
 63-bit comparator lessequal                           : 1
 64-bit comparator lessequal                           : 1
# Multiplexers                                         : 1062
 1-bit 16-to-1 multiplexer                             : 36
 1-bit 2-to-1 multiplexer                              : 1003
 16-bit 2-to-1 multiplexer                             : 12
 32-bit 2-to-1 multiplexer                             : 10
 4-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Pipeline> ...

Optimizing unit <Processeur> ...

Optimizing unit <BancRegistres> ...

Optimizing unit <ALU> ...

Optimizing unit <div_32u_32u> ...
WARNING:Xst:1710 - FF/Latch <LI_DI/Aout_8> (without init value) has a constant value of 0 in block <Processeur>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DI_EX/Aout_8> (without init value) has a constant value of 0 in block <Processeur>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <EX_Mem/Aout_8> (without init value) has a constant value of 0 in block <Processeur>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Mem_RE/Cout_15> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <Mem_RE/Cout_14> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <Mem_RE/Cout_13> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <Mem_RE/Cout_12> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <Mem_RE/Cout_11> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <Mem_RE/Cout_10> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <Mem_RE/Cout_9> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <Mem_RE/Cout_8> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <Mem_RE/Cout_7> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <Mem_RE/Cout_6> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <Mem_RE/Cout_5> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <Mem_RE/Cout_4> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <Mem_RE/Cout_3> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <Mem_RE/Cout_2> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <Mem_RE/Cout_1> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <Mem_RE/Cout_0> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <Mem_RE/Aout_15> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <Mem_RE/Aout_14> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <Mem_RE/Aout_13> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <Mem_RE/Aout_12> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <Mem_RE/Aout_11> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <Mem_RE/Aout_10> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <Mem_RE/Aout_9> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <Mem_RE/Aout_8> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <Mem_RE/Aout_7> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <Mem_RE/Aout_6> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <Mem_RE/Aout_5> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <Mem_RE/Aout_4> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <EX_Mem/Cout_15> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <EX_Mem/Cout_14> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <EX_Mem/Cout_13> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <EX_Mem/Cout_12> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <EX_Mem/Cout_11> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <EX_Mem/Cout_10> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <EX_Mem/Cout_9> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <EX_Mem/Cout_8> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <EX_Mem/Cout_7> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <EX_Mem/Cout_6> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <EX_Mem/Cout_5> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <EX_Mem/Cout_4> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <EX_Mem/Cout_3> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <EX_Mem/Cout_2> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <EX_Mem/Cout_1> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <EX_Mem/Cout_0> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <EX_Mem/Aout_15> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <EX_Mem/Aout_14> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <EX_Mem/Aout_13> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <EX_Mem/Aout_12> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <EX_Mem/Aout_11> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <EX_Mem/Aout_10> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <EX_Mem/Aout_9> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <DI_EX/Aout_15> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <DI_EX/Aout_14> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <DI_EX/Aout_13> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <DI_EX/Aout_12> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <DI_EX/Aout_11> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <DI_EX/Aout_10> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <DI_EX/Aout_9> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <LI_DI/Cout_15> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <LI_DI/Cout_14> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <LI_DI/Cout_13> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <LI_DI/Cout_12> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <LI_DI/Cout_11> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <LI_DI/Cout_10> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <LI_DI/Cout_9> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <LI_DI/Cout_8> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <LI_DI/Cout_7> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <LI_DI/Cout_6> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <LI_DI/Cout_5> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <LI_DI/Cout_4> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <LI_DI/Aout_15> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <LI_DI/Aout_14> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <LI_DI/Aout_13> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <LI_DI/Aout_12> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <LI_DI/Aout_11> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <LI_DI/Aout_10> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <LI_DI/Aout_9> of sequential type is unconnected in block <Processeur>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Processeur, actual ratio is 23.
FlipFlop DI_EX/Cout_0 has been replicated 3 time(s)
FlipFlop DI_EX/Cout_1 has been replicated 3 time(s)
FlipFlop DI_EX/Cout_10 has been replicated 3 time(s)
FlipFlop DI_EX/Cout_11 has been replicated 3 time(s)
FlipFlop DI_EX/Cout_12 has been replicated 3 time(s)
FlipFlop DI_EX/Cout_13 has been replicated 3 time(s)
FlipFlop DI_EX/Cout_14 has been replicated 3 time(s)
FlipFlop DI_EX/Cout_15 has been replicated 3 time(s)
FlipFlop DI_EX/Cout_2 has been replicated 3 time(s)
FlipFlop DI_EX/Cout_3 has been replicated 3 time(s)
FlipFlop DI_EX/Cout_4 has been replicated 3 time(s)
FlipFlop DI_EX/Cout_5 has been replicated 3 time(s)
FlipFlop DI_EX/Cout_6 has been replicated 3 time(s)
FlipFlop DI_EX/Cout_7 has been replicated 3 time(s)
FlipFlop DI_EX/Cout_8 has been replicated 3 time(s)
FlipFlop DI_EX/Cout_9 has been replicated 3 time(s)

Final Macro Processing ...

Processing Unit <Processeur> :
	Found 2-bit shift register for signal <EX_Mem/Aout_7>.
	Found 2-bit shift register for signal <EX_Mem/Aout_6>.
	Found 2-bit shift register for signal <EX_Mem/Aout_5>.
	Found 2-bit shift register for signal <EX_Mem/Aout_4>.
	Found 2-bit shift register for signal <EX_Mem/Aout_3>.
	Found 2-bit shift register for signal <EX_Mem/Aout_2>.
	Found 2-bit shift register for signal <EX_Mem/Aout_1>.
	Found 2-bit shift register for signal <EX_Mem/Aout_0>.
Unit <Processeur> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 416
 Flip-Flops                                            : 416
# Shift Registers                                      : 8
 2-bit shift register                                  : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Processeur.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3092
#      GND                         : 1
#      INV                         : 14
#      LUT1                        : 13
#      LUT2                        : 10
#      LUT3                        : 244
#      LUT4                        : 423
#      LUT5                        : 538
#      LUT6                        : 516
#      MUXCY                       : 739
#      MUXF7                       : 64
#      MUXF8                       : 32
#      VCC                         : 1
#      XORCY                       : 497
# FlipFlops/Latches                : 424
#      FD                          : 160
#      FDE                         : 8
#      FDRE                        : 256
# Shift Registers                  : 8
#      SRLC16E                     : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 59
#      IBUF                        : 33
#      OBUF                        : 26
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             424  out of  18224     2%  
 Number of Slice LUTs:                 1766  out of   9112    19%  
    Number used as Logic:              1758  out of   9112    19%  
    Number used as Memory:                8  out of   2176     0%  
       Number used as SRL:                8

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1981
   Number with an unused Flip Flop:    1557  out of   1981    78%  
   Number with an unused LUT:           215  out of   1981    10%  
   Number of fully used LUT-FF pairs:   209  out of   1981    10%  
   Number of unique control sets:        18

IO Utilization: 
 Number of IOs:                          60
 Number of bonded IOBs:                  60  out of    232    25%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 433   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 109.203ns (Maximum Frequency: 9.157MHz)
   Minimum input arrival time before clock: 11.364ns
   Maximum output required time after clock: 5.841ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 109.203ns (frequency: 9.157MHz)
  Total number of paths / destination ports: 103849504067224101586058638124594049903128215552 / 688
-------------------------------------------------------------------------
Delay:               109.203ns (Levels of Logic = 177)
  Source:            DI_EX/Cout_9_1 (FF)
  Destination:       EX_Mem/Bout_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: DI_EX/Cout_9_1 to EX_Mem/Bout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   1.112  DI_EX/Cout_9_1 (DI_EX/Cout_9_1)
     LUT5:I0->O            1   0.254   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<28>_lut<2> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<28>_lut<2>)
     MUXCY:S->O            1   0.215   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<28>_cy<2> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<28>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<28>_cy<3> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<28>_cy<3>)
     MUXCY:CI->O          12   0.023   1.069  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<28>_cy<4> (ALUnit/GND_25_o_GND_25_o_div_4_OUT<28>)
     LUT4:I3->O            4   0.254   1.080  ALUnit/GND_25_o_GND_25_o_div_4/Mmux_a[0]_GND_26_o_MUX_659_o1231 (ALUnit/GND_25_o_GND_25_o_div_4/a[30]_GND_26_o_MUX_629_o)
     LUT4:I0->O            0   0.254   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<27>_lutdi1 (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<27>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<27>_cy<1> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<27>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<27>_cy<2> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<27>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<27>_cy<3> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<27>_cy<3>)
     MUXCY:CI->O          15   0.023   1.155  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<27>_cy<4> (ALUnit/GND_25_o_GND_25_o_div_4_OUT<27>)
     LUT6:I5->O            6   0.254   1.152  ALUnit/GND_25_o_GND_25_o_div_4/Mmux_a[0]_GND_26_o_MUX_777_o1231 (ALUnit/GND_25_o_GND_25_o_div_4/a[30]_GND_26_o_MUX_747_o)
     LUT5:I1->O            1   0.254   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<26>_lut<2> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<26>_lut<2>)
     MUXCY:S->O            1   0.215   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<26>_cy<2> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<26>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<26>_cy<3> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<26>_cy<3>)
     MUXCY:CI->O          24   0.023   1.380  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<26>_cy<4> (ALUnit/GND_25_o_GND_25_o_div_4_OUT<26>)
     LUT4:I3->O            4   0.254   1.032  ALUnit/GND_25_o_GND_25_o_div_4/Mmux_a[0]_GND_26_o_MUX_893_o1191 (ALUnit/GND_25_o_GND_25_o_div_4/a[27]_GND_26_o_MUX_866_o)
     LUT4:I1->O            1   0.235   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<25>_lut<1> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<25>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<25>_cy<1> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<25>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<25>_cy<2> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<25>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<25>_cy<3> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<25>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<25>_cy<4> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<25>_cy<4>)
     MUXCY:CI->O          23   0.023   1.358  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<25>_cy<5> (ALUnit/GND_25_o_GND_25_o_div_4_OUT<25>)
     LUT6:I5->O            5   0.254   1.117  ALUnit/GND_25_o_GND_25_o_div_4/Mmux_a[0]_GND_26_o_MUX_1007_o1191 (ALUnit/GND_25_o_GND_25_o_div_4/a[27]_GND_26_o_MUX_980_o)
     LUT4:I0->O            0   0.254   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<24>_lutdi1 (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<24>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<24>_cy<1> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<24>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<24>_cy<2> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<24>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<24>_cy<3> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<24>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<24>_cy<4> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<24>_cy<4>)
     MUXCY:CI->O          32   0.023   1.520  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<24>_cy<5> (ALUnit/GND_25_o_GND_25_o_div_4_OUT<24>)
     LUT4:I3->O            4   0.254   1.032  ALUnit/GND_25_o_GND_25_o_div_4/Mmux_a[0]_GND_26_o_MUX_1119_o1171 (ALUnit/GND_25_o_GND_25_o_div_4/a[25]_GND_26_o_MUX_1094_o)
     LUT4:I1->O            1   0.235   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<23>_lut<1> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<23>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<23>_cy<1> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<23>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<23>_cy<2> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<23>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<23>_cy<3> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<23>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<23>_cy<4> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<23>_cy<4>)
     MUXCY:CI->O          29   0.023   1.470  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<23>_cy<5> (ALUnit/GND_25_o_GND_25_o_div_4_OUT<23>)
     LUT6:I5->O            5   0.254   1.117  ALUnit/GND_25_o_GND_25_o_div_4/Mmux_a[0]_GND_26_o_MUX_1229_o1171 (ALUnit/GND_25_o_GND_25_o_div_4/a[25]_GND_26_o_MUX_1204_o)
     LUT4:I0->O            0   0.254   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<22>_lutdi1 (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<22>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<22>_cy<1> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<22>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<22>_cy<2> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<22>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<22>_cy<3> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<22>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<22>_cy<4> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<22>_cy<4>)
     MUXCY:CI->O          40   0.023   1.654  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<22>_cy<5> (ALUnit/GND_25_o_GND_25_o_div_4_OUT<22>)
     LUT4:I3->O            4   0.254   1.032  ALUnit/GND_25_o_GND_25_o_div_4/Mmux_a[0]_GND_26_o_MUX_1337_o1151 (ALUnit/GND_25_o_GND_25_o_div_4/a[23]_GND_26_o_MUX_1314_o)
     LUT4:I1->O            1   0.235   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<21>_lut<1> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<21>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<21>_cy<1> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<21>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<21>_cy<2> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<21>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<21>_cy<3> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<21>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<21>_cy<4> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<21>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<21>_cy<5> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<21>_cy<5>)
     MUXCY:CI->O          35   0.023   1.570  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<21>_cy<6> (ALUnit/GND_25_o_GND_25_o_div_4_OUT<21>)
     LUT6:I5->O            5   0.254   1.117  ALUnit/GND_25_o_GND_25_o_div_4/Mmux_a[0]_GND_26_o_MUX_1443_o1151 (ALUnit/GND_25_o_GND_25_o_div_4/a[23]_GND_26_o_MUX_1420_o)
     LUT4:I0->O            0   0.254   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<20>_lutdi1 (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<20>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<20>_cy<1> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<20>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<20>_cy<2> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<20>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<20>_cy<3> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<20>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<20>_cy<4> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<20>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<20>_cy<5> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<20>_cy<5>)
     MUXCY:CI->O          48   0.023   1.788  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<20>_cy<6> (ALUnit/GND_25_o_GND_25_o_div_4_OUT<20>)
     LUT4:I3->O            4   0.254   1.032  ALUnit/GND_25_o_GND_25_o_div_4/Mmux_a[0]_GND_26_o_MUX_1547_o1131 (ALUnit/GND_25_o_GND_25_o_div_4/a[21]_GND_26_o_MUX_1526_o)
     LUT4:I1->O            1   0.235   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<19>_lut<1> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<19>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<19>_cy<1> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<19>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<19>_cy<2> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<19>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<19>_cy<3> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<19>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<19>_cy<4> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<19>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<19>_cy<5> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<19>_cy<5>)
     MUXCY:CI->O          41   0.023   1.671  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<19>_cy<6> (ALUnit/GND_25_o_GND_25_o_div_4_OUT<19>)
     LUT6:I5->O            5   0.254   1.117  ALUnit/GND_25_o_GND_25_o_div_4/Mmux_a[0]_GND_26_o_MUX_1649_o1131 (ALUnit/GND_25_o_GND_25_o_div_4/a[21]_GND_26_o_MUX_1628_o)
     LUT4:I0->O            0   0.254   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<18>_lutdi1 (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<18>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<18>_cy<1> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<18>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<18>_cy<2> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<18>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<18>_cy<3> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<18>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<18>_cy<4> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<18>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<18>_cy<5> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<18>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<18>_cy<6> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<18>_cy<6>)
     MUXCY:CI->O          56   0.023   1.868  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<18>_cy<7> (ALUnit/GND_25_o_GND_25_o_div_4_OUT<18>)
     LUT4:I3->O            4   0.254   1.032  ALUnit/GND_25_o_GND_25_o_div_4/Mmux_a[0]_GND_26_o_MUX_1749_o1101 (ALUnit/GND_25_o_GND_25_o_div_4/a[19]_GND_26_o_MUX_1730_o)
     LUT4:I1->O            1   0.235   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<17>_lut<1> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<17>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<17>_cy<1> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<17>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<17>_cy<2> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<17>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<17>_cy<3> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<17>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<17>_cy<4> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<17>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<17>_cy<5> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<17>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<17>_cy<6> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<17>_cy<6>)
     MUXCY:CI->O          47   0.023   1.771  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<17>_cy<7> (ALUnit/GND_25_o_GND_25_o_div_4_OUT<17>)
     LUT6:I5->O            5   0.254   1.117  ALUnit/GND_25_o_GND_25_o_div_4/Mmux_a[0]_GND_26_o_MUX_1847_o1101 (ALUnit/GND_25_o_GND_25_o_div_4/a[19]_GND_26_o_MUX_1828_o)
     LUT4:I0->O            0   0.254   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<16>_lutdi1 (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<16>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<16>_cy<1> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<16>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<16>_cy<2> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<16>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<16>_cy<3> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<16>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<16>_cy<4> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<16>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<16>_cy<5> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<16>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<16>_cy<6> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<16>_cy<6>)
     MUXCY:CI->O          65   0.023   1.937  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<16>_cy<7> (ALUnit/GND_25_o_GND_25_o_div_4_OUT<16>)
     LUT3:I2->O            3   0.254   1.196  ALUnit/GND_25_o_GND_25_o_div_4/Mmux_a[0]_GND_26_o_MUX_1943_o1231 (ALUnit/GND_25_o_GND_25_o_div_4/a[30]_GND_26_o_MUX_1913_o)
     LUT5:I0->O            0   0.254   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<15>_lutdi7 (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<15>_lutdi7)
     MUXCY:DI->O          54   0.393   1.852  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<15>_cy<7> (ALUnit/GND_25_o_GND_25_o_div_4_OUT<15>)
     LUT5:I4->O            5   0.254   1.271  ALUnit/GND_25_o_GND_25_o_div_4/Mmux_a[0]_GND_26_o_MUX_2037_o1211 (ALUnit/GND_25_o_GND_25_o_div_4/a[29]_GND_26_o_MUX_2008_o)
     LUT5:I0->O            0   0.254   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<14>_lutdi7 (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<14>_lutdi7)
     MUXCY:DI->O           1   0.181   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<14>_cy<7> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<14>_cy<7>)
     MUXCY:CI->O          73   0.235   1.999  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<14>_cy<8> (ALUnit/GND_25_o_GND_25_o_div_4_OUT<14>)
     LUT3:I2->O            3   0.254   1.042  ALUnit/GND_25_o_GND_25_o_div_4/Mmux_a[0]_GND_26_o_MUX_2129_o151 (ALUnit/GND_25_o_GND_25_o_div_4/a[14]_GND_26_o_MUX_2115_o)
     LUT4:I0->O            0   0.254   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<13>_lutdi (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<13>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<13>_cy<0> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<13>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<13>_cy<1> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<13>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<13>_cy<2> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<13>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<13>_cy<3> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<13>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<13>_cy<4> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<13>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<13>_cy<5> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<13>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<13>_cy<6> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<13>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<13>_cy<7> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<13>_cy<7>)
     MUXCY:CI->O          59   0.235   1.891  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<13>_cy<8> (ALUnit/GND_25_o_GND_25_o_div_4_OUT<13>)
     LUT5:I4->O            5   0.254   1.271  ALUnit/GND_25_o_GND_25_o_div_4/Mmux_a[0]_GND_26_o_MUX_2219_o1191 (ALUnit/GND_25_o_GND_25_o_div_4/a[27]_GND_26_o_MUX_2192_o)
     LUT5:I0->O            0   0.254   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<12>_lutdi7 (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<12>_lutdi7)
     MUXCY:DI->O           1   0.181   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<12>_cy<7> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<12>_cy<7>)
     MUXCY:CI->O          81   0.235   2.062  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<12>_cy<8> (ALUnit/GND_25_o_GND_25_o_div_4_OUT<12>)
     LUT3:I2->O            3   0.254   1.042  ALUnit/GND_25_o_GND_25_o_div_4/Mmux_a[0]_GND_26_o_MUX_2307_o131 (ALUnit/GND_25_o_GND_25_o_div_4/a[12]_GND_26_o_MUX_2295_o)
     LUT4:I0->O            0   0.254   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<11>_lutdi (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<11>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<11>_cy<0> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<11>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<11>_cy<1> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<11>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<11>_cy<2> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<11>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<11>_cy<3> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<11>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<11>_cy<4> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<11>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<11>_cy<5> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<11>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<11>_cy<6> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<11>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<11>_cy<7> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<11>_cy<7>)
     MUXCY:CI->O          66   0.235   1.945  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<11>_cy<8> (ALUnit/GND_25_o_GND_25_o_div_4_OUT<11>)
     LUT5:I4->O            5   0.254   1.271  ALUnit/GND_25_o_GND_25_o_div_4/Mmux_a[0]_GND_26_o_MUX_2393_o1191 (ALUnit/GND_25_o_GND_25_o_div_4/a[27]_GND_26_o_MUX_2366_o)
     LUT5:I0->O            1   0.254   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<10>_lut<8> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<10>_lut<8>)
     MUXCY:S->O           90   0.427   2.131  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<10>_cy<8> (ALUnit/GND_25_o_GND_25_o_div_4_OUT<10>)
     LUT3:I2->O            3   0.254   1.196  ALUnit/GND_25_o_GND_25_o_div_4/Mmux_a[0]_GND_26_o_MUX_2477_o1181 (ALUnit/GND_25_o_GND_25_o_div_4/a[26]_GND_26_o_MUX_2451_o)
     LUT5:I0->O            1   0.254   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<9>_lut<8> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<9>_lut<8>)
     MUXCY:S->O            1   0.215   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<9>_cy<8> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<9>_cy<8>)
     MUXCY:CI->O          71   0.235   1.984  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<9>_cy<9> (ALUnit/GND_25_o_GND_25_o_div_4_OUT<9>)
     LUT5:I4->O            5   0.254   1.271  ALUnit/GND_25_o_GND_25_o_div_4/Mmux_a[0]_GND_26_o_MUX_2559_o1171 (ALUnit/GND_25_o_GND_25_o_div_4/a[25]_GND_26_o_MUX_2534_o)
     LUT5:I0->O            1   0.254   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<8>_lut<8> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<8>_lut<8>)
     MUXCY:S->O            1   0.215   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<8>_cy<8> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<8>_cy<8>)
     MUXCY:CI->O          97   0.235   2.186  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<8>_cy<9> (ALUnit/GND_25_o_GND_25_o_div_4_OUT<8>)
     LUT3:I2->O            3   0.254   1.196  ALUnit/GND_25_o_GND_25_o_div_4/Mmux_a[0]_GND_26_o_MUX_2639_o1161 (ALUnit/GND_25_o_GND_25_o_div_4/a[24]_GND_26_o_MUX_2615_o)
     LUT5:I0->O            1   0.254   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<7>_lut<8> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<7>_lut<8>)
     MUXCY:S->O            1   0.215   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<7>_cy<8> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<7>_cy<8>)
     MUXCY:CI->O          77   0.235   2.031  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<7>_cy<9> (ALUnit/GND_25_o_GND_25_o_div_4_OUT<7>)
     LUT5:I4->O            5   0.254   1.271  ALUnit/GND_25_o_GND_25_o_div_4/Mmux_a[0]_GND_26_o_MUX_2717_o1151 (ALUnit/GND_25_o_GND_25_o_div_4/a[23]_GND_26_o_MUX_2694_o)
     LUT5:I0->O            1   0.254   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<6>_lut<8> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<6>_lut<8>)
     MUXCY:S->O            1   0.215   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<6>_cy<8> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<6>_cy<8>)
     MUXCY:CI->O         106   0.023   2.227  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<6>_cy<9> (ALUnit/GND_25_o_GND_25_o_div_4_OUT<6>)
     LUT3:I2->O            3   0.254   1.196  ALUnit/GND_25_o_GND_25_o_div_4/Mmux_a[0]_GND_26_o_MUX_2793_o1141 (ALUnit/GND_25_o_GND_25_o_div_4/a[22]_GND_26_o_MUX_2771_o)
     LUT5:I0->O            1   0.254   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<5>_lut<8> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<5>_lut<8>)
     MUXCY:S->O            1   0.215   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<5>_cy<8> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<5>_cy<8>)
     MUXCY:CI->O          84   0.023   2.085  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<5>_cy<9> (ALUnit/GND_25_o_GND_25_o_div_4_OUT<5>)
     LUT5:I4->O            5   0.254   1.271  ALUnit/GND_25_o_GND_25_o_div_4/Mmux_a[0]_GND_26_o_MUX_2867_o1131 (ALUnit/GND_25_o_GND_25_o_div_4/a[21]_GND_26_o_MUX_2846_o)
     LUT5:I0->O            1   0.254   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<4>_lut<8> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<4>_lut<8>)
     MUXCY:S->O            1   0.215   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<4>_cy<8> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<4>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<4>_cy<9> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<4>_cy<9>)
     MUXCY:CI->O         113   0.023   2.249  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<4>_cy<10> (ALUnit/GND_25_o_GND_25_o_div_4_OUT<4>)
     LUT3:I2->O            4   0.254   1.234  ALUnit/GND_25_o_GND_25_o_div_4/Mmux_a[0]_GND_26_o_MUX_2939_o1121 (ALUnit/GND_25_o_GND_25_o_div_4/a[20]_GND_26_o_MUX_2919_o)
     LUT5:I0->O            1   0.254   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<3>_lut<8> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<3>_lut<8>)
     MUXCY:S->O            1   0.215   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<3>_cy<8> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<3>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<3>_cy<9> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<3>_cy<9>)
     MUXCY:CI->O         117   0.023   2.261  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<3>_cy<10> (ALUnit/GND_25_o_GND_25_o_div_4_OUT<3>)
     LUT5:I4->O            3   0.254   1.196  ALUnit/GND_25_o_GND_25_o_div_4/Mmux_a[0]_GND_26_o_MUX_3009_o1101 (ALUnit/GND_25_o_GND_25_o_div_4/a[19]_GND_26_o_MUX_2990_o)
     LUT5:I0->O            1   0.254   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<2>_lut<8> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<2>_lut<8>)
     MUXCY:S->O            1   0.215   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<2>_cy<8> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<2>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<2>_cy<9> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<2>_cy<9>)
     MUXCY:CI->O          91   0.023   2.139  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<2>_cy<10> (ALUnit/GND_25_o_GND_25_o_div_4_OUT<2>)
     LUT5:I4->O            2   0.254   1.156  ALUnit/GND_25_o_GND_25_o_div_4/Mmux_a[0]_GND_26_o_MUX_3077_o191 (ALUnit/GND_25_o_GND_25_o_div_4/a[18]_GND_26_o_MUX_3059_o)
     LUT5:I0->O            1   0.254   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<1>_lut<8> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<1>_lut<8>)
     MUXCY:S->O            1   0.215   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<1>_cy<8> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<1>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<1>_cy<9> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<1>_cy<9>)
     MUXCY:CI->O          32   0.023   1.520  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<1>_cy<10> (ALUnit/GND_25_o_GND_25_o_div_4_OUT<1>)
     LUT5:I4->O            2   0.254   1.156  ALUnit/GND_25_o_GND_25_o_div_4/Mmux_n343091 (ALUnit/GND_25_o_GND_25_o_div_4/n3430<17>)
     LUT5:I0->O            1   0.254   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<0>_lut<8> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<0>_lut<8>)
     MUXCY:S->O            1   0.215   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<0>_cy<8> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<0>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<0>_cy<9> (ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<0>_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALUnit/GND_25_o_GND_25_o_div_4/Mcompar_o<0>_cy<10> (ALUnit/GND_25_o_GND_25_o_div_4_OUT<0>)
     MUXCY:CI->O           1   0.023   0.000  Muliplexeur_alu/Mmux_S1_cy (ALUnit/GND_25_o_GND_25_o_div_4_OUT<0>_l1)
     MUXCY:CI->O           1   0.262   0.000  Muliplexeur_alu/Mmux_S1_cy1 (MUL_SAlu<0>)
     FD:D                      0.074          EX_Mem/Bout_0
    ----------------------------------------
    Total                    109.203ns (25.106ns logic, 84.097ns route)
                                       (23.0% logic, 77.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 17233 / 656
-------------------------------------------------------------------------
Offset:              11.364ns (Levels of Logic = 7)
  Source:            Processeur_in<13> (PAD)
  Destination:       LI_DI/Bout_3 (FF)
  Destination Clock: CLK rising

  Data Path: Processeur_in<13> to LI_DI/Bout_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.328   1.296  Processeur_in_13_IBUF (Processeur_in_13_IBUF)
     LUT6:I0->O            1   0.254   0.910  MemoireInstructions/Mram_instr_memory5112 (MemoireInstructions/Mram_instr_memory11211)
     LUT6:I3->O           67   0.235   2.408  MemoireInstructions/Mram_instr_memory5114 (insA<10>)
     LUT6:I0->O            9   0.254   1.252  Decodeur/PWR_9_o_Ins[27]_equal_1_o<27>5 (Decodeur/PWR_9_o_Ins[27]_equal_1_o<27>4)
     LUT5:I1->O           18   0.254   1.511  Decodeur/PWR_9_o_Ins[27]_equal_1_o<27>6 (Decodeur/PWR_9_o_Ins[27]_equal_1_o)
     LUT4:I0->O            4   0.254   1.080  Decodeur/Mmux_B181 (Decodeur/Mmux_B18)
     LUT4:I0->O            1   0.254   0.000  Decodeur/Mmux_B17 (LI_DI_in_b<0>)
     FD:D                      0.074          LI_DI/Bout_0
    ----------------------------------------
    Total                     11.364ns (2.907ns logic, 8.457ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 73 / 26
-------------------------------------------------------------------------
Offset:              5.841ns (Levels of Logic = 2)
  Source:            EX_Mem/Opout_0 (FF)
  Destination:       data_mem_addr<8> (PAD)
  Source Clock:      CLK rising

  Data Path: EX_Mem/Opout_0 to data_mem_addr<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.525   1.469  EX_Mem/Opout_0 (EX_Mem/Opout_0)
     LUT5:I0->O            1   0.254   0.681  Muliplexeur_store/Mmux_S91 (data_mem_addr_8_OBUF)
     OBUF:I->O                 2.912          data_mem_addr_8_OBUF (data_mem_addr<8>)
    ----------------------------------------
    Total                      5.841ns (3.691ns logic, 2.150ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |  109.203|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 54.00 secs
Total CPU time to Xst completion: 45.95 secs
 
--> 


Total memory usage is 439096 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  109 (   0 filtered)
Number of infos    :   10 (   0 filtered)

