
---------- Begin Simulation Statistics ----------
final_tick                               2141220255000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  63847                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702228                       # Number of bytes of host memory used
host_op_rate                                    64053                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 36883.69                       # Real time elapsed on the host
host_tick_rate                               58053316                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354906176                       # Number of instructions simulated
sim_ops                                    2362515077                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.141220                       # Number of seconds simulated
sim_ticks                                2141220255000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.400673                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              292101929                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           334210159                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19502942                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        460869060                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          38965246                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       39570435                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          605189                       # Number of indirect misses.
system.cpu0.branchPred.lookups              586104158                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3971883                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801841                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13760184                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555037301                       # Number of branches committed
system.cpu0.commit.bw_lim_events             54772784                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419449                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       93380149                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224830461                       # Number of instructions committed
system.cpu0.commit.committedOps            2228637606                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3995524853                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.557783                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.284651                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2885330120     72.21%     72.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    659605261     16.51%     88.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    169851884      4.25%     92.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    163345042      4.09%     97.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     35989914      0.90%     97.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     11048601      0.28%     98.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      7160211      0.18%     98.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      8421036      0.21%     98.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     54772784      1.37%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3995524853                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44163098                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150936489                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691555019                       # Number of loads committed
system.cpu0.commit.membars                    7608878                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608884      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238782645     55.58%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316825      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695356852     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264770939     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228637606                       # Class of committed instruction
system.cpu0.commit.refs                     960127819                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224830461                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228637606                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.922203                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.922203                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            645017761                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5766447                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           290954362                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2358012431                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1728112421                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1617872824                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13784054                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             18491154                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10434469                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  586104158                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                422000320                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2304821234                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5716339                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           49                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2385777442                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  47                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          147                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39053672                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137050                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1690873216                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         331067175                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.557871                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4015221529                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.595132                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.891042                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2336926810     58.20%     58.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1243015118     30.96%     89.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               228754610      5.70%     94.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               167366333      4.17%     99.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                24297673      0.61%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7016343      0.17%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  226895      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 7612005      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5742      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4015221529                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      261354152                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13944225                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               566766277                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.537974                       # Inst execution rate
system.cpu0.iew.exec_refs                  1000780602                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 275273753                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              542728776                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            727671528                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3811928                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6803769                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           276887642                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2321982890                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            725506849                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         11015366                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2300686345                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3366684                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8068172                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13784054                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             15512390                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       184580                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        33307969                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        60408                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        23859                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8772254                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     36116509                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      8314842                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         23859                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1994507                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11949718                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                951528431                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2283939090                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.894223                       # average fanout of values written-back
system.cpu0.iew.wb_producers                850878554                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.534058                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2284076664                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2812221079                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1458584785                       # number of integer regfile writes
system.cpu0.ipc                              0.520236                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.520236                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611847      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1276053035     55.20%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18330991      0.79%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802428      0.16%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.49% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           734032478     31.75%     88.24% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          271870883     11.76%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2311701712                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4752638                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002056                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 730880     15.38%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3604337     75.84%     91.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               417419      8.78%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2308842451                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8643632373                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2283939040                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2415350693                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2310559603                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2311701712                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11423287                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       93345280                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           254885                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          3838                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     40643152                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4015221529                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.575735                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.797487                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2318335197     57.74%     57.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1211630102     30.18%     87.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          384617035      9.58%     97.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           79780996      1.99%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16380458      0.41%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2121784      0.05%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1381824      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             720208      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             253925      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4015221529                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.540550                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         39262370                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5183153                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           727671528                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          276887642                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2892                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4276575681                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     5868341                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              585874898                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421342439                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              26524634                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1744587578                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              18591688                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                50146                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2862386733                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2341022721                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1502854903                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1609997339                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              15455618                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13784054                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             60762336                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                81512459                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2862386689                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        215324                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8868                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 51300875                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8823                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6262732735                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4663787218                       # The number of ROB writes
system.cpu0.timesIdled                       56259054                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2859                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.967622                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17620937                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19806011                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1760460                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32035858                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            905927                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         917181                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           11254                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35190879                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48125                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801577                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1363139                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29518864                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3130612                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405408                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       13744278                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130075715                       # Number of instructions committed
system.cpu1.commit.committedOps             133877471                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    645917423                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.207267                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.888335                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    589588589     91.28%     91.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     28214623      4.37%     95.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9402933      1.46%     97.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9042638      1.40%     98.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2021723      0.31%     98.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       734977      0.11%     98.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3546901      0.55%     99.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       234427      0.04%     99.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3130612      0.48%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    645917423                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457321                       # Number of function calls committed.
system.cpu1.commit.int_insts                125281623                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36891563                       # Number of loads committed
system.cpu1.commit.membars                    7603278                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603278      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77457115     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40693140     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8123794      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133877471                       # Class of committed instruction
system.cpu1.commit.refs                      48816946                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130075715                       # Number of Instructions Simulated
system.cpu1.committedOps                    133877471                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.993046                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.993046                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            566439059                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               415090                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17053125                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             153178195                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                21436955                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50667764                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1364504                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1098445                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8656693                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35190879                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 20833953                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    624683273                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               143143                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     153585044                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3523650                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.054184                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          22119876                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18526864                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.236476                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         648564975                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.242670                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.693537                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               554837380     85.55%     85.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                53362239      8.23%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24415998      3.76%     97.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10614809      1.64%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3393262      0.52%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1874534      0.29%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   65219      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     849      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     685      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           648564975                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         909058                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1483749                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31379734                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.220801                       # Inst execution rate
system.cpu1.iew.exec_refs                    51779136                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12315422                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              491451039                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             39975216                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802235                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1096197                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12607105                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          147607961                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39463714                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1440713                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            143404378                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3448080                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3872227                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1364504                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11561087                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        46657                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          995617                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        27568                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1596                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3429                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3083653                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       681722                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1596                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       512001                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        971748                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 80852758                       # num instructions consuming a value
system.cpu1.iew.wb_count                    142419422                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.859921                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 69527004                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.219284                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     142460069                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               178336803                       # number of integer regfile reads
system.cpu1.int_regfile_writes               95731693                       # number of integer regfile writes
system.cpu1.ipc                              0.200279                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.200279                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603380      5.25%      5.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85032941     58.71%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43654500     30.14%     94.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8554123      5.91%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             144845091                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4066543                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028075                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 762590     18.75%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3020773     74.28%     93.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               283178      6.96%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             141308240                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         942589450                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    142419410                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        161339806                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 136202322                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                144845091                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405639                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       13730489                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           267776                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           231                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5622381                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    648564975                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.223332                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.693088                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          560247449     86.38%     86.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           56621464      8.73%     95.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18258795      2.82%     97.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6132096      0.95%     98.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5177321      0.80%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             752840      0.12%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             926464      0.14%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             310887      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             137659      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      648564975                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.223019                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23546543                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2256379                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            39975216                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12607105                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    102                       # number of misc regfile reads
system.cpu1.numCycles                       649474033                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3632959237                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              529168533                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89330973                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              24956147                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                24708104                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4061105                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                32601                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            188161422                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             150955811                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          101460725                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54270308                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9232077                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1364504                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             39025563                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12129752                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       188161410                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27963                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               609                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 48651701                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           605                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   790408378                       # The number of ROB reads
system.cpu1.rob.rob_writes                  297899577                       # The number of ROB writes
system.cpu1.timesIdled                          15614                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4560352                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                16513                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4740579                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              18731617                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10122765                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      20131215                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       319182                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       107855                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    122438079                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7140885                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    244917939                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7248740                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2141220255000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5532517                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5584591                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4423774                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              357                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            263                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4589288                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4589285                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5532517                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           425                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     30253017                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               30253017                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1005209152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1005209152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              547                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10122850                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10122850    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10122850                       # Request fanout histogram
system.membus.respLayer1.occupancy        53530612180                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         45286331343                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2141220255000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2141220255000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2141220255000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2141220255000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2141220255000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2141220255000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2141220255000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2141220255000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2141220255000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2141220255000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    419167714.285714                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   589456128.778530                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        36000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1490727000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2138286081000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2934174000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2141220255000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    355776593                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       355776593                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    355776593                       # number of overall hits
system.cpu0.icache.overall_hits::total      355776593                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     66223726                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      66223726                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     66223726                       # number of overall misses
system.cpu0.icache.overall_misses::total     66223726                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 864300913498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 864300913498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 864300913498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 864300913498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    422000319                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    422000319                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    422000319                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    422000319                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.156928                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.156928                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.156928                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.156928                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13051.227494                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13051.227494                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13051.227494                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13051.227494                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1876                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               67                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           28                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     62420304                       # number of writebacks
system.cpu0.icache.writebacks::total         62420304                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3803388                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3803388                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3803388                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3803388                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     62420338                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     62420338                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     62420338                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     62420338                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 765932356999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 765932356999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 765932356999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 765932356999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.147915                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.147915                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.147915                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.147915                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12270.557667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12270.557667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12270.557667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12270.557667                       # average overall mshr miss latency
system.cpu0.icache.replacements              62420304                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    355776593                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      355776593                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     66223726                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     66223726                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 864300913498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 864300913498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    422000319                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    422000319                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.156928                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.156928                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13051.227494                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13051.227494                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3803388                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3803388                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     62420338                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     62420338                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 765932356999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 765932356999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.147915                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.147915                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12270.557667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12270.557667                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2141220255000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999973                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          418196706                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         62420304                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.699690                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999973                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        906420974                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       906420974                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2141220255000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    865437222                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       865437222                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    865437222                       # number of overall hits
system.cpu0.dcache.overall_hits::total      865437222                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     81948305                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      81948305                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     81948305                       # number of overall misses
system.cpu0.dcache.overall_misses::total     81948305                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1844558822909                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1844558822909                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1844558822909                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1844558822909                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    947385527                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    947385527                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    947385527                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    947385527                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.086499                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.086499                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.086499                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.086499                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 22508.809949                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22508.809949                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 22508.809949                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22508.809949                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     10288977                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       945657                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           199482                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          11352                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.578473                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    83.303118                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     56301934                       # number of writebacks
system.cpu0.dcache.writebacks::total         56301934                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     27107455                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     27107455                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     27107455                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     27107455                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     54840850                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     54840850                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     54840850                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     54840850                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 916150252543                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 916150252543                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 916150252543                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 916150252543                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057887                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057887                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057887                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057887                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16705.617301                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16705.617301                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16705.617301                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16705.617301                       # average overall mshr miss latency
system.cpu0.dcache.replacements              56301934                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    615792557                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      615792557                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     66827876                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     66827876                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1322403624000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1322403624000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    682620433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    682620433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.097899                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.097899                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19788.203713                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19788.203713                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     18120567                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     18120567                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     48707309                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     48707309                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 720764127000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 720764127000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071353                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071353                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14797.863848                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14797.863848                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    249644665                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     249644665                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     15120429                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     15120429                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 522155198909                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 522155198909                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264765094                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264765094                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.057109                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.057109                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 34533.094194                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34533.094194                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      8986888                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      8986888                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      6133541                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      6133541                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 195386125543                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 195386125543                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023166                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023166                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 31855.354932                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31855.354932                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3195                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3195                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2735                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2735                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     12729500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     12729500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.461214                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.461214                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  4654.296161                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  4654.296161                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2719                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2719                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1091000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1091000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002698                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002698                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 68187.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68187.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5705                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5705                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          160                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          160                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       691500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       691500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5865                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5865                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.027280                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.027280                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4321.875000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4321.875000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          160                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          160                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       531500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       531500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.027280                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.027280                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3321.875000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3321.875000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2333688                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2333688                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1468153                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1468153                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 131596375000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 131596375000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801841                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801841                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.386169                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.386169                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 89633.965261                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 89633.965261                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1468153                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1468153                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 130128222000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 130128222000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.386169                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.386169                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 88633.965261                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 88633.965261                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2141220255000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995603                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          924088163                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         56308748                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.411094                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995603                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999863                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999863                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1958707106                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1958707106                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2141220255000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            62288738                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            52448135                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               14711                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1068504                       # number of demand (read+write) hits
system.l2.demand_hits::total                115820088                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           62288738                       # number of overall hits
system.l2.overall_hits::.cpu0.data           52448135                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              14711                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1068504                       # number of overall hits
system.l2.overall_hits::total               115820088                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            131599                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3852863                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              7029                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2639009                       # number of demand (read+write) misses
system.l2.demand_misses::total                6630500                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           131599                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3852863                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             7029                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2639009                       # number of overall misses
system.l2.overall_misses::total               6630500                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  11427960500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 377827444978                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    663202000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 269834859978                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     659753467456                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  11427960500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 377827444978                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    663202000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 269834859978                       # number of overall miss cycles
system.l2.overall_miss_latency::total    659753467456                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        62420337                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        56300998                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           21740                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3707513                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            122450588                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       62420337                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       56300998                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          21740                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3707513                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           122450588                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002108                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.068433                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.323321                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.711800                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.054148                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002108                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.068433                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.323321                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.711800                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.054148                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86839.265496                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98064.074684                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94352.254944                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102248.556173                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99502.822933                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86839.265496                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98064.074684                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94352.254944                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102248.556173                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99502.822933                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              24907                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       240                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     103.779167                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1786739                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5584591                       # number of writebacks
system.l2.writebacks::total                   5584591                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          90594                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             58                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          43227                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              133905                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         90594                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            58                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         43227                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             133905                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       131573                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3762269                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6971                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2595782                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6496595                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       131573                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3762269                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6971                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2595782                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3643090                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10139685                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  10111473000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 333188000981                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    590547500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 240066779984                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 583956801465                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  10111473000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 333188000981                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    590547500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 240066779984                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 305103714862                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 889060516327                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002108                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.066824                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.320653                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.700141                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.053055                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002108                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.066824                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.320653                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.700141                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.082806                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76850.668450                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88560.387623                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84714.890260                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92483.413470                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89886.594665                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76850.668450                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88560.387623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84714.890260                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92483.413470                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 83748.607600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87681.275733                       # average overall mshr miss latency
system.l2.replacements                       17225067                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     13376414                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         13376414                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     13376414                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     13376414                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    108788998                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        108788998                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    108788998                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    108788998                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3643090                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3643090                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 305103714862                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 305103714862                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 83748.607600                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 83748.607600                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   15                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            45                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 61                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       269500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        32500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       302000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           50                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               76                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.900000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.615385                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.802632                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5988.888889                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2031.250000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4950.819672                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           45                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            61                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       908000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       316500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1224500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.900000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.615385                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.802632                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20177.777778                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19781.250000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20073.770492                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.818182                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.714286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       189000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       208500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.818182                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.714286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        21000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20850                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4974007                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           451843                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               5425850                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2626436                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2050655                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4677091                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 259267701487                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 207832102487                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  467099803974                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      7600443                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2502498                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10102941                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.345564                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.819443                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.462944                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98714.646573                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101349.131125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99869.727567                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        58428                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        30762                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            89190                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2568008                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2019893                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4587901                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 228481339989                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 184579569491                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 413060909480                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.337876                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.807151                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.454115                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88972.207247                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91380.864972                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90032.655343                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      62288738                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         14711                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           62303449                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       131599                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         7029                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           138628                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  11427960500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    663202000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12091162500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     62420337                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        21740                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       62442077                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002108                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.323321                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002220                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86839.265496                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94352.254944                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87220.204432                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           26                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           58                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            84                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       131573                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6971                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       138544                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  10111473000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    590547500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10702020500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002108                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.320653                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002219                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76850.668450                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84714.890260                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77246.365775                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     47474128                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       616661                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          48090789                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1226427                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       588354                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1814781                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 118559743491                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  62002757491                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 180562500982                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     48700555                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1205015                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      49905570                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.025183                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.488255                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.036364                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96670.852396                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105383.421360                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99495.476855                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        32166                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        12465                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        44631                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1194261                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       575889                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1770150                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 104706660992                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  55487210493                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 160193871485                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.024523                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.477910                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.035470                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87674.855825                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96350.530212                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90497.342872                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          329                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           17                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               346                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          448                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           32                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             480                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2846500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       976500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3823000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          777                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           49                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           826                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.576577                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.653061                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.581114                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  6353.794643                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 30515.625000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  7964.583333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           44                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           11                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           55                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          404                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           21                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          425                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      7912500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       416499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      8328999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.519949                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.428571                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.514528                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19585.396040                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19833.285714                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19597.644706                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2141220255000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2141220255000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999950                       # Cycle average of tags in use
system.l2.tags.total_refs                   248107546                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  17225468                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.403530                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.109985                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.605787                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.355479                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.009748                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.027133                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.891819                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.439219                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.087590                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.177429                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000152                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.031674                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.263935                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1974160860                       # Number of tag accesses
system.l2.tags.data_accesses               1974160860                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2141220255000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8420608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     240845248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        446144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     166161600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    231921728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          647795328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8420608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       446144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8866752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    357413824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       357413824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         131572                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3763207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6971                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2596275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3623777                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10121802                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5584591                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5584591                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3932621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        112480371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           208360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         77601358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    108312878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             302535588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3932621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       208360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4140981                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      166920625                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            166920625                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      166920625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3932621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       112480371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          208360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        77601358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    108312878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            469456213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5509324.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    131571.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3643065.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6971.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2534234.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3616303.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013261896251                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       335944                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       335944                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            22389914                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5188015                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10121802                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5584591                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10121802                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5584591                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 189658                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 75267                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            488675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            504593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            501975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            563916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1091519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            810446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            684121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            657291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            610494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            721554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           585320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           577447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           530421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           524693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           530162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           549517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            284274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            294288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            289984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            291373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            356736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            414952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            413669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            413044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            377886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            408202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           360646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           352251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           321656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           307185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           315961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           307193                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 319635331720                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                49660720000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            505863031720                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32181.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50931.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5781503                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2930923                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              10121802                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5584591                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3907037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2449874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1096012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  832292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  651940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  309843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  189340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  133630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  102137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   77599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  57971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  47459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  32481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  17982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  11214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   7506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   4656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  39913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  47774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 135744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 254574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 318263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 341422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 350897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 356504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 364239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 367115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 372266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 382805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 366872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 362985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 357545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 348423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 346082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 348221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6729010                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    146.864345                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   100.157447                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   186.812714                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4487529     66.69%     66.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1151816     17.12%     83.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       482452      7.17%     90.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       252149      3.75%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        96961      1.44%     96.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        48056      0.71%     96.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        30624      0.46%     97.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        23217      0.35%     97.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       156206      2.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6729010                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       335944                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.564707                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    417.787240                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       335939    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::237568-245759            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        335944                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       335944                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.399459                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.373071                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.976331                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           278825     83.00%     83.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7814      2.33%     85.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            31014      9.23%     94.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            12207      3.63%     98.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3970      1.18%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1339      0.40%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              465      0.14%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              187      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               69      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               38      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               13      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        335944                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              635657216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                12138112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               352595200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               647795328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            357413824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       296.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       164.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    302.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    166.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2141220160000                       # Total gap between requests
system.mem_ctrls.avgGap                     136327.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8420544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    233156160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       446144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    162190976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    231443392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    352595200                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3932591.231722679920                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 108889386.533474579453                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 208359.695345773769                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 75746983.815076977015                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 108089483.769618093967                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 164670215.115259140730                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       131572                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3763207                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6971                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2596275                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3623777                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5584591                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4659076592                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 177834231272                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    297786375                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 132503836540                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 190568100941                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 50994658113252                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35410.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47256.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42717.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51036.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     52588.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9131314.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    56.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          23717709120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12606249975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         33055401120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14360115600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     169026000000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     357984479220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     520767963840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1131517918875                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        528.445365                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1349942972778                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  71500000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 719777282222                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          24327479400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          12930342975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         37860107040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14398430400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     169026000000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     569633138310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     342537514080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1170713012205                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        546.750391                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 884281675315                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  71500000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1185438579685                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                175                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20638040312.500000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   99765717279.725357                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     94.32%     94.32% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.14%     95.45% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.14%     96.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.14%     97.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.14%     98.86% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.14%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        45500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 781352029500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   325072707500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1816147547500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2141220255000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     20810057                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20810057                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     20810057                       # number of overall hits
system.cpu1.icache.overall_hits::total       20810057                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        23896                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         23896                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        23896                       # number of overall misses
system.cpu1.icache.overall_misses::total        23896                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    956128500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    956128500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    956128500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    956128500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     20833953                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20833953                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     20833953                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20833953                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001147                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001147                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001147                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001147                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 40012.073150                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 40012.073150                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 40012.073150                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 40012.073150                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          536                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          268                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        21708                       # number of writebacks
system.cpu1.icache.writebacks::total            21708                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2156                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2156                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2156                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2156                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        21740                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        21740                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        21740                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        21740                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    855549000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    855549000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    855549000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    855549000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001043                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001043                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001043                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001043                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 39353.679853                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 39353.679853                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 39353.679853                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 39353.679853                       # average overall mshr miss latency
system.cpu1.icache.replacements                 21708                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     20810057                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20810057                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        23896                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        23896                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    956128500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    956128500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     20833953                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20833953                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001147                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001147                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 40012.073150                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 40012.073150                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2156                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2156                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        21740                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        21740                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    855549000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    855549000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001043                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001043                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 39353.679853                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 39353.679853                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2141220255000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.194867                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20341698                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            21708                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           937.059978                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        335749000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.194867                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974840                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974840                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         41689646                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        41689646                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2141220255000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37852704                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37852704                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37852704                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37852704                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8555577                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8555577                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8555577                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8555577                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 590645279704                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 590645279704                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 590645279704                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 590645279704                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46408281                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46408281                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46408281                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46408281                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.184355                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.184355                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.184355                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.184355                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 69036.288225                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 69036.288225                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 69036.288225                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 69036.288225                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2844220                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       647758                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            46328                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           8502                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.393110                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    76.188897                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3707681                       # number of writebacks
system.cpu1.dcache.writebacks::total          3707681                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6190677                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6190677                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6190677                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6190677                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2364900                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2364900                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2364900                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2364900                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 170752857170                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 170752857170                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 170752857170                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 170752857170                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050959                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050959                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050959                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050959                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 72202.992587                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 72202.992587                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 72202.992587                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 72202.992587                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3707681                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33404334                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33404334                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4880592                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4880592                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 324561314000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 324561314000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38284926                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38284926                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.127481                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.127481                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 66500.398722                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 66500.398722                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3675060                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3675060                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1205532                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1205532                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  71493428000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  71493428000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031488                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031488                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 59304.463092                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 59304.463092                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4448370                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4448370                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3674985                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3674985                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 266083965704                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 266083965704                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8123355                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8123355                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.452397                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.452397                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72404.095718                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72404.095718                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2515617                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2515617                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1159368                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1159368                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  99259429170                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  99259429170                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.142720                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.142720                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 85615.118901                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 85615.118901                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          332                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          332                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          153                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          153                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6764500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6764500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.315464                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.315464                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 44212.418301                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 44212.418301                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          107                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          107                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3217500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3217500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.094845                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.094845                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 69945.652174                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69945.652174                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          342                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          342                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       718000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       718000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.240000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.240000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6648.148148                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6648.148148                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       611000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       611000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.240000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.240000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5657.407407                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5657.407407                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2451698                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2451698                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1349879                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1349879                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 119821789500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 119821789500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801577                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801577                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.355084                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.355084                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88764.837071                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88764.837071                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1349879                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1349879                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 118471910500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 118471910500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.355084                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.355084                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87764.837071                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87764.837071                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2141220255000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.475068                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           44018526                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3714674                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.849903                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        335760500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.475068                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.921096                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.921096                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104136287                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104136287                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2141220255000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         112348686                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     18961005                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    109075209                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11640476                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6206764                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             367                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           267                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            634                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10116044                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10116044                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      62442077                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     49906610                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          826                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          826                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    187260977                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    168912938                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        65188                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11130215                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             367369318                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   7989800960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   7206587392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2780672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    474572416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            15673741440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        23446519                       # Total snoops (count)
system.tol2bus.snoopTraffic                 358319040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        145898098                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.052719                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.227706                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              138343847     94.82%     94.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7419068      5.09%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 133086      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   2097      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          145898098                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       244910652879                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       84468728206                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       93637217544                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5574550629                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          32663892                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2360981454000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 462741                       # Simulator instruction rate (inst/s)
host_mem_usage                                 730236                       # Number of bytes of host memory used
host_op_rate                                   465082                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5940.92                       # Real time elapsed on the host
host_tick_rate                               36991114                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2749108116                       # Number of instructions simulated
sim_ops                                    2763011535                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.219761                       # Number of seconds simulated
sim_ticks                                219761199000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.475848                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               26329801                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            29759309                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           650215                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         39385636                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           3376910                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        3383918                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            7008                       # Number of indirect misses.
system.cpu0.branchPred.lookups               54780309                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         2872                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1900                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           572964                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  50774835                       # Number of branches committed
system.cpu0.commit.bw_lim_events             12815521                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6297388                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       11744933                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           200746910                       # Number of instructions committed
system.cpu0.commit.committedOps             203894063                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    433999827                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.469802                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.527394                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    369429739     85.12%     85.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     26144456      6.02%     91.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     13174273      3.04%     94.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      6283866      1.45%     95.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      3099660      0.71%     96.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1073999      0.25%     96.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1591531      0.37%     96.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       386782      0.09%     97.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     12815521      2.95%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    433999827                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       647                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             5999281                       # Number of function calls committed.
system.cpu0.commit.int_insts                191307724                       # Number of committed integer instructions.
system.cpu0.commit.loads                     45868856                       # Number of loads committed
system.cpu0.commit.membars                    4721183                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4721314      2.32%      2.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       149005466     73.08%     75.40% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          27411      0.01%     75.41% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           49422      0.02%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            66      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           215      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           83      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       45870604     22.50%     97.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       4219199      2.07%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          152      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        203894063                       # Class of committed instruction
system.cpu0.commit.refs                      50090021                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  200746910                       # Number of Instructions Simulated
system.cpu0.committedOps                    203894063                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.183908                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.183908                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            332332337                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                77320                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            25880371                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             217473165                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                21044305                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 76990189                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                573703                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               151053                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4931615                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   54780309                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 34342909                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    398916845                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               141629                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.Insts                     218966887                       # Number of instructions fetch has processed
system.cpu0.fetch.SquashCycles                1301908                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.124951                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          36304350                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          29706711                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.499454                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         435872149                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.509588                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.896157                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               293634507     67.37%     67.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                83270495     19.10%     86.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                47194951     10.83%     97.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 8515834      1.95%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  546032      0.13%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1116731      0.26%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   17029      0.00%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1575056      0.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1514      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           435872149                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      619                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     439                       # number of floating regfile writes
system.cpu0.idleCycles                        2540715                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              582242                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52589063                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.487409                       # Inst execution rate
system.cpu0.iew.exec_refs                    54214171                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4726217                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               19776828                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             48844835                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1576644                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts            95160                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             4870289                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          215470605                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             49487954                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           350480                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            213686560                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                395545                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             61612260                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                573703                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             62335559                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       584413                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          279689                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          104                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          448                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        16388                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2975979                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       649124                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           448                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       424449                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        157793                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                168124807                       # num instructions consuming a value
system.cpu0.iew.wb_count                    211675007                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.736895                       # average fanout of values written-back
system.cpu0.iew.wb_producers                123890342                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.482821                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     211770749                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               277027713                       # number of integer regfile reads
system.cpu0.int_regfile_writes              154615568                       # number of integer regfile writes
system.cpu0.ipc                              0.457895                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.457895                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4721716      2.21%      2.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            154892862     72.37%     74.57% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               27436      0.01%     74.59% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                49447      0.02%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 66      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                225      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                41      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                83      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            49618964     23.18%     97.79% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4725935      2.21%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            165      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             214037039                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    711                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               1390                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          678                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               729                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1148493                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005366                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1038159     90.39%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      8      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     90.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                109094      9.50%     99.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1200      0.10%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             210463105                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         865125389                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    211674329                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        227046839                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 209172414                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                214037039                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6298191                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       11576545                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            32058                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           803                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      5041279                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    435872149                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.491055                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.059051                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          318204403     73.00%     73.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           67995027     15.60%     88.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           29063540      6.67%     95.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            6874615      1.58%     96.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7543260      1.73%     98.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1789591      0.41%     98.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3182560      0.73%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             678492      0.16%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             540661      0.12%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      435872149                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.488209                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2447977                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          711549                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            48844835                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            4870289                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1087                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   429                       # number of misc regfile writes
system.cpu0.numCycles                       438412864                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1109534                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               83686643                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            148752903                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2063814                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                23114649                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              42292875                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                86214                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            281448020                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             216364806                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          158129394                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 79200110                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               3082004                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                573703                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             50420252                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 9376496                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              636                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       281447384                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     198876792                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1574630                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 16802923                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1574517                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   636818895                       # The number of ROB reads
system.cpu0.rob.rob_writes                  433251241                       # The number of ROB writes
system.cpu0.timesIdled                          84802                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  402                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.386518                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               27589126                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            31214179                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           982953                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         40352735                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           3028614                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        3029305                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             691                       # Number of indirect misses.
system.cpu1.branchPred.lookups               55697757                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          529                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1509                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           981114                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  49334824                       # Number of branches committed
system.cpu1.commit.bw_lim_events             12137081                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6297088                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       18116930                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           193455030                       # Number of instructions committed
system.cpu1.commit.committedOps             196602395                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    392079055                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.501436                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.559963                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    328360417     83.75%     83.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     26082624      6.65%     90.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     13365604      3.41%     93.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6717683      1.71%     95.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2849503      0.73%     96.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       639488      0.16%     96.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1543171      0.39%     96.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       383484      0.10%     96.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     12137081      3.10%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    392079055                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             5123269                       # Number of function calls committed.
system.cpu1.commit.int_insts                184018840                       # Number of committed integer instructions.
system.cpu1.commit.loads                     43434061                       # Number of loads committed
system.cpu1.commit.membars                    4721400                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4721400      2.40%      2.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       144541073     73.52%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       43435570     22.09%     98.01% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3904176      1.99%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        196602395                       # Class of committed instruction
system.cpu1.commit.refs                      47339746                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  193455030                       # Number of Instructions Simulated
system.cpu1.committedOps                    196602395                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.043386                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.043386                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            286206598                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 2072                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            26927099                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             217978914                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                21133593                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 82027507                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                981447                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2259                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4585397                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   55697757                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 34415453                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    359093670                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                97758                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     220883409                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1966572                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.140899                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          34857586                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          30617740                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.558769                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         394934542                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.567265                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.930872                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               251939405     63.79%     63.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                83285436     21.09%     84.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                47730089     12.09%     96.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 8830987      2.24%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   98568      0.02%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1475513      0.37%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     243      0.00%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 1573865      0.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     436      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           394934542                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         368833                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1020404                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                52394166                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.531192                       # Inst execution rate
system.cpu1.iew.exec_refs                    51485775                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3946084                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               21551981                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             48110857                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1576032                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           148817                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             4058189                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          214468693                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             47539691                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           702636                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            209982092                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                417225                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             43498419                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                981447                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             44218175                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       270564                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            1539                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           29                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4676796                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       152504                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            29                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       717349                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        303055                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                165475395                       # num instructions consuming a value
system.cpu1.iew.wb_count                    208268099                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.732460                       # average fanout of values written-back
system.cpu1.iew.wb_producers                121204148                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.526856                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     208477024                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               272401007                       # number of integer regfile reads
system.cpu1.int_regfile_writes              152043981                       # number of integer regfile writes
system.cpu1.ipc                              0.489384                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.489384                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4721715      2.24%      2.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            154287942     73.23%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  86      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.47% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            47729737     22.65%     98.13% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3945152      1.87%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             210684728                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1124456                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005337                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1078890     95.95%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     95.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 45537      4.05%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   29      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             207087469                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         817495799                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    208268099                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        232335011                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 208171022                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                210684728                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6297671                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       17866298                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            67345                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           583                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      8036350                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    394934542                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.533467                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.095960                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          279713028     70.83%     70.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           65479033     16.58%     87.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           29762593      7.54%     94.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6754747      1.71%     96.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            7097927      1.80%     98.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1416935      0.36%     98.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            3562651      0.90%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             617045      0.16%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             530583      0.13%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      394934542                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.532970                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2318194                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          683255                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            48110857                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4058189                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    315                       # number of misc regfile reads
system.cpu1.numCycles                       395303375                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    44122313                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               68627691                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            142778008                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2208947                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                23176653                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              27855393                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               149940                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            281563769                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             216193180                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          158044880                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 83835676                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3077836                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                981447                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             36035354                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                15266872                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       281563769                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     182277721                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1574498                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13505424                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1574488                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   594659791                       # The number of ROB reads
system.cpu1.rob.rob_writes                  432436978                       # The number of ROB writes
system.cpu1.timesIdled                           4674                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3921165                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                36448                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4111937                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              15120319                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8088978                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16064349                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       269632                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       113440                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7316941                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5223721                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     14633127                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5337161                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 219761199000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7998507                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       505117                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7470366                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              981                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            684                       # Transaction distribution
system.membus.trans_dist::ReadExReq             88693                       # Transaction distribution
system.membus.trans_dist::ReadExResp            88689                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7998508                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     24151545                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               24151545                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    549908032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               549908032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1560                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8088866                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8088866    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8088866                       # Request fanout histogram
system.membus.respLayer1.occupancy        42290574785                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             19.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         19879895604                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   219761199000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 219761199000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 219761199000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 219761199000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 219761199000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   219761199000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 219761199000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 219761199000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 219761199000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 219761199000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                124                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           62                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    8948354.838710                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   14247392.481418                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           62    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        40500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     39293000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             62                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   219206401000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    554798000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 219761199000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     34203922                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        34203922                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     34203922                       # number of overall hits
system.cpu0.icache.overall_hits::total       34203922                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       138987                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        138987                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       138987                       # number of overall misses
system.cpu0.icache.overall_misses::total       138987                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   3057688500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   3057688500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   3057688500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   3057688500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     34342909                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     34342909                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     34342909                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     34342909                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004047                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004047                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004047                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004047                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 21999.816530                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 21999.816530                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 21999.816530                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 21999.816530                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          901                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               30                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    30.033333                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       103749                       # number of writebacks
system.cpu0.icache.writebacks::total           103749                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        35238                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        35238                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        35238                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        35238                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       103749                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       103749                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       103749                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       103749                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   2593971000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   2593971000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   2593971000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   2593971000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003021                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003021                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003021                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003021                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 25002.371107                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 25002.371107                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 25002.371107                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 25002.371107                       # average overall mshr miss latency
system.cpu0.icache.replacements                103749                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     34203922                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       34203922                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       138987                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       138987                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   3057688500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   3057688500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     34342909                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     34342909                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004047                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004047                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 21999.816530                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 21999.816530                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        35238                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        35238                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       103749                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       103749                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   2593971000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   2593971000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003021                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003021                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 25002.371107                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 25002.371107                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 219761199000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           34307894                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           103781                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           330.579721                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         68789567                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        68789567                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 219761199000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     38627292                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        38627292                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     38627292                       # number of overall hits
system.cpu0.dcache.overall_hits::total       38627292                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     10118945                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      10118945                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     10118945                       # number of overall misses
system.cpu0.dcache.overall_misses::total     10118945                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 618561630756                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 618561630756                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 618561630756                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 618561630756                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     48746237                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     48746237                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     48746237                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     48746237                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.207584                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.207584                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.207584                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.207584                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 61129.063431                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 61129.063431                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 61129.063431                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 61129.063431                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     36878007                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          109                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           720446                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.187746                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    21.800000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      4110442                       # number of writebacks
system.cpu0.dcache.writebacks::total          4110442                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6027786                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6027786                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6027786                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6027786                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      4091159                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      4091159                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      4091159                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      4091159                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 287564357564                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 287564357564                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 287564357564                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 287564357564                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.083928                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.083928                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.083928                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.083928                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 70289.215737                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 70289.215737                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 70289.215737                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 70289.215737                       # average overall mshr miss latency
system.cpu0.dcache.replacements               4110442                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     36951542                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       36951542                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      9149202                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      9149202                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 544597055500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 544597055500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     46100744                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     46100744                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.198461                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.198461                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 59523.995153                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 59523.995153                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5164405                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5164405                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      3984797                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      3984797                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 280416579000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 280416579000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.086437                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.086437                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 70371.609645                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 70371.609645                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1675750                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1675750                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       969743                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       969743                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  73964575256                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  73964575256                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2645493                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2645493                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.366564                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.366564                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 76272.347680                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 76272.347680                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       863381                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       863381                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       106362                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       106362                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   7147778564                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   7147778564                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040205                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040205                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 67202.370809                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 67202.370809                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1553631                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1553631                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        20360                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        20360                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    516363500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    516363500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1573991                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1573991                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.012935                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.012935                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25361.665029                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25361.665029                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          113                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          113                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        20247                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        20247                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    488824000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    488824000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012863                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012863                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 24143.033536                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24143.033536                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1573353                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1573353                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          413                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          413                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2575000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2575000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1573766                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1573766                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000262                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000262                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6234.866828                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6234.866828                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          413                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          413                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2162000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2162000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000262                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000262                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5234.866828                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5234.866828                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          929                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            929                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          971                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          971                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     22157000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     22157000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1900                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1900                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.511053                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.511053                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 22818.743563                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 22818.743563                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          971                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          971                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     21186000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     21186000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.511053                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.511053                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 21818.743563                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 21818.743563                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 219761199000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996260                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           45869143                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          4111860                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.155327                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996260                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999883                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999883                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        107903616                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       107903616                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 219761199000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               86378                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1367492                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1728                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              916628                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2372226                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              86378                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1367492                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1728                       # number of overall hits
system.l2.overall_hits::.cpu1.data             916628                       # number of overall hits
system.l2.overall_hits::total                 2372226                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             17372                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2742550                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3098                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2178728                       # number of demand (read+write) misses
system.l2.demand_misses::total                4941748                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            17372                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2742550                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3098                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2178728                       # number of overall misses
system.l2.overall_misses::total               4941748                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1407725500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 264624571497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    259836500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 211110943471                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     477403076968                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1407725500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 264624571497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    259836500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 211110943471                       # number of overall miss cycles
system.l2.overall_miss_latency::total    477403076968                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          103750                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         4110042                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4826                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3095356                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7313974                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         103750                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        4110042                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4826                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3095356                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7313974                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.167441                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.667280                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.641939                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.703870                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.675658                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.167441                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.667280                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.641939                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.703870                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.675658                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81034.164172                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96488.513062                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83872.336992                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 96896.420054                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96606.115279                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81034.164172                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96488.513062                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83872.336992                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 96896.420054                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96606.115279                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              11241                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       413                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      27.217918                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1670349                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              505117                       # number of writebacks
system.l2.writebacks::total                    505117                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             84                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          61395                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             73                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          23697                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               85249                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            84                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         61395                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            73                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         23697                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              85249                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        17288                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2681155                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3025                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2155031                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4856499                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        17288                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2681155                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3025                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2155031                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3237850                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8094349                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1229968501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 234038269497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    225883500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 188031013971                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 423525135469                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1229968501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 234038269497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    225883500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 188031013971                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 250388326140                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 673913461609                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.166631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.652342                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.626813                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.696214                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.664003                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.166631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.652342                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.626813                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.696214                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.106696                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71145.794829                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87290.093074                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 74672.231405                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 87252.115617                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87207.911598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71145.794829                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87290.093074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 74672.231405                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 87252.115617                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 77331.663338                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83257.277591                       # average overall mshr miss latency
system.l2.replacements                       13299825                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       560019                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           560019                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       560019                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       560019                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      6489226                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          6489226                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      6489226                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      6489226                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3237850                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3237850                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 250388326140                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 250388326140                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 77331.663338                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 77331.663338                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              31                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              87                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  118                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            39                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            32                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 71                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       486000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       515500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           70                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          119                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              189                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.557143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.268908                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.375661                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 12461.538462                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   921.875000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7260.563380                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           39                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           32                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            71                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       790500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       629500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1420000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.557143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.268908                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.375661                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20269.230769                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19671.875000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            34                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 40                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               38                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       303000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       303000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           54                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             78                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.370370                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.487179                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data        15150                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  7973.684211                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           38                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       409000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       371500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       780500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.370370                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.487179                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20450                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20638.888889                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20539.473684                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            45664                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            43414                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 89078                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          60561                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          56596                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              117157                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   6502178000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   6203326000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12705504000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       106225                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       100010                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            206235                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.570120                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.565903                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.568075                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 107365.763445                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 109607.145381                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108448.526336                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        14345                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        14123                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            28468                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        46216                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        42473                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          88689                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   5023202000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   4770788000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9793990000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.435076                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.424688                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.430039                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 108689.674572                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 112325.194830                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 110430.718578                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         86378                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1728                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              88106                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        17372                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3098                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            20470                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1407725500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    259836500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1667562000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       103750                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4826                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         108576                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.167441                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.641939                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.188532                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81034.164172                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83872.336992                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81463.702980                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           84                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           73                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           157                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        17288                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3025                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        20313                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1229968501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    225883500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1455852001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.166631                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.626813                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.187086                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71145.794829                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 74672.231405                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71670.949687                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1321828                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       873214                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2195042                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2681989                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      2122132                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4804121                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 258122393497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 204907617471                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 463030010968                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      4003817                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2995346                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6999163                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.669858                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.708476                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.686385                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96242.897900                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 96557.432559                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96381.837795                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        47050                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         9574                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        56624                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2634939                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      2112558                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4747497                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 229015067497                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 183260225971                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 412275293468                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.658107                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.705280                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.678295                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86914.751156                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 86748.021106                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86840.559029                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 219761199000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 219761199000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    17508988                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  13299889                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.316476                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.001226                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.171427                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.940205                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.021560                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.833677                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.031905                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.343769                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002679                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.186566                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000337                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.138026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.328624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 128207745                       # Number of tag accesses
system.l2.tags.data_accesses                128207745                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 219761199000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1106368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     171648960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        193600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     137929088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    206702528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          517580544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1106368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       193600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1299968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     32327488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        32327488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          17287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2682015                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3025                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2155142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3229727                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8087196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       505117                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             505117                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5034410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        781070365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           880956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        627631669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    940577904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2355195305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5034410                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       880956                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5915366                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      147102801                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            147102801                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      147102801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5034410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       781070365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          880956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       627631669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    940577904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2502298106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    502147.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     17288.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2668983.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3025.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2147927.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3227337.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008848663250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        29707                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        29707                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14068722                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             474927                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8087197                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     505117                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8087197                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   505117                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  22637                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2970                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            452847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            450879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            465611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            475312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            433725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            619722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            649915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            594082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            527294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            576863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           494713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           457531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           468711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           446870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           483036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           467449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             30768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             30747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             30865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             30642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             27968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             34864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            31197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            30740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            30768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30738                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 219976129196                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                40322800000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            371186629196                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27276.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46026.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5920024                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  474952                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                94.58                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8087197                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               505117                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1876910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1436605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1121415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1003455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  838897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  540607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  389833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  288681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  202621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  136728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  88959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  60630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  37745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  20848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  11080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   5753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   2675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  24370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  27273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  32140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  33490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  34404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  35380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  38501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  31765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  31152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  30777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  30286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2171724                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    252.457333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   142.462005                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   304.372187                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1161004     53.46%     53.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       319816     14.73%     68.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       201531      9.28%     77.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       130769      6.02%     83.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        60009      2.76%     86.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        40691      1.87%     88.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        32955      1.52%     89.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        25653      1.18%     90.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       199296      9.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2171724                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        29707                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     271.469788                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     57.352469                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   6085.163439                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383        29691     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::245760-262143           14      0.05%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-278527            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         29707                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        29707                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.903221                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.830447                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.713809                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            19967     67.21%     67.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1007      3.39%     70.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5464     18.39%     89.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1572      5.29%     94.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              663      2.23%     96.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              359      1.21%     97.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              210      0.71%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              138      0.46%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               74      0.25%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               78      0.26%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               54      0.18%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               34      0.11%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               19      0.06%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               11      0.04%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               15      0.05%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               13      0.04%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                8      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                9      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                5      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                5      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         29707                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              516131840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1448768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32137216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               517580608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             32327488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2348.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       146.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2355.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    147.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  219761270500                       # Total gap between requests
system.mem_ctrls.avgGap                      25576.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1106432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    170814912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       193600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    137467328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    206549568                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32137216                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5034701.325960639864                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 777275118.525359034538                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 880956.241961530293                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 625530478.653786420822                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 939881876.054016232491                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 146236988.814390301704                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        17288                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2682015                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3025                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2155142                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3229727                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       505117                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    514920261                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 123173122500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    100074760                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  98928971060                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 148469540615                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5261371277443                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29784.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45925.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     33082.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     45903.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     45969.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10416143.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7523132400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3998635905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         28006414380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1309468320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      17347599360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      91873927530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7020782880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       157079960775                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        714.775681                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  17336551505                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7338240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 195086407495                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7982998380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4243056675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         29574536880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1311723360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      17347599360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      92409726960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6569583360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       159439224975                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        725.511263                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16127358553                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7338240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 196295600447                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                398                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          200                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean       110548055                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   201660694.681304                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          200    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        28500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    589910500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            200                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   197651588000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  22109611000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 219761199000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     34410369                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        34410369                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     34410369                       # number of overall hits
system.cpu1.icache.overall_hits::total       34410369                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5084                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5084                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5084                       # number of overall misses
system.cpu1.icache.overall_misses::total         5084                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    303951500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    303951500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    303951500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    303951500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     34415453                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     34415453                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     34415453                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     34415453                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000148                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000148                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000148                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000148                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 59785.896932                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59785.896932                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 59785.896932                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59785.896932                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           61                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           61                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4826                       # number of writebacks
system.cpu1.icache.writebacks::total             4826                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          258                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          258                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          258                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          258                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4826                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4826                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4826                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4826                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    286516500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    286516500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    286516500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    286516500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000140                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000140                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000140                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000140                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 59369.353502                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59369.353502                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 59369.353502                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59369.353502                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4826                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     34410369                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       34410369                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5084                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5084                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    303951500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    303951500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     34415453                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     34415453                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000148                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000148                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 59785.896932                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59785.896932                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          258                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          258                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4826                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4826                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    286516500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    286516500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000140                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000140                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 59369.353502                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59369.353502                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 219761199000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           34905294                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4858                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          7185.116097                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         68835732                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        68835732                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 219761199000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     38298533                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        38298533                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     38298533                       # number of overall hits
system.cpu1.dcache.overall_hits::total       38298533                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9298816                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9298816                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9298816                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9298816                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 577277648496                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 577277648496                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 577277648496                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 577277648496                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     47597349                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     47597349                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     47597349                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     47597349                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.195364                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.195364                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.195364                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.195364                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 62080.769046                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 62080.769046                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 62080.769046                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 62080.769046                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     20266818                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         3279                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           325042                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             63                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.351382                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    52.047619                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3095023                       # number of writebacks
system.cpu1.dcache.writebacks::total          3095023                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6225765                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6225765                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6225765                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6225765                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      3073051                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3073051                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      3073051                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3073051                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 227651842000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 227651842000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 227651842000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 227651842000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.064563                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.064563                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.064563                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.064563                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 74080.072866                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 74080.072866                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 74080.072866                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 74080.072866                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3095023                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     36918540                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       36918540                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      8348497                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      8348497                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 504318610000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 504318610000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     45267037                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     45267037                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.184428                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.184428                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 60408.311819                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 60408.311819                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      5375480                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      5375480                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2973017                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2973017                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 220850896000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 220850896000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.065677                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.065677                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 74285.110378                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 74285.110378                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1379993                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1379993                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       950319                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       950319                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  72959038496                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  72959038496                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2330312                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2330312                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.407808                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.407808                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 76773.208255                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 76773.208255                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       850285                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       850285                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       100034                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       100034                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   6800946000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   6800946000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.042927                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.042927                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 67986.344643                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67986.344643                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1550643                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1550643                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        23342                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        23342                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    573325000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    573325000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1573985                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1573985                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.014830                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.014830                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24561.948419                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24561.948419                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           99                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           99                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        23243                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        23243                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    542678500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    542678500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.014767                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.014767                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 23348.040270                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23348.040270                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1573544                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1573544                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          311                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          311                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1834000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1834000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1573855                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1573855                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000198                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000198                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5897.106109                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5897.106109                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          311                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          311                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1523000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1523000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000198                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000198                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4897.106109                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4897.106109                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          486                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            486                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1023                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1023                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     24075000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     24075000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1509                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1509                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.677932                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.677932                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 23533.724340                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 23533.724340                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1023                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1023                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     23052000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     23052000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.677932                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.677932                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 22533.724340                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 22533.724340                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 219761199000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.932547                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           44522506                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3096822                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.376837                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.932547                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.997892                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997892                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104590191                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104590191                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 219761199000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7109865                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1065136                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      6754019                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        12794708                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5566954                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1099                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           724                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1823                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           207333                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          207333                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        108576                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7001290                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       311248                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     12333410                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14478                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      9288164                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21947300                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13279872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    526110976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       617728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    396184128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              936192704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        18871560                       # Total snoops (count)
system.tol2bus.snoopTraffic                  32533888                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         26185838                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.218549                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.423615                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               20576399     78.58%     78.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5495999     20.99%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 113440      0.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           26185838                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        14630639923                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6171739967                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         155678390                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4649577569                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7278421                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
