version 3
g:\xilinx\projects\lab4\machine.vhf
machine
VHDL
VHDL
mach_test.xwv
Clocked
-
-
400000000
ns
GSR:false
PRLD:false
100000000
CLOCK_LIST_BEGIN
clk
10000000
10000000
3000000
3000000
0
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
GE_FLG
clk
OV_FLG
clk
R1
clk
R2
clk
R3
clk
clk_en
clk
last
clk
pc
clk
rst
clk
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
GE_FLG_DIFF
OV_FLG_DIFF
R1_DIFF
R2_DIFF
R3_DIFF
inst_DIFF
last_DIFF
pc_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
clk
clk_en
rst
GE_FLG
OV_FLG
R1
R2
R3
last
pc
SIGNAL_ORDER_END
-X-X-X-

