
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.100798                       # Number of seconds simulated
sim_ticks                                100798299597                       # Number of ticks simulated
final_tick                               627792196875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 145267                       # Simulator instruction rate (inst/s)
host_op_rate                                   183306                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6658304                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887260                       # Number of bytes of host memory used
host_seconds                                 15138.74                       # Real time elapsed on the host
sim_insts                                  2199153128                       # Number of instructions simulated
sim_ops                                    2775025174                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2989824                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1236480                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4229760                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1166592                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1166592                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        23358                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         9660                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 33045                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9114                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9114                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16508                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     29661453                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17778                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     12266874                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                41962613                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16508                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17778                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              34286                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11573529                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11573529                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11573529                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16508                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     29661453                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17778                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     12266874                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               53536141                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               241722542                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21947306                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17780185                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2015533                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8973422                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8283745                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2467141                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91381                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185633198                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121955952                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21947306                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10750886                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26722377                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6175693                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4258985                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11620955                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2015773                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    220729500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.679024                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.051288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       194007123     87.89%     87.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2487230      1.13%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1960749      0.89%     89.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4592689      2.08%     91.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          996786      0.45%     92.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1555416      0.70%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1182440      0.54%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          741621      0.34%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13205446      5.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    220729500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090795                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.504529                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183564874                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6386769                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26617312                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        87227                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4073312                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3783778                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42209                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149589316                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        76637                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4073312                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184069257                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1635014                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3333837                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26169783                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1448291                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149454562                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        22353                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        275426                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       539283                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       193753                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210246273                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    697386915                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    697386915                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39550755                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37345                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20802                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4727852                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14544254                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7214930                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       135860                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1597944                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148386753                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37327                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139381506                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       142183                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24788479                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51552429                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4259                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    220729500                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.631458                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.302567                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    160644619     72.78%     72.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25750208     11.67%     84.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12488929      5.66%     90.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8333272      3.78%     93.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7733185      3.50%     97.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2592378      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2678641      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       378996      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129272      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    220729500                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400729     59.06%     59.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        138973     20.48%     79.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       138832     20.46%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117072092     83.99%     83.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2113355      1.52%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13021697      9.34%     94.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7157828      5.14%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139381506                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.576618                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             678534                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004868                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500313227                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173213030                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135808449                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140060040                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       351857                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3310317                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1000                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          471                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       189204                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4073312                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1032210                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        95838                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148424080                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         9780                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14544254                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7214930                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20793                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         81230                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          471                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1097900                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1141051                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2238951                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136841017                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12573926                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2540487                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19730466                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19402211                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7156540                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.566108                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135809295                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135808449                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80444388                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        222029405                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.561836                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362314                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25615875                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2018809                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216656188                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.566840                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.371357                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    165078565     76.19%     76.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24277411     11.21%     87.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10602534      4.89%     92.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6014261      2.78%     95.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4361628      2.01%     97.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1710985      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1324620      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954508      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2331676      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216656188                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2331676                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           362749770                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300923924                       # The number of ROB writes
system.switch_cpus0.timesIdled                3014543                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               20993042                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.417225                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.417225                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.413697                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.413697                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616380292                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189148675                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138129723                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               241722542                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21779607                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17671201                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2004283                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8823385                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8247317                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2364095                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94619                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    188638873                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             121454796                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21779607                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10611412                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26741274                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6121323                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4052780                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11657811                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2002587                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    223524106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.667486                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.027705                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       196782832     88.04%     88.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1861420      0.83%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3392458      1.52%     90.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3132863      1.40%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1988801      0.89%     92.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1633934      0.73%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          935761      0.42%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          953527      0.43%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12842510      5.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    223524106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090102                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.502455                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       186726344                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5982695                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26678752                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        45357                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4090954                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3767222                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     149099748                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1293                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4090954                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       187203492                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1194206                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3698219                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26217438                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1119786                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     148975777                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        180006                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       485289                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    211293542                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    693974996                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    693974996                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173871288                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        37422254                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34241                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17121                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4148541                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14081167                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7274304                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        83282                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1614782                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         147978166                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34241                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        139692495                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       117951                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22394424                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     47186982                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    223524106                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.624955                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.298206                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    163278726     73.05%     73.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25499051     11.41%     84.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13728927      6.14%     90.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6955206      3.11%     93.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8274104      3.70%     97.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2686820      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2513395      1.12%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       443930      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       143947      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    223524106                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         421415     59.52%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        146953     20.76%     80.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       139649     19.72%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117465677     84.09%     84.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2003381      1.43%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17120      0.01%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12954964      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7251353      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     139692495                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.577904                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             708017                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005068                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    503735064                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    170407044                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    136671321                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     140400512                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       272561                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2746452                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          213                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        93862                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4090954                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         810515                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       114354                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    148012407                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        75259                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14081167                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7274304                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17121                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         99564                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          213                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1067783                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1118615                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2186398                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    137682651                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12500261                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2009844                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19751457                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19434738                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7251196                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.569590                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             136671360                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            136671321                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         78892769                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        219755161                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.565406                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.359003                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101261924                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124683321                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23329446                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34240                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2029740                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    219433152                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.568206                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.367892                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    166923477     76.07%     76.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24174955     11.02%     87.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12537569      5.71%     92.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4026056      1.83%     94.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5537292      2.52%     97.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1855501      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1074315      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       949399      0.43%     98.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2354588      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    219433152                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101261924                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124683321                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18515157                       # Number of memory references committed
system.switch_cpus1.commit.loads             11334715                       # Number of loads committed
system.switch_cpus1.commit.membars              17120                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17996709                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112330156                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2571637                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2354588                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           365091331                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          300116521                       # The number of ROB writes
system.switch_cpus1.timesIdled                2922511                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               18198436                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101261924                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124683321                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101261924                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.387102                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.387102                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.418918                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.418918                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       619268220                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191273637                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      137580051                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34240                       # number of misc regfile writes
system.l2.replacements                          33050                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           653146                       # Total number of references to valid blocks.
system.l2.sampled_refs                          41242                       # Sample count of references to valid blocks.
system.l2.avg_refs                          15.836914                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            63.741862                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      2.489423                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3170.385952                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      3.499846                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2173.837833                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1592.305709                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1185.739375                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007781                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000304                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.387010                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000427                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.265361                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.194373                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.144744                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        49935                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        29610                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   79545                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            23472                       # number of Writeback hits
system.l2.Writeback_hits::total                 23472                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        49935                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        29610                       # number of demand (read+write) hits
system.l2.demand_hits::total                    79545                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        49935                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        29610                       # number of overall hits
system.l2.overall_hits::total                   79545                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        23358                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         9660                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 33045                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        23358                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         9660                       # number of demand (read+write) misses
system.l2.demand_misses::total                  33045                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        23358                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         9660                       # number of overall misses
system.l2.overall_misses::total                 33045                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1966450                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3823378449                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2086051                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1612313429                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5439744379                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1966450                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3823378449                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2086051                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1612313429                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5439744379                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1966450                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3823378449                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2086051                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1612313429                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5439744379                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        73293                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39270                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              112590                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        23472                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             23472                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        73293                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39270                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               112590                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        73293                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39270                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              112590                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.318693                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.245989                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.293499                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.318693                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.245989                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.293499                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.318693                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.245989                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.293499                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 151265.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 163686.036861                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 149003.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 166906.152070                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164616.262037                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 151265.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 163686.036861                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 149003.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 166906.152070                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164616.262037                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 151265.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 163686.036861                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 149003.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 166906.152070                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164616.262037                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9114                       # number of writebacks
system.l2.writebacks::total                      9114                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        23358                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         9660                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            33045                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        23358                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         9660                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             33045                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        23358                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         9660                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            33045                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1209244                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2462388906                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1270236                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1049566475                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3514434861                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1209244                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2462388906                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1270236                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1049566475                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3514434861                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1209244                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2462388906                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1270236                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1049566475                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3514434861                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.318693                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.245989                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.293499                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.318693                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.245989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.293499                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.318693                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.245989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.293499                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 93018.769231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 105419.509633                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 90731.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 108650.773810                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106352.999274                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 93018.769231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 105419.509633                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 90731.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 108650.773810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106352.999274                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 93018.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 105419.509633                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 90731.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 108650.773810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106352.999274                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996652                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011628564                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060343.307536                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996652                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11620940                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11620940                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11620940                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11620940                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11620940                       # number of overall hits
system.cpu0.icache.overall_hits::total       11620940                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2486617                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2486617                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2486617                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2486617                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2486617                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2486617                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11620955                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11620955                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11620955                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11620955                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11620955                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11620955                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 165774.466667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 165774.466667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 165774.466667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 165774.466667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 165774.466667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 165774.466667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2074350                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2074350                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2074350                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2074350                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2074350                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2074350                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 159565.384615                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 159565.384615                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 159565.384615                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 159565.384615                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 159565.384615                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 159565.384615                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73293                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179480717                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73549                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2440.287659                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.005901                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.994099                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902367                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097633                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9415613                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9415613                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20511                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20511                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16408271                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16408271                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16408271                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16408271                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       179979                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       179979                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       179979                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        179979                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       179979                       # number of overall misses
system.cpu0.dcache.overall_misses::total       179979                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  20037364110                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  20037364110                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  20037364110                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  20037364110                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  20037364110                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  20037364110                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9595592                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9595592                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20511                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20511                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16588250                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16588250                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16588250                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16588250                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018756                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018756                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010850                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010850                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010850                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010850                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 111331.678196                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 111331.678196                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 111331.678196                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 111331.678196                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 111331.678196                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 111331.678196                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14046                       # number of writebacks
system.cpu0.dcache.writebacks::total            14046                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       106686                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       106686                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       106686                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       106686                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       106686                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       106686                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73293                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73293                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73293                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73293                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73293                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73293                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7294485864                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7294485864                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7294485864                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7294485864                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7294485864                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7294485864                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007638                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007638                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004418                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004418                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004418                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004418                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 99525.000532                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 99525.000532                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 99525.000532                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 99525.000532                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 99525.000532                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 99525.000532                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996979                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009556645                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2180467.915767                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996979                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11657795                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11657795                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11657795                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11657795                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11657795                       # number of overall hits
system.cpu1.icache.overall_hits::total       11657795                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2577256                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2577256                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2577256                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2577256                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2577256                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2577256                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11657811                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11657811                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11657811                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11657811                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11657811                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11657811                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 161078.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 161078.500000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 161078.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 161078.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 161078.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 161078.500000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2202451                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2202451                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2202451                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2202451                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2202451                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2202451                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 157317.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 157317.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 157317.928571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 157317.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 157317.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 157317.928571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39270                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               167978124                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39526                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4249.813389                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.218590                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.781410                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907104                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092896                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9393444                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9393444                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7147911                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7147911                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17121                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17121                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17120                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17120                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16541355                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16541355                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16541355                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16541355                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       118321                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       118321                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       118321                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        118321                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       118321                       # number of overall misses
system.cpu1.dcache.overall_misses::total       118321                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13136106352                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13136106352                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13136106352                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13136106352                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13136106352                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13136106352                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9511765                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9511765                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7147911                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7147911                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17120                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17120                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16659676                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16659676                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16659676                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16659676                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012439                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012439                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007102                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007102                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007102                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007102                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 111020.920648                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 111020.920648                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 111020.920648                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 111020.920648                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 111020.920648                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 111020.920648                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9426                       # number of writebacks
system.cpu1.dcache.writebacks::total             9426                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79051                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79051                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        79051                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        79051                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        79051                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        79051                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39270                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39270                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39270                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39270                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39270                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39270                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3624476229                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3624476229                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3624476229                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3624476229                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3624476229                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3624476229                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004129                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004129                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002357                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002357                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002357                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002357                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92296.313445                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92296.313445                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 92296.313445                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92296.313445                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 92296.313445                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92296.313445                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
