#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Nov 20 10:40:34 2023
# Process ID: 215981
# Current directory: /home1/shivang/github/TC-readout/ZynqPL-FW/build/tc-firmware.runs/impl_1
# Command line: vivado -log TC_ZYNQ_BD_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source TC_ZYNQ_BD_wrapper.tcl -notrace
# Log file: /home1/shivang/github/TC-readout/ZynqPL-FW/build/tc-firmware.runs/impl_1/TC_ZYNQ_BD_wrapper.vdi
# Journal file: /home1/shivang/github/TC-readout/ZynqPL-FW/build/tc-firmware.runs/impl_1/vivado.jou
# Running On: idlab2, OS: Linux, CPU Frequency: 1400.000 MHz, CPU Physical cores: 8, Host memory: 67597 MB
#-----------------------------------------------------------
source TC_ZYNQ_BD_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1701.910 ; gain = 87.992 ; free physical = 7149 ; free virtual = 17139
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home1/shivang/github/TC-readout/ZynqPL-FW/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1892.656 ; gain = 153.059 ; free physical = 7020 ; free virtual = 17048
Command: link_design -top TC_ZYNQ_BD_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2186.254 ; gain = 0.000 ; free physical = 6635 ; free virtual = 16664
INFO: [Netlist 29-17] Analyzing 1522 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-1115] Found multi-term driver net: TC_ZYNQ_BD_i/util_ds_buf_1/U0/<const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: TC_ZYNQ_BD_i/util_ds_buf_0/U0/<const0>.
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/ip_repo/AXI_TRIG_AFIFO/AXI_TRIG_AFIFO.xdc] for cell 'TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO_inst/U0'
Finished Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/ip_repo/AXI_TRIG_AFIFO/AXI_TRIG_AFIFO.xdc] for cell 'TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO_inst/U0'
Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/ip_repo/axi_wdo_addr_fifo/axi_wdo_addr_fifo.xdc] for cell 'TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/U0'
Finished Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/ip_repo/axi_wdo_addr_fifo/axi_wdo_addr_fifo.xdc] for cell 'TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/U0'
Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/ip_repo/axi_wdo_addr_fifo/axi_wdo_addr_fifo.xdc] for cell 'TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/U0'
Finished Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/ip_repo/axi_wdo_addr_fifo/axi_wdo_addr_fifo.xdc] for cell 'TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/U0'
Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/ip_repo/axi_time_fifo_64W_32D/axi_time_fifo_64W_32D.xdc] for cell 'TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/U0'
Finished Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/ip_repo/axi_time_fifo_64W_32D/axi_time_fifo_64W_32D.xdc] for cell 'TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/U0'
Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/ip_repo/axi_cmd_fifo_11W_5D/axi_cmd_fifo_11W_5D.xdc] for cell 'TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_CMD_AFIFO/U0'
Finished Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/ip_repo/axi_cmd_fifo_11W_5D/axi_cmd_fifo_11W_5D.xdc] for cell 'TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_CMD_AFIFO/U0'
Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/ip_repo/dig_sto_fifo_9W_16D/dig_sto_fifo_9W_16D.xdc] for cell 'TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/U0'
Finished Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/ip_repo/dig_sto_fifo_9W_16D/dig_sto_fifo_9W_16D.xdc] for cell 'TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/U0'
Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/hw/bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_processing_system7_0_0/TC_ZYNQ_BD_processing_system7_0_0.xdc] for cell 'TC_ZYNQ_BD_i/processing_system7_0/inst'
Finished Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/hw/bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_processing_system7_0_0/TC_ZYNQ_BD_processing_system7_0_0.xdc] for cell 'TC_ZYNQ_BD_i/processing_system7_0/inst'
Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/hw/bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_proc_sys_reset_0_0/TC_ZYNQ_BD_proc_sys_reset_0_0_board.xdc] for cell 'TC_ZYNQ_BD_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/hw/bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_proc_sys_reset_0_0/TC_ZYNQ_BD_proc_sys_reset_0_0_board.xdc] for cell 'TC_ZYNQ_BD_i/proc_sys_reset_0/U0'
Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/hw/bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_proc_sys_reset_0_0/TC_ZYNQ_BD_proc_sys_reset_0_0.xdc] for cell 'TC_ZYNQ_BD_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/hw/bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_proc_sys_reset_0_0/TC_ZYNQ_BD_proc_sys_reset_0_0.xdc] for cell 'TC_ZYNQ_BD_i/proc_sys_reset_0/U0'
Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/hw/bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_util_ds_buf_0_0/TC_ZYNQ_BD_util_ds_buf_0_0_board.xdc] for cell 'TC_ZYNQ_BD_i/util_ds_buf_0/U0'
Finished Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/hw/bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_util_ds_buf_0_0/TC_ZYNQ_BD_util_ds_buf_0_0_board.xdc] for cell 'TC_ZYNQ_BD_i/util_ds_buf_0/U0'
Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/hw/bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_util_ds_buf_1_0/TC_ZYNQ_BD_util_ds_buf_1_0_board.xdc] for cell 'TC_ZYNQ_BD_i/util_ds_buf_1/U0'
Finished Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/hw/bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_util_ds_buf_1_0/TC_ZYNQ_BD_util_ds_buf_1_0_board.xdc] for cell 'TC_ZYNQ_BD_i/util_ds_buf_1/U0'
Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/hw/bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_axi_dma_0_0/TC_ZYNQ_BD_axi_dma_0_0.xdc] for cell 'TC_ZYNQ_BD_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home1/shivang/github/TC-readout/ZynqPL-FW/hw/bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_axi_dma_0_0/TC_ZYNQ_BD_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home1/shivang/github/TC-readout/ZynqPL-FW/hw/bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_axi_dma_0_0/TC_ZYNQ_BD_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home1/shivang/github/TC-readout/ZynqPL-FW/hw/bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_axi_dma_0_0/TC_ZYNQ_BD_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/hw/bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_axi_dma_0_0/TC_ZYNQ_BD_axi_dma_0_0.xdc] for cell 'TC_ZYNQ_BD_i/axi_dma_0/U0'
Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/hw/bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'TC_ZYNQ_BD_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/hw/bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'TC_ZYNQ_BD_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/hw/bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'TC_ZYNQ_BD_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/hw/bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'TC_ZYNQ_BD_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/hw/Constraints/board.xdc]
Finished Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/hw/Constraints/board.xdc]
Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/ip_repo/AXI_TRIG_AFIFO/AXI_TRIG_AFIFO_clocks.xdc] for cell 'TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO_inst/U0'
Finished Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/ip_repo/AXI_TRIG_AFIFO/AXI_TRIG_AFIFO_clocks.xdc] for cell 'TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO_inst/U0'
Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/ip_repo/axi_wdo_addr_fifo/axi_wdo_addr_fifo_clocks.xdc] for cell 'TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/U0'
Finished Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/ip_repo/axi_wdo_addr_fifo/axi_wdo_addr_fifo_clocks.xdc] for cell 'TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/U0'
Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/ip_repo/axi_wdo_addr_fifo/axi_wdo_addr_fifo_clocks.xdc] for cell 'TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/U0'
Finished Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/ip_repo/axi_wdo_addr_fifo/axi_wdo_addr_fifo_clocks.xdc] for cell 'TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/U0'
Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/ip_repo/axi_time_fifo_64W_32D/axi_time_fifo_64W_32D_clocks.xdc] for cell 'TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/U0'
Finished Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/ip_repo/axi_time_fifo_64W_32D/axi_time_fifo_64W_32D_clocks.xdc] for cell 'TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/U0'
Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/ip_repo/axi_cmd_fifo_11W_5D/axi_cmd_fifo_11W_5D_clocks.xdc] for cell 'TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_CMD_AFIFO/U0'
Finished Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/ip_repo/axi_cmd_fifo_11W_5D/axi_cmd_fifo_11W_5D_clocks.xdc] for cell 'TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_CMD_AFIFO/U0'
Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/ip_repo/dig_sto_fifo_9W_16D/dig_sto_fifo_9W_16D_clocks.xdc] for cell 'TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/U0'
Finished Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/ip_repo/dig_sto_fifo_9W_16D/dig_sto_fifo_9W_16D_clocks.xdc] for cell 'TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/U0'
Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/hw/bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_axi_dma_0_0/TC_ZYNQ_BD_axi_dma_0_0_clocks.xdc] for cell 'TC_ZYNQ_BD_i/axi_dma_0/U0'
Finished Parsing XDC File [/home1/shivang/github/TC-readout/ZynqPL-FW/hw/bd/TC_ZYNQ_BD/ip/TC_ZYNQ_BD_axi_dma_0_0/TC_ZYNQ_BD_axi_dma_0_0_clocks.xdc] for cell 'TC_ZYNQ_BD_i/axi_dma_0/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_CMD_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_CMD_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/opt/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 16 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2995.480 ; gain = 0.000 ; free physical = 6171 ; free virtual = 16201
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 114 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 44 instances
  OBUFDS => OBUFDS: 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 68 instances

11 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:09 . Memory (MB): peak = 2995.480 ; gain = 1102.824 ; free physical = 6172 ; free virtual = 16201
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2995.480 ; gain = 0.000 ; free physical = 6158 ; free virtual = 16189

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 9e40587f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2995.480 ; gain = 0.000 ; free physical = 6153 ; free virtual = 16184

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3181.180 ; gain = 0.000 ; free physical = 5831 ; free virtual = 15914
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1449dd0a1

Time (s): cpu = 00:03:11 ; elapsed = 00:03:17 . Memory (MB): peak = 3181.180 ; gain = 23.781 ; free physical = 5831 ; free virtual = 15914

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/CMD_s1[10]_i_1 into driver instance TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/NbrOfPackets_intl[7]_i_3, which resulted in an inversion of 11 pins
INFO: [Opt 31-138] Pushed 4 inverter(s) to 11 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1ca5c4c45

Time (s): cpu = 00:03:14 ; elapsed = 00:03:19 . Memory (MB): peak = 3181.180 ; gain = 23.781 ; free physical = 5837 ; free virtual = 15919
INFO: [Opt 31-389] Phase Retarget created 5 cells and removed 86 cells
INFO: [Opt 31-1021] In phase Retarget, 92 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1b72c29c4

Time (s): cpu = 00:03:14 ; elapsed = 00:03:19 . Memory (MB): peak = 3181.180 ; gain = 23.781 ; free physical = 5837 ; free virtual = 15920
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 76 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 18a8b9875

Time (s): cpu = 00:03:16 ; elapsed = 00:03:20 . Memory (MB): peak = 3181.180 ; gain = 23.781 ; free physical = 5839 ; free virtual = 15921
INFO: [Opt 31-389] Phase Sweep created 11 cells and removed 60 cells
INFO: [Opt 31-1021] In phase Sweep, 1549 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 18a8b9875

Time (s): cpu = 00:03:16 ; elapsed = 00:03:21 . Memory (MB): peak = 3181.180 ; gain = 23.781 ; free physical = 5838 ; free virtual = 15921
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 18a8b9875

Time (s): cpu = 00:03:16 ; elapsed = 00:03:21 . Memory (MB): peak = 3181.180 ; gain = 23.781 ; free physical = 5838 ; free virtual = 15921
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 20168f876

Time (s): cpu = 00:03:17 ; elapsed = 00:03:21 . Memory (MB): peak = 3181.180 ; gain = 23.781 ; free physical = 5838 ; free virtual = 15921
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 93 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               5  |              86  |                                             92  |
|  Constant propagation         |               0  |              16  |                                             76  |
|  Sweep                        |              11  |              60  |                                           1549  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             93  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3181.180 ; gain = 0.000 ; free physical = 5838 ; free virtual = 15921
Ending Logic Optimization Task | Checksum: 1c57b6d06

Time (s): cpu = 00:03:17 ; elapsed = 00:03:22 . Memory (MB): peak = 3181.180 ; gain = 23.781 ; free physical = 5838 ; free virtual = 15921

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 9 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 18
Ending PowerOpt Patch Enables Task | Checksum: 220eeaca9

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3550.188 ; gain = 0.000 ; free physical = 5806 ; free virtual = 15895
Ending Power Optimization Task | Checksum: 220eeaca9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 3550.188 ; gain = 369.008 ; free physical = 5829 ; free virtual = 15918

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 220eeaca9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3550.188 ; gain = 0.000 ; free physical = 5829 ; free virtual = 15918

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3550.188 ; gain = 0.000 ; free physical = 5829 ; free virtual = 15918
Ending Netlist Obfuscation Task | Checksum: 21894f51f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3550.188 ; gain = 0.000 ; free physical = 5829 ; free virtual = 15918
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:44 ; elapsed = 00:03:39 . Memory (MB): peak = 3550.188 ; gain = 554.707 ; free physical = 5829 ; free virtual = 15918
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3550.188 ; gain = 0.000 ; free physical = 5830 ; free virtual = 15923
INFO: [Common 17-1381] The checkpoint '/home1/shivang/github/TC-readout/ZynqPL-FW/build/tc-firmware.runs/impl_1/TC_ZYNQ_BD_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3550.188 ; gain = 0.000 ; free physical = 5810 ; free virtual = 15905
INFO: [runtcl-4] Executing : report_drc -file TC_ZYNQ_BD_wrapper_drc_opted.rpt -pb TC_ZYNQ_BD_wrapper_drc_opted.pb -rpx TC_ZYNQ_BD_wrapper_drc_opted.rpx
Command: report_drc -file TC_ZYNQ_BD_wrapper_drc_opted.rpt -pb TC_ZYNQ_BD_wrapper_drc_opted.pb -rpx TC_ZYNQ_BD_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home1/shivang/github/TC-readout/ZynqPL-FW/build/tc-firmware.runs/impl_1/TC_ZYNQ_BD_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 31 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5825 ; free virtual = 15922
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 158478751

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5825 ; free virtual = 15922
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5825 ; free virtual = 15922

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d3bb7a52

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5804 ; free virtual = 15906

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 154cdac9f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5761 ; free virtual = 15864

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 154cdac9f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5761 ; free virtual = 15864
Phase 1 Placer Initialization | Checksum: 154cdac9f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5761 ; free virtual = 15864

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: a97d199e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5750 ; free virtual = 15854

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1872102b0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5743 ; free virtual = 15847

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1872102b0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5743 ; free virtual = 15846

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 14599c88e

Time (s): cpu = 00:01:14 ; elapsed = 00:00:37 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5696 ; free virtual = 15800

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 14 LUTNM shape to break, 722 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 10, two critical 4, total 14, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 298 nets or LUTs. Breaked 14 LUTs, combined 284 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5692 ; free virtual = 15799

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           14  |            284  |                   298  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           14  |            284  |                   298  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 26c904e57

Time (s): cpu = 00:01:20 ; elapsed = 00:00:41 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5706 ; free virtual = 15813
Phase 2.4 Global Placement Core | Checksum: 1d7da593c

Time (s): cpu = 00:01:32 ; elapsed = 00:00:45 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5695 ; free virtual = 15803
Phase 2 Global Placement | Checksum: 1d7da593c

Time (s): cpu = 00:01:32 ; elapsed = 00:00:45 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5695 ; free virtual = 15803

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1dc3160ef

Time (s): cpu = 00:01:36 ; elapsed = 00:00:46 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5708 ; free virtual = 15816

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18fb1f98a

Time (s): cpu = 00:01:43 ; elapsed = 00:00:49 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5726 ; free virtual = 15834

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 24296fd13

Time (s): cpu = 00:01:44 ; elapsed = 00:00:50 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5744 ; free virtual = 15851

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18af04687

Time (s): cpu = 00:01:44 ; elapsed = 00:00:50 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5744 ; free virtual = 15851

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 21acf9785

Time (s): cpu = 00:01:57 ; elapsed = 00:00:55 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5746 ; free virtual = 15854

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1752d34d6

Time (s): cpu = 00:02:11 ; elapsed = 00:01:08 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5702 ; free virtual = 15810

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 17c99f128

Time (s): cpu = 00:02:12 ; elapsed = 00:01:10 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5697 ; free virtual = 15805

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2317b884d

Time (s): cpu = 00:02:12 ; elapsed = 00:01:10 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5697 ; free virtual = 15805

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 2cbf985fd

Time (s): cpu = 00:02:29 ; elapsed = 00:01:16 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5666 ; free virtual = 15774
Phase 3 Detail Placement | Checksum: 2cbf985fd

Time (s): cpu = 00:02:30 ; elapsed = 00:01:16 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5666 ; free virtual = 15774

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1bf7ea156

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.695 | TNS=-126.958 |
Phase 1 Physical Synthesis Initialization | Checksum: 190553bc7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5660 ; free virtual = 15768
INFO: [Place 46-33] Processed net TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/TCReg[129][12]_i_1_n_1, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 203da00fd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5660 ; free virtual = 15768
Phase 4.1.1.1 BUFG Insertion | Checksum: 1bf7ea156

Time (s): cpu = 00:02:54 ; elapsed = 00:01:26 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5660 ; free virtual = 15768

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.011. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 17263d7f0

Time (s): cpu = 00:04:14 ; elapsed = 00:02:36 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5654 ; free virtual = 15763

Time (s): cpu = 00:04:14 ; elapsed = 00:02:36 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5654 ; free virtual = 15763
Phase 4.1 Post Commit Optimization | Checksum: 17263d7f0

Time (s): cpu = 00:04:14 ; elapsed = 00:02:36 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5644 ; free virtual = 15752

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17263d7f0

Time (s): cpu = 00:04:15 ; elapsed = 00:02:37 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5626 ; free virtual = 15734

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                2x2|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 17263d7f0

Time (s): cpu = 00:04:15 ; elapsed = 00:02:37 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5610 ; free virtual = 15719
Phase 4.3 Placer Reporting | Checksum: 17263d7f0

Time (s): cpu = 00:04:15 ; elapsed = 00:02:37 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5609 ; free virtual = 15718

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5609 ; free virtual = 15718

Time (s): cpu = 00:04:15 ; elapsed = 00:02:37 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5609 ; free virtual = 15718
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14f2c5b75

Time (s): cpu = 00:04:15 ; elapsed = 00:02:37 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5607 ; free virtual = 15716
Ending Placer Task | Checksum: 7f84b499

Time (s): cpu = 00:04:15 ; elapsed = 00:02:38 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5621 ; free virtual = 15730
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:22 ; elapsed = 00:02:39 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5643 ; free virtual = 15752
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5566 ; free virtual = 15703
INFO: [Common 17-1381] The checkpoint '/home1/shivang/github/TC-readout/ZynqPL-FW/build/tc-firmware.runs/impl_1/TC_ZYNQ_BD_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5553 ; free virtual = 15669
INFO: [runtcl-4] Executing : report_io -file TC_ZYNQ_BD_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5568 ; free virtual = 15684
INFO: [runtcl-4] Executing : report_utilization -file TC_ZYNQ_BD_wrapper_utilization_placed.rpt -pb TC_ZYNQ_BD_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file TC_ZYNQ_BD_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5569 ; free virtual = 15686
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5579 ; free virtual = 15696
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5579 ; free virtual = 15696
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5557 ; free virtual = 15703
INFO: [Common 17-1381] The checkpoint '/home1/shivang/github/TC-readout/ZynqPL-FW/build/tc-firmware.runs/impl_1/TC_ZYNQ_BD_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5546 ; free virtual = 15672
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 4ea67142 ConstDB: 0 ShapeSum: 30de4357 RouteDB: 0
Post Restoration Checksum: NetGraph: ea2cfb0e NumContArr: 1eb2064d Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 108df015b

Time (s): cpu = 00:01:14 ; elapsed = 00:00:53 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5455 ; free virtual = 15581

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 108df015b

Time (s): cpu = 00:01:15 ; elapsed = 00:00:54 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5423 ; free virtual = 15550

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 108df015b

Time (s): cpu = 00:01:15 ; elapsed = 00:00:54 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5423 ; free virtual = 15549
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 22062f981

Time (s): cpu = 00:01:41 ; elapsed = 00:01:05 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5429 ; free virtual = 15556
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.085  | TNS=0.000  | WHS=-0.319 | THS=-449.148|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 231180296

Time (s): cpu = 00:02:01 ; elapsed = 00:01:10 . Memory (MB): peak = 3565.219 ; gain = 0.000 ; free physical = 5414 ; free virtual = 15541
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.085  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 2223e6277

Time (s): cpu = 00:02:01 ; elapsed = 00:01:10 . Memory (MB): peak = 3574.070 ; gain = 8.852 ; free physical = 5411 ; free virtual = 15542

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00144973 %
  Global Horizontal Routing Utilization  = 0.00135227 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 17790
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 17781
  Number of Partially Routed Nets     = 9
  Number of Node Overlaps             = 5

Phase 2 Router Initialization | Checksum: 1d0c960ea

Time (s): cpu = 00:02:02 ; elapsed = 00:01:11 . Memory (MB): peak = 3574.070 ; gain = 8.852 ; free physical = 5427 ; free virtual = 15558

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1d0c960ea

Time (s): cpu = 00:02:02 ; elapsed = 00:01:11 . Memory (MB): peak = 3574.070 ; gain = 8.852 ; free physical = 5427 ; free virtual = 15558
Phase 3 Initial Routing | Checksum: 16f6b4ef7

Time (s): cpu = 00:02:17 ; elapsed = 00:01:15 . Memory (MB): peak = 3580.094 ; gain = 14.875 ; free physical = 5420 ; free virtual = 15551

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3160
 Number of Nodes with overlaps = 841
 Number of Nodes with overlaps = 445
 Number of Nodes with overlaps = 245
 Number of Nodes with overlaps = 125
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.008  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2537d7c9e

Time (s): cpu = 00:04:42 ; elapsed = 00:02:45 . Memory (MB): peak = 3580.094 ; gain = 14.875 ; free physical = 5389 ; free virtual = 15521

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 232
 Number of Nodes with overlaps = 92
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.191  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1cdfcd1c7

Time (s): cpu = 00:05:13 ; elapsed = 00:03:05 . Memory (MB): peak = 3580.094 ; gain = 14.875 ; free physical = 5428 ; free virtual = 15559
Phase 4 Rip-up And Reroute | Checksum: 1cdfcd1c7

Time (s): cpu = 00:05:13 ; elapsed = 00:03:05 . Memory (MB): peak = 3580.094 ; gain = 14.875 ; free physical = 5428 ; free virtual = 15559

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 18ca4fdfd

Time (s): cpu = 00:05:19 ; elapsed = 00:03:07 . Memory (MB): peak = 3580.094 ; gain = 14.875 ; free physical = 5457 ; free virtual = 15589
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.205  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1841cd7ed

Time (s): cpu = 00:05:20 ; elapsed = 00:03:07 . Memory (MB): peak = 3580.094 ; gain = 14.875 ; free physical = 5456 ; free virtual = 15588

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1841cd7ed

Time (s): cpu = 00:05:20 ; elapsed = 00:03:07 . Memory (MB): peak = 3580.094 ; gain = 14.875 ; free physical = 5456 ; free virtual = 15588
Phase 5 Delay and Skew Optimization | Checksum: 1841cd7ed

Time (s): cpu = 00:05:20 ; elapsed = 00:03:07 . Memory (MB): peak = 3580.094 ; gain = 14.875 ; free physical = 5457 ; free virtual = 15588

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 149a0ffe6

Time (s): cpu = 00:05:27 ; elapsed = 00:03:10 . Memory (MB): peak = 3580.094 ; gain = 14.875 ; free physical = 5448 ; free virtual = 15580
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.205  | TNS=0.000  | WHS=0.035  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f92e8c53

Time (s): cpu = 00:05:27 ; elapsed = 00:03:10 . Memory (MB): peak = 3580.094 ; gain = 14.875 ; free physical = 5448 ; free virtual = 15580
Phase 6 Post Hold Fix | Checksum: 1f92e8c53

Time (s): cpu = 00:05:27 ; elapsed = 00:03:10 . Memory (MB): peak = 3580.094 ; gain = 14.875 ; free physical = 5448 ; free virtual = 15580

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.97391 %
  Global Horizontal Routing Utilization  = 5.54496 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b408a21a

Time (s): cpu = 00:05:28 ; elapsed = 00:03:11 . Memory (MB): peak = 3580.094 ; gain = 14.875 ; free physical = 5443 ; free virtual = 15574

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b408a21a

Time (s): cpu = 00:05:28 ; elapsed = 00:03:11 . Memory (MB): peak = 3580.094 ; gain = 14.875 ; free physical = 5439 ; free virtual = 15570

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 24fefcc4f

Time (s): cpu = 00:05:32 ; elapsed = 00:03:14 . Memory (MB): peak = 3596.102 ; gain = 30.883 ; free physical = 5442 ; free virtual = 15574

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.205  | TNS=0.000  | WHS=0.035  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 24fefcc4f

Time (s): cpu = 00:05:39 ; elapsed = 00:03:15 . Memory (MB): peak = 3596.102 ; gain = 30.883 ; free physical = 5437 ; free virtual = 15568
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:39 ; elapsed = 00:03:15 . Memory (MB): peak = 3596.102 ; gain = 30.883 ; free physical = 5474 ; free virtual = 15606

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:46 ; elapsed = 00:03:18 . Memory (MB): peak = 3596.102 ; gain = 30.883 ; free physical = 5474 ; free virtual = 15606
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3596.102 ; gain = 0.000 ; free physical = 5431 ; free virtual = 15593
INFO: [Common 17-1381] The checkpoint '/home1/shivang/github/TC-readout/ZynqPL-FW/build/tc-firmware.runs/impl_1/TC_ZYNQ_BD_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3604.105 ; gain = 8.004 ; free physical = 5425 ; free virtual = 15566
INFO: [runtcl-4] Executing : report_drc -file TC_ZYNQ_BD_wrapper_drc_routed.rpt -pb TC_ZYNQ_BD_wrapper_drc_routed.pb -rpx TC_ZYNQ_BD_wrapper_drc_routed.rpx
Command: report_drc -file TC_ZYNQ_BD_wrapper_drc_routed.rpt -pb TC_ZYNQ_BD_wrapper_drc_routed.pb -rpx TC_ZYNQ_BD_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home1/shivang/github/TC-readout/ZynqPL-FW/build/tc-firmware.runs/impl_1/TC_ZYNQ_BD_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3644.828 ; gain = 40.723 ; free physical = 5426 ; free virtual = 15567
INFO: [runtcl-4] Executing : report_methodology -file TC_ZYNQ_BD_wrapper_methodology_drc_routed.rpt -pb TC_ZYNQ_BD_wrapper_methodology_drc_routed.pb -rpx TC_ZYNQ_BD_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file TC_ZYNQ_BD_wrapper_methodology_drc_routed.rpt -pb TC_ZYNQ_BD_wrapper_methodology_drc_routed.pb -rpx TC_ZYNQ_BD_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home1/shivang/github/TC-readout/ZynqPL-FW/build/tc-firmware.runs/impl_1/TC_ZYNQ_BD_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:36 ; elapsed = 00:00:11 . Memory (MB): peak = 3644.828 ; gain = 0.000 ; free physical = 5458 ; free virtual = 15599
INFO: [runtcl-4] Executing : report_power -file TC_ZYNQ_BD_wrapper_power_routed.rpt -pb TC_ZYNQ_BD_wrapper_power_summary_routed.pb -rpx TC_ZYNQ_BD_wrapper_power_routed.rpx
Command: report_power -file TC_ZYNQ_BD_wrapper_power_routed.rpt -pb TC_ZYNQ_BD_wrapper_power_summary_routed.pb -rpx TC_ZYNQ_BD_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
123 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 3692.867 ; gain = 48.039 ; free physical = 5390 ; free virtual = 15541
INFO: [runtcl-4] Executing : report_route_status -file TC_ZYNQ_BD_wrapper_route_status.rpt -pb TC_ZYNQ_BD_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file TC_ZYNQ_BD_wrapper_timing_summary_routed.rpt -pb TC_ZYNQ_BD_wrapper_timing_summary_routed.pb -rpx TC_ZYNQ_BD_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file TC_ZYNQ_BD_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file TC_ZYNQ_BD_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file TC_ZYNQ_BD_wrapper_bus_skew_routed.rpt -pb TC_ZYNQ_BD_wrapper_bus_skew_routed.pb -rpx TC_ZYNQ_BD_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block TC_ZYNQ_BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the TC_ZYNQ_BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <TC_ZYNQ_BD_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <TC_ZYNQ_BD_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force TC_ZYNQ_BD_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell TC_ZYNQ_BD_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin TC_ZYNQ_BD_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell TC_ZYNQ_BD_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin TC_ZYNQ_BD_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A5*A1)+(A5*(~A1)*(~A2))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A5*A1)+(A5*(~A1)*(~A2))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RBOR-1] RAMB output registers: RAMB TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram output DOA (5) DOB (4) is connected to asynchronous registers, if you use synchronous controls you will get better results both in area and delay (RAMB has synchronous registers built in).
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (TC_ZYNQ_BD_i/TARGETC_Top_0/U0/FIFOMANAGER/FIFO_ReadEn_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENBWREN (net: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[0]) which is driven by a register (TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/WriteEn_mult_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[0] (net: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[0]) which is driven by a register (TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/WriteEn_mult_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[1] (net: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[0]) which is driven by a register (TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/WriteEn_mult_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[2] (net: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[0]) which is driven by a register (TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/WriteEn_mult_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3] (net: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[0]) which is driven by a register (TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/WriteEn_mult_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[4] (net: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[0]) which is driven by a register (TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/WriteEn_mult_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[5] (net: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[0]) which is driven by a register (TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/WriteEn_mult_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[6] (net: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[0]) which is driven by a register (TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/WriteEn_mult_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[7] (net: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[0]) which is driven by a register (TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/WriteEn_mult_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_CMD_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_CMD_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_CMD_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (TC_ZYNQ_BD_i/TARGETC_Top_0/U0/FIFOMANAGER/FIFO_ReadEn_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_CMD_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_CMD_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_CMD_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]) which is driven by a register (TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/WriteEn_mult_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_CMD_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_CMD_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0] (net: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_CMD_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]) which is driven by a register (TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/WriteEn_mult_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_CMD_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_CMD_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1] (net: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_CMD_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]) which is driven by a register (TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/WriteEn_mult_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_CMD_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_CMD_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2] (net: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_CMD_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]) which is driven by a register (TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/WriteEn_mult_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_CMD_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_CMD_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3] (net: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_CMD_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]) which is driven by a register (TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/WriteEn_mult_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (TC_ZYNQ_BD_i/TARGETC_Top_0/U0/FIFOMANAGER/FIFO_ReadEn_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]) which is driven by a register (TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/WriteEn_mult_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0] (net: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]) which is driven by a register (TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/WriteEn_mult_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1] (net: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]) which is driven by a register (TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/WriteEn_mult_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2] (net: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]) which is driven by a register (TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/WriteEn_mult_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3] (net: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]) which is driven by a register (TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/WriteEn_mult_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (TC_ZYNQ_BD_i/TARGETC_Top_0/U0/FIFOMANAGER/FIFO_ReadEn_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]) which is driven by a register (TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/WriteEn_mult_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0] (net: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]) which is driven by a register (TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/WriteEn_mult_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1] (net: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]) which is driven by a register (TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/WriteEn_mult_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2] (net: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]) which is driven by a register (TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/WriteEn_mult_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3] (net: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]) which is driven by a register (TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/WriteEn_mult_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]) which is driven by a register (TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RDAD_WL_SS/RDAD_ReadEn_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN (net: TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]) which is driven by a register (TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/WriteEn_mult_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 249 net(s) have no routable loads. The problem bus(es) and/or net(s) are TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Empty, TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/CtrlBus_OxMS[RDAD], TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/CtrlBus_OxMS[SSAck], TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/CtrlBus_OxMS[TC_BUS][12], TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/CtrlBus_OxMS[TC_BUS][13], TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/CtrlBus_OxMS[TC_BUS][14], TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_Control_inst/CtrlBus_OxMS[TC_BUS][15], TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/PrevAddr_s[7:0], TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/PrevValid_s, dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_ClockMgmt_inst/TimeCnt_inst/Timestamp[graycnt][58:0], TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/nextAddressCnt_inst/address_is_zero_out, TC_ZYNQ_BD_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, TC_ZYNQ_BD_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i... and (the first 15 of 174 listed).
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/CPU_CONTROLLER_inst/DIG_STO_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_CMD_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Trig_AFIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_WdoAddr_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/RDAD_STO_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (TC_ZYNQ_BD_i/TARGETC_Top_0/U0/TC_RoundBuffer/WDOSTORE/AXI_Time_AFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 38 Warnings, 6 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./TC_ZYNQ_BD_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:12 ; elapsed = 00:00:39 . Memory (MB): peak = 3971.500 ; gain = 278.633 ; free physical = 5312 ; free virtual = 15474
INFO: [Common 17-206] Exiting Vivado at Mon Nov 20 10:53:54 2023...
