
<!DOCTYPE html
  PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<HTML>
   <HEAD>
      <meta http-equiv="Content-Type" content="text/html; charset=utf-8">
   
      <TITLE>ISO/TS 10303-1698:2009 Layered interconnect module design</TITLE>
      <link rel="schema.DC" href="http://www.dublincore.org/documents/2003/02/04/dces/">
      <META name="DC.Title" content="Product data representation and exchange: Application module: Layered interconnect module design">
      <META name="DC.Dates" content="2009-05-27 11:06:20">
      <META name="DC.Published" content="2009-07-01">
      <META name="DC.Contributor" content="Nettles, Darla">
      <META name="DC.Creator" content="Thurman, Thomas">
      <META name="DC.Description" content="The application module Layered interconnect module design">
      <META name="DC.Subject" content="module, interconnect, substrate, electrical, electronic, design, layout, features, layered product, connectivity, thermal, requirement, simulation">
      <META name="DC.Identifier" content="ISO TC184/SC4/WG12 N6434">
      <META name="DC.Replaces" content="ISO TC184/SC4/WG12 N5700">
      <META name="SC4.version" content="2">
      <META name="SC4.checklist.internal_review" content="ISO TC184/SC4/WG12 N6566">
      <META name="SC4.checklist.project_leader" content="ISO TC184/SC4/WG12 N6567">
      <META name="SC4.checklist.convener" content="ISO TC184/SC4/WG12 N6568">
      <META name="STEPMOD.module.rcs.date" content="Date: 2009-05-27 11:06:20">
      <META name="STEPMOD.module.rcs.revision" content="Revision: 1.246">
      <META name="PART1000.module.rcs.revision" content="$Revision: $">
      <META name="PART1000.module.rcs.date" content="$Date: $">
      <META name="STEPMOD.arm.rcs.revision" content="Revision: 1.162">
      <META name="STEPMOD.mim.rcs.revision" content="Revision: 1.96">
   </HEAD>
   <body>
      <TABLE cellspacing="0" border="0" width="100%">
         <TR>
            <TD><small></small></TD>
         </TR>
         <TR>
            <TD valign="MIDDLE"><B>
                  Application module:
                  Layered interconnect module design</B></TD>
            <TD valign="MIDDLE" align="RIGHT"><b>ISO/TS 10303-1698:2009(E) <br>
                  &copy; ISO
                  </b></TD>
         </TR>
      </TABLE>
      <TABLE border="1" cellspacing="1" width="100%">
         <TR>
            <TD valign="TOP">
               <p class="toc"><A HREF="./sys/cover.htm">Cover page</A><BR><A HREF="./sys/contents.htm">Table of contents</A><BR><A HREF="./sys/cover.htm#copyright">Copyright</A><BR><A HREF="./sys/foreword.htm">Foreword</A><BR><A HREF="./sys/introduction.htm">Introduction</A><BR><A HREF="./sys/1_scope.htm">1 Scope</A><BR><A HREF="./sys/2_refs.htm">2 Normative references</A><BR><A HREF="./sys/3_defs.htm">
                     3 Terms, definitions and abbreviations
                     </A></p>
            </TD>
            <TD valign="TOP">
               <p class="toc"><A HREF="./sys/4_info_reqs.htm">4 Information requirements</A><BR><small>          
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#interfaces">4.1 Required AM ARMs</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#constants">4.2 ARM constant definitions</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#types">4.3 ARM type definitions</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#entities">4.4 ARM entity definitions</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#subtype_constraints">4.5 ARM subtype constraint definitions</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#functions">4.6 ARM function definitions</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/4_info_reqs.htm#rules">4.7 ARM rule definition</A><BR></small><A HREF="./sys/5_main.htm">5 Module interpreted model</A><BR><small>
                     &nbsp; &nbsp;<A HREF="./sys/5_mapping.htm#mapping">5.1 Mapping specification</A><BR>
                     &nbsp; &nbsp;<A HREF="./sys/5_mim.htm#mim_express">5.2 MIM EXPRESS short listing</A><BR>
                     &nbsp; &nbsp; &nbsp;<A HREF="./sys/5_mim.htm#types">5.2.1 MIM type definitions</A><BR>
                     &nbsp; &nbsp; &nbsp;<A HREF="./sys/5_mim.htm#entities">5.2.2 MIM entity definitions</A><BR>
                     &nbsp; &nbsp; &nbsp;<A HREF="./sys/5_mim.htm#subtype_constraints">5.2.3 MIM subtype constraint definitions</A><BR></small></p>
            </TD>
            <TD valign="TOP">
               <p class="toc"><A HREF="./sys/a_short_names.htm">A MIM short names</A><BR><A HREF="./sys/b_obj_reg.htm">B Information object
                     registration</A><BR><A HREF="./sys/c_arm_expg.htm">
                     C ARM EXPRESS-G
                     </A>
                  &nbsp;&nbsp;<a href="./armexpg1.htm"><img align="middle" border="0" alt="EXPRESS-G" src="./../../../images/expg.gif"></a><br><A HREF="./sys/d_mim_expg.htm">
                     D MIM EXPRESS-G
                     </A>
                  &nbsp;&nbsp;<a href="./mimexpg1.htm"><img align="middle" border="0" alt="EXPRESS-G" src="./../../../images/expg.gif"></a><BR><A HREF="./sys/e_exp.htm">E Computer interpretable listings</A><BR><A HREF="./sys/biblio.htm#bibliography">Bibliography</A><BR><A HREF="./sys/modindex.htm">Index</A><BR></p>
            </TD>
         </TR>
      </TABLE><a href="./sys/5_mapping.htm#mapping"><img align="middle" border="0" alt="Mapping table" src="../../../images/mapping.gif"></a><a href="././sys/c_arm_expg.htm"><img align="middle" border="0" alt="Index of EXPRESS-G pages" src="../../../images/home.gif"></a><a href="./armexpg1.htm"><img align="middle" border="0" alt="First page" src="../../../images/start.gif"></a><a href="./armexpg5.htm"><img align="middle" border="0" alt="Previous page" src="../../../images/prev.gif"></a><a href="./armexpg7.htm"><img align="middle" border="0" alt="Next page" src="../../../images/next.gif"></a><a href="./armexpg16.htm"><img align="middle" border="0" alt="Last page" src="../../../images/end.gif"></a><div align="center"><IMG src="armexpg6.gif" border="0" usemap="#map" alt="Figure C.6 &#8212; ARM entity level EXPRESS-G diagram 5 of 15"><MAP ID="map" name="map">
               <AREA shape="rect" coords="469,55,634,76" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.limd_sf_shape_select" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.limd_sf_shape_select">
               <AREA shape="rect" coords="469,77,711,98" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.limd_stratum_shape_model_select" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.limd_stratum_shape_model_select">
               <AREA shape="poly" coords="420,507,432,525,549,525,561,507,549,489,432,489,420,507" href="./armexpg13.htm" alt="./armexpg13.htm">
               <AREA shape="poly" coords="476,786,483,797,780,797,787,786,780,776,483,776,476,786" href="./armexpg5.htm" alt="./armexpg5.htm">
               <AREA shape="poly" coords="434,554,446,572,535,572,547,554,535,536,446,536,434,554" href="./armexpg3.htm" alt="./armexpg3.htm">
               <AREA shape="poly" coords="367,221,374,232,591,232,598,221,591,211,374,211,367,221" href="./armexpg3.htm" alt="./armexpg3.htm">
               <AREA shape="poly" coords="46,617,53,628,96,628,103,617,96,607,53,607,46,617" href="./armexpg5.htm" alt="./armexpg5.htm">
               <AREA shape="poly" coords="175,390,182,401,231,401,238,390,231,380,182,380,175,390" href="./armexpg12.htm" alt="./armexpg12.htm">
               <AREA shape="rect" coords="21,49,229,91" href="../shape_property_assignment/sys/4_info_reqs.htm#shape_property_assignment_arm.shape_element" alt="../shape_property_assignment/sys/4_info_reqs.htm#shape_property_assignment_arm.shape_element">
               <AREA shape="rect" coords="124,582,542,624" href="../layered_interconnect_module_with_printed_component_design/sys/4_info_reqs.htm#layered_interconnect_module_with_printed_component_design_arm.single_stratum_printed_component" alt="../layered_interconnect_module_with_printed_component_design/sys/4_info_reqs.htm#layered_interconnect_module_with_printed_component_design_arm.single_stratum_printed_component">
               <AREA shape="rect" coords="271,642,622,669" href="../layered_interconnect_simple_template/sys/4_info_reqs.htm#layered_interconnect_simple_template_arm.part_text_template" alt="../layered_interconnect_simple_template/sys/4_info_reqs.htm#layered_interconnect_simple_template_arm.part_text_template">
               <AREA shape="rect" coords="124,10,489,37" href="../shape_property_assignment/sys/4_info_reqs.htm#shape_property_assignment_arm.geometric_item_specific_usage" alt="../shape_property_assignment/sys/4_info_reqs.htm#shape_property_assignment_arm.geometric_item_specific_usage">
               <AREA shape="rect" coords="357,355,597,412" href="../layered_interconnect_module_with_printed_component_design/sys/4_info_reqs.htm#layered_interconnect_module_with_printed_component_design_arm.single_stratum_printed_component" alt="../layered_interconnect_module_with_printed_component_design/sys/4_info_reqs.htm#layered_interconnect_module_with_printed_component_design_arm.single_stratum_printed_component">
               <AREA shape="rect" coords="60,154,151,262" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.stratum_feature" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.stratum_feature">
               <AREA shape="rect" coords="598,266,736,295" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.conductive_filled_area" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.conductive_filled_area">
               <AREA shape="rect" coords="600,385,734,414" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.connected_filled_area" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.connected_filled_area">
               <AREA shape="rect" coords="114,772,365,801" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.material_removal_laminate_text_component" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.material_removal_laminate_text_component">
               <AREA shape="rect" coords="113,343,260,372" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.fiducial_stratum_feature" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.fiducial_stratum_feature">
               <AREA shape="rect" coords="115,731,320,760" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.additive_laminate_text_component" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.additive_laminate_text_component">
               <AREA shape="rect" coords="108,420,305,464" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.stratum_feature_template_component_with_stratum_feature" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.stratum_feature_template_component_with_stratum_feature">
               <AREA shape="rect" coords="257,54,355,98" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.stratum_feature_usage" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.stratum_feature_usage">
               <AREA shape="rect" coords="16,641,132,700" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.generic_laminate_text_component" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.generic_laminate_text_component">
               <AREA shape="rect" coords="294,309,365,338" href="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.conductor" alt="../layered_interconnect_module_design/sys/4_info_reqs.htm#layered_interconnect_module_design_arm.conductor"></MAP></div>
      <div align="center"><br><br><b>Figure C.6 &#8212; ARM entity level EXPRESS-G diagram 5 of 15</b><br></div><br><br><p>&copy; ISO 2009 &#8212; All
         rights reserved
      </p>
   </body>
</HTML>