
p10.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b47c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000045c  0800b60c  0800b60c  0000c60c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ba68  0800ba68  0000d0a0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ba68  0800ba68  0000ca68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ba70  0800ba70  0000d0a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ba70  0800ba70  0000ca70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ba74  0800ba74  0000ca74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000a0  20000000  0800ba78  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003ae8  200000a0  0800bb18  0000d0a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003b88  0800bb18  0000db88  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d0a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002d36c  00000000  00000000  0000d0d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005cca  00000000  00000000  0003a43c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002710  00000000  00000000  00040108  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001e59  00000000  00000000  00042818  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00007781  00000000  00000000  00044671  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002c787  00000000  00000000  0004bdf2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00111270  00000000  00000000  00078579  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001897e9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b07c  00000000  00000000  0018982c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  001948a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000a0 	.word	0x200000a0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b5f4 	.word	0x0800b5f4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000a4 	.word	0x200000a4
 80001cc:	0800b5f4 	.word	0x0800b5f4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800059c:	b480      	push	{r7}
 800059e:	b083      	sub	sp, #12
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005a4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005a8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80005ac:	f003 0301 	and.w	r3, r3, #1
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d013      	beq.n	80005dc <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005b4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005b8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80005bc:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d00b      	beq.n	80005dc <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005c4:	e000      	b.n	80005c8 <ITM_SendChar+0x2c>
    {
      __NOP();
 80005c6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005c8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d0f9      	beq.n	80005c6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005d2:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005d6:	687a      	ldr	r2, [r7, #4]
 80005d8:	b2d2      	uxtb	r2, r2
 80005da:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005dc:	687b      	ldr	r3, [r7, #4]
}
 80005de:	4618      	mov	r0, r3
 80005e0:	370c      	adds	r7, #12
 80005e2:	46bd      	mov	sp, r7
 80005e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e8:	4770      	bx	lr
	...

080005ec <build_payload_block>:

static void build_payload_block(char *dst, size_t dst_sz,
                                uint32_t t0_ms, uint16_t fs_hz,
                                uint16_t seq, uint16_t total,
                                const int16_t *z, uint16_t n)
{
 80005ec:	b590      	push	{r4, r7, lr}
 80005ee:	b08b      	sub	sp, #44	@ 0x2c
 80005f0:	af04      	add	r7, sp, #16
 80005f2:	60f8      	str	r0, [r7, #12]
 80005f4:	60b9      	str	r1, [r7, #8]
 80005f6:	607a      	str	r2, [r7, #4]
 80005f8:	807b      	strh	r3, [r7, #2]
  // JSON compacto y fragmentado:
  // {"t0":123,"fs":52,"s":0,"n":16,"z":[...]}
  size_t off = 0;
 80005fa:	2300      	movs	r3, #0
 80005fc:	617b      	str	r3, [r7, #20]
  off += (size_t)snprintf(dst + off, dst_sz - off,
 80005fe:	68fa      	ldr	r2, [r7, #12]
 8000600:	697b      	ldr	r3, [r7, #20]
 8000602:	18d0      	adds	r0, r2, r3
 8000604:	68ba      	ldr	r2, [r7, #8]
 8000606:	697b      	ldr	r3, [r7, #20]
 8000608:	1ad4      	subs	r4, r2, r3
 800060a:	887b      	ldrh	r3, [r7, #2]
 800060c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800060e:	8db9      	ldrh	r1, [r7, #44]	@ 0x2c
 8000610:	9102      	str	r1, [sp, #8]
 8000612:	9201      	str	r2, [sp, #4]
 8000614:	9300      	str	r3, [sp, #0]
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	4a22      	ldr	r2, [pc, #136]	@ (80006a4 <build_payload_block+0xb8>)
 800061a:	4621      	mov	r1, r4
 800061c:	f009 ff46 	bl	800a4ac <sniprintf>
 8000620:	4603      	mov	r3, r0
 8000622:	461a      	mov	r2, r3
 8000624:	697b      	ldr	r3, [r7, #20]
 8000626:	4413      	add	r3, r2
 8000628:	617b      	str	r3, [r7, #20]
                          "{\"t0\":%lu,\"fs\":%u,\"s\":%u,\"n\":%u,\"z\":[",
                          (unsigned long)t0_ms, fs_hz, seq, total);

  for (uint16_t i = 0; i < n && off < dst_sz; i++)
 800062a:	2300      	movs	r3, #0
 800062c:	827b      	strh	r3, [r7, #18]
 800062e:	e01c      	b.n	800066a <build_payload_block+0x7e>
  {
    off += (size_t)snprintf(dst + off, dst_sz - off,
 8000630:	68fa      	ldr	r2, [r7, #12]
 8000632:	697b      	ldr	r3, [r7, #20]
 8000634:	18d0      	adds	r0, r2, r3
 8000636:	68ba      	ldr	r2, [r7, #8]
 8000638:	697b      	ldr	r3, [r7, #20]
 800063a:	1ad1      	subs	r1, r2, r3
 800063c:	8a7b      	ldrh	r3, [r7, #18]
 800063e:	2b00      	cmp	r3, #0
 8000640:	d101      	bne.n	8000646 <build_payload_block+0x5a>
 8000642:	4c19      	ldr	r4, [pc, #100]	@ (80006a8 <build_payload_block+0xbc>)
 8000644:	e000      	b.n	8000648 <build_payload_block+0x5c>
 8000646:	4c19      	ldr	r4, [pc, #100]	@ (80006ac <build_payload_block+0xc0>)
                            (i == 0) ? "%d" : ",%d", (int)z[i]);
 8000648:	8a7b      	ldrh	r3, [r7, #18]
 800064a:	005b      	lsls	r3, r3, #1
 800064c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800064e:	4413      	add	r3, r2
 8000650:	f9b3 3000 	ldrsh.w	r3, [r3]
    off += (size_t)snprintf(dst + off, dst_sz - off,
 8000654:	4622      	mov	r2, r4
 8000656:	f009 ff29 	bl	800a4ac <sniprintf>
 800065a:	4603      	mov	r3, r0
 800065c:	461a      	mov	r2, r3
 800065e:	697b      	ldr	r3, [r7, #20]
 8000660:	4413      	add	r3, r2
 8000662:	617b      	str	r3, [r7, #20]
  for (uint16_t i = 0; i < n && off < dst_sz; i++)
 8000664:	8a7b      	ldrh	r3, [r7, #18]
 8000666:	3301      	adds	r3, #1
 8000668:	827b      	strh	r3, [r7, #18]
 800066a:	8a7a      	ldrh	r2, [r7, #18]
 800066c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800066e:	429a      	cmp	r2, r3
 8000670:	d203      	bcs.n	800067a <build_payload_block+0x8e>
 8000672:	697a      	ldr	r2, [r7, #20]
 8000674:	68bb      	ldr	r3, [r7, #8]
 8000676:	429a      	cmp	r2, r3
 8000678:	d3da      	bcc.n	8000630 <build_payload_block+0x44>
  }

  (void)snprintf(dst + off, (off < dst_sz) ? (dst_sz - off) : 0, "]}");
 800067a:	68fa      	ldr	r2, [r7, #12]
 800067c:	697b      	ldr	r3, [r7, #20]
 800067e:	18d0      	adds	r0, r2, r3
 8000680:	697a      	ldr	r2, [r7, #20]
 8000682:	68bb      	ldr	r3, [r7, #8]
 8000684:	429a      	cmp	r2, r3
 8000686:	d203      	bcs.n	8000690 <build_payload_block+0xa4>
 8000688:	68ba      	ldr	r2, [r7, #8]
 800068a:	697b      	ldr	r3, [r7, #20]
 800068c:	1ad3      	subs	r3, r2, r3
 800068e:	e000      	b.n	8000692 <build_payload_block+0xa6>
 8000690:	2300      	movs	r3, #0
 8000692:	4a07      	ldr	r2, [pc, #28]	@ (80006b0 <build_payload_block+0xc4>)
 8000694:	4619      	mov	r1, r3
 8000696:	f009 ff09 	bl	800a4ac <sniprintf>
}
 800069a:	bf00      	nop
 800069c:	371c      	adds	r7, #28
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd90      	pop	{r4, r7, pc}
 80006a2:	bf00      	nop
 80006a4:	0800b640 	.word	0x0800b640
 80006a8:	0800b668 	.word	0x0800b668
 80006ac:	0800b66c 	.word	0x0800b66c
 80006b0:	0800b670 	.word	0x0800b670

080006b4 <now_ms>:

/* Timestamp simple (ms desde arranque) */
static uint32_t now_ms(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	af00      	add	r7, sp, #0
  return (uint32_t)HAL_GetTick();
 80006b8:	f001 fa5a 	bl	8001b70 <HAL_GetTick>
 80006bc:	4603      	mov	r3, r0
}
 80006be:	4618      	mov	r0, r3
 80006c0:	bd80      	pop	{r7, pc}
	...

080006c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006c8:	f001 fa26 	bl	8001b18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006cc:	f000 f85e 	bl	800078c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006d0:	f000 fa26 	bl	8000b20 <MX_GPIO_Init>
  MX_DFSDM1_Init();
 80006d4:	f000 f8bc 	bl	8000850 <MX_DFSDM1_Init>
  MX_I2C2_Init();
 80006d8:	f000 f8f2 	bl	80008c0 <MX_I2C2_Init>
  MX_QUADSPI_Init();
 80006dc:	f000 f92e 	bl	800093c <MX_QUADSPI_Init>
  MX_SPI3_Init();
 80006e0:	f000 f952 	bl	8000988 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 80006e4:	f000 f98e 	bl	8000a04 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 80006e8:	f000 f9bc 	bl	8000a64 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80006ec:	f000 f9ea 	bl	8000ac4 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */
	printf("--- [BOOT] Forzando Reinicio Fisico del WiFi ---\r\n");
 80006f0:	481c      	ldr	r0, [pc, #112]	@ (8000764 <main+0xa0>)
 80006f2:	f009 fed3 	bl	800a49c <puts>

	// Bajar el pin de Reset (Apagar módulo)
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_RESET);
 80006f6:	2200      	movs	r2, #0
 80006f8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80006fc:	481a      	ldr	r0, [pc, #104]	@ (8000768 <main+0xa4>)
 80006fe:	f001 ff35 	bl	800256c <HAL_GPIO_WritePin>
	HAL_Delay(500); // Esperar medio segundo apagado
 8000702:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000706:	f001 fa3f 	bl	8001b88 <HAL_Delay>

	// Subir el pin de Reset (Encender módulo)
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_SET);
 800070a:	2201      	movs	r2, #1
 800070c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000710:	4815      	ldr	r0, [pc, #84]	@ (8000768 <main+0xa4>)
 8000712:	f001 ff2b 	bl	800256c <HAL_GPIO_WritePin>
	HAL_Delay(1000); // Esperar 1s a que arranque su sistema interno
 8000716:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800071a:	f001 fa35 	bl	8001b88 <HAL_Delay>

	printf("--- [BOOT] WiFi Reiniciado. Iniciando Kernel... ---\r\n");
 800071e:	4813      	ldr	r0, [pc, #76]	@ (800076c <main+0xa8>)
 8000720:	f009 febc 	bl	800a49c <puts>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000724:	f006 fb2e 	bl	8006d84 <osKernelInitialize>
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  /* creation of qMqttTx */
   qMqttTxHandle = osMessageQueueNew (16,  sizeof(MqttMsg_t), &qMqttTx_attributes);
 8000728:	4a11      	ldr	r2, [pc, #68]	@ (8000770 <main+0xac>)
 800072a:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 800072e:	2010      	movs	r0, #16
 8000730:	f006 fd2c 	bl	800718c <osMessageQueueNew>
 8000734:	4603      	mov	r3, r0
 8000736:	4a0f      	ldr	r2, [pc, #60]	@ (8000774 <main+0xb0>)
 8000738:	6013      	str	r3, [r2, #0]

   /* creation of qCmdRx */
   qCmdRxHandle = osMessageQueueNew (5, sizeof(uint8_t), &qCmdRx_attributes);
 800073a:	4a0f      	ldr	r2, [pc, #60]	@ (8000778 <main+0xb4>)
 800073c:	2101      	movs	r1, #1
 800073e:	2005      	movs	r0, #5
 8000740:	f006 fd24 	bl	800718c <osMessageQueueNew>
 8000744:	4603      	mov	r3, r0
 8000746:	4a0d      	ldr	r2, [pc, #52]	@ (800077c <main+0xb8>)
 8000748:	6013      	str	r3, [r2, #0]
//
//  /* creation of MQTT_Task */
//  MQTT_TaskHandle = osThreadNew(MQTT_TaskFun, NULL, &MQTT_Task_attributes);

  /* creation of Accel_Task */
  Accel_TaskHandle = osThreadNew(Accel_Task_Func, NULL, &Accel_Task_attributes);
 800074a:	4a0d      	ldr	r2, [pc, #52]	@ (8000780 <main+0xbc>)
 800074c:	2100      	movs	r1, #0
 800074e:	480d      	ldr	r0, [pc, #52]	@ (8000784 <main+0xc0>)
 8000750:	f006 fb62 	bl	8006e18 <osThreadNew>
 8000754:	4603      	mov	r3, r0
 8000756:	4a0c      	ldr	r2, [pc, #48]	@ (8000788 <main+0xc4>)
 8000758:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800075a:	f006 fb37 	bl	8006dcc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800075e:	bf00      	nop
 8000760:	e7fd      	b.n	800075e <main+0x9a>
 8000762:	bf00      	nop
 8000764:	0800b7b0 	.word	0x0800b7b0
 8000768:	48001000 	.word	0x48001000
 800076c:	0800b7e4 	.word	0x0800b7e4
 8000770:	0800b9bc 	.word	0x0800b9bc
 8000774:	200007e8 	.word	0x200007e8
 8000778:	0800b9d4 	.word	0x0800b9d4
 800077c:	200007ec 	.word	0x200007ec
 8000780:	0800b998 	.word	0x0800b998
 8000784:	08000f49 	.word	0x08000f49
 8000788:	200007e4 	.word	0x200007e4

0800078c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b096      	sub	sp, #88	@ 0x58
 8000790:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000792:	f107 0314 	add.w	r3, r7, #20
 8000796:	2244      	movs	r2, #68	@ 0x44
 8000798:	2100      	movs	r1, #0
 800079a:	4618      	mov	r0, r3
 800079c:	f009 ffae 	bl	800a6fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007a0:	463b      	mov	r3, r7
 80007a2:	2200      	movs	r2, #0
 80007a4:	601a      	str	r2, [r3, #0]
 80007a6:	605a      	str	r2, [r3, #4]
 80007a8:	609a      	str	r2, [r3, #8]
 80007aa:	60da      	str	r2, [r3, #12]
 80007ac:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80007ae:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80007b2:	f002 fead 	bl	8003510 <HAL_PWREx_ControlVoltageScaling>
 80007b6:	4603      	mov	r3, r0
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d001      	beq.n	80007c0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80007bc:	f000 fd24 	bl	8001208 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80007c0:	f002 fe88 	bl	80034d4 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80007c4:	4b21      	ldr	r3, [pc, #132]	@ (800084c <SystemClock_Config+0xc0>)
 80007c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80007ca:	4a20      	ldr	r2, [pc, #128]	@ (800084c <SystemClock_Config+0xc0>)
 80007cc:	f023 0318 	bic.w	r3, r3, #24
 80007d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80007d4:	2314      	movs	r3, #20
 80007d6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80007d8:	2301      	movs	r3, #1
 80007da:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80007dc:	2301      	movs	r3, #1
 80007de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80007e0:	2300      	movs	r3, #0
 80007e2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80007e4:	2360      	movs	r3, #96	@ 0x60
 80007e6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007e8:	2302      	movs	r3, #2
 80007ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80007ec:	2301      	movs	r3, #1
 80007ee:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80007f0:	2301      	movs	r3, #1
 80007f2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80007f4:	2328      	movs	r3, #40	@ 0x28
 80007f6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80007f8:	2307      	movs	r3, #7
 80007fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80007fc:	2302      	movs	r3, #2
 80007fe:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000800:	2302      	movs	r3, #2
 8000802:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000804:	f107 0314 	add.w	r3, r7, #20
 8000808:	4618      	mov	r0, r3
 800080a:	f002 ffa3 	bl	8003754 <HAL_RCC_OscConfig>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d001      	beq.n	8000818 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000814:	f000 fcf8 	bl	8001208 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000818:	230f      	movs	r3, #15
 800081a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800081c:	2303      	movs	r3, #3
 800081e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000820:	2300      	movs	r3, #0
 8000822:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000824:	2300      	movs	r3, #0
 8000826:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000828:	2300      	movs	r3, #0
 800082a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800082c:	463b      	mov	r3, r7
 800082e:	2104      	movs	r1, #4
 8000830:	4618      	mov	r0, r3
 8000832:	f003 fb6b 	bl	8003f0c <HAL_RCC_ClockConfig>
 8000836:	4603      	mov	r3, r0
 8000838:	2b00      	cmp	r3, #0
 800083a:	d001      	beq.n	8000840 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 800083c:	f000 fce4 	bl	8001208 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000840:	f004 f8a4 	bl	800498c <HAL_RCCEx_EnableMSIPLLMode>
}
 8000844:	bf00      	nop
 8000846:	3758      	adds	r7, #88	@ 0x58
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}
 800084c:	40021000 	.word	0x40021000

08000850 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8000854:	4b18      	ldr	r3, [pc, #96]	@ (80008b8 <MX_DFSDM1_Init+0x68>)
 8000856:	4a19      	ldr	r2, [pc, #100]	@ (80008bc <MX_DFSDM1_Init+0x6c>)
 8000858:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 800085a:	4b17      	ldr	r3, [pc, #92]	@ (80008b8 <MX_DFSDM1_Init+0x68>)
 800085c:	2201      	movs	r2, #1
 800085e:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000860:	4b15      	ldr	r3, [pc, #84]	@ (80008b8 <MX_DFSDM1_Init+0x68>)
 8000862:	2200      	movs	r2, #0
 8000864:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 8000866:	4b14      	ldr	r3, [pc, #80]	@ (80008b8 <MX_DFSDM1_Init+0x68>)
 8000868:	2202      	movs	r2, #2
 800086a:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 800086c:	4b12      	ldr	r3, [pc, #72]	@ (80008b8 <MX_DFSDM1_Init+0x68>)
 800086e:	2200      	movs	r2, #0
 8000870:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000872:	4b11      	ldr	r3, [pc, #68]	@ (80008b8 <MX_DFSDM1_Init+0x68>)
 8000874:	2200      	movs	r2, #0
 8000876:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8000878:	4b0f      	ldr	r3, [pc, #60]	@ (80008b8 <MX_DFSDM1_Init+0x68>)
 800087a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800087e:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000880:	4b0d      	ldr	r3, [pc, #52]	@ (80008b8 <MX_DFSDM1_Init+0x68>)
 8000882:	2200      	movs	r2, #0
 8000884:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8000886:	4b0c      	ldr	r3, [pc, #48]	@ (80008b8 <MX_DFSDM1_Init+0x68>)
 8000888:	2204      	movs	r2, #4
 800088a:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 800088c:	4b0a      	ldr	r3, [pc, #40]	@ (80008b8 <MX_DFSDM1_Init+0x68>)
 800088e:	2200      	movs	r2, #0
 8000890:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 8000892:	4b09      	ldr	r3, [pc, #36]	@ (80008b8 <MX_DFSDM1_Init+0x68>)
 8000894:	2201      	movs	r2, #1
 8000896:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 8000898:	4b07      	ldr	r3, [pc, #28]	@ (80008b8 <MX_DFSDM1_Init+0x68>)
 800089a:	2200      	movs	r2, #0
 800089c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 800089e:	4b06      	ldr	r3, [pc, #24]	@ (80008b8 <MX_DFSDM1_Init+0x68>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 80008a4:	4804      	ldr	r0, [pc, #16]	@ (80008b8 <MX_DFSDM1_Init+0x68>)
 80008a6:	f001 fa75 	bl	8001d94 <HAL_DFSDM_ChannelInit>
 80008aa:	4603      	mov	r3, r0
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d001      	beq.n	80008b4 <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 80008b0:	f000 fcaa 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 80008b4:	bf00      	nop
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	200000bc 	.word	0x200000bc
 80008bc:	40016020 	.word	0x40016020

080008c0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80008c4:	4b1b      	ldr	r3, [pc, #108]	@ (8000934 <MX_I2C2_Init+0x74>)
 80008c6:	4a1c      	ldr	r2, [pc, #112]	@ (8000938 <MX_I2C2_Init+0x78>)
 80008c8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00000E14;
 80008ca:	4b1a      	ldr	r3, [pc, #104]	@ (8000934 <MX_I2C2_Init+0x74>)
 80008cc:	f640 6214 	movw	r2, #3604	@ 0xe14
 80008d0:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80008d2:	4b18      	ldr	r3, [pc, #96]	@ (8000934 <MX_I2C2_Init+0x74>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008d8:	4b16      	ldr	r3, [pc, #88]	@ (8000934 <MX_I2C2_Init+0x74>)
 80008da:	2201      	movs	r2, #1
 80008dc:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008de:	4b15      	ldr	r3, [pc, #84]	@ (8000934 <MX_I2C2_Init+0x74>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80008e4:	4b13      	ldr	r3, [pc, #76]	@ (8000934 <MX_I2C2_Init+0x74>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80008ea:	4b12      	ldr	r3, [pc, #72]	@ (8000934 <MX_I2C2_Init+0x74>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008f0:	4b10      	ldr	r3, [pc, #64]	@ (8000934 <MX_I2C2_Init+0x74>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008f6:	4b0f      	ldr	r3, [pc, #60]	@ (8000934 <MX_I2C2_Init+0x74>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80008fc:	480d      	ldr	r0, [pc, #52]	@ (8000934 <MX_I2C2_Init+0x74>)
 80008fe:	f001 fe65 	bl	80025cc <HAL_I2C_Init>
 8000902:	4603      	mov	r3, r0
 8000904:	2b00      	cmp	r3, #0
 8000906:	d001      	beq.n	800090c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000908:	f000 fc7e 	bl	8001208 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800090c:	2100      	movs	r1, #0
 800090e:	4809      	ldr	r0, [pc, #36]	@ (8000934 <MX_I2C2_Init+0x74>)
 8000910:	f002 fc16 	bl	8003140 <HAL_I2CEx_ConfigAnalogFilter>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d001      	beq.n	800091e <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 800091a:	f000 fc75 	bl	8001208 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800091e:	2100      	movs	r1, #0
 8000920:	4804      	ldr	r0, [pc, #16]	@ (8000934 <MX_I2C2_Init+0x74>)
 8000922:	f002 fc58 	bl	80031d6 <HAL_I2CEx_ConfigDigitalFilter>
 8000926:	4603      	mov	r3, r0
 8000928:	2b00      	cmp	r3, #0
 800092a:	d001      	beq.n	8000930 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 800092c:	f000 fc6c 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000930:	bf00      	nop
 8000932:	bd80      	pop	{r7, pc}
 8000934:	200000f4 	.word	0x200000f4
 8000938:	40005800 	.word	0x40005800

0800093c <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000940:	4b0f      	ldr	r3, [pc, #60]	@ (8000980 <MX_QUADSPI_Init+0x44>)
 8000942:	4a10      	ldr	r2, [pc, #64]	@ (8000984 <MX_QUADSPI_Init+0x48>)
 8000944:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 8000946:	4b0e      	ldr	r3, [pc, #56]	@ (8000980 <MX_QUADSPI_Init+0x44>)
 8000948:	2202      	movs	r2, #2
 800094a:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 800094c:	4b0c      	ldr	r3, [pc, #48]	@ (8000980 <MX_QUADSPI_Init+0x44>)
 800094e:	2204      	movs	r2, #4
 8000950:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000952:	4b0b      	ldr	r3, [pc, #44]	@ (8000980 <MX_QUADSPI_Init+0x44>)
 8000954:	2210      	movs	r2, #16
 8000956:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 8000958:	4b09      	ldr	r3, [pc, #36]	@ (8000980 <MX_QUADSPI_Init+0x44>)
 800095a:	2217      	movs	r2, #23
 800095c:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 800095e:	4b08      	ldr	r3, [pc, #32]	@ (8000980 <MX_QUADSPI_Init+0x44>)
 8000960:	2200      	movs	r2, #0
 8000962:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000964:	4b06      	ldr	r3, [pc, #24]	@ (8000980 <MX_QUADSPI_Init+0x44>)
 8000966:	2200      	movs	r2, #0
 8000968:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 800096a:	4805      	ldr	r0, [pc, #20]	@ (8000980 <MX_QUADSPI_Init+0x44>)
 800096c:	f002 fe36 	bl	80035dc <HAL_QSPI_Init>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d001      	beq.n	800097a <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8000976:	f000 fc47 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 800097a:	bf00      	nop
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	20000148 	.word	0x20000148
 8000984:	a0001000 	.word	0xa0001000

08000988 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800098c:	4b1b      	ldr	r3, [pc, #108]	@ (80009fc <MX_SPI3_Init+0x74>)
 800098e:	4a1c      	ldr	r2, [pc, #112]	@ (8000a00 <MX_SPI3_Init+0x78>)
 8000990:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000992:	4b1a      	ldr	r3, [pc, #104]	@ (80009fc <MX_SPI3_Init+0x74>)
 8000994:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000998:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800099a:	4b18      	ldr	r3, [pc, #96]	@ (80009fc <MX_SPI3_Init+0x74>)
 800099c:	2200      	movs	r2, #0
 800099e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 80009a0:	4b16      	ldr	r3, [pc, #88]	@ (80009fc <MX_SPI3_Init+0x74>)
 80009a2:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80009a6:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009a8:	4b14      	ldr	r3, [pc, #80]	@ (80009fc <MX_SPI3_Init+0x74>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009ae:	4b13      	ldr	r3, [pc, #76]	@ (80009fc <MX_SPI3_Init+0x74>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80009b4:	4b11      	ldr	r3, [pc, #68]	@ (80009fc <MX_SPI3_Init+0x74>)
 80009b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80009ba:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80009bc:	4b0f      	ldr	r3, [pc, #60]	@ (80009fc <MX_SPI3_Init+0x74>)
 80009be:	2200      	movs	r2, #0
 80009c0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009c2:	4b0e      	ldr	r3, [pc, #56]	@ (80009fc <MX_SPI3_Init+0x74>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80009c8:	4b0c      	ldr	r3, [pc, #48]	@ (80009fc <MX_SPI3_Init+0x74>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009ce:	4b0b      	ldr	r3, [pc, #44]	@ (80009fc <MX_SPI3_Init+0x74>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 80009d4:	4b09      	ldr	r3, [pc, #36]	@ (80009fc <MX_SPI3_Init+0x74>)
 80009d6:	2207      	movs	r2, #7
 80009d8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80009da:	4b08      	ldr	r3, [pc, #32]	@ (80009fc <MX_SPI3_Init+0x74>)
 80009dc:	2200      	movs	r2, #0
 80009de:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80009e0:	4b06      	ldr	r3, [pc, #24]	@ (80009fc <MX_SPI3_Init+0x74>)
 80009e2:	2208      	movs	r2, #8
 80009e4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80009e6:	4805      	ldr	r0, [pc, #20]	@ (80009fc <MX_SPI3_Init+0x74>)
 80009e8:	f004 f9b2 	bl	8004d50 <HAL_SPI_Init>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d001      	beq.n	80009f6 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80009f2:	f000 fc09 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80009f6:	bf00      	nop
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	2000018c 	.word	0x2000018c
 8000a00:	40003c00 	.word	0x40003c00

08000a04 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a08:	4b14      	ldr	r3, [pc, #80]	@ (8000a5c <MX_USART1_UART_Init+0x58>)
 8000a0a:	4a15      	ldr	r2, [pc, #84]	@ (8000a60 <MX_USART1_UART_Init+0x5c>)
 8000a0c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000a0e:	4b13      	ldr	r3, [pc, #76]	@ (8000a5c <MX_USART1_UART_Init+0x58>)
 8000a10:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a14:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a16:	4b11      	ldr	r3, [pc, #68]	@ (8000a5c <MX_USART1_UART_Init+0x58>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a1c:	4b0f      	ldr	r3, [pc, #60]	@ (8000a5c <MX_USART1_UART_Init+0x58>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a22:	4b0e      	ldr	r3, [pc, #56]	@ (8000a5c <MX_USART1_UART_Init+0x58>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a28:	4b0c      	ldr	r3, [pc, #48]	@ (8000a5c <MX_USART1_UART_Init+0x58>)
 8000a2a:	220c      	movs	r2, #12
 8000a2c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000a5c <MX_USART1_UART_Init+0x58>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a34:	4b09      	ldr	r3, [pc, #36]	@ (8000a5c <MX_USART1_UART_Init+0x58>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a3a:	4b08      	ldr	r3, [pc, #32]	@ (8000a5c <MX_USART1_UART_Init+0x58>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a40:	4b06      	ldr	r3, [pc, #24]	@ (8000a5c <MX_USART1_UART_Init+0x58>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a46:	4805      	ldr	r0, [pc, #20]	@ (8000a5c <MX_USART1_UART_Init+0x58>)
 8000a48:	f004 fe04 	bl	8005654 <HAL_UART_Init>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d001      	beq.n	8000a56 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000a52:	f000 fbd9 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a56:	bf00      	nop
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	bf00      	nop
 8000a5c:	200001f0 	.word	0x200001f0
 8000a60:	40013800 	.word	0x40013800

08000a64 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000a68:	4b14      	ldr	r3, [pc, #80]	@ (8000abc <MX_USART3_UART_Init+0x58>)
 8000a6a:	4a15      	ldr	r2, [pc, #84]	@ (8000ac0 <MX_USART3_UART_Init+0x5c>)
 8000a6c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000a6e:	4b13      	ldr	r3, [pc, #76]	@ (8000abc <MX_USART3_UART_Init+0x58>)
 8000a70:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a74:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000a76:	4b11      	ldr	r3, [pc, #68]	@ (8000abc <MX_USART3_UART_Init+0x58>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000a7c:	4b0f      	ldr	r3, [pc, #60]	@ (8000abc <MX_USART3_UART_Init+0x58>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000a82:	4b0e      	ldr	r3, [pc, #56]	@ (8000abc <MX_USART3_UART_Init+0x58>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000a88:	4b0c      	ldr	r3, [pc, #48]	@ (8000abc <MX_USART3_UART_Init+0x58>)
 8000a8a:	220c      	movs	r2, #12
 8000a8c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a8e:	4b0b      	ldr	r3, [pc, #44]	@ (8000abc <MX_USART3_UART_Init+0x58>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a94:	4b09      	ldr	r3, [pc, #36]	@ (8000abc <MX_USART3_UART_Init+0x58>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a9a:	4b08      	ldr	r3, [pc, #32]	@ (8000abc <MX_USART3_UART_Init+0x58>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000aa0:	4b06      	ldr	r3, [pc, #24]	@ (8000abc <MX_USART3_UART_Init+0x58>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000aa6:	4805      	ldr	r0, [pc, #20]	@ (8000abc <MX_USART3_UART_Init+0x58>)
 8000aa8:	f004 fdd4 	bl	8005654 <HAL_UART_Init>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d001      	beq.n	8000ab6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000ab2:	f000 fba9 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000ab6:	bf00      	nop
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	20000278 	.word	0x20000278
 8000ac0:	40004800 	.word	0x40004800

08000ac4 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000ac8:	4b14      	ldr	r3, [pc, #80]	@ (8000b1c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000aca:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000ace:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000ad0:	4b12      	ldr	r3, [pc, #72]	@ (8000b1c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ad2:	2206      	movs	r2, #6
 8000ad4:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000ad6:	4b11      	ldr	r3, [pc, #68]	@ (8000b1c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ad8:	2202      	movs	r2, #2
 8000ada:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000adc:	4b0f      	ldr	r3, [pc, #60]	@ (8000b1c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ade:	2202      	movs	r2, #2
 8000ae0:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000ae2:	4b0e      	ldr	r3, [pc, #56]	@ (8000b1c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000ae8:	4b0c      	ldr	r3, [pc, #48]	@ (8000b1c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000aee:	4b0b      	ldr	r3, [pc, #44]	@ (8000b1c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8000af4:	4b09      	ldr	r3, [pc, #36]	@ (8000b1c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000afa:	4b08      	ldr	r3, [pc, #32]	@ (8000b1c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8000b00:	4b06      	ldr	r3, [pc, #24]	@ (8000b1c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000b06:	4805      	ldr	r0, [pc, #20]	@ (8000b1c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b08:	f002 fbb1 	bl	800326e <HAL_PCD_Init>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d001      	beq.n	8000b16 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000b12:	f000 fb79 	bl	8001208 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000b16:	bf00      	nop
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	20000300 	.word	0x20000300

08000b20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b08a      	sub	sp, #40	@ 0x28
 8000b24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b26:	f107 0314 	add.w	r3, r7, #20
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	601a      	str	r2, [r3, #0]
 8000b2e:	605a      	str	r2, [r3, #4]
 8000b30:	609a      	str	r2, [r3, #8]
 8000b32:	60da      	str	r2, [r3, #12]
 8000b34:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b36:	4bbd      	ldr	r3, [pc, #756]	@ (8000e2c <MX_GPIO_Init+0x30c>)
 8000b38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b3a:	4abc      	ldr	r2, [pc, #752]	@ (8000e2c <MX_GPIO_Init+0x30c>)
 8000b3c:	f043 0310 	orr.w	r3, r3, #16
 8000b40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b42:	4bba      	ldr	r3, [pc, #744]	@ (8000e2c <MX_GPIO_Init+0x30c>)
 8000b44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b46:	f003 0310 	and.w	r3, r3, #16
 8000b4a:	613b      	str	r3, [r7, #16]
 8000b4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b4e:	4bb7      	ldr	r3, [pc, #732]	@ (8000e2c <MX_GPIO_Init+0x30c>)
 8000b50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b52:	4ab6      	ldr	r2, [pc, #728]	@ (8000e2c <MX_GPIO_Init+0x30c>)
 8000b54:	f043 0304 	orr.w	r3, r3, #4
 8000b58:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b5a:	4bb4      	ldr	r3, [pc, #720]	@ (8000e2c <MX_GPIO_Init+0x30c>)
 8000b5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b5e:	f003 0304 	and.w	r3, r3, #4
 8000b62:	60fb      	str	r3, [r7, #12]
 8000b64:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b66:	4bb1      	ldr	r3, [pc, #708]	@ (8000e2c <MX_GPIO_Init+0x30c>)
 8000b68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b6a:	4ab0      	ldr	r2, [pc, #704]	@ (8000e2c <MX_GPIO_Init+0x30c>)
 8000b6c:	f043 0301 	orr.w	r3, r3, #1
 8000b70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b72:	4bae      	ldr	r3, [pc, #696]	@ (8000e2c <MX_GPIO_Init+0x30c>)
 8000b74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b76:	f003 0301 	and.w	r3, r3, #1
 8000b7a:	60bb      	str	r3, [r7, #8]
 8000b7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b7e:	4bab      	ldr	r3, [pc, #684]	@ (8000e2c <MX_GPIO_Init+0x30c>)
 8000b80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b82:	4aaa      	ldr	r2, [pc, #680]	@ (8000e2c <MX_GPIO_Init+0x30c>)
 8000b84:	f043 0302 	orr.w	r3, r3, #2
 8000b88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b8a:	4ba8      	ldr	r3, [pc, #672]	@ (8000e2c <MX_GPIO_Init+0x30c>)
 8000b8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b8e:	f003 0302 	and.w	r3, r3, #2
 8000b92:	607b      	str	r3, [r7, #4]
 8000b94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b96:	4ba5      	ldr	r3, [pc, #660]	@ (8000e2c <MX_GPIO_Init+0x30c>)
 8000b98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b9a:	4aa4      	ldr	r2, [pc, #656]	@ (8000e2c <MX_GPIO_Init+0x30c>)
 8000b9c:	f043 0308 	orr.w	r3, r3, #8
 8000ba0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ba2:	4ba2      	ldr	r3, [pc, #648]	@ (8000e2c <MX_GPIO_Init+0x30c>)
 8000ba4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ba6:	f003 0308 	and.w	r3, r3, #8
 8000baa:	603b      	str	r3, [r7, #0]
 8000bac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 8000bae:	2200      	movs	r2, #0
 8000bb0:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8000bb4:	489e      	ldr	r0, [pc, #632]	@ (8000e30 <MX_GPIO_Init+0x310>)
 8000bb6:	f001 fcd9 	bl	800256c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 8000bba:	2200      	movs	r2, #0
 8000bbc:	f248 1104 	movw	r1, #33028	@ 0x8104
 8000bc0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bc4:	f001 fcd2 	bl	800256c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8000bc8:	2200      	movs	r2, #0
 8000bca:	f24f 0114 	movw	r1, #61460	@ 0xf014
 8000bce:	4899      	ldr	r0, [pc, #612]	@ (8000e34 <MX_GPIO_Init+0x314>)
 8000bd0:	f001 fccc 	bl	800256c <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	f241 0181 	movw	r1, #4225	@ 0x1081
 8000bda:	4897      	ldr	r0, [pc, #604]	@ (8000e38 <MX_GPIO_Init+0x318>)
 8000bdc:	f001 fcc6 	bl	800256c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000be0:	2201      	movs	r2, #1
 8000be2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000be6:	4894      	ldr	r0, [pc, #592]	@ (8000e38 <MX_GPIO_Init+0x318>)
 8000be8:	f001 fcc0 	bl	800256c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8000bec:	2200      	movs	r2, #0
 8000bee:	f44f 7110 	mov.w	r1, #576	@ 0x240
 8000bf2:	4892      	ldr	r0, [pc, #584]	@ (8000e3c <MX_GPIO_Init+0x31c>)
 8000bf4:	f001 fcba 	bl	800256c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000bf8:	2201      	movs	r2, #1
 8000bfa:	2120      	movs	r1, #32
 8000bfc:	488d      	ldr	r0, [pc, #564]	@ (8000e34 <MX_GPIO_Init+0x314>)
 8000bfe:	f001 fcb5 	bl	800256c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 8000c02:	2201      	movs	r2, #1
 8000c04:	2101      	movs	r1, #1
 8000c06:	488a      	ldr	r0, [pc, #552]	@ (8000e30 <MX_GPIO_Init+0x310>)
 8000c08:	f001 fcb0 	bl	800256c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8000c0c:	f240 1315 	movw	r3, #277	@ 0x115
 8000c10:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c12:	2301      	movs	r3, #1
 8000c14:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c16:	2300      	movs	r3, #0
 8000c18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c1e:	f107 0314 	add.w	r3, r7, #20
 8000c22:	4619      	mov	r1, r3
 8000c24:	4882      	ldr	r0, [pc, #520]	@ (8000e30 <MX_GPIO_Init+0x310>)
 8000c26:	f001 fa03 	bl	8002030 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8000c2a:	236a      	movs	r3, #106	@ 0x6a
 8000c2c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c2e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000c32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c34:	2300      	movs	r3, #0
 8000c36:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c38:	f107 0314 	add.w	r3, r7, #20
 8000c3c:	4619      	mov	r1, r3
 8000c3e:	487c      	ldr	r0, [pc, #496]	@ (8000e30 <MX_GPIO_Init+0x310>)
 8000c40:	f001 f9f6 	bl	8002030 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_EXTI13_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 8000c44:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000c4a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000c4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c50:	2300      	movs	r3, #0
 8000c52:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8000c54:	f107 0314 	add.w	r3, r7, #20
 8000c58:	4619      	mov	r1, r3
 8000c5a:	4878      	ldr	r0, [pc, #480]	@ (8000e3c <MX_GPIO_Init+0x31c>)
 8000c5c:	f001 f9e8 	bl	8002030 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8000c60:	233f      	movs	r3, #63	@ 0x3f
 8000c62:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000c64:	230b      	movs	r3, #11
 8000c66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c6c:	f107 0314 	add.w	r3, r7, #20
 8000c70:	4619      	mov	r1, r3
 8000c72:	4872      	ldr	r0, [pc, #456]	@ (8000e3c <MX_GPIO_Init+0x31c>)
 8000c74:	f001 f9dc 	bl	8002030 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8000c78:	2303      	movs	r3, #3
 8000c7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c7c:	2302      	movs	r3, #2
 8000c7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c80:	2300      	movs	r3, #0
 8000c82:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c84:	2303      	movs	r3, #3
 8000c86:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000c88:	2308      	movs	r3, #8
 8000c8a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c8c:	f107 0314 	add.w	r3, r7, #20
 8000c90:	4619      	mov	r1, r3
 8000c92:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c96:	f001 f9cb 	bl	8002030 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 8000c9a:	f248 1304 	movw	r3, #33028	@ 0x8104
 8000c9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ca0:	2301      	movs	r3, #1
 8000ca2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cac:	f107 0314 	add.w	r3, r7, #20
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cb6:	f001 f9bb 	bl	8002030 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 8000cba:	2308      	movs	r3, #8
 8000cbc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cbe:	2302      	movs	r3, #2
 8000cc0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000cca:	2301      	movs	r3, #1
 8000ccc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 8000cce:	f107 0314 	add.w	r3, r7, #20
 8000cd2:	4619      	mov	r1, r3
 8000cd4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cd8:	f001 f9aa 	bl	8002030 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8000cdc:	2310      	movs	r3, #16
 8000cde:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000ce0:	230b      	movs	r3, #11
 8000ce2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8000ce8:	f107 0314 	add.w	r3, r7, #20
 8000cec:	4619      	mov	r1, r3
 8000cee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cf2:	f001 f99d 	bl	8002030 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 8000cf6:	23e0      	movs	r3, #224	@ 0xe0
 8000cf8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cfa:	2302      	movs	r3, #2
 8000cfc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d02:	2303      	movs	r3, #3
 8000d04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000d06:	2305      	movs	r3, #5
 8000d08:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d0a:	f107 0314 	add.w	r3, r7, #20
 8000d0e:	4619      	mov	r1, r3
 8000d10:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d14:	f001 f98c 	bl	8002030 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8000d18:	2301      	movs	r3, #1
 8000d1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d1c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000d20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d22:	2300      	movs	r3, #0
 8000d24:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8000d26:	f107 0314 	add.w	r3, r7, #20
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	4841      	ldr	r0, [pc, #260]	@ (8000e34 <MX_GPIO_Init+0x314>)
 8000d2e:	f001 f97f 	bl	8002030 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8000d32:	2302      	movs	r3, #2
 8000d34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000d36:	230b      	movs	r3, #11
 8000d38:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8000d3e:	f107 0314 	add.w	r3, r7, #20
 8000d42:	4619      	mov	r1, r3
 8000d44:	483b      	ldr	r0, [pc, #236]	@ (8000e34 <MX_GPIO_Init+0x314>)
 8000d46:	f001 f973 	bl	8002030 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8000d4a:	f24f 0334 	movw	r3, #61492	@ 0xf034
 8000d4e:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d50:	2301      	movs	r3, #1
 8000d52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d54:	2300      	movs	r3, #0
 8000d56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d5c:	f107 0314 	add.w	r3, r7, #20
 8000d60:	4619      	mov	r1, r3
 8000d62:	4834      	ldr	r0, [pc, #208]	@ (8000e34 <MX_GPIO_Init+0x314>)
 8000d64:	f001 f964 	bl	8002030 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 8000d68:	f64c 4304 	movw	r3, #52228	@ 0xcc04
 8000d6c:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d6e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000d72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d74:	2300      	movs	r3, #0
 8000d76:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d78:	f107 0314 	add.w	r3, r7, #20
 8000d7c:	4619      	mov	r1, r3
 8000d7e:	482e      	ldr	r0, [pc, #184]	@ (8000e38 <MX_GPIO_Init+0x318>)
 8000d80:	f001 f956 	bl	8002030 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8000d84:	f243 0381 	movw	r3, #12417	@ 0x3081
 8000d88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d92:	2300      	movs	r3, #0
 8000d94:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d96:	f107 0314 	add.w	r3, r7, #20
 8000d9a:	4619      	mov	r1, r3
 8000d9c:	4826      	ldr	r0, [pc, #152]	@ (8000e38 <MX_GPIO_Init+0x318>)
 8000d9e:	f001 f947 	bl	8002030 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8000da2:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000da6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000da8:	2301      	movs	r3, #1
 8000daa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dac:	2300      	movs	r3, #0
 8000dae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000db0:	2300      	movs	r3, #0
 8000db2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000db4:	f107 0314 	add.w	r3, r7, #20
 8000db8:	4619      	mov	r1, r3
 8000dba:	4820      	ldr	r0, [pc, #128]	@ (8000e3c <MX_GPIO_Init+0x31c>)
 8000dbc:	f001 f938 	bl	8002030 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8000dc0:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000dc4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000dc6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000dca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dd0:	f107 0314 	add.w	r3, r7, #20
 8000dd4:	4619      	mov	r1, r3
 8000dd6:	4819      	ldr	r0, [pc, #100]	@ (8000e3c <MX_GPIO_Init+0x31c>)
 8000dd8:	f001 f92a 	bl	8002030 <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8000ddc:	2302      	movs	r3, #2
 8000dde:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000de0:	2302      	movs	r3, #2
 8000de2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de4:	2300      	movs	r3, #0
 8000de6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000de8:	2303      	movs	r3, #3
 8000dea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000dec:	2305      	movs	r3, #5
 8000dee:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8000df0:	f107 0314 	add.w	r3, r7, #20
 8000df4:	4619      	mov	r1, r3
 8000df6:	4810      	ldr	r0, [pc, #64]	@ (8000e38 <MX_GPIO_Init+0x318>)
 8000df8:	f001 f91a 	bl	8002030 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8000dfc:	2378      	movs	r3, #120	@ 0x78
 8000dfe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e00:	2302      	movs	r3, #2
 8000e02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e04:	2300      	movs	r3, #0
 8000e06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e08:	2303      	movs	r3, #3
 8000e0a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000e0c:	2307      	movs	r3, #7
 8000e0e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e10:	f107 0314 	add.w	r3, r7, #20
 8000e14:	4619      	mov	r1, r3
 8000e16:	4808      	ldr	r0, [pc, #32]	@ (8000e38 <MX_GPIO_Init+0x318>)
 8000e18:	f001 f90a 	bl	8002030 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8000e1c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000e20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e22:	2312      	movs	r3, #18
 8000e24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e26:	2300      	movs	r3, #0
 8000e28:	e00a      	b.n	8000e40 <MX_GPIO_Init+0x320>
 8000e2a:	bf00      	nop
 8000e2c:	40021000 	.word	0x40021000
 8000e30:	48001000 	.word	0x48001000
 8000e34:	48000400 	.word	0x48000400
 8000e38:	48000c00 	.word	0x48000c00
 8000e3c:	48000800 	.word	0x48000800
 8000e40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e42:	2303      	movs	r3, #3
 8000e44:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000e46:	2304      	movs	r3, #4
 8000e48:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e4a:	f107 0314 	add.w	r3, r7, #20
 8000e4e:	4619      	mov	r1, r3
 8000e50:	480f      	ldr	r0, [pc, #60]	@ (8000e90 <MX_GPIO_Init+0x370>)
 8000e52:	f001 f8ed 	bl	8002030 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8000e56:	2200      	movs	r2, #0
 8000e58:	2105      	movs	r1, #5
 8000e5a:	2007      	movs	r0, #7
 8000e5c:	f000 ff70 	bl	8001d40 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000e60:	2007      	movs	r0, #7
 8000e62:	f000 ff89 	bl	8001d78 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8000e66:	2200      	movs	r2, #0
 8000e68:	2105      	movs	r1, #5
 8000e6a:	2017      	movs	r0, #23
 8000e6c:	f000 ff68 	bl	8001d40 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000e70:	2017      	movs	r0, #23
 8000e72:	f000 ff81 	bl	8001d78 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000e76:	2200      	movs	r2, #0
 8000e78:	2105      	movs	r1, #5
 8000e7a:	2028      	movs	r0, #40	@ 0x28
 8000e7c:	f000 ff60 	bl	8001d40 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000e80:	2028      	movs	r0, #40	@ 0x28
 8000e82:	f000 ff79 	bl	8001d78 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000e86:	bf00      	nop
 8000e88:	3728      	adds	r7, #40	@ 0x28
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	48000400 	.word	0x48000400

08000e94 <_write>:

/* USER CODE BEGIN 4 */

int _write(int file, char *ptr, int len)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b086      	sub	sp, #24
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	60f8      	str	r0, [r7, #12]
 8000e9c:	60b9      	str	r1, [r7, #8]
 8000e9e:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for(DataIdx=0; DataIdx<len; DataIdx++)
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	617b      	str	r3, [r7, #20]
 8000ea4:	e009      	b.n	8000eba <_write+0x26>
	{
		ITM_SendChar(*ptr++);
 8000ea6:	68bb      	ldr	r3, [r7, #8]
 8000ea8:	1c5a      	adds	r2, r3, #1
 8000eaa:	60ba      	str	r2, [r7, #8]
 8000eac:	781b      	ldrb	r3, [r3, #0]
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f7ff fb74 	bl	800059c <ITM_SendChar>
	for(DataIdx=0; DataIdx<len; DataIdx++)
 8000eb4:	697b      	ldr	r3, [r7, #20]
 8000eb6:	3301      	adds	r3, #1
 8000eb8:	617b      	str	r3, [r7, #20]
 8000eba:	697a      	ldr	r2, [r7, #20]
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	429a      	cmp	r2, r3
 8000ec0:	dbf1      	blt.n	8000ea6 <_write+0x12>
	}
	return len;
 8000ec2:	687b      	ldr	r3, [r7, #4]
}
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	3718      	adds	r7, #24
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}

08000ecc <SPI3_IRQHandler>:


void SPI3_IRQHandler(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	af00      	add	r7, sp, #0
  HAL_SPI_IRQHandler(&hspi);
 8000ed0:	4802      	ldr	r0, [pc, #8]	@ (8000edc <SPI3_IRQHandler+0x10>)
 8000ed2:	f003 ffe1 	bl	8004e98 <HAL_SPI_IRQHandler>
}
 8000ed6:	bf00      	nop
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	20000844 	.word	0x20000844

08000ee0 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 8000eea:	88fb      	ldrh	r3, [r7, #6]
 8000eec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000ef0:	d015      	beq.n	8000f1e <HAL_GPIO_EXTI_Callback+0x3e>
 8000ef2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000ef6:	dc1c      	bgt.n	8000f32 <HAL_GPIO_EXTI_Callback+0x52>
 8000ef8:	2b02      	cmp	r3, #2
 8000efa:	d003      	beq.n	8000f04 <HAL_GPIO_EXTI_Callback+0x24>
 8000efc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000f00:	d003      	beq.n	8000f0a <HAL_GPIO_EXTI_Callback+0x2a>
      osThreadFlagsSet(Accel_TaskHandle, NOTE_RTC_WAKEUP);
      break;
    }
    default:
    {
      break;
 8000f02:	e016      	b.n	8000f32 <HAL_GPIO_EXTI_Callback+0x52>
      SPI_WIFI_ISR();
 8000f04:	f000 fdf8 	bl	8001af8 <SPI_WIFI_ISR>
      break;
 8000f08:	e014      	b.n	8000f34 <HAL_GPIO_EXTI_Callback+0x54>
    	printf("[ACC][ISR] DRDY\r\n");  // Debug temporal
 8000f0a:	480c      	ldr	r0, [pc, #48]	@ (8000f3c <HAL_GPIO_EXTI_Callback+0x5c>)
 8000f0c:	f009 fac6 	bl	800a49c <puts>
    	osThreadFlagsSet(Accel_TaskHandle, NOTE_ACCEL_FIFO);
 8000f10:	4b0b      	ldr	r3, [pc, #44]	@ (8000f40 <HAL_GPIO_EXTI_Callback+0x60>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	2102      	movs	r1, #2
 8000f16:	4618      	mov	r0, r3
 8000f18:	f006 f810 	bl	8006f3c <osThreadFlagsSet>
        break;
 8000f1c:	e00a      	b.n	8000f34 <HAL_GPIO_EXTI_Callback+0x54>
      printf("[ACC][ISR] Button \r\n");
 8000f1e:	4809      	ldr	r0, [pc, #36]	@ (8000f44 <HAL_GPIO_EXTI_Callback+0x64>)
 8000f20:	f009 fabc 	bl	800a49c <puts>
      osThreadFlagsSet(Accel_TaskHandle, NOTE_RTC_WAKEUP);
 8000f24:	4b06      	ldr	r3, [pc, #24]	@ (8000f40 <HAL_GPIO_EXTI_Callback+0x60>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	2101      	movs	r1, #1
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f006 f806 	bl	8006f3c <osThreadFlagsSet>
      break;
 8000f30:	e000      	b.n	8000f34 <HAL_GPIO_EXTI_Callback+0x54>
      break;
 8000f32:	bf00      	nop
    }
  }
}
 8000f34:	bf00      	nop
 8000f36:	3708      	adds	r7, #8
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	0800b81c 	.word	0x0800b81c
 8000f40:	200007e4 	.word	0x200007e4
 8000f44:	0800b830 	.word	0x0800b830

08000f48 <Accel_Task_Func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Accel_Task_Func */
void Accel_Task_Func(void *argument)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	f5ad 6d99 	sub.w	sp, sp, #1224	@ 0x4c8
 8000f4e:	af04      	add	r7, sp, #16
 8000f50:	f507 6397 	add.w	r3, r7, #1208	@ 0x4b8
 8000f54:	f2a3 43b4 	subw	r3, r3, #1204	@ 0x4b4
 8000f58:	6018      	str	r0, [r3, #0]
  printf("[ACC] Task start (FIFO)\r\n");
 8000f5a:	4895      	ldr	r0, [pc, #596]	@ (80011b0 <Accel_Task_Func+0x268>)
 8000f5c:	f009 fa9e 	bl	800a49c <puts>

  if (BSP_ACCELERO_Init() != ACCELERO_OK)
 8000f60:	f005 fc9c 	bl	800689c <BSP_ACCELERO_Init>
 8000f64:	4603      	mov	r3, r0
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d007      	beq.n	8000f7a <Accel_Task_Func+0x32>
  {
    printf("[ACC] Init FAIL\r\n");
 8000f6a:	4892      	ldr	r0, [pc, #584]	@ (80011b4 <Accel_Task_Func+0x26c>)
 8000f6c:	f009 fa96 	bl	800a49c <puts>
    for(;;) osDelay(1000);
 8000f70:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000f74:	f006 f8ef 	bl	8007156 <osDelay>
 8000f78:	e7fa      	b.n	8000f70 <Accel_Task_Func+0x28>
  }
  printf("[ACC] After Init\r\n");
 8000f7a:	488f      	ldr	r0, [pc, #572]	@ (80011b8 <Accel_Task_Func+0x270>)
 8000f7c:	f009 fa8e 	bl	800a49c <puts>

  uint8_t continuous = 0;
 8000f80:	2300      	movs	r3, #0
 8000f82:	f887 34b7 	strb.w	r3, [r7, #1207]	@ 0x4b7

  for (;;)
  {
    uint32_t flags = osThreadFlagsWait(NOTE_RTC_WAKEUP | NOTE_CMD_RX,
 8000f86:	f04f 32ff 	mov.w	r2, #4294967295
 8000f8a:	2100      	movs	r1, #0
 8000f8c:	2005      	movs	r0, #5
 8000f8e:	f006 f861 	bl	8007054 <osThreadFlagsWait>
 8000f92:	f8c7 04a8 	str.w	r0, [r7, #1192]	@ 0x4a8
                                       osFlagsWaitAny,
                                       osWaitForever);

    if (flags & NOTE_CMD_RX)
 8000f96:	f8d7 34a8 	ldr.w	r3, [r7, #1192]	@ 0x4a8
 8000f9a:	f003 0304 	and.w	r3, r3, #4
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d023      	beq.n	8000fea <Accel_Task_Func+0xa2>
    {
      uint8_t cmd;
      while (osMessageQueueGet(qCmdRxHandle, &cmd, NULL, 0) == osOK)
 8000fa2:	e017      	b.n	8000fd4 <Accel_Task_Func+0x8c>
      {
        if (cmd == CMD_START_CONTINUOUS) continuous = 1;
 8000fa4:	f897 3495 	ldrb.w	r3, [r7, #1173]	@ 0x495
 8000fa8:	2b01      	cmp	r3, #1
 8000faa:	d102      	bne.n	8000fb2 <Accel_Task_Func+0x6a>
 8000fac:	2301      	movs	r3, #1
 8000fae:	f887 34b7 	strb.w	r3, [r7, #1207]	@ 0x4b7
        if (cmd == CMD_STOP_CONTINUOUS)  continuous = 0;
 8000fb2:	f897 3495 	ldrb.w	r3, [r7, #1173]	@ 0x495
 8000fb6:	2b02      	cmp	r3, #2
 8000fb8:	d102      	bne.n	8000fc0 <Accel_Task_Func+0x78>
 8000fba:	2300      	movs	r3, #0
 8000fbc:	f887 34b7 	strb.w	r3, [r7, #1207]	@ 0x4b7
        if (cmd == CMD_FORCE_READ) osThreadFlagsSet(Accel_TaskHandle, NOTE_RTC_WAKEUP);
 8000fc0:	f897 3495 	ldrb.w	r3, [r7, #1173]	@ 0x495
 8000fc4:	2b03      	cmp	r3, #3
 8000fc6:	d105      	bne.n	8000fd4 <Accel_Task_Func+0x8c>
 8000fc8:	4b7c      	ldr	r3, [pc, #496]	@ (80011bc <Accel_Task_Func+0x274>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	2101      	movs	r1, #1
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f005 ffb4 	bl	8006f3c <osThreadFlagsSet>
      while (osMessageQueueGet(qCmdRxHandle, &cmd, NULL, 0) == osOK)
 8000fd4:	4b7a      	ldr	r3, [pc, #488]	@ (80011c0 <Accel_Task_Func+0x278>)
 8000fd6:	6818      	ldr	r0, [r3, #0]
 8000fd8:	f207 4195 	addw	r1, r7, #1173	@ 0x495
 8000fdc:	2300      	movs	r3, #0
 8000fde:	2200      	movs	r2, #0
 8000fe0:	f006 f948 	bl	8007274 <osMessageQueueGet>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d0dc      	beq.n	8000fa4 <Accel_Task_Func+0x5c>
      }
    }

    if (!(flags & NOTE_RTC_WAKEUP))
 8000fea:	f8d7 34a8 	ldr.w	r3, [r7, #1192]	@ 0x4a8
 8000fee:	f003 0301 	and.w	r3, r3, #1
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	f000 80d9 	beq.w	80011aa <Accel_Task_Func+0x262>
      continue;

    const uint16_t target       = continuous ? ACC_CONT_SAMPLES : ACC_BLOCK_SAMPLES; // 1024 o 64
 8000ff8:	f897 34b7 	ldrb.w	r3, [r7, #1207]	@ 0x4b7
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d002      	beq.n	8001006 <Accel_Task_Func+0xbe>
 8001000:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001004:	e000      	b.n	8001008 <Accel_Task_Func+0xc0>
 8001006:	2340      	movs	r3, #64	@ 0x40
 8001008:	f8a7 34a6 	strh.w	r3, [r7, #1190]	@ 0x4a6
    const uint16_t total_chunks = (uint16_t)(target / ACC_BLOCK_SAMPLES);            // 16 o 1
 800100c:	f8b7 34a6 	ldrh.w	r3, [r7, #1190]	@ 0x4a6
 8001010:	099b      	lsrs	r3, r3, #6
 8001012:	f8a7 34a4 	strh.w	r3, [r7, #1188]	@ 0x4a4
    const uint16_t watermark_samples = ACC_BLOCK_SAMPLES;                            // 64
 8001016:	2340      	movs	r3, #64	@ 0x40
 8001018:	f8a7 34a2 	strh.w	r3, [r7, #1186]	@ 0x4a2
    const uint16_t watermark_words   = watermark_samples * 3;                        // 192 words
 800101c:	f8b7 34a2 	ldrh.w	r3, [r7, #1186]	@ 0x4a2
 8001020:	461a      	mov	r2, r3
 8001022:	0052      	lsls	r2, r2, #1
 8001024:	4413      	add	r3, r2
 8001026:	f8a7 34a0 	strh.w	r3, [r7, #1184]	@ 0x4a0

    printf("[ACC] Capture start FIFO mode=%s target=%u\r\n",
 800102a:	f897 34b7 	ldrb.w	r3, [r7, #1207]	@ 0x4b7
 800102e:	2b00      	cmp	r3, #0
 8001030:	d001      	beq.n	8001036 <Accel_Task_Func+0xee>
 8001032:	4b64      	ldr	r3, [pc, #400]	@ (80011c4 <Accel_Task_Func+0x27c>)
 8001034:	e000      	b.n	8001038 <Accel_Task_Func+0xf0>
 8001036:	4b64      	ldr	r3, [pc, #400]	@ (80011c8 <Accel_Task_Func+0x280>)
 8001038:	f8b7 24a6 	ldrh.w	r2, [r7, #1190]	@ 0x4a6
 800103c:	4619      	mov	r1, r3
 800103e:	4863      	ldr	r0, [pc, #396]	@ (80011cc <Accel_Task_Func+0x284>)
 8001040:	f009 f9c4 	bl	800a3cc <iprintf>
           continuous ? "CONT" : "NORMAL", target);

    // Reconfig FIFO
    LSM6DSL_FifoReset();
 8001044:	f005 fd80 	bl	8006b48 <LSM6DSL_FifoReset>
    LSM6DSL_FifoConfig(watermark_samples);
 8001048:	f8b7 34a2 	ldrh.w	r3, [r7, #1186]	@ 0x4a2
 800104c:	4618      	mov	r0, r3
 800104e:	f005 fdef 	bl	8006c30 <LSM6DSL_FifoConfig>

    // Limpia flag viejo por si hubo un INT justo al configurar
    (void)osThreadFlagsClear(NOTE_ACCEL_FIFO);
 8001052:	2002      	movs	r0, #2
 8001054:	f005 ffc0 	bl	8006fd8 <osThreadFlagsClear>

    const uint32_t t0_ms = now_ms();
 8001058:	f7ff fb2c 	bl	80006b4 <now_ms>
 800105c:	f8c7 049c 	str.w	r0, [r7, #1180]	@ 0x49c

    int16_t z_block_mg[ACC_BLOCK_SAMPLES];
    uint16_t block_fill = 0;
 8001060:	2300      	movs	r3, #0
 8001062:	f8a7 34b4 	strh.w	r3, [r7, #1204]	@ 0x4b4
    uint16_t collected  = 0;
 8001066:	2300      	movs	r3, #0
 8001068:	f8a7 34b2 	strh.w	r3, [r7, #1202]	@ 0x4b2
    uint16_t seq        = 0;
 800106c:	2300      	movs	r3, #0
 800106e:	f8a7 34b0 	strh.w	r3, [r7, #1200]	@ 0x4b0

    while (collected < target)
 8001072:	e088      	b.n	8001186 <Accel_Task_Func+0x23e>
    {
      // Espera evento FIFO… pero con fallback si se perdió el flanco
      uint32_t r = osThreadFlagsWait(NOTE_ACCEL_FIFO, osFlagsWaitAny, 1500);
 8001074:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8001078:	2100      	movs	r1, #0
 800107a:	2002      	movs	r0, #2
 800107c:	f005 ffea 	bl	8007054 <osThreadFlagsWait>
 8001080:	f8c7 0498 	str.w	r0, [r7, #1176]	@ 0x498

      // Lee nivel actual de FIFO
      uint16_t level_words = LSM6DSL_FifoGetLevelWords();
 8001084:	f005 fd86 	bl	8006b94 <LSM6DSL_FifoGetLevelWords>
 8001088:	4603      	mov	r3, r0
 800108a:	f8a7 34ae 	strh.w	r3, [r7, #1198]	@ 0x4ae

      // Si no llegó interrupción, pero ya hay >= watermark, seguimos igual
      if (r == (uint32_t)osErrorTimeout)
 800108e:	f8d7 3498 	ldr.w	r3, [r7, #1176]	@ 0x498
 8001092:	f113 0f02 	cmn.w	r3, #2
 8001096:	d16c      	bne.n	8001172 <Accel_Task_Func+0x22a>
      {
        if (level_words < watermark_words)
 8001098:	f8b7 24ae 	ldrh.w	r2, [r7, #1198]	@ 0x4ae
 800109c:	f8b7 34a0 	ldrh.w	r3, [r7, #1184]	@ 0x4a0
 80010a0:	429a      	cmp	r2, r3
 80010a2:	d208      	bcs.n	80010b6 <Accel_Task_Func+0x16e>
        {
          printf("[ACC] TIMEOUT FIFO event, level_words=%u (<%u)\r\n",
 80010a4:	f8b7 34ae 	ldrh.w	r3, [r7, #1198]	@ 0x4ae
 80010a8:	f8b7 24a0 	ldrh.w	r2, [r7, #1184]	@ 0x4a0
 80010ac:	4619      	mov	r1, r3
 80010ae:	4848      	ldr	r0, [pc, #288]	@ (80011d0 <Accel_Task_Func+0x288>)
 80010b0:	f009 f98c 	bl	800a3cc <iprintf>
                 (unsigned)level_words, (unsigned)watermark_words);
          continue; // seguimos esperando (sin polling agresivo)
 80010b4:	e067      	b.n	8001186 <Accel_Task_Func+0x23e>
        }
        // si >= watermark: procesamos aunque no entró ISR
        printf("[ACC] Missed INT? level_words=%u (>= watermark)\r\n",
 80010b6:	f8b7 34ae 	ldrh.w	r3, [r7, #1198]	@ 0x4ae
 80010ba:	4619      	mov	r1, r3
 80010bc:	4845      	ldr	r0, [pc, #276]	@ (80011d4 <Accel_Task_Func+0x28c>)
 80010be:	f009 f985 	bl	800a3cc <iprintf>
               (unsigned)level_words);
      }

      // Consumimos FIFO mientras haya al menos 1 muestra (3 words)
      while (level_words >= 3 && collected < target)
 80010c2:	e056      	b.n	8001172 <Accel_Task_Func+0x22a>
      {
        int16_t x_raw, y_raw, z_raw;
        LSM6DSL_FifoReadXYZRaw(&x_raw, &y_raw, &z_raw);
 80010c4:	f207 428e 	addw	r2, r7, #1166	@ 0x48e
 80010c8:	f507 6192 	add.w	r1, r7, #1168	@ 0x490
 80010cc:	f207 4392 	addw	r3, r7, #1170	@ 0x492
 80010d0:	4618      	mov	r0, r3
 80010d2:	f005 fd7e 	bl	8006bd2 <LSM6DSL_FifoReadXYZRaw>
        level_words -= 3;
 80010d6:	f8b7 34ae 	ldrh.w	r3, [r7, #1198]	@ 0x4ae
 80010da:	3b03      	subs	r3, #3
 80010dc:	f8a7 34ae 	strh.w	r3, [r7, #1198]	@ 0x4ae

        // FS=2G en tu FifoConfig -> mg = raw * 0.061
        int16_t z_mg = (int16_t)((float)z_raw * LSM6DSL_ACC_SENSITIVITY_2G);
 80010e0:	f9b7 348e 	ldrsh.w	r3, [r7, #1166]	@ 0x48e
 80010e4:	ee07 3a90 	vmov	s15, r3
 80010e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010ec:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 80011d8 <Accel_Task_Func+0x290>
 80010f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010f4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80010f8:	ee17 3a90 	vmov	r3, s15
 80010fc:	f8a7 3496 	strh.w	r3, [r7, #1174]	@ 0x496

        z_block_mg[block_fill++] = z_mg;
 8001100:	f8b7 34b4 	ldrh.w	r3, [r7, #1204]	@ 0x4b4
 8001104:	1c5a      	adds	r2, r3, #1
 8001106:	f8a7 24b4 	strh.w	r2, [r7, #1204]	@ 0x4b4
 800110a:	4619      	mov	r1, r3
 800110c:	f507 6397 	add.w	r3, r7, #1208	@ 0x4b8
 8001110:	f2a3 43ac 	subw	r3, r3, #1196	@ 0x4ac
 8001114:	f8b7 2496 	ldrh.w	r2, [r7, #1174]	@ 0x496
 8001118:	f823 2011 	strh.w	r2, [r3, r1, lsl #1]
        collected++;
 800111c:	f8b7 34b2 	ldrh.w	r3, [r7, #1202]	@ 0x4b2
 8001120:	3301      	adds	r3, #1
 8001122:	f8a7 34b2 	strh.w	r3, [r7, #1202]	@ 0x4b2

        if (block_fill == ACC_BLOCK_SAMPLES)
 8001126:	f8b7 34b4 	ldrh.w	r3, [r7, #1204]	@ 0x4b4
 800112a:	2b40      	cmp	r3, #64	@ 0x40
 800112c:	d121      	bne.n	8001172 <Accel_Task_Func+0x22a>
        {
          char payload[MSG_PAYLOAD_SIZE];

          build_payload_block(payload, sizeof(payload),
 800112e:	f107 008c 	add.w	r0, r7, #140	@ 0x8c
 8001132:	2340      	movs	r3, #64	@ 0x40
 8001134:	9303      	str	r3, [sp, #12]
 8001136:	f107 030c 	add.w	r3, r7, #12
 800113a:	9302      	str	r3, [sp, #8]
 800113c:	f8b7 34a4 	ldrh.w	r3, [r7, #1188]	@ 0x4a4
 8001140:	9301      	str	r3, [sp, #4]
 8001142:	f8b7 34b0 	ldrh.w	r3, [r7, #1200]	@ 0x4b0
 8001146:	9300      	str	r3, [sp, #0]
 8001148:	2334      	movs	r3, #52	@ 0x34
 800114a:	f8d7 249c 	ldr.w	r2, [r7, #1180]	@ 0x49c
 800114e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001152:	f7ff fa4b 	bl	80005ec <build_payload_block>
                              t0_ms, ACC_FS_HZ,
                              seq, total_chunks,
                              z_block_mg, ACC_BLOCK_SAMPLES);

          printf("[ACC][JSON] %s\r\n", payload);
 8001156:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800115a:	4619      	mov	r1, r3
 800115c:	481f      	ldr	r0, [pc, #124]	@ (80011dc <Accel_Task_Func+0x294>)
 800115e:	f009 f935 	bl	800a3cc <iprintf>

          // send_mqtt_msg(TOPIC_PUB_ACCEL_PREFIX, payload);

          seq++;
 8001162:	f8b7 34b0 	ldrh.w	r3, [r7, #1200]	@ 0x4b0
 8001166:	3301      	adds	r3, #1
 8001168:	f8a7 34b0 	strh.w	r3, [r7, #1200]	@ 0x4b0
          block_fill = 0;
 800116c:	2300      	movs	r3, #0
 800116e:	f8a7 34b4 	strh.w	r3, [r7, #1204]	@ 0x4b4
      while (level_words >= 3 && collected < target)
 8001172:	f8b7 34ae 	ldrh.w	r3, [r7, #1198]	@ 0x4ae
 8001176:	2b02      	cmp	r3, #2
 8001178:	d905      	bls.n	8001186 <Accel_Task_Func+0x23e>
 800117a:	f8b7 24b2 	ldrh.w	r2, [r7, #1202]	@ 0x4b2
 800117e:	f8b7 34a6 	ldrh.w	r3, [r7, #1190]	@ 0x4a6
 8001182:	429a      	cmp	r2, r3
 8001184:	d39e      	bcc.n	80010c4 <Accel_Task_Func+0x17c>
    while (collected < target)
 8001186:	f8b7 24b2 	ldrh.w	r2, [r7, #1202]	@ 0x4b2
 800118a:	f8b7 34a6 	ldrh.w	r3, [r7, #1190]	@ 0x4a6
 800118e:	429a      	cmp	r2, r3
 8001190:	f4ff af70 	bcc.w	8001074 <Accel_Task_Func+0x12c>
        }
      }
    }

    LSM6DSL_FifoReset();
 8001194:	f005 fcd8 	bl	8006b48 <LSM6DSL_FifoReset>
    printf("[ACC] Done FIFO. collected=%u chunks=%u\r\n",
 8001198:	f8b7 34b2 	ldrh.w	r3, [r7, #1202]	@ 0x4b2
 800119c:	f8b7 24b0 	ldrh.w	r2, [r7, #1200]	@ 0x4b0
 80011a0:	4619      	mov	r1, r3
 80011a2:	480f      	ldr	r0, [pc, #60]	@ (80011e0 <Accel_Task_Func+0x298>)
 80011a4:	f009 f912 	bl	800a3cc <iprintf>
 80011a8:	e6ed      	b.n	8000f86 <Accel_Task_Func+0x3e>
      continue;
 80011aa:	bf00      	nop
  {
 80011ac:	e6eb      	b.n	8000f86 <Accel_Task_Func+0x3e>
 80011ae:	bf00      	nop
 80011b0:	0800b854 	.word	0x0800b854
 80011b4:	0800b870 	.word	0x0800b870
 80011b8:	0800b884 	.word	0x0800b884
 80011bc:	200007e4 	.word	0x200007e4
 80011c0:	200007ec 	.word	0x200007ec
 80011c4:	0800b898 	.word	0x0800b898
 80011c8:	0800b8a0 	.word	0x0800b8a0
 80011cc:	0800b8a8 	.word	0x0800b8a8
 80011d0:	0800b8d8 	.word	0x0800b8d8
 80011d4:	0800b90c 	.word	0x0800b90c
 80011d8:	3d79db23 	.word	0x3d79db23
 80011dc:	0800b940 	.word	0x0800b940
 80011e0:	0800b954 	.word	0x0800b954

080011e4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a04      	ldr	r2, [pc, #16]	@ (8001204 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d101      	bne.n	80011fa <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80011f6:	f000 fca7 	bl	8001b48 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80011fa:	bf00      	nop
 80011fc:	3708      	adds	r7, #8
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	40001000 	.word	0x40001000

08001208 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800120c:	b672      	cpsid	i
}
 800120e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001210:	bf00      	nop
 8001212:	e7fd      	b.n	8001210 <Error_Handler+0x8>

08001214 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b082      	sub	sp, #8
 8001218:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800121a:	4b11      	ldr	r3, [pc, #68]	@ (8001260 <HAL_MspInit+0x4c>)
 800121c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800121e:	4a10      	ldr	r2, [pc, #64]	@ (8001260 <HAL_MspInit+0x4c>)
 8001220:	f043 0301 	orr.w	r3, r3, #1
 8001224:	6613      	str	r3, [r2, #96]	@ 0x60
 8001226:	4b0e      	ldr	r3, [pc, #56]	@ (8001260 <HAL_MspInit+0x4c>)
 8001228:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800122a:	f003 0301 	and.w	r3, r3, #1
 800122e:	607b      	str	r3, [r7, #4]
 8001230:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001232:	4b0b      	ldr	r3, [pc, #44]	@ (8001260 <HAL_MspInit+0x4c>)
 8001234:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001236:	4a0a      	ldr	r2, [pc, #40]	@ (8001260 <HAL_MspInit+0x4c>)
 8001238:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800123c:	6593      	str	r3, [r2, #88]	@ 0x58
 800123e:	4b08      	ldr	r3, [pc, #32]	@ (8001260 <HAL_MspInit+0x4c>)
 8001240:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001242:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001246:	603b      	str	r3, [r7, #0]
 8001248:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800124a:	2200      	movs	r2, #0
 800124c:	210f      	movs	r1, #15
 800124e:	f06f 0001 	mvn.w	r0, #1
 8001252:	f000 fd75 	bl	8001d40 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001256:	bf00      	nop
 8001258:	3708      	adds	r7, #8
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	40021000 	.word	0x40021000

08001264 <HAL_DFSDM_ChannelMspInit>:
  * This function configures the hardware resources used in this example
  * @param hdfsdm_channel: DFSDM_Channel handle pointer
  * @retval None
  */
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b0ac      	sub	sp, #176	@ 0xb0
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800126c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001270:	2200      	movs	r2, #0
 8001272:	601a      	str	r2, [r3, #0]
 8001274:	605a      	str	r2, [r3, #4]
 8001276:	609a      	str	r2, [r3, #8]
 8001278:	60da      	str	r2, [r3, #12]
 800127a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800127c:	f107 0314 	add.w	r3, r7, #20
 8001280:	2288      	movs	r2, #136	@ 0x88
 8001282:	2100      	movs	r1, #0
 8001284:	4618      	mov	r0, r3
 8001286:	f009 fa39 	bl	800a6fc <memset>
  if(DFSDM1_Init == 0)
 800128a:	4b25      	ldr	r3, [pc, #148]	@ (8001320 <HAL_DFSDM_ChannelMspInit+0xbc>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d142      	bne.n	8001318 <HAL_DFSDM_ChannelMspInit+0xb4>

    /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8001292:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001296:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8001298:	2300      	movs	r3, #0
 800129a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800129e:	f107 0314 	add.w	r3, r7, #20
 80012a2:	4618      	mov	r0, r3
 80012a4:	f003 f888 	bl	80043b8 <HAL_RCCEx_PeriphCLKConfig>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d001      	beq.n	80012b2 <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 80012ae:	f7ff ffab 	bl	8001208 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 80012b2:	4b1c      	ldr	r3, [pc, #112]	@ (8001324 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80012b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012b6:	4a1b      	ldr	r2, [pc, #108]	@ (8001324 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80012b8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80012bc:	6613      	str	r3, [r2, #96]	@ 0x60
 80012be:	4b19      	ldr	r3, [pc, #100]	@ (8001324 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80012c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012c2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80012c6:	613b      	str	r3, [r7, #16]
 80012c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80012ca:	4b16      	ldr	r3, [pc, #88]	@ (8001324 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80012cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ce:	4a15      	ldr	r2, [pc, #84]	@ (8001324 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80012d0:	f043 0310 	orr.w	r3, r3, #16
 80012d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012d6:	4b13      	ldr	r3, [pc, #76]	@ (8001324 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80012d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012da:	f003 0310 	and.w	r3, r3, #16
 80012de:	60fb      	str	r3, [r7, #12]
 80012e0:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 80012e2:	f44f 7320 	mov.w	r3, #640	@ 0x280
 80012e6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ea:	2302      	movs	r3, #2
 80012ec:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f0:	2300      	movs	r3, #0
 80012f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f6:	2300      	movs	r3, #0
 80012f8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80012fc:	2306      	movs	r3, #6
 80012fe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001302:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001306:	4619      	mov	r1, r3
 8001308:	4807      	ldr	r0, [pc, #28]	@ (8001328 <HAL_DFSDM_ChannelMspInit+0xc4>)
 800130a:	f000 fe91 	bl	8002030 <HAL_GPIO_Init>

    /* USER CODE BEGIN DFSDM1_MspInit 1 */

    /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 800130e:	4b04      	ldr	r3, [pc, #16]	@ (8001320 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	3301      	adds	r3, #1
 8001314:	4a02      	ldr	r2, [pc, #8]	@ (8001320 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001316:	6013      	str	r3, [r2, #0]
  }

}
 8001318:	bf00      	nop
 800131a:	37b0      	adds	r7, #176	@ 0xb0
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	200007f0 	.word	0x200007f0
 8001324:	40021000 	.word	0x40021000
 8001328:	48001000 	.word	0x48001000

0800132c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b0ac      	sub	sp, #176	@ 0xb0
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001334:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001338:	2200      	movs	r2, #0
 800133a:	601a      	str	r2, [r3, #0]
 800133c:	605a      	str	r2, [r3, #4]
 800133e:	609a      	str	r2, [r3, #8]
 8001340:	60da      	str	r2, [r3, #12]
 8001342:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001344:	f107 0314 	add.w	r3, r7, #20
 8001348:	2288      	movs	r2, #136	@ 0x88
 800134a:	2100      	movs	r1, #0
 800134c:	4618      	mov	r0, r3
 800134e:	f009 f9d5 	bl	800a6fc <memset>
  if(hi2c->Instance==I2C2)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4a21      	ldr	r2, [pc, #132]	@ (80013dc <HAL_I2C_MspInit+0xb0>)
 8001358:	4293      	cmp	r3, r2
 800135a:	d13b      	bne.n	80013d4 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800135c:	2380      	movs	r3, #128	@ 0x80
 800135e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001360:	2300      	movs	r3, #0
 8001362:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001364:	f107 0314 	add.w	r3, r7, #20
 8001368:	4618      	mov	r0, r3
 800136a:	f003 f825 	bl	80043b8 <HAL_RCCEx_PeriphCLKConfig>
 800136e:	4603      	mov	r3, r0
 8001370:	2b00      	cmp	r3, #0
 8001372:	d001      	beq.n	8001378 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001374:	f7ff ff48 	bl	8001208 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001378:	4b19      	ldr	r3, [pc, #100]	@ (80013e0 <HAL_I2C_MspInit+0xb4>)
 800137a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800137c:	4a18      	ldr	r2, [pc, #96]	@ (80013e0 <HAL_I2C_MspInit+0xb4>)
 800137e:	f043 0302 	orr.w	r3, r3, #2
 8001382:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001384:	4b16      	ldr	r3, [pc, #88]	@ (80013e0 <HAL_I2C_MspInit+0xb4>)
 8001386:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001388:	f003 0302 	and.w	r3, r3, #2
 800138c:	613b      	str	r3, [r7, #16]
 800138e:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8001390:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001394:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001398:	2312      	movs	r3, #18
 800139a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800139e:	2301      	movs	r3, #1
 80013a0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013a4:	2303      	movs	r3, #3
 80013a6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80013aa:	2304      	movs	r3, #4
 80013ac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013b0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80013b4:	4619      	mov	r1, r3
 80013b6:	480b      	ldr	r0, [pc, #44]	@ (80013e4 <HAL_I2C_MspInit+0xb8>)
 80013b8:	f000 fe3a 	bl	8002030 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80013bc:	4b08      	ldr	r3, [pc, #32]	@ (80013e0 <HAL_I2C_MspInit+0xb4>)
 80013be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013c0:	4a07      	ldr	r2, [pc, #28]	@ (80013e0 <HAL_I2C_MspInit+0xb4>)
 80013c2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80013c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80013c8:	4b05      	ldr	r3, [pc, #20]	@ (80013e0 <HAL_I2C_MspInit+0xb4>)
 80013ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013cc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80013d0:	60fb      	str	r3, [r7, #12]
 80013d2:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 80013d4:	bf00      	nop
 80013d6:	37b0      	adds	r7, #176	@ 0xb0
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	40005800 	.word	0x40005800
 80013e0:	40021000 	.word	0x40021000
 80013e4:	48000400 	.word	0x48000400

080013e8 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4a0b      	ldr	r2, [pc, #44]	@ (8001424 <HAL_I2C_MspDeInit+0x3c>)
 80013f6:	4293      	cmp	r3, r2
 80013f8:	d10f      	bne.n	800141a <HAL_I2C_MspDeInit+0x32>
  {
    /* USER CODE BEGIN I2C2_MspDeInit 0 */

    /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 80013fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001428 <HAL_I2C_MspDeInit+0x40>)
 80013fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001428 <HAL_I2C_MspDeInit+0x40>)
 8001400:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001404:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(INTERNAL_I2C2_SCL_GPIO_Port, INTERNAL_I2C2_SCL_Pin);
 8001406:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800140a:	4808      	ldr	r0, [pc, #32]	@ (800142c <HAL_I2C_MspDeInit+0x44>)
 800140c:	f000 ffba 	bl	8002384 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(INTERNAL_I2C2_SDA_GPIO_Port, INTERNAL_I2C2_SDA_Pin);
 8001410:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001414:	4805      	ldr	r0, [pc, #20]	@ (800142c <HAL_I2C_MspDeInit+0x44>)
 8001416:	f000 ffb5 	bl	8002384 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C2_MspDeInit 1 */

    /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 800141a:	bf00      	nop
 800141c:	3708      	adds	r7, #8
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	40005800 	.word	0x40005800
 8001428:	40021000 	.word	0x40021000
 800142c:	48000400 	.word	0x48000400

08001430 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b08a      	sub	sp, #40	@ 0x28
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001438:	f107 0314 	add.w	r3, r7, #20
 800143c:	2200      	movs	r2, #0
 800143e:	601a      	str	r2, [r3, #0]
 8001440:	605a      	str	r2, [r3, #4]
 8001442:	609a      	str	r2, [r3, #8]
 8001444:	60da      	str	r2, [r3, #12]
 8001446:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4a17      	ldr	r2, [pc, #92]	@ (80014ac <HAL_QSPI_MspInit+0x7c>)
 800144e:	4293      	cmp	r3, r2
 8001450:	d128      	bne.n	80014a4 <HAL_QSPI_MspInit+0x74>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001452:	4b17      	ldr	r3, [pc, #92]	@ (80014b0 <HAL_QSPI_MspInit+0x80>)
 8001454:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001456:	4a16      	ldr	r2, [pc, #88]	@ (80014b0 <HAL_QSPI_MspInit+0x80>)
 8001458:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800145c:	6513      	str	r3, [r2, #80]	@ 0x50
 800145e:	4b14      	ldr	r3, [pc, #80]	@ (80014b0 <HAL_QSPI_MspInit+0x80>)
 8001460:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001462:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001466:	613b      	str	r3, [r7, #16]
 8001468:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800146a:	4b11      	ldr	r3, [pc, #68]	@ (80014b0 <HAL_QSPI_MspInit+0x80>)
 800146c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800146e:	4a10      	ldr	r2, [pc, #64]	@ (80014b0 <HAL_QSPI_MspInit+0x80>)
 8001470:	f043 0310 	orr.w	r3, r3, #16
 8001474:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001476:	4b0e      	ldr	r3, [pc, #56]	@ (80014b0 <HAL_QSPI_MspInit+0x80>)
 8001478:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800147a:	f003 0310 	and.w	r3, r3, #16
 800147e:	60fb      	str	r3, [r7, #12]
 8001480:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 8001482:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 8001486:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001488:	2302      	movs	r3, #2
 800148a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148c:	2300      	movs	r3, #0
 800148e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001490:	2303      	movs	r3, #3
 8001492:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001494:	230a      	movs	r3, #10
 8001496:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001498:	f107 0314 	add.w	r3, r7, #20
 800149c:	4619      	mov	r1, r3
 800149e:	4805      	ldr	r0, [pc, #20]	@ (80014b4 <HAL_QSPI_MspInit+0x84>)
 80014a0:	f000 fdc6 	bl	8002030 <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 80014a4:	bf00      	nop
 80014a6:	3728      	adds	r7, #40	@ 0x28
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	a0001000 	.word	0xa0001000
 80014b0:	40021000 	.word	0x40021000
 80014b4:	48001000 	.word	0x48001000

080014b8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b08a      	sub	sp, #40	@ 0x28
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014c0:	f107 0314 	add.w	r3, r7, #20
 80014c4:	2200      	movs	r2, #0
 80014c6:	601a      	str	r2, [r3, #0]
 80014c8:	605a      	str	r2, [r3, #4]
 80014ca:	609a      	str	r2, [r3, #8]
 80014cc:	60da      	str	r2, [r3, #12]
 80014ce:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4a1b      	ldr	r2, [pc, #108]	@ (8001544 <HAL_SPI_MspInit+0x8c>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d130      	bne.n	800153c <HAL_SPI_MspInit+0x84>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80014da:	4b1b      	ldr	r3, [pc, #108]	@ (8001548 <HAL_SPI_MspInit+0x90>)
 80014dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014de:	4a1a      	ldr	r2, [pc, #104]	@ (8001548 <HAL_SPI_MspInit+0x90>)
 80014e0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80014e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80014e6:	4b18      	ldr	r3, [pc, #96]	@ (8001548 <HAL_SPI_MspInit+0x90>)
 80014e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014ea:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80014ee:	613b      	str	r3, [r7, #16]
 80014f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014f2:	4b15      	ldr	r3, [pc, #84]	@ (8001548 <HAL_SPI_MspInit+0x90>)
 80014f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014f6:	4a14      	ldr	r2, [pc, #80]	@ (8001548 <HAL_SPI_MspInit+0x90>)
 80014f8:	f043 0304 	orr.w	r3, r3, #4
 80014fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014fe:	4b12      	ldr	r3, [pc, #72]	@ (8001548 <HAL_SPI_MspInit+0x90>)
 8001500:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001502:	f003 0304 	and.w	r3, r3, #4
 8001506:	60fb      	str	r3, [r7, #12]
 8001508:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 800150a:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800150e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001510:	2302      	movs	r3, #2
 8001512:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001514:	2300      	movs	r3, #0
 8001516:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001518:	2303      	movs	r3, #3
 800151a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800151c:	2306      	movs	r3, #6
 800151e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001520:	f107 0314 	add.w	r3, r7, #20
 8001524:	4619      	mov	r1, r3
 8001526:	4809      	ldr	r0, [pc, #36]	@ (800154c <HAL_SPI_MspInit+0x94>)
 8001528:	f000 fd82 	bl	8002030 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 800152c:	2200      	movs	r2, #0
 800152e:	2105      	movs	r1, #5
 8001530:	2033      	movs	r0, #51	@ 0x33
 8001532:	f000 fc05 	bl	8001d40 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8001536:	2033      	movs	r0, #51	@ 0x33
 8001538:	f000 fc1e 	bl	8001d78 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 800153c:	bf00      	nop
 800153e:	3728      	adds	r7, #40	@ 0x28
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}
 8001544:	40003c00 	.word	0x40003c00
 8001548:	40021000 	.word	0x40021000
 800154c:	48000800 	.word	0x48000800

08001550 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b0ae      	sub	sp, #184	@ 0xb8
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001558:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800155c:	2200      	movs	r2, #0
 800155e:	601a      	str	r2, [r3, #0]
 8001560:	605a      	str	r2, [r3, #4]
 8001562:	609a      	str	r2, [r3, #8]
 8001564:	60da      	str	r2, [r3, #12]
 8001566:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001568:	f107 031c 	add.w	r3, r7, #28
 800156c:	2288      	movs	r2, #136	@ 0x88
 800156e:	2100      	movs	r1, #0
 8001570:	4618      	mov	r0, r3
 8001572:	f009 f8c3 	bl	800a6fc <memset>
  if(huart->Instance==USART1)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	4a42      	ldr	r2, [pc, #264]	@ (8001684 <HAL_UART_MspInit+0x134>)
 800157c:	4293      	cmp	r3, r2
 800157e:	d13b      	bne.n	80015f8 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001580:	2301      	movs	r3, #1
 8001582:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001584:	2300      	movs	r3, #0
 8001586:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001588:	f107 031c 	add.w	r3, r7, #28
 800158c:	4618      	mov	r0, r3
 800158e:	f002 ff13 	bl	80043b8 <HAL_RCCEx_PeriphCLKConfig>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d001      	beq.n	800159c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001598:	f7ff fe36 	bl	8001208 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800159c:	4b3a      	ldr	r3, [pc, #232]	@ (8001688 <HAL_UART_MspInit+0x138>)
 800159e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015a0:	4a39      	ldr	r2, [pc, #228]	@ (8001688 <HAL_UART_MspInit+0x138>)
 80015a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015a6:	6613      	str	r3, [r2, #96]	@ 0x60
 80015a8:	4b37      	ldr	r3, [pc, #220]	@ (8001688 <HAL_UART_MspInit+0x138>)
 80015aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015b0:	61bb      	str	r3, [r7, #24]
 80015b2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015b4:	4b34      	ldr	r3, [pc, #208]	@ (8001688 <HAL_UART_MspInit+0x138>)
 80015b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015b8:	4a33      	ldr	r2, [pc, #204]	@ (8001688 <HAL_UART_MspInit+0x138>)
 80015ba:	f043 0302 	orr.w	r3, r3, #2
 80015be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015c0:	4b31      	ldr	r3, [pc, #196]	@ (8001688 <HAL_UART_MspInit+0x138>)
 80015c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015c4:	f003 0302 	and.w	r3, r3, #2
 80015c8:	617b      	str	r3, [r7, #20]
 80015ca:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 80015cc:	23c0      	movs	r3, #192	@ 0xc0
 80015ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015d2:	2302      	movs	r3, #2
 80015d4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d8:	2300      	movs	r3, #0
 80015da:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015de:	2303      	movs	r3, #3
 80015e0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80015e4:	2307      	movs	r3, #7
 80015e6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015ea:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80015ee:	4619      	mov	r1, r3
 80015f0:	4826      	ldr	r0, [pc, #152]	@ (800168c <HAL_UART_MspInit+0x13c>)
 80015f2:	f000 fd1d 	bl	8002030 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 80015f6:	e040      	b.n	800167a <HAL_UART_MspInit+0x12a>
  else if(huart->Instance==USART3)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4a24      	ldr	r2, [pc, #144]	@ (8001690 <HAL_UART_MspInit+0x140>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d13b      	bne.n	800167a <HAL_UART_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001602:	2304      	movs	r3, #4
 8001604:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001606:	2300      	movs	r3, #0
 8001608:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800160a:	f107 031c 	add.w	r3, r7, #28
 800160e:	4618      	mov	r0, r3
 8001610:	f002 fed2 	bl	80043b8 <HAL_RCCEx_PeriphCLKConfig>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d001      	beq.n	800161e <HAL_UART_MspInit+0xce>
      Error_Handler();
 800161a:	f7ff fdf5 	bl	8001208 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800161e:	4b1a      	ldr	r3, [pc, #104]	@ (8001688 <HAL_UART_MspInit+0x138>)
 8001620:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001622:	4a19      	ldr	r2, [pc, #100]	@ (8001688 <HAL_UART_MspInit+0x138>)
 8001624:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001628:	6593      	str	r3, [r2, #88]	@ 0x58
 800162a:	4b17      	ldr	r3, [pc, #92]	@ (8001688 <HAL_UART_MspInit+0x138>)
 800162c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800162e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001632:	613b      	str	r3, [r7, #16]
 8001634:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001636:	4b14      	ldr	r3, [pc, #80]	@ (8001688 <HAL_UART_MspInit+0x138>)
 8001638:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800163a:	4a13      	ldr	r2, [pc, #76]	@ (8001688 <HAL_UART_MspInit+0x138>)
 800163c:	f043 0308 	orr.w	r3, r3, #8
 8001640:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001642:	4b11      	ldr	r3, [pc, #68]	@ (8001688 <HAL_UART_MspInit+0x138>)
 8001644:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001646:	f003 0308 	and.w	r3, r3, #8
 800164a:	60fb      	str	r3, [r7, #12]
 800164c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 800164e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001652:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001656:	2302      	movs	r3, #2
 8001658:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800165c:	2300      	movs	r3, #0
 800165e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001662:	2303      	movs	r3, #3
 8001664:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001668:	2307      	movs	r3, #7
 800166a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800166e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001672:	4619      	mov	r1, r3
 8001674:	4807      	ldr	r0, [pc, #28]	@ (8001694 <HAL_UART_MspInit+0x144>)
 8001676:	f000 fcdb 	bl	8002030 <HAL_GPIO_Init>
}
 800167a:	bf00      	nop
 800167c:	37b8      	adds	r7, #184	@ 0xb8
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	40013800 	.word	0x40013800
 8001688:	40021000 	.word	0x40021000
 800168c:	48000400 	.word	0x48000400
 8001690:	40004800 	.word	0x40004800
 8001694:	48000c00 	.word	0x48000c00

08001698 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b0ac      	sub	sp, #176	@ 0xb0
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016a0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80016a4:	2200      	movs	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]
 80016a8:	605a      	str	r2, [r3, #4]
 80016aa:	609a      	str	r2, [r3, #8]
 80016ac:	60da      	str	r2, [r3, #12]
 80016ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016b0:	f107 0314 	add.w	r3, r7, #20
 80016b4:	2288      	movs	r2, #136	@ 0x88
 80016b6:	2100      	movs	r1, #0
 80016b8:	4618      	mov	r0, r3
 80016ba:	f009 f81f 	bl	800a6fc <memset>
  if(hpcd->Instance==USB_OTG_FS)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80016c6:	d17c      	bne.n	80017c2 <HAL_PCD_MspInit+0x12a>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80016c8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016cc:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 80016ce:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80016d2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80016d6:	2301      	movs	r3, #1
 80016d8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80016da:	2301      	movs	r3, #1
 80016dc:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 80016de:	2318      	movs	r3, #24
 80016e0:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80016e2:	2307      	movs	r3, #7
 80016e4:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80016e6:	2302      	movs	r3, #2
 80016e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80016ea:	2302      	movs	r3, #2
 80016ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 80016ee:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80016f2:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016f4:	f107 0314 	add.w	r3, r7, #20
 80016f8:	4618      	mov	r0, r3
 80016fa:	f002 fe5d 	bl	80043b8 <HAL_RCCEx_PeriphCLKConfig>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d001      	beq.n	8001708 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8001704:	f7ff fd80 	bl	8001208 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001708:	4b30      	ldr	r3, [pc, #192]	@ (80017cc <HAL_PCD_MspInit+0x134>)
 800170a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800170c:	4a2f      	ldr	r2, [pc, #188]	@ (80017cc <HAL_PCD_MspInit+0x134>)
 800170e:	f043 0301 	orr.w	r3, r3, #1
 8001712:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001714:	4b2d      	ldr	r3, [pc, #180]	@ (80017cc <HAL_PCD_MspInit+0x134>)
 8001716:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001718:	f003 0301 	and.w	r3, r3, #1
 800171c:	613b      	str	r3, [r7, #16]
 800171e:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8001720:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001724:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001728:	2300      	movs	r3, #0
 800172a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800172e:	2300      	movs	r3, #0
 8001730:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001734:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001738:	4619      	mov	r1, r3
 800173a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800173e:	f000 fc77 	bl	8002030 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8001742:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001746:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800174a:	2302      	movs	r3, #2
 800174c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001750:	2300      	movs	r3, #0
 8001752:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001756:	2303      	movs	r3, #3
 8001758:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800175c:	230a      	movs	r3, #10
 800175e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001762:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001766:	4619      	mov	r1, r3
 8001768:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800176c:	f000 fc60 	bl	8002030 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001770:	4b16      	ldr	r3, [pc, #88]	@ (80017cc <HAL_PCD_MspInit+0x134>)
 8001772:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001774:	4a15      	ldr	r2, [pc, #84]	@ (80017cc <HAL_PCD_MspInit+0x134>)
 8001776:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800177a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800177c:	4b13      	ldr	r3, [pc, #76]	@ (80017cc <HAL_PCD_MspInit+0x134>)
 800177e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001780:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001784:	60fb      	str	r3, [r7, #12]
 8001786:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001788:	4b10      	ldr	r3, [pc, #64]	@ (80017cc <HAL_PCD_MspInit+0x134>)
 800178a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800178c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001790:	2b00      	cmp	r3, #0
 8001792:	d114      	bne.n	80017be <HAL_PCD_MspInit+0x126>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001794:	4b0d      	ldr	r3, [pc, #52]	@ (80017cc <HAL_PCD_MspInit+0x134>)
 8001796:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001798:	4a0c      	ldr	r2, [pc, #48]	@ (80017cc <HAL_PCD_MspInit+0x134>)
 800179a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800179e:	6593      	str	r3, [r2, #88]	@ 0x58
 80017a0:	4b0a      	ldr	r3, [pc, #40]	@ (80017cc <HAL_PCD_MspInit+0x134>)
 80017a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017a8:	60bb      	str	r3, [r7, #8]
 80017aa:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 80017ac:	f001 ff06 	bl	80035bc <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 80017b0:	4b06      	ldr	r3, [pc, #24]	@ (80017cc <HAL_PCD_MspInit+0x134>)
 80017b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017b4:	4a05      	ldr	r2, [pc, #20]	@ (80017cc <HAL_PCD_MspInit+0x134>)
 80017b6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80017ba:	6593      	str	r3, [r2, #88]	@ 0x58

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 80017bc:	e001      	b.n	80017c2 <HAL_PCD_MspInit+0x12a>
      HAL_PWREx_EnableVddUSB();
 80017be:	f001 fefd 	bl	80035bc <HAL_PWREx_EnableVddUSB>
}
 80017c2:	bf00      	nop
 80017c4:	37b0      	adds	r7, #176	@ 0xb0
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	40021000 	.word	0x40021000

080017d0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b08e      	sub	sp, #56	@ 0x38
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 80017d8:	2300      	movs	r3, #0
 80017da:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80017de:	4b34      	ldr	r3, [pc, #208]	@ (80018b0 <HAL_InitTick+0xe0>)
 80017e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017e2:	4a33      	ldr	r2, [pc, #204]	@ (80018b0 <HAL_InitTick+0xe0>)
 80017e4:	f043 0310 	orr.w	r3, r3, #16
 80017e8:	6593      	str	r3, [r2, #88]	@ 0x58
 80017ea:	4b31      	ldr	r3, [pc, #196]	@ (80018b0 <HAL_InitTick+0xe0>)
 80017ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017ee:	f003 0310 	and.w	r3, r3, #16
 80017f2:	60fb      	str	r3, [r7, #12]
 80017f4:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80017f6:	f107 0210 	add.w	r2, r7, #16
 80017fa:	f107 0314 	add.w	r3, r7, #20
 80017fe:	4611      	mov	r1, r2
 8001800:	4618      	mov	r0, r3
 8001802:	f002 fd47 	bl	8004294 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001806:	6a3b      	ldr	r3, [r7, #32]
 8001808:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800180a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800180c:	2b00      	cmp	r3, #0
 800180e:	d103      	bne.n	8001818 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001810:	f002 fd14 	bl	800423c <HAL_RCC_GetPCLK1Freq>
 8001814:	6378      	str	r0, [r7, #52]	@ 0x34
 8001816:	e004      	b.n	8001822 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001818:	f002 fd10 	bl	800423c <HAL_RCC_GetPCLK1Freq>
 800181c:	4603      	mov	r3, r0
 800181e:	005b      	lsls	r3, r3, #1
 8001820:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001822:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001824:	4a23      	ldr	r2, [pc, #140]	@ (80018b4 <HAL_InitTick+0xe4>)
 8001826:	fba2 2303 	umull	r2, r3, r2, r3
 800182a:	0c9b      	lsrs	r3, r3, #18
 800182c:	3b01      	subs	r3, #1
 800182e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001830:	4b21      	ldr	r3, [pc, #132]	@ (80018b8 <HAL_InitTick+0xe8>)
 8001832:	4a22      	ldr	r2, [pc, #136]	@ (80018bc <HAL_InitTick+0xec>)
 8001834:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001836:	4b20      	ldr	r3, [pc, #128]	@ (80018b8 <HAL_InitTick+0xe8>)
 8001838:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800183c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800183e:	4a1e      	ldr	r2, [pc, #120]	@ (80018b8 <HAL_InitTick+0xe8>)
 8001840:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001842:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001844:	4b1c      	ldr	r3, [pc, #112]	@ (80018b8 <HAL_InitTick+0xe8>)
 8001846:	2200      	movs	r2, #0
 8001848:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800184a:	4b1b      	ldr	r3, [pc, #108]	@ (80018b8 <HAL_InitTick+0xe8>)
 800184c:	2200      	movs	r2, #0
 800184e:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001850:	4b19      	ldr	r3, [pc, #100]	@ (80018b8 <HAL_InitTick+0xe8>)
 8001852:	2200      	movs	r2, #0
 8001854:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001856:	4818      	ldr	r0, [pc, #96]	@ (80018b8 <HAL_InitTick+0xe8>)
 8001858:	f003 fc3d 	bl	80050d6 <HAL_TIM_Base_Init>
 800185c:	4603      	mov	r3, r0
 800185e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001862:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001866:	2b00      	cmp	r3, #0
 8001868:	d11b      	bne.n	80018a2 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800186a:	4813      	ldr	r0, [pc, #76]	@ (80018b8 <HAL_InitTick+0xe8>)
 800186c:	f003 fc94 	bl	8005198 <HAL_TIM_Base_Start_IT>
 8001870:	4603      	mov	r3, r0
 8001872:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001876:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800187a:	2b00      	cmp	r3, #0
 800187c:	d111      	bne.n	80018a2 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800187e:	2036      	movs	r0, #54	@ 0x36
 8001880:	f000 fa7a 	bl	8001d78 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	2b0f      	cmp	r3, #15
 8001888:	d808      	bhi.n	800189c <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800188a:	2200      	movs	r2, #0
 800188c:	6879      	ldr	r1, [r7, #4]
 800188e:	2036      	movs	r0, #54	@ 0x36
 8001890:	f000 fa56 	bl	8001d40 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001894:	4a0a      	ldr	r2, [pc, #40]	@ (80018c0 <HAL_InitTick+0xf0>)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	6013      	str	r3, [r2, #0]
 800189a:	e002      	b.n	80018a2 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 800189c:	2301      	movs	r3, #1
 800189e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80018a2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	3738      	adds	r7, #56	@ 0x38
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	40021000 	.word	0x40021000
 80018b4:	431bde83 	.word	0x431bde83
 80018b8:	200007f4 	.word	0x200007f4
 80018bc:	40001000 	.word	0x40001000
 80018c0:	20000004 	.word	0x20000004

080018c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018c4:	b480      	push	{r7}
 80018c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018c8:	bf00      	nop
 80018ca:	e7fd      	b.n	80018c8 <NMI_Handler+0x4>

080018cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018d0:	bf00      	nop
 80018d2:	e7fd      	b.n	80018d0 <HardFault_Handler+0x4>

080018d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018d8:	bf00      	nop
 80018da:	e7fd      	b.n	80018d8 <MemManage_Handler+0x4>

080018dc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018dc:	b480      	push	{r7}
 80018de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018e0:	bf00      	nop
 80018e2:	e7fd      	b.n	80018e0 <BusFault_Handler+0x4>

080018e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018e8:	bf00      	nop
 80018ea:	e7fd      	b.n	80018e8 <UsageFault_Handler+0x4>

080018ec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018f0:	bf00      	nop
 80018f2:	46bd      	mov	sp, r7
 80018f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f8:	4770      	bx	lr

080018fa <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80018fa:	b580      	push	{r7, lr}
 80018fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ISM43362_DRDY_EXTI1_Pin);
 80018fe:	2002      	movs	r0, #2
 8001900:	f000 fe4c 	bl	800259c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001904:	bf00      	nop
 8001906:	bd80      	pop	{r7, pc}

08001908 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 800190c:	2020      	movs	r0, #32
 800190e:	f000 fe45 	bl	800259c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 8001912:	2040      	movs	r0, #64	@ 0x40
 8001914:	f000 fe42 	bl	800259c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 8001918:	2080      	movs	r0, #128	@ 0x80
 800191a:	f000 fe3f 	bl	800259c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 800191e:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001922:	f000 fe3b 	bl	800259c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001926:	bf00      	nop
 8001928:	bd80      	pop	{r7, pc}

0800192a <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800192a:	b580      	push	{r7, lr}
 800192c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 800192e:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001932:	f000 fe33 	bl	800259c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 8001936:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800193a:	f000 fe2f 	bl	800259c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 800193e:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001942:	f000 fe2b 	bl	800259c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 8001946:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800194a:	f000 fe27 	bl	800259c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 800194e:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001952:	f000 fe23 	bl	800259c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001956:	bf00      	nop
 8001958:	bd80      	pop	{r7, pc}
	...

0800195c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001960:	4802      	ldr	r0, [pc, #8]	@ (800196c <TIM6_DAC_IRQHandler+0x10>)
 8001962:	f003 fc89 	bl	8005278 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001966:	bf00      	nop
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	200007f4 	.word	0x200007f4

08001970 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b086      	sub	sp, #24
 8001974:	af00      	add	r7, sp, #0
 8001976:	60f8      	str	r0, [r7, #12]
 8001978:	60b9      	str	r1, [r7, #8]
 800197a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800197c:	2300      	movs	r3, #0
 800197e:	617b      	str	r3, [r7, #20]
 8001980:	e00a      	b.n	8001998 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001982:	f3af 8000 	nop.w
 8001986:	4601      	mov	r1, r0
 8001988:	68bb      	ldr	r3, [r7, #8]
 800198a:	1c5a      	adds	r2, r3, #1
 800198c:	60ba      	str	r2, [r7, #8]
 800198e:	b2ca      	uxtb	r2, r1
 8001990:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001992:	697b      	ldr	r3, [r7, #20]
 8001994:	3301      	adds	r3, #1
 8001996:	617b      	str	r3, [r7, #20]
 8001998:	697a      	ldr	r2, [r7, #20]
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	429a      	cmp	r2, r3
 800199e:	dbf0      	blt.n	8001982 <_read+0x12>
  }

  return len;
 80019a0:	687b      	ldr	r3, [r7, #4]
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	3718      	adds	r7, #24
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}

080019aa <_close>:
  }
  return len;
}

int _close(int file)
{
 80019aa:	b480      	push	{r7}
 80019ac:	b083      	sub	sp, #12
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80019b2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	370c      	adds	r7, #12
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr

080019c2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019c2:	b480      	push	{r7}
 80019c4:	b083      	sub	sp, #12
 80019c6:	af00      	add	r7, sp, #0
 80019c8:	6078      	str	r0, [r7, #4]
 80019ca:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80019d2:	605a      	str	r2, [r3, #4]
  return 0;
 80019d4:	2300      	movs	r3, #0
}
 80019d6:	4618      	mov	r0, r3
 80019d8:	370c      	adds	r7, #12
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr

080019e2 <_isatty>:

int _isatty(int file)
{
 80019e2:	b480      	push	{r7}
 80019e4:	b083      	sub	sp, #12
 80019e6:	af00      	add	r7, sp, #0
 80019e8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80019ea:	2301      	movs	r3, #1
}
 80019ec:	4618      	mov	r0, r3
 80019ee:	370c      	adds	r7, #12
 80019f0:	46bd      	mov	sp, r7
 80019f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f6:	4770      	bx	lr

080019f8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019f8:	b480      	push	{r7}
 80019fa:	b085      	sub	sp, #20
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	60f8      	str	r0, [r7, #12]
 8001a00:	60b9      	str	r1, [r7, #8]
 8001a02:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a04:	2300      	movs	r3, #0
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	3714      	adds	r7, #20
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr
	...

08001a14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b086      	sub	sp, #24
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a1c:	4a14      	ldr	r2, [pc, #80]	@ (8001a70 <_sbrk+0x5c>)
 8001a1e:	4b15      	ldr	r3, [pc, #84]	@ (8001a74 <_sbrk+0x60>)
 8001a20:	1ad3      	subs	r3, r2, r3
 8001a22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a24:	697b      	ldr	r3, [r7, #20]
 8001a26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a28:	4b13      	ldr	r3, [pc, #76]	@ (8001a78 <_sbrk+0x64>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d102      	bne.n	8001a36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a30:	4b11      	ldr	r3, [pc, #68]	@ (8001a78 <_sbrk+0x64>)
 8001a32:	4a12      	ldr	r2, [pc, #72]	@ (8001a7c <_sbrk+0x68>)
 8001a34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a36:	4b10      	ldr	r3, [pc, #64]	@ (8001a78 <_sbrk+0x64>)
 8001a38:	681a      	ldr	r2, [r3, #0]
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	4413      	add	r3, r2
 8001a3e:	693a      	ldr	r2, [r7, #16]
 8001a40:	429a      	cmp	r2, r3
 8001a42:	d207      	bcs.n	8001a54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a44:	f008 ff06 	bl	800a854 <__errno>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	220c      	movs	r2, #12
 8001a4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a4e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a52:	e009      	b.n	8001a68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a54:	4b08      	ldr	r3, [pc, #32]	@ (8001a78 <_sbrk+0x64>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a5a:	4b07      	ldr	r3, [pc, #28]	@ (8001a78 <_sbrk+0x64>)
 8001a5c:	681a      	ldr	r2, [r3, #0]
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	4413      	add	r3, r2
 8001a62:	4a05      	ldr	r2, [pc, #20]	@ (8001a78 <_sbrk+0x64>)
 8001a64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a66:	68fb      	ldr	r3, [r7, #12]
}
 8001a68:	4618      	mov	r0, r3
 8001a6a:	3718      	adds	r7, #24
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	20018000 	.word	0x20018000
 8001a74:	00000400 	.word	0x00000400
 8001a78:	20000840 	.word	0x20000840
 8001a7c:	20003b88 	.word	0x20003b88

08001a80 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001a84:	4b06      	ldr	r3, [pc, #24]	@ (8001aa0 <SystemInit+0x20>)
 8001a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a8a:	4a05      	ldr	r2, [pc, #20]	@ (8001aa0 <SystemInit+0x20>)
 8001a8c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a90:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001a94:	bf00      	nop
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr
 8001a9e:	bf00      	nop
 8001aa0:	e000ed00 	.word	0xe000ed00

08001aa4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001aa4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001adc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001aa8:	f7ff ffea 	bl	8001a80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001aac:	480c      	ldr	r0, [pc, #48]	@ (8001ae0 <LoopForever+0x6>)
  ldr r1, =_edata
 8001aae:	490d      	ldr	r1, [pc, #52]	@ (8001ae4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ab0:	4a0d      	ldr	r2, [pc, #52]	@ (8001ae8 <LoopForever+0xe>)
  movs r3, #0
 8001ab2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ab4:	e002      	b.n	8001abc <LoopCopyDataInit>

08001ab6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ab6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ab8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001aba:	3304      	adds	r3, #4

08001abc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001abc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001abe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ac0:	d3f9      	bcc.n	8001ab6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ac2:	4a0a      	ldr	r2, [pc, #40]	@ (8001aec <LoopForever+0x12>)
  ldr r4, =_ebss
 8001ac4:	4c0a      	ldr	r4, [pc, #40]	@ (8001af0 <LoopForever+0x16>)
  movs r3, #0
 8001ac6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ac8:	e001      	b.n	8001ace <LoopFillZerobss>

08001aca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001aca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001acc:	3204      	adds	r2, #4

08001ace <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ace:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ad0:	d3fb      	bcc.n	8001aca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ad2:	f008 fec5 	bl	800a860 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001ad6:	f7fe fdf5 	bl	80006c4 <main>

08001ada <LoopForever>:

LoopForever:
    b LoopForever
 8001ada:	e7fe      	b.n	8001ada <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001adc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001ae0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ae4:	200000a0 	.word	0x200000a0
  ldr r2, =_sidata
 8001ae8:	0800ba78 	.word	0x0800ba78
  ldr r2, =_sbss
 8001aec:	200000a0 	.word	0x200000a0
  ldr r4, =_ebss
 8001af0:	20003b88 	.word	0x20003b88

08001af4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001af4:	e7fe      	b.n	8001af4 <ADC1_2_IRQHandler>
	...

08001af8 <SPI_WIFI_ISR>:
  * @brief  Interrupt handler for  Data RDY signal
  * @param  None
  * @retval None
  */
void    SPI_WIFI_ISR(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
   if (cmddata_rdy_rising_event==1)  
 8001afc:	4b05      	ldr	r3, [pc, #20]	@ (8001b14 <SPI_WIFI_ISR+0x1c>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	2b01      	cmp	r3, #1
 8001b02:	d102      	bne.n	8001b0a <SPI_WIFI_ISR+0x12>
   {
     SEM_SIGNAL(cmddata_rdy_rising_sem);
     cmddata_rdy_rising_event = 0;
 8001b04:	4b03      	ldr	r3, [pc, #12]	@ (8001b14 <SPI_WIFI_ISR+0x1c>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	601a      	str	r2, [r3, #0]
   }
}
 8001b0a:	bf00      	nop
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b12:	4770      	bx	lr
 8001b14:	200008a8 	.word	0x200008a8

08001b18 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b22:	2003      	movs	r0, #3
 8001b24:	f000 f901 	bl	8001d2a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b28:	200f      	movs	r0, #15
 8001b2a:	f7ff fe51 	bl	80017d0 <HAL_InitTick>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d002      	beq.n	8001b3a <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001b34:	2301      	movs	r3, #1
 8001b36:	71fb      	strb	r3, [r7, #7]
 8001b38:	e001      	b.n	8001b3e <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001b3a:	f7ff fb6b 	bl	8001214 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001b3e:	79fb      	ldrb	r3, [r7, #7]
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	3708      	adds	r7, #8
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}

08001b48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001b4c:	4b06      	ldr	r3, [pc, #24]	@ (8001b68 <HAL_IncTick+0x20>)
 8001b4e:	781b      	ldrb	r3, [r3, #0]
 8001b50:	461a      	mov	r2, r3
 8001b52:	4b06      	ldr	r3, [pc, #24]	@ (8001b6c <HAL_IncTick+0x24>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4413      	add	r3, r2
 8001b58:	4a04      	ldr	r2, [pc, #16]	@ (8001b6c <HAL_IncTick+0x24>)
 8001b5a:	6013      	str	r3, [r2, #0]
}
 8001b5c:	bf00      	nop
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b64:	4770      	bx	lr
 8001b66:	bf00      	nop
 8001b68:	20000008 	.word	0x20000008
 8001b6c:	200008ac 	.word	0x200008ac

08001b70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
  return uwTick;
 8001b74:	4b03      	ldr	r3, [pc, #12]	@ (8001b84 <HAL_GetTick+0x14>)
 8001b76:	681b      	ldr	r3, [r3, #0]
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr
 8001b82:	bf00      	nop
 8001b84:	200008ac 	.word	0x200008ac

08001b88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b084      	sub	sp, #16
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b90:	f7ff ffee 	bl	8001b70 <HAL_GetTick>
 8001b94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ba0:	d005      	beq.n	8001bae <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001ba2:	4b0a      	ldr	r3, [pc, #40]	@ (8001bcc <HAL_Delay+0x44>)
 8001ba4:	781b      	ldrb	r3, [r3, #0]
 8001ba6:	461a      	mov	r2, r3
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	4413      	add	r3, r2
 8001bac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001bae:	bf00      	nop
 8001bb0:	f7ff ffde 	bl	8001b70 <HAL_GetTick>
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	68bb      	ldr	r3, [r7, #8]
 8001bb8:	1ad3      	subs	r3, r2, r3
 8001bba:	68fa      	ldr	r2, [r7, #12]
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	d8f7      	bhi.n	8001bb0 <HAL_Delay+0x28>
  {
  }
}
 8001bc0:	bf00      	nop
 8001bc2:	bf00      	nop
 8001bc4:	3710      	adds	r7, #16
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	20000008 	.word	0x20000008

08001bd0 <__NVIC_SetPriorityGrouping>:
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b085      	sub	sp, #20
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	f003 0307 	and.w	r3, r3, #7
 8001bde:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001be0:	4b0c      	ldr	r3, [pc, #48]	@ (8001c14 <__NVIC_SetPriorityGrouping+0x44>)
 8001be2:	68db      	ldr	r3, [r3, #12]
 8001be4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001be6:	68ba      	ldr	r2, [r7, #8]
 8001be8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001bec:	4013      	ands	r3, r2
 8001bee:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bf4:	68bb      	ldr	r3, [r7, #8]
 8001bf6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bf8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001bfc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c02:	4a04      	ldr	r2, [pc, #16]	@ (8001c14 <__NVIC_SetPriorityGrouping+0x44>)
 8001c04:	68bb      	ldr	r3, [r7, #8]
 8001c06:	60d3      	str	r3, [r2, #12]
}
 8001c08:	bf00      	nop
 8001c0a:	3714      	adds	r7, #20
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr
 8001c14:	e000ed00 	.word	0xe000ed00

08001c18 <__NVIC_GetPriorityGrouping>:
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c1c:	4b04      	ldr	r3, [pc, #16]	@ (8001c30 <__NVIC_GetPriorityGrouping+0x18>)
 8001c1e:	68db      	ldr	r3, [r3, #12]
 8001c20:	0a1b      	lsrs	r3, r3, #8
 8001c22:	f003 0307 	and.w	r3, r3, #7
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2e:	4770      	bx	lr
 8001c30:	e000ed00 	.word	0xe000ed00

08001c34 <__NVIC_EnableIRQ>:
{
 8001c34:	b480      	push	{r7}
 8001c36:	b083      	sub	sp, #12
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	db0b      	blt.n	8001c5e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c46:	79fb      	ldrb	r3, [r7, #7]
 8001c48:	f003 021f 	and.w	r2, r3, #31
 8001c4c:	4907      	ldr	r1, [pc, #28]	@ (8001c6c <__NVIC_EnableIRQ+0x38>)
 8001c4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c52:	095b      	lsrs	r3, r3, #5
 8001c54:	2001      	movs	r0, #1
 8001c56:	fa00 f202 	lsl.w	r2, r0, r2
 8001c5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001c5e:	bf00      	nop
 8001c60:	370c      	adds	r7, #12
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr
 8001c6a:	bf00      	nop
 8001c6c:	e000e100 	.word	0xe000e100

08001c70 <__NVIC_SetPriority>:
{
 8001c70:	b480      	push	{r7}
 8001c72:	b083      	sub	sp, #12
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	4603      	mov	r3, r0
 8001c78:	6039      	str	r1, [r7, #0]
 8001c7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	db0a      	blt.n	8001c9a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	b2da      	uxtb	r2, r3
 8001c88:	490c      	ldr	r1, [pc, #48]	@ (8001cbc <__NVIC_SetPriority+0x4c>)
 8001c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c8e:	0112      	lsls	r2, r2, #4
 8001c90:	b2d2      	uxtb	r2, r2
 8001c92:	440b      	add	r3, r1
 8001c94:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001c98:	e00a      	b.n	8001cb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	b2da      	uxtb	r2, r3
 8001c9e:	4908      	ldr	r1, [pc, #32]	@ (8001cc0 <__NVIC_SetPriority+0x50>)
 8001ca0:	79fb      	ldrb	r3, [r7, #7]
 8001ca2:	f003 030f 	and.w	r3, r3, #15
 8001ca6:	3b04      	subs	r3, #4
 8001ca8:	0112      	lsls	r2, r2, #4
 8001caa:	b2d2      	uxtb	r2, r2
 8001cac:	440b      	add	r3, r1
 8001cae:	761a      	strb	r2, [r3, #24]
}
 8001cb0:	bf00      	nop
 8001cb2:	370c      	adds	r7, #12
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr
 8001cbc:	e000e100 	.word	0xe000e100
 8001cc0:	e000ed00 	.word	0xe000ed00

08001cc4 <NVIC_EncodePriority>:
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b089      	sub	sp, #36	@ 0x24
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	60f8      	str	r0, [r7, #12]
 8001ccc:	60b9      	str	r1, [r7, #8]
 8001cce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	f003 0307 	and.w	r3, r3, #7
 8001cd6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cd8:	69fb      	ldr	r3, [r7, #28]
 8001cda:	f1c3 0307 	rsb	r3, r3, #7
 8001cde:	2b04      	cmp	r3, #4
 8001ce0:	bf28      	it	cs
 8001ce2:	2304      	movcs	r3, #4
 8001ce4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ce6:	69fb      	ldr	r3, [r7, #28]
 8001ce8:	3304      	adds	r3, #4
 8001cea:	2b06      	cmp	r3, #6
 8001cec:	d902      	bls.n	8001cf4 <NVIC_EncodePriority+0x30>
 8001cee:	69fb      	ldr	r3, [r7, #28]
 8001cf0:	3b03      	subs	r3, #3
 8001cf2:	e000      	b.n	8001cf6 <NVIC_EncodePriority+0x32>
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cf8:	f04f 32ff 	mov.w	r2, #4294967295
 8001cfc:	69bb      	ldr	r3, [r7, #24]
 8001cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001d02:	43da      	mvns	r2, r3
 8001d04:	68bb      	ldr	r3, [r7, #8]
 8001d06:	401a      	ands	r2, r3
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d0c:	f04f 31ff 	mov.w	r1, #4294967295
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	fa01 f303 	lsl.w	r3, r1, r3
 8001d16:	43d9      	mvns	r1, r3
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d1c:	4313      	orrs	r3, r2
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	3724      	adds	r7, #36	@ 0x24
 8001d22:	46bd      	mov	sp, r7
 8001d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d28:	4770      	bx	lr

08001d2a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d2a:	b580      	push	{r7, lr}
 8001d2c:	b082      	sub	sp, #8
 8001d2e:	af00      	add	r7, sp, #0
 8001d30:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d32:	6878      	ldr	r0, [r7, #4]
 8001d34:	f7ff ff4c 	bl	8001bd0 <__NVIC_SetPriorityGrouping>
}
 8001d38:	bf00      	nop
 8001d3a:	3708      	adds	r7, #8
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}

08001d40 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b086      	sub	sp, #24
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	4603      	mov	r3, r0
 8001d48:	60b9      	str	r1, [r7, #8]
 8001d4a:	607a      	str	r2, [r7, #4]
 8001d4c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001d52:	f7ff ff61 	bl	8001c18 <__NVIC_GetPriorityGrouping>
 8001d56:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d58:	687a      	ldr	r2, [r7, #4]
 8001d5a:	68b9      	ldr	r1, [r7, #8]
 8001d5c:	6978      	ldr	r0, [r7, #20]
 8001d5e:	f7ff ffb1 	bl	8001cc4 <NVIC_EncodePriority>
 8001d62:	4602      	mov	r2, r0
 8001d64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d68:	4611      	mov	r1, r2
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f7ff ff80 	bl	8001c70 <__NVIC_SetPriority>
}
 8001d70:	bf00      	nop
 8001d72:	3718      	adds	r7, #24
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}

08001d78 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b082      	sub	sp, #8
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	4603      	mov	r3, r0
 8001d80:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d86:	4618      	mov	r0, r3
 8001d88:	f7ff ff54 	bl	8001c34 <__NVIC_EnableIRQ>
}
 8001d8c:	bf00      	nop
 8001d8e:	3708      	adds	r7, #8
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}

08001d94 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b082      	sub	sp, #8
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d101      	bne.n	8001da6 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8001da2:	2301      	movs	r3, #1
 8001da4:	e0ac      	b.n	8001f00 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4618      	mov	r0, r3
 8001dac:	f000 f8b2 	bl	8001f14 <DFSDM_GetChannelFromInstance>
 8001db0:	4603      	mov	r3, r0
 8001db2:	4a55      	ldr	r2, [pc, #340]	@ (8001f08 <HAL_DFSDM_ChannelInit+0x174>)
 8001db4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d001      	beq.n	8001dc0 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	e09f      	b.n	8001f00 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8001dc0:	6878      	ldr	r0, [r7, #4]
 8001dc2:	f7ff fa4f 	bl	8001264 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8001dc6:	4b51      	ldr	r3, [pc, #324]	@ (8001f0c <HAL_DFSDM_ChannelInit+0x178>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	3301      	adds	r3, #1
 8001dcc:	4a4f      	ldr	r2, [pc, #316]	@ (8001f0c <HAL_DFSDM_ChannelInit+0x178>)
 8001dce:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8001dd0:	4b4e      	ldr	r3, [pc, #312]	@ (8001f0c <HAL_DFSDM_ChannelInit+0x178>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	2b01      	cmp	r3, #1
 8001dd6:	d125      	bne.n	8001e24 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8001dd8:	4b4d      	ldr	r3, [pc, #308]	@ (8001f10 <HAL_DFSDM_ChannelInit+0x17c>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4a4c      	ldr	r2, [pc, #304]	@ (8001f10 <HAL_DFSDM_ChannelInit+0x17c>)
 8001dde:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8001de2:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8001de4:	4b4a      	ldr	r3, [pc, #296]	@ (8001f10 <HAL_DFSDM_ChannelInit+0x17c>)
 8001de6:	681a      	ldr	r2, [r3, #0]
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	689b      	ldr	r3, [r3, #8]
 8001dec:	4948      	ldr	r1, [pc, #288]	@ (8001f10 <HAL_DFSDM_ChannelInit+0x17c>)
 8001dee:	4313      	orrs	r3, r2
 8001df0:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8001df2:	4b47      	ldr	r3, [pc, #284]	@ (8001f10 <HAL_DFSDM_ChannelInit+0x17c>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4a46      	ldr	r2, [pc, #280]	@ (8001f10 <HAL_DFSDM_ChannelInit+0x17c>)
 8001df8:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8001dfc:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	791b      	ldrb	r3, [r3, #4]
 8001e02:	2b01      	cmp	r3, #1
 8001e04:	d108      	bne.n	8001e18 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8001e06:	4b42      	ldr	r3, [pc, #264]	@ (8001f10 <HAL_DFSDM_ChannelInit+0x17c>)
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	68db      	ldr	r3, [r3, #12]
 8001e0e:	3b01      	subs	r3, #1
 8001e10:	041b      	lsls	r3, r3, #16
 8001e12:	493f      	ldr	r1, [pc, #252]	@ (8001f10 <HAL_DFSDM_ChannelInit+0x17c>)
 8001e14:	4313      	orrs	r3, r2
 8001e16:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8001e18:	4b3d      	ldr	r3, [pc, #244]	@ (8001f10 <HAL_DFSDM_ChannelInit+0x17c>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a3c      	ldr	r2, [pc, #240]	@ (8001f10 <HAL_DFSDM_ChannelInit+0x17c>)
 8001e1e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001e22:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 8001e32:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	6819      	ldr	r1, [r3, #0]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001e42:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8001e48:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	430a      	orrs	r2, r1
 8001e50:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	681a      	ldr	r2, [r3, #0]
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f022 020f 	bic.w	r2, r2, #15
 8001e60:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	6819      	ldr	r1, [r3, #0]
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8001e70:	431a      	orrs	r2, r3
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	430a      	orrs	r2, r1
 8001e78:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	689a      	ldr	r2, [r3, #8]
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 8001e88:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	6899      	ldr	r1, [r3, #8]
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e98:	3b01      	subs	r3, #1
 8001e9a:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8001e9c:	431a      	orrs	r2, r3
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	430a      	orrs	r2, r1
 8001ea4:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	685a      	ldr	r2, [r3, #4]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f002 0207 	and.w	r2, r2, #7
 8001eb4:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	6859      	ldr	r1, [r3, #4]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ec0:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ec6:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8001ec8:	431a      	orrs	r2, r3
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	430a      	orrs	r2, r1
 8001ed0:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	681a      	ldr	r2, [r3, #0]
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001ee0:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2201      	movs	r2, #1
 8001ee6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f000 f810 	bl	8001f14 <DFSDM_GetChannelFromInstance>
 8001ef4:	4602      	mov	r2, r0
 8001ef6:	4904      	ldr	r1, [pc, #16]	@ (8001f08 <HAL_DFSDM_ChannelInit+0x174>)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8001efe:	2300      	movs	r3, #0
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3708      	adds	r7, #8
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	200008b4 	.word	0x200008b4
 8001f0c:	200008b0 	.word	0x200008b0
 8001f10:	40016000 	.word	0x40016000

08001f14 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b085      	sub	sp, #20
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	4a1c      	ldr	r2, [pc, #112]	@ (8001f90 <DFSDM_GetChannelFromInstance+0x7c>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d102      	bne.n	8001f2a <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8001f24:	2300      	movs	r3, #0
 8001f26:	60fb      	str	r3, [r7, #12]
 8001f28:	e02b      	b.n	8001f82 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	4a19      	ldr	r2, [pc, #100]	@ (8001f94 <DFSDM_GetChannelFromInstance+0x80>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d102      	bne.n	8001f38 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8001f32:	2301      	movs	r3, #1
 8001f34:	60fb      	str	r3, [r7, #12]
 8001f36:	e024      	b.n	8001f82 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	4a17      	ldr	r2, [pc, #92]	@ (8001f98 <DFSDM_GetChannelFromInstance+0x84>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d102      	bne.n	8001f46 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8001f40:	2302      	movs	r3, #2
 8001f42:	60fb      	str	r3, [r7, #12]
 8001f44:	e01d      	b.n	8001f82 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	4a14      	ldr	r2, [pc, #80]	@ (8001f9c <DFSDM_GetChannelFromInstance+0x88>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d102      	bne.n	8001f54 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8001f4e:	2304      	movs	r3, #4
 8001f50:	60fb      	str	r3, [r7, #12]
 8001f52:	e016      	b.n	8001f82 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	4a12      	ldr	r2, [pc, #72]	@ (8001fa0 <DFSDM_GetChannelFromInstance+0x8c>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d102      	bne.n	8001f62 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8001f5c:	2305      	movs	r3, #5
 8001f5e:	60fb      	str	r3, [r7, #12]
 8001f60:	e00f      	b.n	8001f82 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	4a0f      	ldr	r2, [pc, #60]	@ (8001fa4 <DFSDM_GetChannelFromInstance+0x90>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d102      	bne.n	8001f70 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8001f6a:	2306      	movs	r3, #6
 8001f6c:	60fb      	str	r3, [r7, #12]
 8001f6e:	e008      	b.n	8001f82 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	4a0d      	ldr	r2, [pc, #52]	@ (8001fa8 <DFSDM_GetChannelFromInstance+0x94>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d102      	bne.n	8001f7e <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8001f78:	2307      	movs	r3, #7
 8001f7a:	60fb      	str	r3, [r7, #12]
 8001f7c:	e001      	b.n	8001f82 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8001f7e:	2303      	movs	r3, #3
 8001f80:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8001f82:	68fb      	ldr	r3, [r7, #12]
}
 8001f84:	4618      	mov	r0, r3
 8001f86:	3714      	adds	r7, #20
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8e:	4770      	bx	lr
 8001f90:	40016000 	.word	0x40016000
 8001f94:	40016020 	.word	0x40016020
 8001f98:	40016040 	.word	0x40016040
 8001f9c:	40016080 	.word	0x40016080
 8001fa0:	400160a0 	.word	0x400160a0
 8001fa4:	400160c0 	.word	0x400160c0
 8001fa8:	400160e0 	.word	0x400160e0

08001fac <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b084      	sub	sp, #16
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001fbe:	b2db      	uxtb	r3, r3
 8001fc0:	2b02      	cmp	r3, #2
 8001fc2:	d005      	beq.n	8001fd0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2204      	movs	r2, #4
 8001fc8:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	73fb      	strb	r3, [r7, #15]
 8001fce:	e029      	b.n	8002024 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	681a      	ldr	r2, [r3, #0]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f022 0201 	bic.w	r2, r2, #1
 8001fde:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	681a      	ldr	r2, [r3, #0]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f022 020e 	bic.w	r2, r2, #14
 8001fee:	601a      	str	r2, [r3, #0]
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ff4:	f003 021c 	and.w	r2, r3, #28
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ffc:	2101      	movs	r1, #1
 8001ffe:	fa01 f202 	lsl.w	r2, r1, r2
 8002002:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2201      	movs	r2, #1
 8002008:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2200      	movs	r2, #0
 8002010:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002018:	2b00      	cmp	r3, #0
 800201a:	d003      	beq.n	8002024 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002020:	6878      	ldr	r0, [r7, #4]
 8002022:	4798      	blx	r3
    }
  }
  return status;
 8002024:	7bfb      	ldrb	r3, [r7, #15]
}
 8002026:	4618      	mov	r0, r3
 8002028:	3710      	adds	r7, #16
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
	...

08002030 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002030:	b480      	push	{r7}
 8002032:	b087      	sub	sp, #28
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
 8002038:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800203a:	2300      	movs	r3, #0
 800203c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800203e:	e17f      	b.n	8002340 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	681a      	ldr	r2, [r3, #0]
 8002044:	2101      	movs	r1, #1
 8002046:	697b      	ldr	r3, [r7, #20]
 8002048:	fa01 f303 	lsl.w	r3, r1, r3
 800204c:	4013      	ands	r3, r2
 800204e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	2b00      	cmp	r3, #0
 8002054:	f000 8171 	beq.w	800233a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	f003 0303 	and.w	r3, r3, #3
 8002060:	2b01      	cmp	r3, #1
 8002062:	d005      	beq.n	8002070 <HAL_GPIO_Init+0x40>
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	f003 0303 	and.w	r3, r3, #3
 800206c:	2b02      	cmp	r3, #2
 800206e:	d130      	bne.n	80020d2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	689b      	ldr	r3, [r3, #8]
 8002074:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002076:	697b      	ldr	r3, [r7, #20]
 8002078:	005b      	lsls	r3, r3, #1
 800207a:	2203      	movs	r2, #3
 800207c:	fa02 f303 	lsl.w	r3, r2, r3
 8002080:	43db      	mvns	r3, r3
 8002082:	693a      	ldr	r2, [r7, #16]
 8002084:	4013      	ands	r3, r2
 8002086:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	68da      	ldr	r2, [r3, #12]
 800208c:	697b      	ldr	r3, [r7, #20]
 800208e:	005b      	lsls	r3, r3, #1
 8002090:	fa02 f303 	lsl.w	r3, r2, r3
 8002094:	693a      	ldr	r2, [r7, #16]
 8002096:	4313      	orrs	r3, r2
 8002098:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	693a      	ldr	r2, [r7, #16]
 800209e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80020a6:	2201      	movs	r2, #1
 80020a8:	697b      	ldr	r3, [r7, #20]
 80020aa:	fa02 f303 	lsl.w	r3, r2, r3
 80020ae:	43db      	mvns	r3, r3
 80020b0:	693a      	ldr	r2, [r7, #16]
 80020b2:	4013      	ands	r3, r2
 80020b4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	091b      	lsrs	r3, r3, #4
 80020bc:	f003 0201 	and.w	r2, r3, #1
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	fa02 f303 	lsl.w	r3, r2, r3
 80020c6:	693a      	ldr	r2, [r7, #16]
 80020c8:	4313      	orrs	r3, r2
 80020ca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	693a      	ldr	r2, [r7, #16]
 80020d0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	f003 0303 	and.w	r3, r3, #3
 80020da:	2b03      	cmp	r3, #3
 80020dc:	d118      	bne.n	8002110 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020e2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80020e4:	2201      	movs	r2, #1
 80020e6:	697b      	ldr	r3, [r7, #20]
 80020e8:	fa02 f303 	lsl.w	r3, r2, r3
 80020ec:	43db      	mvns	r3, r3
 80020ee:	693a      	ldr	r2, [r7, #16]
 80020f0:	4013      	ands	r3, r2
 80020f2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	08db      	lsrs	r3, r3, #3
 80020fa:	f003 0201 	and.w	r2, r3, #1
 80020fe:	697b      	ldr	r3, [r7, #20]
 8002100:	fa02 f303 	lsl.w	r3, r2, r3
 8002104:	693a      	ldr	r2, [r7, #16]
 8002106:	4313      	orrs	r3, r2
 8002108:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	693a      	ldr	r2, [r7, #16]
 800210e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	f003 0303 	and.w	r3, r3, #3
 8002118:	2b03      	cmp	r3, #3
 800211a:	d017      	beq.n	800214c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002122:	697b      	ldr	r3, [r7, #20]
 8002124:	005b      	lsls	r3, r3, #1
 8002126:	2203      	movs	r2, #3
 8002128:	fa02 f303 	lsl.w	r3, r2, r3
 800212c:	43db      	mvns	r3, r3
 800212e:	693a      	ldr	r2, [r7, #16]
 8002130:	4013      	ands	r3, r2
 8002132:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	689a      	ldr	r2, [r3, #8]
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	005b      	lsls	r3, r3, #1
 800213c:	fa02 f303 	lsl.w	r3, r2, r3
 8002140:	693a      	ldr	r2, [r7, #16]
 8002142:	4313      	orrs	r3, r2
 8002144:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	693a      	ldr	r2, [r7, #16]
 800214a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	f003 0303 	and.w	r3, r3, #3
 8002154:	2b02      	cmp	r3, #2
 8002156:	d123      	bne.n	80021a0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002158:	697b      	ldr	r3, [r7, #20]
 800215a:	08da      	lsrs	r2, r3, #3
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	3208      	adds	r2, #8
 8002160:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002164:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	f003 0307 	and.w	r3, r3, #7
 800216c:	009b      	lsls	r3, r3, #2
 800216e:	220f      	movs	r2, #15
 8002170:	fa02 f303 	lsl.w	r3, r2, r3
 8002174:	43db      	mvns	r3, r3
 8002176:	693a      	ldr	r2, [r7, #16]
 8002178:	4013      	ands	r3, r2
 800217a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	691a      	ldr	r2, [r3, #16]
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	f003 0307 	and.w	r3, r3, #7
 8002186:	009b      	lsls	r3, r3, #2
 8002188:	fa02 f303 	lsl.w	r3, r2, r3
 800218c:	693a      	ldr	r2, [r7, #16]
 800218e:	4313      	orrs	r3, r2
 8002190:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002192:	697b      	ldr	r3, [r7, #20]
 8002194:	08da      	lsrs	r2, r3, #3
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	3208      	adds	r2, #8
 800219a:	6939      	ldr	r1, [r7, #16]
 800219c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	005b      	lsls	r3, r3, #1
 80021aa:	2203      	movs	r2, #3
 80021ac:	fa02 f303 	lsl.w	r3, r2, r3
 80021b0:	43db      	mvns	r3, r3
 80021b2:	693a      	ldr	r2, [r7, #16]
 80021b4:	4013      	ands	r3, r2
 80021b6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	f003 0203 	and.w	r2, r3, #3
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	005b      	lsls	r3, r3, #1
 80021c4:	fa02 f303 	lsl.w	r3, r2, r3
 80021c8:	693a      	ldr	r2, [r7, #16]
 80021ca:	4313      	orrs	r3, r2
 80021cc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	693a      	ldr	r2, [r7, #16]
 80021d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80021dc:	2b00      	cmp	r3, #0
 80021de:	f000 80ac 	beq.w	800233a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021e2:	4b5f      	ldr	r3, [pc, #380]	@ (8002360 <HAL_GPIO_Init+0x330>)
 80021e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021e6:	4a5e      	ldr	r2, [pc, #376]	@ (8002360 <HAL_GPIO_Init+0x330>)
 80021e8:	f043 0301 	orr.w	r3, r3, #1
 80021ec:	6613      	str	r3, [r2, #96]	@ 0x60
 80021ee:	4b5c      	ldr	r3, [pc, #368]	@ (8002360 <HAL_GPIO_Init+0x330>)
 80021f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021f2:	f003 0301 	and.w	r3, r3, #1
 80021f6:	60bb      	str	r3, [r7, #8]
 80021f8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80021fa:	4a5a      	ldr	r2, [pc, #360]	@ (8002364 <HAL_GPIO_Init+0x334>)
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	089b      	lsrs	r3, r3, #2
 8002200:	3302      	adds	r3, #2
 8002202:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002206:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	f003 0303 	and.w	r3, r3, #3
 800220e:	009b      	lsls	r3, r3, #2
 8002210:	220f      	movs	r2, #15
 8002212:	fa02 f303 	lsl.w	r3, r2, r3
 8002216:	43db      	mvns	r3, r3
 8002218:	693a      	ldr	r2, [r7, #16]
 800221a:	4013      	ands	r3, r2
 800221c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002224:	d025      	beq.n	8002272 <HAL_GPIO_Init+0x242>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	4a4f      	ldr	r2, [pc, #316]	@ (8002368 <HAL_GPIO_Init+0x338>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d01f      	beq.n	800226e <HAL_GPIO_Init+0x23e>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	4a4e      	ldr	r2, [pc, #312]	@ (800236c <HAL_GPIO_Init+0x33c>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d019      	beq.n	800226a <HAL_GPIO_Init+0x23a>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	4a4d      	ldr	r2, [pc, #308]	@ (8002370 <HAL_GPIO_Init+0x340>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d013      	beq.n	8002266 <HAL_GPIO_Init+0x236>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	4a4c      	ldr	r2, [pc, #304]	@ (8002374 <HAL_GPIO_Init+0x344>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d00d      	beq.n	8002262 <HAL_GPIO_Init+0x232>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	4a4b      	ldr	r2, [pc, #300]	@ (8002378 <HAL_GPIO_Init+0x348>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d007      	beq.n	800225e <HAL_GPIO_Init+0x22e>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	4a4a      	ldr	r2, [pc, #296]	@ (800237c <HAL_GPIO_Init+0x34c>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d101      	bne.n	800225a <HAL_GPIO_Init+0x22a>
 8002256:	2306      	movs	r3, #6
 8002258:	e00c      	b.n	8002274 <HAL_GPIO_Init+0x244>
 800225a:	2307      	movs	r3, #7
 800225c:	e00a      	b.n	8002274 <HAL_GPIO_Init+0x244>
 800225e:	2305      	movs	r3, #5
 8002260:	e008      	b.n	8002274 <HAL_GPIO_Init+0x244>
 8002262:	2304      	movs	r3, #4
 8002264:	e006      	b.n	8002274 <HAL_GPIO_Init+0x244>
 8002266:	2303      	movs	r3, #3
 8002268:	e004      	b.n	8002274 <HAL_GPIO_Init+0x244>
 800226a:	2302      	movs	r3, #2
 800226c:	e002      	b.n	8002274 <HAL_GPIO_Init+0x244>
 800226e:	2301      	movs	r3, #1
 8002270:	e000      	b.n	8002274 <HAL_GPIO_Init+0x244>
 8002272:	2300      	movs	r3, #0
 8002274:	697a      	ldr	r2, [r7, #20]
 8002276:	f002 0203 	and.w	r2, r2, #3
 800227a:	0092      	lsls	r2, r2, #2
 800227c:	4093      	lsls	r3, r2
 800227e:	693a      	ldr	r2, [r7, #16]
 8002280:	4313      	orrs	r3, r2
 8002282:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002284:	4937      	ldr	r1, [pc, #220]	@ (8002364 <HAL_GPIO_Init+0x334>)
 8002286:	697b      	ldr	r3, [r7, #20]
 8002288:	089b      	lsrs	r3, r3, #2
 800228a:	3302      	adds	r3, #2
 800228c:	693a      	ldr	r2, [r7, #16]
 800228e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002292:	4b3b      	ldr	r3, [pc, #236]	@ (8002380 <HAL_GPIO_Init+0x350>)
 8002294:	689b      	ldr	r3, [r3, #8]
 8002296:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	43db      	mvns	r3, r3
 800229c:	693a      	ldr	r2, [r7, #16]
 800229e:	4013      	ands	r3, r2
 80022a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d003      	beq.n	80022b6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80022ae:	693a      	ldr	r2, [r7, #16]
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	4313      	orrs	r3, r2
 80022b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80022b6:	4a32      	ldr	r2, [pc, #200]	@ (8002380 <HAL_GPIO_Init+0x350>)
 80022b8:	693b      	ldr	r3, [r7, #16]
 80022ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80022bc:	4b30      	ldr	r3, [pc, #192]	@ (8002380 <HAL_GPIO_Init+0x350>)
 80022be:	68db      	ldr	r3, [r3, #12]
 80022c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	43db      	mvns	r3, r3
 80022c6:	693a      	ldr	r2, [r7, #16]
 80022c8:	4013      	ands	r3, r2
 80022ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d003      	beq.n	80022e0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80022d8:	693a      	ldr	r2, [r7, #16]
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	4313      	orrs	r3, r2
 80022de:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80022e0:	4a27      	ldr	r2, [pc, #156]	@ (8002380 <HAL_GPIO_Init+0x350>)
 80022e2:	693b      	ldr	r3, [r7, #16]
 80022e4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80022e6:	4b26      	ldr	r3, [pc, #152]	@ (8002380 <HAL_GPIO_Init+0x350>)
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	43db      	mvns	r3, r3
 80022f0:	693a      	ldr	r2, [r7, #16]
 80022f2:	4013      	ands	r3, r2
 80022f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d003      	beq.n	800230a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002302:	693a      	ldr	r2, [r7, #16]
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	4313      	orrs	r3, r2
 8002308:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800230a:	4a1d      	ldr	r2, [pc, #116]	@ (8002380 <HAL_GPIO_Init+0x350>)
 800230c:	693b      	ldr	r3, [r7, #16]
 800230e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002310:	4b1b      	ldr	r3, [pc, #108]	@ (8002380 <HAL_GPIO_Init+0x350>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	43db      	mvns	r3, r3
 800231a:	693a      	ldr	r2, [r7, #16]
 800231c:	4013      	ands	r3, r2
 800231e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002328:	2b00      	cmp	r3, #0
 800232a:	d003      	beq.n	8002334 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800232c:	693a      	ldr	r2, [r7, #16]
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	4313      	orrs	r3, r2
 8002332:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002334:	4a12      	ldr	r2, [pc, #72]	@ (8002380 <HAL_GPIO_Init+0x350>)
 8002336:	693b      	ldr	r3, [r7, #16]
 8002338:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800233a:	697b      	ldr	r3, [r7, #20]
 800233c:	3301      	adds	r3, #1
 800233e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	681a      	ldr	r2, [r3, #0]
 8002344:	697b      	ldr	r3, [r7, #20]
 8002346:	fa22 f303 	lsr.w	r3, r2, r3
 800234a:	2b00      	cmp	r3, #0
 800234c:	f47f ae78 	bne.w	8002040 <HAL_GPIO_Init+0x10>
  }
}
 8002350:	bf00      	nop
 8002352:	bf00      	nop
 8002354:	371c      	adds	r7, #28
 8002356:	46bd      	mov	sp, r7
 8002358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235c:	4770      	bx	lr
 800235e:	bf00      	nop
 8002360:	40021000 	.word	0x40021000
 8002364:	40010000 	.word	0x40010000
 8002368:	48000400 	.word	0x48000400
 800236c:	48000800 	.word	0x48000800
 8002370:	48000c00 	.word	0x48000c00
 8002374:	48001000 	.word	0x48001000
 8002378:	48001400 	.word	0x48001400
 800237c:	48001800 	.word	0x48001800
 8002380:	40010400 	.word	0x40010400

08002384 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002384:	b480      	push	{r7}
 8002386:	b087      	sub	sp, #28
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
 800238c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800238e:	2300      	movs	r3, #0
 8002390:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8002392:	e0cd      	b.n	8002530 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8002394:	2201      	movs	r2, #1
 8002396:	697b      	ldr	r3, [r7, #20]
 8002398:	fa02 f303 	lsl.w	r3, r2, r3
 800239c:	683a      	ldr	r2, [r7, #0]
 800239e:	4013      	ands	r3, r2
 80023a0:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80023a2:	693b      	ldr	r3, [r7, #16]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	f000 80c0 	beq.w	800252a <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80023aa:	4a68      	ldr	r2, [pc, #416]	@ (800254c <HAL_GPIO_DeInit+0x1c8>)
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	089b      	lsrs	r3, r3, #2
 80023b0:	3302      	adds	r3, #2
 80023b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023b6:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80023b8:	697b      	ldr	r3, [r7, #20]
 80023ba:	f003 0303 	and.w	r3, r3, #3
 80023be:	009b      	lsls	r3, r3, #2
 80023c0:	220f      	movs	r2, #15
 80023c2:	fa02 f303 	lsl.w	r3, r2, r3
 80023c6:	68fa      	ldr	r2, [r7, #12]
 80023c8:	4013      	ands	r3, r2
 80023ca:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80023d2:	d025      	beq.n	8002420 <HAL_GPIO_DeInit+0x9c>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	4a5e      	ldr	r2, [pc, #376]	@ (8002550 <HAL_GPIO_DeInit+0x1cc>)
 80023d8:	4293      	cmp	r3, r2
 80023da:	d01f      	beq.n	800241c <HAL_GPIO_DeInit+0x98>
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	4a5d      	ldr	r2, [pc, #372]	@ (8002554 <HAL_GPIO_DeInit+0x1d0>)
 80023e0:	4293      	cmp	r3, r2
 80023e2:	d019      	beq.n	8002418 <HAL_GPIO_DeInit+0x94>
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	4a5c      	ldr	r2, [pc, #368]	@ (8002558 <HAL_GPIO_DeInit+0x1d4>)
 80023e8:	4293      	cmp	r3, r2
 80023ea:	d013      	beq.n	8002414 <HAL_GPIO_DeInit+0x90>
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	4a5b      	ldr	r2, [pc, #364]	@ (800255c <HAL_GPIO_DeInit+0x1d8>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d00d      	beq.n	8002410 <HAL_GPIO_DeInit+0x8c>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	4a5a      	ldr	r2, [pc, #360]	@ (8002560 <HAL_GPIO_DeInit+0x1dc>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d007      	beq.n	800240c <HAL_GPIO_DeInit+0x88>
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	4a59      	ldr	r2, [pc, #356]	@ (8002564 <HAL_GPIO_DeInit+0x1e0>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d101      	bne.n	8002408 <HAL_GPIO_DeInit+0x84>
 8002404:	2306      	movs	r3, #6
 8002406:	e00c      	b.n	8002422 <HAL_GPIO_DeInit+0x9e>
 8002408:	2307      	movs	r3, #7
 800240a:	e00a      	b.n	8002422 <HAL_GPIO_DeInit+0x9e>
 800240c:	2305      	movs	r3, #5
 800240e:	e008      	b.n	8002422 <HAL_GPIO_DeInit+0x9e>
 8002410:	2304      	movs	r3, #4
 8002412:	e006      	b.n	8002422 <HAL_GPIO_DeInit+0x9e>
 8002414:	2303      	movs	r3, #3
 8002416:	e004      	b.n	8002422 <HAL_GPIO_DeInit+0x9e>
 8002418:	2302      	movs	r3, #2
 800241a:	e002      	b.n	8002422 <HAL_GPIO_DeInit+0x9e>
 800241c:	2301      	movs	r3, #1
 800241e:	e000      	b.n	8002422 <HAL_GPIO_DeInit+0x9e>
 8002420:	2300      	movs	r3, #0
 8002422:	697a      	ldr	r2, [r7, #20]
 8002424:	f002 0203 	and.w	r2, r2, #3
 8002428:	0092      	lsls	r2, r2, #2
 800242a:	4093      	lsls	r3, r2
 800242c:	68fa      	ldr	r2, [r7, #12]
 800242e:	429a      	cmp	r2, r3
 8002430:	d132      	bne.n	8002498 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8002432:	4b4d      	ldr	r3, [pc, #308]	@ (8002568 <HAL_GPIO_DeInit+0x1e4>)
 8002434:	681a      	ldr	r2, [r3, #0]
 8002436:	693b      	ldr	r3, [r7, #16]
 8002438:	43db      	mvns	r3, r3
 800243a:	494b      	ldr	r1, [pc, #300]	@ (8002568 <HAL_GPIO_DeInit+0x1e4>)
 800243c:	4013      	ands	r3, r2
 800243e:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8002440:	4b49      	ldr	r3, [pc, #292]	@ (8002568 <HAL_GPIO_DeInit+0x1e4>)
 8002442:	685a      	ldr	r2, [r3, #4]
 8002444:	693b      	ldr	r3, [r7, #16]
 8002446:	43db      	mvns	r3, r3
 8002448:	4947      	ldr	r1, [pc, #284]	@ (8002568 <HAL_GPIO_DeInit+0x1e4>)
 800244a:	4013      	ands	r3, r2
 800244c:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800244e:	4b46      	ldr	r3, [pc, #280]	@ (8002568 <HAL_GPIO_DeInit+0x1e4>)
 8002450:	68da      	ldr	r2, [r3, #12]
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	43db      	mvns	r3, r3
 8002456:	4944      	ldr	r1, [pc, #272]	@ (8002568 <HAL_GPIO_DeInit+0x1e4>)
 8002458:	4013      	ands	r3, r2
 800245a:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 800245c:	4b42      	ldr	r3, [pc, #264]	@ (8002568 <HAL_GPIO_DeInit+0x1e4>)
 800245e:	689a      	ldr	r2, [r3, #8]
 8002460:	693b      	ldr	r3, [r7, #16]
 8002462:	43db      	mvns	r3, r3
 8002464:	4940      	ldr	r1, [pc, #256]	@ (8002568 <HAL_GPIO_DeInit+0x1e4>)
 8002466:	4013      	ands	r3, r2
 8002468:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	f003 0303 	and.w	r3, r3, #3
 8002470:	009b      	lsls	r3, r3, #2
 8002472:	220f      	movs	r2, #15
 8002474:	fa02 f303 	lsl.w	r3, r2, r3
 8002478:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800247a:	4a34      	ldr	r2, [pc, #208]	@ (800254c <HAL_GPIO_DeInit+0x1c8>)
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	089b      	lsrs	r3, r3, #2
 8002480:	3302      	adds	r3, #2
 8002482:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	43da      	mvns	r2, r3
 800248a:	4830      	ldr	r0, [pc, #192]	@ (800254c <HAL_GPIO_DeInit+0x1c8>)
 800248c:	697b      	ldr	r3, [r7, #20]
 800248e:	089b      	lsrs	r3, r3, #2
 8002490:	400a      	ands	r2, r1
 8002492:	3302      	adds	r3, #2
 8002494:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	697b      	ldr	r3, [r7, #20]
 800249e:	005b      	lsls	r3, r3, #1
 80024a0:	2103      	movs	r1, #3
 80024a2:	fa01 f303 	lsl.w	r3, r1, r3
 80024a6:	431a      	orrs	r2, r3
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFul << ((position & 0x07u) * 4u)) ;
 80024ac:	697b      	ldr	r3, [r7, #20]
 80024ae:	08da      	lsrs	r2, r3, #3
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	3208      	adds	r2, #8
 80024b4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80024b8:	697b      	ldr	r3, [r7, #20]
 80024ba:	f003 0307 	and.w	r3, r3, #7
 80024be:	009b      	lsls	r3, r3, #2
 80024c0:	220f      	movs	r2, #15
 80024c2:	fa02 f303 	lsl.w	r3, r2, r3
 80024c6:	43db      	mvns	r3, r3
 80024c8:	697a      	ldr	r2, [r7, #20]
 80024ca:	08d2      	lsrs	r2, r2, #3
 80024cc:	4019      	ands	r1, r3
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	3208      	adds	r2, #8
 80024d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	689a      	ldr	r2, [r3, #8]
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	005b      	lsls	r3, r3, #1
 80024de:	2103      	movs	r1, #3
 80024e0:	fa01 f303 	lsl.w	r3, r1, r3
 80024e4:	43db      	mvns	r3, r3
 80024e6:	401a      	ands	r2, r3
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	685a      	ldr	r2, [r3, #4]
 80024f0:	2101      	movs	r1, #1
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	fa01 f303 	lsl.w	r3, r1, r3
 80024f8:	43db      	mvns	r3, r3
 80024fa:	401a      	ands	r2, r3
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	68da      	ldr	r2, [r3, #12]
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	005b      	lsls	r3, r3, #1
 8002508:	2103      	movs	r1, #3
 800250a:	fa01 f303 	lsl.w	r3, r1, r3
 800250e:	43db      	mvns	r3, r3
 8002510:	401a      	ands	r2, r3
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800251a:	2101      	movs	r1, #1
 800251c:	697b      	ldr	r3, [r7, #20]
 800251e:	fa01 f303 	lsl.w	r3, r1, r3
 8002522:	43db      	mvns	r3, r3
 8002524:	401a      	ands	r2, r3
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 800252a:	697b      	ldr	r3, [r7, #20]
 800252c:	3301      	adds	r3, #1
 800252e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8002530:	683a      	ldr	r2, [r7, #0]
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	fa22 f303 	lsr.w	r3, r2, r3
 8002538:	2b00      	cmp	r3, #0
 800253a:	f47f af2b 	bne.w	8002394 <HAL_GPIO_DeInit+0x10>
  }
}
 800253e:	bf00      	nop
 8002540:	bf00      	nop
 8002542:	371c      	adds	r7, #28
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr
 800254c:	40010000 	.word	0x40010000
 8002550:	48000400 	.word	0x48000400
 8002554:	48000800 	.word	0x48000800
 8002558:	48000c00 	.word	0x48000c00
 800255c:	48001000 	.word	0x48001000
 8002560:	48001400 	.word	0x48001400
 8002564:	48001800 	.word	0x48001800
 8002568:	40010400 	.word	0x40010400

0800256c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800256c:	b480      	push	{r7}
 800256e:	b083      	sub	sp, #12
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
 8002574:	460b      	mov	r3, r1
 8002576:	807b      	strh	r3, [r7, #2]
 8002578:	4613      	mov	r3, r2
 800257a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800257c:	787b      	ldrb	r3, [r7, #1]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d003      	beq.n	800258a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002582:	887a      	ldrh	r2, [r7, #2]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002588:	e002      	b.n	8002590 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800258a:	887a      	ldrh	r2, [r7, #2]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002590:	bf00      	nop
 8002592:	370c      	adds	r7, #12
 8002594:	46bd      	mov	sp, r7
 8002596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259a:	4770      	bx	lr

0800259c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b082      	sub	sp, #8
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	4603      	mov	r3, r0
 80025a4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80025a6:	4b08      	ldr	r3, [pc, #32]	@ (80025c8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80025a8:	695a      	ldr	r2, [r3, #20]
 80025aa:	88fb      	ldrh	r3, [r7, #6]
 80025ac:	4013      	ands	r3, r2
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d006      	beq.n	80025c0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80025b2:	4a05      	ldr	r2, [pc, #20]	@ (80025c8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80025b4:	88fb      	ldrh	r3, [r7, #6]
 80025b6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80025b8:	88fb      	ldrh	r3, [r7, #6]
 80025ba:	4618      	mov	r0, r3
 80025bc:	f7fe fc90 	bl	8000ee0 <HAL_GPIO_EXTI_Callback>
  }
}
 80025c0:	bf00      	nop
 80025c2:	3708      	adds	r7, #8
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}
 80025c8:	40010400 	.word	0x40010400

080025cc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b082      	sub	sp, #8
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d101      	bne.n	80025de <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	e08d      	b.n	80026fa <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80025e4:	b2db      	uxtb	r3, r3
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d106      	bne.n	80025f8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2200      	movs	r2, #0
 80025ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80025f2:	6878      	ldr	r0, [r7, #4]
 80025f4:	f7fe fe9a 	bl	800132c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2224      	movs	r2, #36	@ 0x24
 80025fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	681a      	ldr	r2, [r3, #0]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f022 0201 	bic.w	r2, r2, #1
 800260e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	685a      	ldr	r2, [r3, #4]
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800261c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	689a      	ldr	r2, [r3, #8]
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800262c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	68db      	ldr	r3, [r3, #12]
 8002632:	2b01      	cmp	r3, #1
 8002634:	d107      	bne.n	8002646 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	689a      	ldr	r2, [r3, #8]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002642:	609a      	str	r2, [r3, #8]
 8002644:	e006      	b.n	8002654 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	689a      	ldr	r2, [r3, #8]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002652:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	68db      	ldr	r3, [r3, #12]
 8002658:	2b02      	cmp	r3, #2
 800265a:	d108      	bne.n	800266e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	685a      	ldr	r2, [r3, #4]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800266a:	605a      	str	r2, [r3, #4]
 800266c:	e007      	b.n	800267e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	685a      	ldr	r2, [r3, #4]
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800267c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	687a      	ldr	r2, [r7, #4]
 8002686:	6812      	ldr	r2, [r2, #0]
 8002688:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800268c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002690:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	68da      	ldr	r2, [r3, #12]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80026a0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	691a      	ldr	r2, [r3, #16]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	695b      	ldr	r3, [r3, #20]
 80026aa:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	699b      	ldr	r3, [r3, #24]
 80026b2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	430a      	orrs	r2, r1
 80026ba:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	69d9      	ldr	r1, [r3, #28]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6a1a      	ldr	r2, [r3, #32]
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	430a      	orrs	r2, r1
 80026ca:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	681a      	ldr	r2, [r3, #0]
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f042 0201 	orr.w	r2, r2, #1
 80026da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2200      	movs	r2, #0
 80026e0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2220      	movs	r2, #32
 80026e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2200      	movs	r2, #0
 80026ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2200      	movs	r2, #0
 80026f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80026f8:	2300      	movs	r3, #0
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	3708      	adds	r7, #8
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}

08002702 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8002702:	b580      	push	{r7, lr}
 8002704:	b082      	sub	sp, #8
 8002706:	af00      	add	r7, sp, #0
 8002708:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d101      	bne.n	8002714 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8002710:	2301      	movs	r3, #1
 8002712:	e021      	b.n	8002758 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2224      	movs	r2, #36	@ 0x24
 8002718:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f022 0201 	bic.w	r2, r2, #1
 800272a:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800272c:	6878      	ldr	r0, [r7, #4]
 800272e:	f7fe fe5b 	bl	80013e8 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2200      	movs	r2, #0
 8002736:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2200      	movs	r2, #0
 800273c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2200      	movs	r2, #0
 8002744:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2200      	movs	r2, #0
 800274a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2200      	movs	r2, #0
 8002752:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8002756:	2300      	movs	r3, #0
}
 8002758:	4618      	mov	r0, r3
 800275a:	3708      	adds	r7, #8
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}

08002760 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b088      	sub	sp, #32
 8002764:	af02      	add	r7, sp, #8
 8002766:	60f8      	str	r0, [r7, #12]
 8002768:	4608      	mov	r0, r1
 800276a:	4611      	mov	r1, r2
 800276c:	461a      	mov	r2, r3
 800276e:	4603      	mov	r3, r0
 8002770:	817b      	strh	r3, [r7, #10]
 8002772:	460b      	mov	r3, r1
 8002774:	813b      	strh	r3, [r7, #8]
 8002776:	4613      	mov	r3, r2
 8002778:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002780:	b2db      	uxtb	r3, r3
 8002782:	2b20      	cmp	r3, #32
 8002784:	f040 80f9 	bne.w	800297a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002788:	6a3b      	ldr	r3, [r7, #32]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d002      	beq.n	8002794 <HAL_I2C_Mem_Write+0x34>
 800278e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002790:	2b00      	cmp	r3, #0
 8002792:	d105      	bne.n	80027a0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800279a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800279c:	2301      	movs	r3, #1
 800279e:	e0ed      	b.n	800297c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80027a6:	2b01      	cmp	r3, #1
 80027a8:	d101      	bne.n	80027ae <HAL_I2C_Mem_Write+0x4e>
 80027aa:	2302      	movs	r3, #2
 80027ac:	e0e6      	b.n	800297c <HAL_I2C_Mem_Write+0x21c>
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	2201      	movs	r2, #1
 80027b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80027b6:	f7ff f9db 	bl	8001b70 <HAL_GetTick>
 80027ba:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	9300      	str	r3, [sp, #0]
 80027c0:	2319      	movs	r3, #25
 80027c2:	2201      	movs	r2, #1
 80027c4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80027c8:	68f8      	ldr	r0, [r7, #12]
 80027ca:	f000 fac3 	bl	8002d54 <I2C_WaitOnFlagUntilTimeout>
 80027ce:	4603      	mov	r3, r0
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d001      	beq.n	80027d8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80027d4:	2301      	movs	r3, #1
 80027d6:	e0d1      	b.n	800297c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	2221      	movs	r2, #33	@ 0x21
 80027dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	2240      	movs	r2, #64	@ 0x40
 80027e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	2200      	movs	r2, #0
 80027ec:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	6a3a      	ldr	r2, [r7, #32]
 80027f2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80027f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	2200      	movs	r2, #0
 80027fe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002800:	88f8      	ldrh	r0, [r7, #6]
 8002802:	893a      	ldrh	r2, [r7, #8]
 8002804:	8979      	ldrh	r1, [r7, #10]
 8002806:	697b      	ldr	r3, [r7, #20]
 8002808:	9301      	str	r3, [sp, #4]
 800280a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800280c:	9300      	str	r3, [sp, #0]
 800280e:	4603      	mov	r3, r0
 8002810:	68f8      	ldr	r0, [r7, #12]
 8002812:	f000 f9d3 	bl	8002bbc <I2C_RequestMemoryWrite>
 8002816:	4603      	mov	r3, r0
 8002818:	2b00      	cmp	r3, #0
 800281a:	d005      	beq.n	8002828 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	2200      	movs	r2, #0
 8002820:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002824:	2301      	movs	r3, #1
 8002826:	e0a9      	b.n	800297c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800282c:	b29b      	uxth	r3, r3
 800282e:	2bff      	cmp	r3, #255	@ 0xff
 8002830:	d90e      	bls.n	8002850 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	22ff      	movs	r2, #255	@ 0xff
 8002836:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800283c:	b2da      	uxtb	r2, r3
 800283e:	8979      	ldrh	r1, [r7, #10]
 8002840:	2300      	movs	r3, #0
 8002842:	9300      	str	r3, [sp, #0]
 8002844:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002848:	68f8      	ldr	r0, [r7, #12]
 800284a:	f000 fc47 	bl	80030dc <I2C_TransferConfig>
 800284e:	e00f      	b.n	8002870 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002854:	b29a      	uxth	r2, r3
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800285e:	b2da      	uxtb	r2, r3
 8002860:	8979      	ldrh	r1, [r7, #10]
 8002862:	2300      	movs	r3, #0
 8002864:	9300      	str	r3, [sp, #0]
 8002866:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800286a:	68f8      	ldr	r0, [r7, #12]
 800286c:	f000 fc36 	bl	80030dc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002870:	697a      	ldr	r2, [r7, #20]
 8002872:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002874:	68f8      	ldr	r0, [r7, #12]
 8002876:	f000 fac6 	bl	8002e06 <I2C_WaitOnTXISFlagUntilTimeout>
 800287a:	4603      	mov	r3, r0
 800287c:	2b00      	cmp	r3, #0
 800287e:	d001      	beq.n	8002884 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002880:	2301      	movs	r3, #1
 8002882:	e07b      	b.n	800297c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002888:	781a      	ldrb	r2, [r3, #0]
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002894:	1c5a      	adds	r2, r3, #1
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800289e:	b29b      	uxth	r3, r3
 80028a0:	3b01      	subs	r3, #1
 80028a2:	b29a      	uxth	r2, r3
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028ac:	3b01      	subs	r3, #1
 80028ae:	b29a      	uxth	r2, r3
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028b8:	b29b      	uxth	r3, r3
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d034      	beq.n	8002928 <HAL_I2C_Mem_Write+0x1c8>
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d130      	bne.n	8002928 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80028c6:	697b      	ldr	r3, [r7, #20]
 80028c8:	9300      	str	r3, [sp, #0]
 80028ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028cc:	2200      	movs	r2, #0
 80028ce:	2180      	movs	r1, #128	@ 0x80
 80028d0:	68f8      	ldr	r0, [r7, #12]
 80028d2:	f000 fa3f 	bl	8002d54 <I2C_WaitOnFlagUntilTimeout>
 80028d6:	4603      	mov	r3, r0
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d001      	beq.n	80028e0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80028dc:	2301      	movs	r3, #1
 80028de:	e04d      	b.n	800297c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028e4:	b29b      	uxth	r3, r3
 80028e6:	2bff      	cmp	r3, #255	@ 0xff
 80028e8:	d90e      	bls.n	8002908 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	22ff      	movs	r2, #255	@ 0xff
 80028ee:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028f4:	b2da      	uxtb	r2, r3
 80028f6:	8979      	ldrh	r1, [r7, #10]
 80028f8:	2300      	movs	r3, #0
 80028fa:	9300      	str	r3, [sp, #0]
 80028fc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002900:	68f8      	ldr	r0, [r7, #12]
 8002902:	f000 fbeb 	bl	80030dc <I2C_TransferConfig>
 8002906:	e00f      	b.n	8002928 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800290c:	b29a      	uxth	r2, r3
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002916:	b2da      	uxtb	r2, r3
 8002918:	8979      	ldrh	r1, [r7, #10]
 800291a:	2300      	movs	r3, #0
 800291c:	9300      	str	r3, [sp, #0]
 800291e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002922:	68f8      	ldr	r0, [r7, #12]
 8002924:	f000 fbda 	bl	80030dc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800292c:	b29b      	uxth	r3, r3
 800292e:	2b00      	cmp	r3, #0
 8002930:	d19e      	bne.n	8002870 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002932:	697a      	ldr	r2, [r7, #20]
 8002934:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002936:	68f8      	ldr	r0, [r7, #12]
 8002938:	f000 faac 	bl	8002e94 <I2C_WaitOnSTOPFlagUntilTimeout>
 800293c:	4603      	mov	r3, r0
 800293e:	2b00      	cmp	r3, #0
 8002940:	d001      	beq.n	8002946 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e01a      	b.n	800297c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	2220      	movs	r2, #32
 800294c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	6859      	ldr	r1, [r3, #4]
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	681a      	ldr	r2, [r3, #0]
 8002958:	4b0a      	ldr	r3, [pc, #40]	@ (8002984 <HAL_I2C_Mem_Write+0x224>)
 800295a:	400b      	ands	r3, r1
 800295c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	2220      	movs	r2, #32
 8002962:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	2200      	movs	r2, #0
 800296a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	2200      	movs	r2, #0
 8002972:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002976:	2300      	movs	r3, #0
 8002978:	e000      	b.n	800297c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800297a:	2302      	movs	r3, #2
  }
}
 800297c:	4618      	mov	r0, r3
 800297e:	3718      	adds	r7, #24
 8002980:	46bd      	mov	sp, r7
 8002982:	bd80      	pop	{r7, pc}
 8002984:	fe00e800 	.word	0xfe00e800

08002988 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b088      	sub	sp, #32
 800298c:	af02      	add	r7, sp, #8
 800298e:	60f8      	str	r0, [r7, #12]
 8002990:	4608      	mov	r0, r1
 8002992:	4611      	mov	r1, r2
 8002994:	461a      	mov	r2, r3
 8002996:	4603      	mov	r3, r0
 8002998:	817b      	strh	r3, [r7, #10]
 800299a:	460b      	mov	r3, r1
 800299c:	813b      	strh	r3, [r7, #8]
 800299e:	4613      	mov	r3, r2
 80029a0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80029a8:	b2db      	uxtb	r3, r3
 80029aa:	2b20      	cmp	r3, #32
 80029ac:	f040 80fd 	bne.w	8002baa <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80029b0:	6a3b      	ldr	r3, [r7, #32]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d002      	beq.n	80029bc <HAL_I2C_Mem_Read+0x34>
 80029b6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d105      	bne.n	80029c8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80029c2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80029c4:	2301      	movs	r3, #1
 80029c6:	e0f1      	b.n	8002bac <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80029ce:	2b01      	cmp	r3, #1
 80029d0:	d101      	bne.n	80029d6 <HAL_I2C_Mem_Read+0x4e>
 80029d2:	2302      	movs	r3, #2
 80029d4:	e0ea      	b.n	8002bac <HAL_I2C_Mem_Read+0x224>
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	2201      	movs	r2, #1
 80029da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80029de:	f7ff f8c7 	bl	8001b70 <HAL_GetTick>
 80029e2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	9300      	str	r3, [sp, #0]
 80029e8:	2319      	movs	r3, #25
 80029ea:	2201      	movs	r2, #1
 80029ec:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80029f0:	68f8      	ldr	r0, [r7, #12]
 80029f2:	f000 f9af 	bl	8002d54 <I2C_WaitOnFlagUntilTimeout>
 80029f6:	4603      	mov	r3, r0
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d001      	beq.n	8002a00 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80029fc:	2301      	movs	r3, #1
 80029fe:	e0d5      	b.n	8002bac <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	2222      	movs	r2, #34	@ 0x22
 8002a04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2240      	movs	r2, #64	@ 0x40
 8002a0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	2200      	movs	r2, #0
 8002a14:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	6a3a      	ldr	r2, [r7, #32]
 8002a1a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002a20:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	2200      	movs	r2, #0
 8002a26:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002a28:	88f8      	ldrh	r0, [r7, #6]
 8002a2a:	893a      	ldrh	r2, [r7, #8]
 8002a2c:	8979      	ldrh	r1, [r7, #10]
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	9301      	str	r3, [sp, #4]
 8002a32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a34:	9300      	str	r3, [sp, #0]
 8002a36:	4603      	mov	r3, r0
 8002a38:	68f8      	ldr	r0, [r7, #12]
 8002a3a:	f000 f913 	bl	8002c64 <I2C_RequestMemoryRead>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d005      	beq.n	8002a50 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	2200      	movs	r2, #0
 8002a48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	e0ad      	b.n	8002bac <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a54:	b29b      	uxth	r3, r3
 8002a56:	2bff      	cmp	r3, #255	@ 0xff
 8002a58:	d90e      	bls.n	8002a78 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	2201      	movs	r2, #1
 8002a5e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a64:	b2da      	uxtb	r2, r3
 8002a66:	8979      	ldrh	r1, [r7, #10]
 8002a68:	4b52      	ldr	r3, [pc, #328]	@ (8002bb4 <HAL_I2C_Mem_Read+0x22c>)
 8002a6a:	9300      	str	r3, [sp, #0]
 8002a6c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002a70:	68f8      	ldr	r0, [r7, #12]
 8002a72:	f000 fb33 	bl	80030dc <I2C_TransferConfig>
 8002a76:	e00f      	b.n	8002a98 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a7c:	b29a      	uxth	r2, r3
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a86:	b2da      	uxtb	r2, r3
 8002a88:	8979      	ldrh	r1, [r7, #10]
 8002a8a:	4b4a      	ldr	r3, [pc, #296]	@ (8002bb4 <HAL_I2C_Mem_Read+0x22c>)
 8002a8c:	9300      	str	r3, [sp, #0]
 8002a8e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002a92:	68f8      	ldr	r0, [r7, #12]
 8002a94:	f000 fb22 	bl	80030dc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002a98:	697b      	ldr	r3, [r7, #20]
 8002a9a:	9300      	str	r3, [sp, #0]
 8002a9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	2104      	movs	r1, #4
 8002aa2:	68f8      	ldr	r0, [r7, #12]
 8002aa4:	f000 f956 	bl	8002d54 <I2C_WaitOnFlagUntilTimeout>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d001      	beq.n	8002ab2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	e07c      	b.n	8002bac <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002abc:	b2d2      	uxtb	r2, r2
 8002abe:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ac4:	1c5a      	adds	r2, r3, #1
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ace:	3b01      	subs	r3, #1
 8002ad0:	b29a      	uxth	r2, r3
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ada:	b29b      	uxth	r3, r3
 8002adc:	3b01      	subs	r3, #1
 8002ade:	b29a      	uxth	r2, r3
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ae8:	b29b      	uxth	r3, r3
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d034      	beq.n	8002b58 <HAL_I2C_Mem_Read+0x1d0>
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d130      	bne.n	8002b58 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	9300      	str	r3, [sp, #0]
 8002afa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002afc:	2200      	movs	r2, #0
 8002afe:	2180      	movs	r1, #128	@ 0x80
 8002b00:	68f8      	ldr	r0, [r7, #12]
 8002b02:	f000 f927 	bl	8002d54 <I2C_WaitOnFlagUntilTimeout>
 8002b06:	4603      	mov	r3, r0
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d001      	beq.n	8002b10 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	e04d      	b.n	8002bac <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b14:	b29b      	uxth	r3, r3
 8002b16:	2bff      	cmp	r3, #255	@ 0xff
 8002b18:	d90e      	bls.n	8002b38 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	2201      	movs	r2, #1
 8002b1e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b24:	b2da      	uxtb	r2, r3
 8002b26:	8979      	ldrh	r1, [r7, #10]
 8002b28:	2300      	movs	r3, #0
 8002b2a:	9300      	str	r3, [sp, #0]
 8002b2c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002b30:	68f8      	ldr	r0, [r7, #12]
 8002b32:	f000 fad3 	bl	80030dc <I2C_TransferConfig>
 8002b36:	e00f      	b.n	8002b58 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b3c:	b29a      	uxth	r2, r3
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b46:	b2da      	uxtb	r2, r3
 8002b48:	8979      	ldrh	r1, [r7, #10]
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	9300      	str	r3, [sp, #0]
 8002b4e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002b52:	68f8      	ldr	r0, [r7, #12]
 8002b54:	f000 fac2 	bl	80030dc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b5c:	b29b      	uxth	r3, r3
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d19a      	bne.n	8002a98 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b62:	697a      	ldr	r2, [r7, #20]
 8002b64:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002b66:	68f8      	ldr	r0, [r7, #12]
 8002b68:	f000 f994 	bl	8002e94 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d001      	beq.n	8002b76 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
 8002b74:	e01a      	b.n	8002bac <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	2220      	movs	r2, #32
 8002b7c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	6859      	ldr	r1, [r3, #4]
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	681a      	ldr	r2, [r3, #0]
 8002b88:	4b0b      	ldr	r3, [pc, #44]	@ (8002bb8 <HAL_I2C_Mem_Read+0x230>)
 8002b8a:	400b      	ands	r3, r1
 8002b8c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	2220      	movs	r2, #32
 8002b92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	2200      	movs	r2, #0
 8002b9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	e000      	b.n	8002bac <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002baa:	2302      	movs	r3, #2
  }
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	3718      	adds	r7, #24
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}
 8002bb4:	80002400 	.word	0x80002400
 8002bb8:	fe00e800 	.word	0xfe00e800

08002bbc <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b086      	sub	sp, #24
 8002bc0:	af02      	add	r7, sp, #8
 8002bc2:	60f8      	str	r0, [r7, #12]
 8002bc4:	4608      	mov	r0, r1
 8002bc6:	4611      	mov	r1, r2
 8002bc8:	461a      	mov	r2, r3
 8002bca:	4603      	mov	r3, r0
 8002bcc:	817b      	strh	r3, [r7, #10]
 8002bce:	460b      	mov	r3, r1
 8002bd0:	813b      	strh	r3, [r7, #8]
 8002bd2:	4613      	mov	r3, r2
 8002bd4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002bd6:	88fb      	ldrh	r3, [r7, #6]
 8002bd8:	b2da      	uxtb	r2, r3
 8002bda:	8979      	ldrh	r1, [r7, #10]
 8002bdc:	4b20      	ldr	r3, [pc, #128]	@ (8002c60 <I2C_RequestMemoryWrite+0xa4>)
 8002bde:	9300      	str	r3, [sp, #0]
 8002be0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002be4:	68f8      	ldr	r0, [r7, #12]
 8002be6:	f000 fa79 	bl	80030dc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002bea:	69fa      	ldr	r2, [r7, #28]
 8002bec:	69b9      	ldr	r1, [r7, #24]
 8002bee:	68f8      	ldr	r0, [r7, #12]
 8002bf0:	f000 f909 	bl	8002e06 <I2C_WaitOnTXISFlagUntilTimeout>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d001      	beq.n	8002bfe <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e02c      	b.n	8002c58 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002bfe:	88fb      	ldrh	r3, [r7, #6]
 8002c00:	2b01      	cmp	r3, #1
 8002c02:	d105      	bne.n	8002c10 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002c04:	893b      	ldrh	r3, [r7, #8]
 8002c06:	b2da      	uxtb	r2, r3
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	629a      	str	r2, [r3, #40]	@ 0x28
 8002c0e:	e015      	b.n	8002c3c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002c10:	893b      	ldrh	r3, [r7, #8]
 8002c12:	0a1b      	lsrs	r3, r3, #8
 8002c14:	b29b      	uxth	r3, r3
 8002c16:	b2da      	uxtb	r2, r3
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c1e:	69fa      	ldr	r2, [r7, #28]
 8002c20:	69b9      	ldr	r1, [r7, #24]
 8002c22:	68f8      	ldr	r0, [r7, #12]
 8002c24:	f000 f8ef 	bl	8002e06 <I2C_WaitOnTXISFlagUntilTimeout>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d001      	beq.n	8002c32 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e012      	b.n	8002c58 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002c32:	893b      	ldrh	r3, [r7, #8]
 8002c34:	b2da      	uxtb	r2, r3
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002c3c:	69fb      	ldr	r3, [r7, #28]
 8002c3e:	9300      	str	r3, [sp, #0]
 8002c40:	69bb      	ldr	r3, [r7, #24]
 8002c42:	2200      	movs	r2, #0
 8002c44:	2180      	movs	r1, #128	@ 0x80
 8002c46:	68f8      	ldr	r0, [r7, #12]
 8002c48:	f000 f884 	bl	8002d54 <I2C_WaitOnFlagUntilTimeout>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d001      	beq.n	8002c56 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002c52:	2301      	movs	r3, #1
 8002c54:	e000      	b.n	8002c58 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002c56:	2300      	movs	r3, #0
}
 8002c58:	4618      	mov	r0, r3
 8002c5a:	3710      	adds	r7, #16
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}
 8002c60:	80002000 	.word	0x80002000

08002c64 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b086      	sub	sp, #24
 8002c68:	af02      	add	r7, sp, #8
 8002c6a:	60f8      	str	r0, [r7, #12]
 8002c6c:	4608      	mov	r0, r1
 8002c6e:	4611      	mov	r1, r2
 8002c70:	461a      	mov	r2, r3
 8002c72:	4603      	mov	r3, r0
 8002c74:	817b      	strh	r3, [r7, #10]
 8002c76:	460b      	mov	r3, r1
 8002c78:	813b      	strh	r3, [r7, #8]
 8002c7a:	4613      	mov	r3, r2
 8002c7c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002c7e:	88fb      	ldrh	r3, [r7, #6]
 8002c80:	b2da      	uxtb	r2, r3
 8002c82:	8979      	ldrh	r1, [r7, #10]
 8002c84:	4b20      	ldr	r3, [pc, #128]	@ (8002d08 <I2C_RequestMemoryRead+0xa4>)
 8002c86:	9300      	str	r3, [sp, #0]
 8002c88:	2300      	movs	r3, #0
 8002c8a:	68f8      	ldr	r0, [r7, #12]
 8002c8c:	f000 fa26 	bl	80030dc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c90:	69fa      	ldr	r2, [r7, #28]
 8002c92:	69b9      	ldr	r1, [r7, #24]
 8002c94:	68f8      	ldr	r0, [r7, #12]
 8002c96:	f000 f8b6 	bl	8002e06 <I2C_WaitOnTXISFlagUntilTimeout>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d001      	beq.n	8002ca4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	e02c      	b.n	8002cfe <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002ca4:	88fb      	ldrh	r3, [r7, #6]
 8002ca6:	2b01      	cmp	r3, #1
 8002ca8:	d105      	bne.n	8002cb6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002caa:	893b      	ldrh	r3, [r7, #8]
 8002cac:	b2da      	uxtb	r2, r3
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	629a      	str	r2, [r3, #40]	@ 0x28
 8002cb4:	e015      	b.n	8002ce2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002cb6:	893b      	ldrh	r3, [r7, #8]
 8002cb8:	0a1b      	lsrs	r3, r3, #8
 8002cba:	b29b      	uxth	r3, r3
 8002cbc:	b2da      	uxtb	r2, r3
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002cc4:	69fa      	ldr	r2, [r7, #28]
 8002cc6:	69b9      	ldr	r1, [r7, #24]
 8002cc8:	68f8      	ldr	r0, [r7, #12]
 8002cca:	f000 f89c 	bl	8002e06 <I2C_WaitOnTXISFlagUntilTimeout>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d001      	beq.n	8002cd8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	e012      	b.n	8002cfe <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002cd8:	893b      	ldrh	r3, [r7, #8]
 8002cda:	b2da      	uxtb	r2, r3
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002ce2:	69fb      	ldr	r3, [r7, #28]
 8002ce4:	9300      	str	r3, [sp, #0]
 8002ce6:	69bb      	ldr	r3, [r7, #24]
 8002ce8:	2200      	movs	r2, #0
 8002cea:	2140      	movs	r1, #64	@ 0x40
 8002cec:	68f8      	ldr	r0, [r7, #12]
 8002cee:	f000 f831 	bl	8002d54 <I2C_WaitOnFlagUntilTimeout>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d001      	beq.n	8002cfc <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	e000      	b.n	8002cfe <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002cfc:	2300      	movs	r3, #0
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3710      	adds	r7, #16
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	80002000 	.word	0x80002000

08002d0c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b083      	sub	sp, #12
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	699b      	ldr	r3, [r3, #24]
 8002d1a:	f003 0302 	and.w	r3, r3, #2
 8002d1e:	2b02      	cmp	r3, #2
 8002d20:	d103      	bne.n	8002d2a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	2200      	movs	r2, #0
 8002d28:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	699b      	ldr	r3, [r3, #24]
 8002d30:	f003 0301 	and.w	r3, r3, #1
 8002d34:	2b01      	cmp	r3, #1
 8002d36:	d007      	beq.n	8002d48 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	699a      	ldr	r2, [r3, #24]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f042 0201 	orr.w	r2, r2, #1
 8002d46:	619a      	str	r2, [r3, #24]
  }
}
 8002d48:	bf00      	nop
 8002d4a:	370c      	adds	r7, #12
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d52:	4770      	bx	lr

08002d54 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b084      	sub	sp, #16
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	60f8      	str	r0, [r7, #12]
 8002d5c:	60b9      	str	r1, [r7, #8]
 8002d5e:	603b      	str	r3, [r7, #0]
 8002d60:	4613      	mov	r3, r2
 8002d62:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d64:	e03b      	b.n	8002dde <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d66:	69ba      	ldr	r2, [r7, #24]
 8002d68:	6839      	ldr	r1, [r7, #0]
 8002d6a:	68f8      	ldr	r0, [r7, #12]
 8002d6c:	f000 f8d6 	bl	8002f1c <I2C_IsErrorOccurred>
 8002d70:	4603      	mov	r3, r0
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d001      	beq.n	8002d7a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002d76:	2301      	movs	r3, #1
 8002d78:	e041      	b.n	8002dfe <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d80:	d02d      	beq.n	8002dde <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d82:	f7fe fef5 	bl	8001b70 <HAL_GetTick>
 8002d86:	4602      	mov	r2, r0
 8002d88:	69bb      	ldr	r3, [r7, #24]
 8002d8a:	1ad3      	subs	r3, r2, r3
 8002d8c:	683a      	ldr	r2, [r7, #0]
 8002d8e:	429a      	cmp	r2, r3
 8002d90:	d302      	bcc.n	8002d98 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d122      	bne.n	8002dde <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	699a      	ldr	r2, [r3, #24]
 8002d9e:	68bb      	ldr	r3, [r7, #8]
 8002da0:	4013      	ands	r3, r2
 8002da2:	68ba      	ldr	r2, [r7, #8]
 8002da4:	429a      	cmp	r2, r3
 8002da6:	bf0c      	ite	eq
 8002da8:	2301      	moveq	r3, #1
 8002daa:	2300      	movne	r3, #0
 8002dac:	b2db      	uxtb	r3, r3
 8002dae:	461a      	mov	r2, r3
 8002db0:	79fb      	ldrb	r3, [r7, #7]
 8002db2:	429a      	cmp	r2, r3
 8002db4:	d113      	bne.n	8002dde <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dba:	f043 0220 	orr.w	r2, r3, #32
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	2220      	movs	r2, #32
 8002dc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	2200      	movs	r2, #0
 8002dce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e00f      	b.n	8002dfe <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	699a      	ldr	r2, [r3, #24]
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	4013      	ands	r3, r2
 8002de8:	68ba      	ldr	r2, [r7, #8]
 8002dea:	429a      	cmp	r2, r3
 8002dec:	bf0c      	ite	eq
 8002dee:	2301      	moveq	r3, #1
 8002df0:	2300      	movne	r3, #0
 8002df2:	b2db      	uxtb	r3, r3
 8002df4:	461a      	mov	r2, r3
 8002df6:	79fb      	ldrb	r3, [r7, #7]
 8002df8:	429a      	cmp	r2, r3
 8002dfa:	d0b4      	beq.n	8002d66 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002dfc:	2300      	movs	r3, #0
}
 8002dfe:	4618      	mov	r0, r3
 8002e00:	3710      	adds	r7, #16
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd80      	pop	{r7, pc}

08002e06 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002e06:	b580      	push	{r7, lr}
 8002e08:	b084      	sub	sp, #16
 8002e0a:	af00      	add	r7, sp, #0
 8002e0c:	60f8      	str	r0, [r7, #12]
 8002e0e:	60b9      	str	r1, [r7, #8]
 8002e10:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002e12:	e033      	b.n	8002e7c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e14:	687a      	ldr	r2, [r7, #4]
 8002e16:	68b9      	ldr	r1, [r7, #8]
 8002e18:	68f8      	ldr	r0, [r7, #12]
 8002e1a:	f000 f87f 	bl	8002f1c <I2C_IsErrorOccurred>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d001      	beq.n	8002e28 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	e031      	b.n	8002e8c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e2e:	d025      	beq.n	8002e7c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e30:	f7fe fe9e 	bl	8001b70 <HAL_GetTick>
 8002e34:	4602      	mov	r2, r0
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	1ad3      	subs	r3, r2, r3
 8002e3a:	68ba      	ldr	r2, [r7, #8]
 8002e3c:	429a      	cmp	r2, r3
 8002e3e:	d302      	bcc.n	8002e46 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002e40:	68bb      	ldr	r3, [r7, #8]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d11a      	bne.n	8002e7c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	699b      	ldr	r3, [r3, #24]
 8002e4c:	f003 0302 	and.w	r3, r3, #2
 8002e50:	2b02      	cmp	r3, #2
 8002e52:	d013      	beq.n	8002e7c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e58:	f043 0220 	orr.w	r2, r3, #32
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	2220      	movs	r2, #32
 8002e64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	2200      	movs	r2, #0
 8002e74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	e007      	b.n	8002e8c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	699b      	ldr	r3, [r3, #24]
 8002e82:	f003 0302 	and.w	r3, r3, #2
 8002e86:	2b02      	cmp	r3, #2
 8002e88:	d1c4      	bne.n	8002e14 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002e8a:	2300      	movs	r3, #0
}
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	3710      	adds	r7, #16
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bd80      	pop	{r7, pc}

08002e94 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b084      	sub	sp, #16
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	60f8      	str	r0, [r7, #12]
 8002e9c:	60b9      	str	r1, [r7, #8]
 8002e9e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ea0:	e02f      	b.n	8002f02 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ea2:	687a      	ldr	r2, [r7, #4]
 8002ea4:	68b9      	ldr	r1, [r7, #8]
 8002ea6:	68f8      	ldr	r0, [r7, #12]
 8002ea8:	f000 f838 	bl	8002f1c <I2C_IsErrorOccurred>
 8002eac:	4603      	mov	r3, r0
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d001      	beq.n	8002eb6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	e02d      	b.n	8002f12 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002eb6:	f7fe fe5b 	bl	8001b70 <HAL_GetTick>
 8002eba:	4602      	mov	r2, r0
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	1ad3      	subs	r3, r2, r3
 8002ec0:	68ba      	ldr	r2, [r7, #8]
 8002ec2:	429a      	cmp	r2, r3
 8002ec4:	d302      	bcc.n	8002ecc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002ec6:	68bb      	ldr	r3, [r7, #8]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d11a      	bne.n	8002f02 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	699b      	ldr	r3, [r3, #24]
 8002ed2:	f003 0320 	and.w	r3, r3, #32
 8002ed6:	2b20      	cmp	r3, #32
 8002ed8:	d013      	beq.n	8002f02 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ede:	f043 0220 	orr.w	r2, r3, #32
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	2220      	movs	r2, #32
 8002eea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002efe:	2301      	movs	r3, #1
 8002f00:	e007      	b.n	8002f12 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	699b      	ldr	r3, [r3, #24]
 8002f08:	f003 0320 	and.w	r3, r3, #32
 8002f0c:	2b20      	cmp	r3, #32
 8002f0e:	d1c8      	bne.n	8002ea2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002f10:	2300      	movs	r3, #0
}
 8002f12:	4618      	mov	r0, r3
 8002f14:	3710      	adds	r7, #16
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}
	...

08002f1c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b08a      	sub	sp, #40	@ 0x28
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	60f8      	str	r0, [r7, #12]
 8002f24:	60b9      	str	r1, [r7, #8]
 8002f26:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	699b      	ldr	r3, [r3, #24]
 8002f34:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002f36:	2300      	movs	r3, #0
 8002f38:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002f3e:	69bb      	ldr	r3, [r7, #24]
 8002f40:	f003 0310 	and.w	r3, r3, #16
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d068      	beq.n	800301a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	2210      	movs	r2, #16
 8002f4e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002f50:	e049      	b.n	8002fe6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002f52:	68bb      	ldr	r3, [r7, #8]
 8002f54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f58:	d045      	beq.n	8002fe6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002f5a:	f7fe fe09 	bl	8001b70 <HAL_GetTick>
 8002f5e:	4602      	mov	r2, r0
 8002f60:	69fb      	ldr	r3, [r7, #28]
 8002f62:	1ad3      	subs	r3, r2, r3
 8002f64:	68ba      	ldr	r2, [r7, #8]
 8002f66:	429a      	cmp	r2, r3
 8002f68:	d302      	bcc.n	8002f70 <I2C_IsErrorOccurred+0x54>
 8002f6a:	68bb      	ldr	r3, [r7, #8]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d13a      	bne.n	8002fe6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f7a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002f82:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	699b      	ldr	r3, [r3, #24]
 8002f8a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002f8e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002f92:	d121      	bne.n	8002fd8 <I2C_IsErrorOccurred+0xbc>
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002f9a:	d01d      	beq.n	8002fd8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002f9c:	7cfb      	ldrb	r3, [r7, #19]
 8002f9e:	2b20      	cmp	r3, #32
 8002fa0:	d01a      	beq.n	8002fd8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	685a      	ldr	r2, [r3, #4]
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002fb0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002fb2:	f7fe fddd 	bl	8001b70 <HAL_GetTick>
 8002fb6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002fb8:	e00e      	b.n	8002fd8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002fba:	f7fe fdd9 	bl	8001b70 <HAL_GetTick>
 8002fbe:	4602      	mov	r2, r0
 8002fc0:	69fb      	ldr	r3, [r7, #28]
 8002fc2:	1ad3      	subs	r3, r2, r3
 8002fc4:	2b19      	cmp	r3, #25
 8002fc6:	d907      	bls.n	8002fd8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002fc8:	6a3b      	ldr	r3, [r7, #32]
 8002fca:	f043 0320 	orr.w	r3, r3, #32
 8002fce:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002fd6:	e006      	b.n	8002fe6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	699b      	ldr	r3, [r3, #24]
 8002fde:	f003 0320 	and.w	r3, r3, #32
 8002fe2:	2b20      	cmp	r3, #32
 8002fe4:	d1e9      	bne.n	8002fba <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	699b      	ldr	r3, [r3, #24]
 8002fec:	f003 0320 	and.w	r3, r3, #32
 8002ff0:	2b20      	cmp	r3, #32
 8002ff2:	d003      	beq.n	8002ffc <I2C_IsErrorOccurred+0xe0>
 8002ff4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d0aa      	beq.n	8002f52 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002ffc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003000:	2b00      	cmp	r3, #0
 8003002:	d103      	bne.n	800300c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	2220      	movs	r2, #32
 800300a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800300c:	6a3b      	ldr	r3, [r7, #32]
 800300e:	f043 0304 	orr.w	r3, r3, #4
 8003012:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003014:	2301      	movs	r3, #1
 8003016:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	699b      	ldr	r3, [r3, #24]
 8003020:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003022:	69bb      	ldr	r3, [r7, #24]
 8003024:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003028:	2b00      	cmp	r3, #0
 800302a:	d00b      	beq.n	8003044 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800302c:	6a3b      	ldr	r3, [r7, #32]
 800302e:	f043 0301 	orr.w	r3, r3, #1
 8003032:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800303c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800303e:	2301      	movs	r3, #1
 8003040:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003044:	69bb      	ldr	r3, [r7, #24]
 8003046:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800304a:	2b00      	cmp	r3, #0
 800304c:	d00b      	beq.n	8003066 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800304e:	6a3b      	ldr	r3, [r7, #32]
 8003050:	f043 0308 	orr.w	r3, r3, #8
 8003054:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800305e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003060:	2301      	movs	r3, #1
 8003062:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003066:	69bb      	ldr	r3, [r7, #24]
 8003068:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800306c:	2b00      	cmp	r3, #0
 800306e:	d00b      	beq.n	8003088 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003070:	6a3b      	ldr	r3, [r7, #32]
 8003072:	f043 0302 	orr.w	r3, r3, #2
 8003076:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003080:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003082:	2301      	movs	r3, #1
 8003084:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003088:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800308c:	2b00      	cmp	r3, #0
 800308e:	d01c      	beq.n	80030ca <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003090:	68f8      	ldr	r0, [r7, #12]
 8003092:	f7ff fe3b 	bl	8002d0c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	6859      	ldr	r1, [r3, #4]
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681a      	ldr	r2, [r3, #0]
 80030a0:	4b0d      	ldr	r3, [pc, #52]	@ (80030d8 <I2C_IsErrorOccurred+0x1bc>)
 80030a2:	400b      	ands	r3, r1
 80030a4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80030aa:	6a3b      	ldr	r3, [r7, #32]
 80030ac:	431a      	orrs	r2, r3
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	2220      	movs	r2, #32
 80030b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	2200      	movs	r2, #0
 80030be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	2200      	movs	r2, #0
 80030c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80030ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3728      	adds	r7, #40	@ 0x28
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}
 80030d6:	bf00      	nop
 80030d8:	fe00e800 	.word	0xfe00e800

080030dc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80030dc:	b480      	push	{r7}
 80030de:	b087      	sub	sp, #28
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	60f8      	str	r0, [r7, #12]
 80030e4:	607b      	str	r3, [r7, #4]
 80030e6:	460b      	mov	r3, r1
 80030e8:	817b      	strh	r3, [r7, #10]
 80030ea:	4613      	mov	r3, r2
 80030ec:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80030ee:	897b      	ldrh	r3, [r7, #10]
 80030f0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80030f4:	7a7b      	ldrb	r3, [r7, #9]
 80030f6:	041b      	lsls	r3, r3, #16
 80030f8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80030fc:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003102:	6a3b      	ldr	r3, [r7, #32]
 8003104:	4313      	orrs	r3, r2
 8003106:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800310a:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	685a      	ldr	r2, [r3, #4]
 8003112:	6a3b      	ldr	r3, [r7, #32]
 8003114:	0d5b      	lsrs	r3, r3, #21
 8003116:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800311a:	4b08      	ldr	r3, [pc, #32]	@ (800313c <I2C_TransferConfig+0x60>)
 800311c:	430b      	orrs	r3, r1
 800311e:	43db      	mvns	r3, r3
 8003120:	ea02 0103 	and.w	r1, r2, r3
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	697a      	ldr	r2, [r7, #20]
 800312a:	430a      	orrs	r2, r1
 800312c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800312e:	bf00      	nop
 8003130:	371c      	adds	r7, #28
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr
 800313a:	bf00      	nop
 800313c:	03ff63ff 	.word	0x03ff63ff

08003140 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003140:	b480      	push	{r7}
 8003142:	b083      	sub	sp, #12
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
 8003148:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003150:	b2db      	uxtb	r3, r3
 8003152:	2b20      	cmp	r3, #32
 8003154:	d138      	bne.n	80031c8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800315c:	2b01      	cmp	r3, #1
 800315e:	d101      	bne.n	8003164 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003160:	2302      	movs	r3, #2
 8003162:	e032      	b.n	80031ca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2201      	movs	r2, #1
 8003168:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2224      	movs	r2, #36	@ 0x24
 8003170:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f022 0201 	bic.w	r2, r2, #1
 8003182:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003192:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	6819      	ldr	r1, [r3, #0]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	683a      	ldr	r2, [r7, #0]
 80031a0:	430a      	orrs	r2, r1
 80031a2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f042 0201 	orr.w	r2, r2, #1
 80031b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2220      	movs	r2, #32
 80031b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2200      	movs	r2, #0
 80031c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80031c4:	2300      	movs	r3, #0
 80031c6:	e000      	b.n	80031ca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80031c8:	2302      	movs	r3, #2
  }
}
 80031ca:	4618      	mov	r0, r3
 80031cc:	370c      	adds	r7, #12
 80031ce:	46bd      	mov	sp, r7
 80031d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d4:	4770      	bx	lr

080031d6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80031d6:	b480      	push	{r7}
 80031d8:	b085      	sub	sp, #20
 80031da:	af00      	add	r7, sp, #0
 80031dc:	6078      	str	r0, [r7, #4]
 80031de:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031e6:	b2db      	uxtb	r3, r3
 80031e8:	2b20      	cmp	r3, #32
 80031ea:	d139      	bne.n	8003260 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80031f2:	2b01      	cmp	r3, #1
 80031f4:	d101      	bne.n	80031fa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80031f6:	2302      	movs	r3, #2
 80031f8:	e033      	b.n	8003262 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2201      	movs	r2, #1
 80031fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2224      	movs	r2, #36	@ 0x24
 8003206:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f022 0201 	bic.w	r2, r2, #1
 8003218:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003228:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	021b      	lsls	r3, r3, #8
 800322e:	68fa      	ldr	r2, [r7, #12]
 8003230:	4313      	orrs	r3, r2
 8003232:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	68fa      	ldr	r2, [r7, #12]
 800323a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	681a      	ldr	r2, [r3, #0]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f042 0201 	orr.w	r2, r2, #1
 800324a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2220      	movs	r2, #32
 8003250:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2200      	movs	r2, #0
 8003258:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800325c:	2300      	movs	r3, #0
 800325e:	e000      	b.n	8003262 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003260:	2302      	movs	r3, #2
  }
}
 8003262:	4618      	mov	r0, r3
 8003264:	3714      	adds	r7, #20
 8003266:	46bd      	mov	sp, r7
 8003268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326c:	4770      	bx	lr

0800326e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800326e:	b580      	push	{r7, lr}
 8003270:	b086      	sub	sp, #24
 8003272:	af02      	add	r7, sp, #8
 8003274:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d101      	bne.n	8003280 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800327c:	2301      	movs	r3, #1
 800327e:	e101      	b.n	8003484 <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003286:	b2db      	uxtb	r3, r3
 8003288:	2b00      	cmp	r3, #0
 800328a:	d106      	bne.n	800329a <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2200      	movs	r2, #0
 8003290:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003294:	6878      	ldr	r0, [r7, #4]
 8003296:	f7fe f9ff 	bl	8001698 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2203      	movs	r2, #3
 800329e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2200      	movs	r2, #0
 80032a6:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4618      	mov	r0, r3
 80032ae:	f002 ff1f 	bl	80060f0 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6818      	ldr	r0, [r3, #0]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	7c1a      	ldrb	r2, [r3, #16]
 80032ba:	f88d 2000 	strb.w	r2, [sp]
 80032be:	3304      	adds	r3, #4
 80032c0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80032c2:	f002 fee8 	bl	8006096 <USB_CoreInit>
 80032c6:	4603      	mov	r3, r0
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d005      	beq.n	80032d8 <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2202      	movs	r2, #2
 80032d0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	e0d5      	b.n	8003484 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	2100      	movs	r1, #0
 80032de:	4618      	mov	r0, r3
 80032e0:	f002 ff17 	bl	8006112 <USB_SetCurrentMode>
 80032e4:	4603      	mov	r3, r0
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d005      	beq.n	80032f6 <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2202      	movs	r2, #2
 80032ee:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	e0c6      	b.n	8003484 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80032f6:	2300      	movs	r3, #0
 80032f8:	73fb      	strb	r3, [r7, #15]
 80032fa:	e04a      	b.n	8003392 <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80032fc:	7bfa      	ldrb	r2, [r7, #15]
 80032fe:	6879      	ldr	r1, [r7, #4]
 8003300:	4613      	mov	r3, r2
 8003302:	00db      	lsls	r3, r3, #3
 8003304:	4413      	add	r3, r2
 8003306:	009b      	lsls	r3, r3, #2
 8003308:	440b      	add	r3, r1
 800330a:	3315      	adds	r3, #21
 800330c:	2201      	movs	r2, #1
 800330e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003310:	7bfa      	ldrb	r2, [r7, #15]
 8003312:	6879      	ldr	r1, [r7, #4]
 8003314:	4613      	mov	r3, r2
 8003316:	00db      	lsls	r3, r3, #3
 8003318:	4413      	add	r3, r2
 800331a:	009b      	lsls	r3, r3, #2
 800331c:	440b      	add	r3, r1
 800331e:	3314      	adds	r3, #20
 8003320:	7bfa      	ldrb	r2, [r7, #15]
 8003322:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003324:	7bfa      	ldrb	r2, [r7, #15]
 8003326:	7bfb      	ldrb	r3, [r7, #15]
 8003328:	b298      	uxth	r0, r3
 800332a:	6879      	ldr	r1, [r7, #4]
 800332c:	4613      	mov	r3, r2
 800332e:	00db      	lsls	r3, r3, #3
 8003330:	4413      	add	r3, r2
 8003332:	009b      	lsls	r3, r3, #2
 8003334:	440b      	add	r3, r1
 8003336:	332e      	adds	r3, #46	@ 0x2e
 8003338:	4602      	mov	r2, r0
 800333a:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800333c:	7bfa      	ldrb	r2, [r7, #15]
 800333e:	6879      	ldr	r1, [r7, #4]
 8003340:	4613      	mov	r3, r2
 8003342:	00db      	lsls	r3, r3, #3
 8003344:	4413      	add	r3, r2
 8003346:	009b      	lsls	r3, r3, #2
 8003348:	440b      	add	r3, r1
 800334a:	3318      	adds	r3, #24
 800334c:	2200      	movs	r2, #0
 800334e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003350:	7bfa      	ldrb	r2, [r7, #15]
 8003352:	6879      	ldr	r1, [r7, #4]
 8003354:	4613      	mov	r3, r2
 8003356:	00db      	lsls	r3, r3, #3
 8003358:	4413      	add	r3, r2
 800335a:	009b      	lsls	r3, r3, #2
 800335c:	440b      	add	r3, r1
 800335e:	331c      	adds	r3, #28
 8003360:	2200      	movs	r2, #0
 8003362:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003364:	7bfa      	ldrb	r2, [r7, #15]
 8003366:	6879      	ldr	r1, [r7, #4]
 8003368:	4613      	mov	r3, r2
 800336a:	00db      	lsls	r3, r3, #3
 800336c:	4413      	add	r3, r2
 800336e:	009b      	lsls	r3, r3, #2
 8003370:	440b      	add	r3, r1
 8003372:	3320      	adds	r3, #32
 8003374:	2200      	movs	r2, #0
 8003376:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003378:	7bfa      	ldrb	r2, [r7, #15]
 800337a:	6879      	ldr	r1, [r7, #4]
 800337c:	4613      	mov	r3, r2
 800337e:	00db      	lsls	r3, r3, #3
 8003380:	4413      	add	r3, r2
 8003382:	009b      	lsls	r3, r3, #2
 8003384:	440b      	add	r3, r1
 8003386:	3324      	adds	r3, #36	@ 0x24
 8003388:	2200      	movs	r2, #0
 800338a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800338c:	7bfb      	ldrb	r3, [r7, #15]
 800338e:	3301      	adds	r3, #1
 8003390:	73fb      	strb	r3, [r7, #15]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	791b      	ldrb	r3, [r3, #4]
 8003396:	7bfa      	ldrb	r2, [r7, #15]
 8003398:	429a      	cmp	r2, r3
 800339a:	d3af      	bcc.n	80032fc <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800339c:	2300      	movs	r3, #0
 800339e:	73fb      	strb	r3, [r7, #15]
 80033a0:	e044      	b.n	800342c <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80033a2:	7bfa      	ldrb	r2, [r7, #15]
 80033a4:	6879      	ldr	r1, [r7, #4]
 80033a6:	4613      	mov	r3, r2
 80033a8:	00db      	lsls	r3, r3, #3
 80033aa:	4413      	add	r3, r2
 80033ac:	009b      	lsls	r3, r3, #2
 80033ae:	440b      	add	r3, r1
 80033b0:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80033b4:	2200      	movs	r2, #0
 80033b6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80033b8:	7bfa      	ldrb	r2, [r7, #15]
 80033ba:	6879      	ldr	r1, [r7, #4]
 80033bc:	4613      	mov	r3, r2
 80033be:	00db      	lsls	r3, r3, #3
 80033c0:	4413      	add	r3, r2
 80033c2:	009b      	lsls	r3, r3, #2
 80033c4:	440b      	add	r3, r1
 80033c6:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80033ca:	7bfa      	ldrb	r2, [r7, #15]
 80033cc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80033ce:	7bfa      	ldrb	r2, [r7, #15]
 80033d0:	6879      	ldr	r1, [r7, #4]
 80033d2:	4613      	mov	r3, r2
 80033d4:	00db      	lsls	r3, r3, #3
 80033d6:	4413      	add	r3, r2
 80033d8:	009b      	lsls	r3, r3, #2
 80033da:	440b      	add	r3, r1
 80033dc:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80033e0:	2200      	movs	r2, #0
 80033e2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80033e4:	7bfa      	ldrb	r2, [r7, #15]
 80033e6:	6879      	ldr	r1, [r7, #4]
 80033e8:	4613      	mov	r3, r2
 80033ea:	00db      	lsls	r3, r3, #3
 80033ec:	4413      	add	r3, r2
 80033ee:	009b      	lsls	r3, r3, #2
 80033f0:	440b      	add	r3, r1
 80033f2:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80033f6:	2200      	movs	r2, #0
 80033f8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80033fa:	7bfa      	ldrb	r2, [r7, #15]
 80033fc:	6879      	ldr	r1, [r7, #4]
 80033fe:	4613      	mov	r3, r2
 8003400:	00db      	lsls	r3, r3, #3
 8003402:	4413      	add	r3, r2
 8003404:	009b      	lsls	r3, r3, #2
 8003406:	440b      	add	r3, r1
 8003408:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800340c:	2200      	movs	r2, #0
 800340e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003410:	7bfa      	ldrb	r2, [r7, #15]
 8003412:	6879      	ldr	r1, [r7, #4]
 8003414:	4613      	mov	r3, r2
 8003416:	00db      	lsls	r3, r3, #3
 8003418:	4413      	add	r3, r2
 800341a:	009b      	lsls	r3, r3, #2
 800341c:	440b      	add	r3, r1
 800341e:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003422:	2200      	movs	r2, #0
 8003424:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003426:	7bfb      	ldrb	r3, [r7, #15]
 8003428:	3301      	adds	r3, #1
 800342a:	73fb      	strb	r3, [r7, #15]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	791b      	ldrb	r3, [r3, #4]
 8003430:	7bfa      	ldrb	r2, [r7, #15]
 8003432:	429a      	cmp	r2, r3
 8003434:	d3b5      	bcc.n	80033a2 <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6818      	ldr	r0, [r3, #0]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	7c1a      	ldrb	r2, [r3, #16]
 800343e:	f88d 2000 	strb.w	r2, [sp]
 8003442:	3304      	adds	r3, #4
 8003444:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003446:	f002 feb1 	bl	80061ac <USB_DevInit>
 800344a:	4603      	mov	r3, r0
 800344c:	2b00      	cmp	r3, #0
 800344e:	d005      	beq.n	800345c <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2202      	movs	r2, #2
 8003454:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003458:	2301      	movs	r3, #1
 800345a:	e013      	b.n	8003484 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2200      	movs	r2, #0
 8003460:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2201      	movs	r2, #1
 8003466:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	7b1b      	ldrb	r3, [r3, #12]
 800346e:	2b01      	cmp	r3, #1
 8003470:	d102      	bne.n	8003478 <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003472:	6878      	ldr	r0, [r7, #4]
 8003474:	f000 f80a 	bl	800348c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4618      	mov	r0, r3
 800347e:	f003 f856 	bl	800652e <USB_DevDisconnect>

  return HAL_OK;
 8003482:	2300      	movs	r3, #0
}
 8003484:	4618      	mov	r0, r3
 8003486:	3710      	adds	r7, #16
 8003488:	46bd      	mov	sp, r7
 800348a:	bd80      	pop	{r7, pc}

0800348c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800348c:	b480      	push	{r7}
 800348e:	b085      	sub	sp, #20
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2201      	movs	r2, #1
 800349e:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2200      	movs	r2, #0
 80034a6:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	699b      	ldr	r3, [r3, #24]
 80034ae:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034be:	f043 0303 	orr.w	r3, r3, #3
 80034c2:	68fa      	ldr	r2, [r7, #12]
 80034c4:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80034c6:	2300      	movs	r3, #0
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	3714      	adds	r7, #20
 80034cc:	46bd      	mov	sp, r7
 80034ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d2:	4770      	bx	lr

080034d4 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80034d4:	b480      	push	{r7}
 80034d6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80034d8:	4b05      	ldr	r3, [pc, #20]	@ (80034f0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a04      	ldr	r2, [pc, #16]	@ (80034f0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80034de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034e2:	6013      	str	r3, [r2, #0]
}
 80034e4:	bf00      	nop
 80034e6:	46bd      	mov	sp, r7
 80034e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ec:	4770      	bx	lr
 80034ee:	bf00      	nop
 80034f0:	40007000 	.word	0x40007000

080034f4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80034f4:	b480      	push	{r7}
 80034f6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80034f8:	4b04      	ldr	r3, [pc, #16]	@ (800350c <HAL_PWREx_GetVoltageRange+0x18>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003500:	4618      	mov	r0, r3
 8003502:	46bd      	mov	sp, r7
 8003504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003508:	4770      	bx	lr
 800350a:	bf00      	nop
 800350c:	40007000 	.word	0x40007000

08003510 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003510:	b480      	push	{r7}
 8003512:	b085      	sub	sp, #20
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800351e:	d130      	bne.n	8003582 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003520:	4b23      	ldr	r3, [pc, #140]	@ (80035b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003528:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800352c:	d038      	beq.n	80035a0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800352e:	4b20      	ldr	r3, [pc, #128]	@ (80035b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003536:	4a1e      	ldr	r2, [pc, #120]	@ (80035b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003538:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800353c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800353e:	4b1d      	ldr	r3, [pc, #116]	@ (80035b4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	2232      	movs	r2, #50	@ 0x32
 8003544:	fb02 f303 	mul.w	r3, r2, r3
 8003548:	4a1b      	ldr	r2, [pc, #108]	@ (80035b8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800354a:	fba2 2303 	umull	r2, r3, r2, r3
 800354e:	0c9b      	lsrs	r3, r3, #18
 8003550:	3301      	adds	r3, #1
 8003552:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003554:	e002      	b.n	800355c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	3b01      	subs	r3, #1
 800355a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800355c:	4b14      	ldr	r3, [pc, #80]	@ (80035b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800355e:	695b      	ldr	r3, [r3, #20]
 8003560:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003564:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003568:	d102      	bne.n	8003570 <HAL_PWREx_ControlVoltageScaling+0x60>
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d1f2      	bne.n	8003556 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003570:	4b0f      	ldr	r3, [pc, #60]	@ (80035b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003572:	695b      	ldr	r3, [r3, #20]
 8003574:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003578:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800357c:	d110      	bne.n	80035a0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800357e:	2303      	movs	r3, #3
 8003580:	e00f      	b.n	80035a2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003582:	4b0b      	ldr	r3, [pc, #44]	@ (80035b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800358a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800358e:	d007      	beq.n	80035a0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003590:	4b07      	ldr	r3, [pc, #28]	@ (80035b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003598:	4a05      	ldr	r2, [pc, #20]	@ (80035b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800359a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800359e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80035a0:	2300      	movs	r3, #0
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	3714      	adds	r7, #20
 80035a6:	46bd      	mov	sp, r7
 80035a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ac:	4770      	bx	lr
 80035ae:	bf00      	nop
 80035b0:	40007000 	.word	0x40007000
 80035b4:	20000000 	.word	0x20000000
 80035b8:	431bde83 	.word	0x431bde83

080035bc <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80035bc:	b480      	push	{r7}
 80035be:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80035c0:	4b05      	ldr	r3, [pc, #20]	@ (80035d8 <HAL_PWREx_EnableVddUSB+0x1c>)
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	4a04      	ldr	r2, [pc, #16]	@ (80035d8 <HAL_PWREx_EnableVddUSB+0x1c>)
 80035c6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80035ca:	6053      	str	r3, [r2, #4]
}
 80035cc:	bf00      	nop
 80035ce:	46bd      	mov	sp, r7
 80035d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d4:	4770      	bx	lr
 80035d6:	bf00      	nop
 80035d8:	40007000 	.word	0x40007000

080035dc <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b086      	sub	sp, #24
 80035e0:	af02      	add	r7, sp, #8
 80035e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80035e4:	f7fe fac4 	bl	8001b70 <HAL_GetTick>
 80035e8:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d101      	bne.n	80035f4 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 80035f0:	2301      	movs	r3, #1
 80035f2:	e063      	b.n	80036bc <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80035fa:	b2db      	uxtb	r3, r3
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d10b      	bne.n	8003618 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2200      	movs	r2, #0
 8003604:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8003608:	6878      	ldr	r0, [r7, #4]
 800360a:	f7fd ff11 	bl	8001430 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800360e:	f241 3188 	movw	r1, #5000	@ 0x1388
 8003612:	6878      	ldr	r0, [r7, #4]
 8003614:	f000 f858 	bl	80036c8 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f423 6170 	bic.w	r1, r3, #3840	@ 0xf00
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	689b      	ldr	r3, [r3, #8]
 8003626:	3b01      	subs	r3, #1
 8003628:	021a      	lsls	r2, r3, #8
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	430a      	orrs	r2, r1
 8003630:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003636:	9300      	str	r3, [sp, #0]
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2200      	movs	r2, #0
 800363c:	2120      	movs	r1, #32
 800363e:	6878      	ldr	r0, [r7, #4]
 8003640:	f000 f850 	bl	80036e4 <QSPI_WaitFlagStateUntilTimeout>
 8003644:	4603      	mov	r3, r0
 8003646:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8003648:	7afb      	ldrb	r3, [r7, #11]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d131      	bne.n	80036b2 <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003658:	f023 0310 	bic.w	r3, r3, #16
 800365c:	687a      	ldr	r2, [r7, #4]
 800365e:	6852      	ldr	r2, [r2, #4]
 8003660:	0611      	lsls	r1, r2, #24
 8003662:	687a      	ldr	r2, [r7, #4]
 8003664:	68d2      	ldr	r2, [r2, #12]
 8003666:	4311      	orrs	r1, r2
 8003668:	687a      	ldr	r2, [r7, #4]
 800366a:	6812      	ldr	r2, [r2, #0]
 800366c:	430b      	orrs	r3, r1
 800366e:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	685a      	ldr	r2, [r3, #4]
 8003676:	4b13      	ldr	r3, [pc, #76]	@ (80036c4 <HAL_QSPI_Init+0xe8>)
 8003678:	4013      	ands	r3, r2
 800367a:	687a      	ldr	r2, [r7, #4]
 800367c:	6912      	ldr	r2, [r2, #16]
 800367e:	0411      	lsls	r1, r2, #16
 8003680:	687a      	ldr	r2, [r7, #4]
 8003682:	6952      	ldr	r2, [r2, #20]
 8003684:	4311      	orrs	r1, r2
 8003686:	687a      	ldr	r2, [r7, #4]
 8003688:	6992      	ldr	r2, [r2, #24]
 800368a:	4311      	orrs	r1, r2
 800368c:	687a      	ldr	r2, [r7, #4]
 800368e:	6812      	ldr	r2, [r2, #0]
 8003690:	430b      	orrs	r3, r1
 8003692:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	681a      	ldr	r2, [r3, #0]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f042 0201 	orr.w	r2, r2, #1
 80036a2:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2200      	movs	r2, #0
 80036a8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2201      	movs	r2, #1
 80036ae:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2200      	movs	r2, #0
 80036b6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Return function status */
  return status;
 80036ba:	7afb      	ldrb	r3, [r7, #11]
}
 80036bc:	4618      	mov	r0, r3
 80036be:	3710      	adds	r7, #16
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bd80      	pop	{r7, pc}
 80036c4:	ffe0f8fe 	.word	0xffe0f8fe

080036c8 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b083      	sub	sp, #12
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
 80036d0:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	683a      	ldr	r2, [r7, #0]
 80036d6:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80036d8:	bf00      	nop
 80036da:	370c      	adds	r7, #12
 80036dc:	46bd      	mov	sp, r7
 80036de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e2:	4770      	bx	lr

080036e4 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b084      	sub	sp, #16
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	60f8      	str	r0, [r7, #12]
 80036ec:	60b9      	str	r1, [r7, #8]
 80036ee:	603b      	str	r3, [r7, #0]
 80036f0:	4613      	mov	r3, r2
 80036f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80036f4:	e01a      	b.n	800372c <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036f6:	69bb      	ldr	r3, [r7, #24]
 80036f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036fc:	d016      	beq.n	800372c <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036fe:	f7fe fa37 	bl	8001b70 <HAL_GetTick>
 8003702:	4602      	mov	r2, r0
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	1ad3      	subs	r3, r2, r3
 8003708:	69ba      	ldr	r2, [r7, #24]
 800370a:	429a      	cmp	r2, r3
 800370c:	d302      	bcc.n	8003714 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800370e:	69bb      	ldr	r3, [r7, #24]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d10b      	bne.n	800372c <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	2204      	movs	r2, #4
 8003718:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003720:	f043 0201 	orr.w	r2, r3, #1
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	63da      	str	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003728:	2301      	movs	r3, #1
 800372a:	e00e      	b.n	800374a <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	689a      	ldr	r2, [r3, #8]
 8003732:	68bb      	ldr	r3, [r7, #8]
 8003734:	4013      	ands	r3, r2
 8003736:	2b00      	cmp	r3, #0
 8003738:	bf14      	ite	ne
 800373a:	2301      	movne	r3, #1
 800373c:	2300      	moveq	r3, #0
 800373e:	b2db      	uxtb	r3, r3
 8003740:	461a      	mov	r2, r3
 8003742:	79fb      	ldrb	r3, [r7, #7]
 8003744:	429a      	cmp	r2, r3
 8003746:	d1d6      	bne.n	80036f6 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003748:	2300      	movs	r3, #0
}
 800374a:	4618      	mov	r0, r3
 800374c:	3710      	adds	r7, #16
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}
	...

08003754 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b088      	sub	sp, #32
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d101      	bne.n	8003766 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003762:	2301      	movs	r3, #1
 8003764:	e3ca      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003766:	4b97      	ldr	r3, [pc, #604]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 8003768:	689b      	ldr	r3, [r3, #8]
 800376a:	f003 030c 	and.w	r3, r3, #12
 800376e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003770:	4b94      	ldr	r3, [pc, #592]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 8003772:	68db      	ldr	r3, [r3, #12]
 8003774:	f003 0303 	and.w	r3, r3, #3
 8003778:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f003 0310 	and.w	r3, r3, #16
 8003782:	2b00      	cmp	r3, #0
 8003784:	f000 80e4 	beq.w	8003950 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003788:	69bb      	ldr	r3, [r7, #24]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d007      	beq.n	800379e <HAL_RCC_OscConfig+0x4a>
 800378e:	69bb      	ldr	r3, [r7, #24]
 8003790:	2b0c      	cmp	r3, #12
 8003792:	f040 808b 	bne.w	80038ac <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003796:	697b      	ldr	r3, [r7, #20]
 8003798:	2b01      	cmp	r3, #1
 800379a:	f040 8087 	bne.w	80038ac <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800379e:	4b89      	ldr	r3, [pc, #548]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f003 0302 	and.w	r3, r3, #2
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d005      	beq.n	80037b6 <HAL_RCC_OscConfig+0x62>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	699b      	ldr	r3, [r3, #24]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d101      	bne.n	80037b6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	e3a2      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6a1a      	ldr	r2, [r3, #32]
 80037ba:	4b82      	ldr	r3, [pc, #520]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f003 0308 	and.w	r3, r3, #8
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d004      	beq.n	80037d0 <HAL_RCC_OscConfig+0x7c>
 80037c6:	4b7f      	ldr	r3, [pc, #508]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80037ce:	e005      	b.n	80037dc <HAL_RCC_OscConfig+0x88>
 80037d0:	4b7c      	ldr	r3, [pc, #496]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 80037d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80037d6:	091b      	lsrs	r3, r3, #4
 80037d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80037dc:	4293      	cmp	r3, r2
 80037de:	d223      	bcs.n	8003828 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6a1b      	ldr	r3, [r3, #32]
 80037e4:	4618      	mov	r0, r3
 80037e6:	f000 fd87 	bl	80042f8 <RCC_SetFlashLatencyFromMSIRange>
 80037ea:	4603      	mov	r3, r0
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d001      	beq.n	80037f4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80037f0:	2301      	movs	r3, #1
 80037f2:	e383      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80037f4:	4b73      	ldr	r3, [pc, #460]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a72      	ldr	r2, [pc, #456]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 80037fa:	f043 0308 	orr.w	r3, r3, #8
 80037fe:	6013      	str	r3, [r2, #0]
 8003800:	4b70      	ldr	r3, [pc, #448]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6a1b      	ldr	r3, [r3, #32]
 800380c:	496d      	ldr	r1, [pc, #436]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 800380e:	4313      	orrs	r3, r2
 8003810:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003812:	4b6c      	ldr	r3, [pc, #432]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	69db      	ldr	r3, [r3, #28]
 800381e:	021b      	lsls	r3, r3, #8
 8003820:	4968      	ldr	r1, [pc, #416]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 8003822:	4313      	orrs	r3, r2
 8003824:	604b      	str	r3, [r1, #4]
 8003826:	e025      	b.n	8003874 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003828:	4b66      	ldr	r3, [pc, #408]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a65      	ldr	r2, [pc, #404]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 800382e:	f043 0308 	orr.w	r3, r3, #8
 8003832:	6013      	str	r3, [r2, #0]
 8003834:	4b63      	ldr	r3, [pc, #396]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6a1b      	ldr	r3, [r3, #32]
 8003840:	4960      	ldr	r1, [pc, #384]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 8003842:	4313      	orrs	r3, r2
 8003844:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003846:	4b5f      	ldr	r3, [pc, #380]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	69db      	ldr	r3, [r3, #28]
 8003852:	021b      	lsls	r3, r3, #8
 8003854:	495b      	ldr	r1, [pc, #364]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 8003856:	4313      	orrs	r3, r2
 8003858:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800385a:	69bb      	ldr	r3, [r7, #24]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d109      	bne.n	8003874 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6a1b      	ldr	r3, [r3, #32]
 8003864:	4618      	mov	r0, r3
 8003866:	f000 fd47 	bl	80042f8 <RCC_SetFlashLatencyFromMSIRange>
 800386a:	4603      	mov	r3, r0
 800386c:	2b00      	cmp	r3, #0
 800386e:	d001      	beq.n	8003874 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003870:	2301      	movs	r3, #1
 8003872:	e343      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003874:	f000 fc4a 	bl	800410c <HAL_RCC_GetSysClockFreq>
 8003878:	4602      	mov	r2, r0
 800387a:	4b52      	ldr	r3, [pc, #328]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 800387c:	689b      	ldr	r3, [r3, #8]
 800387e:	091b      	lsrs	r3, r3, #4
 8003880:	f003 030f 	and.w	r3, r3, #15
 8003884:	4950      	ldr	r1, [pc, #320]	@ (80039c8 <HAL_RCC_OscConfig+0x274>)
 8003886:	5ccb      	ldrb	r3, [r1, r3]
 8003888:	f003 031f 	and.w	r3, r3, #31
 800388c:	fa22 f303 	lsr.w	r3, r2, r3
 8003890:	4a4e      	ldr	r2, [pc, #312]	@ (80039cc <HAL_RCC_OscConfig+0x278>)
 8003892:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003894:	4b4e      	ldr	r3, [pc, #312]	@ (80039d0 <HAL_RCC_OscConfig+0x27c>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4618      	mov	r0, r3
 800389a:	f7fd ff99 	bl	80017d0 <HAL_InitTick>
 800389e:	4603      	mov	r3, r0
 80038a0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80038a2:	7bfb      	ldrb	r3, [r7, #15]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d052      	beq.n	800394e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80038a8:	7bfb      	ldrb	r3, [r7, #15]
 80038aa:	e327      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	699b      	ldr	r3, [r3, #24]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d032      	beq.n	800391a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80038b4:	4b43      	ldr	r3, [pc, #268]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a42      	ldr	r2, [pc, #264]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 80038ba:	f043 0301 	orr.w	r3, r3, #1
 80038be:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80038c0:	f7fe f956 	bl	8001b70 <HAL_GetTick>
 80038c4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80038c6:	e008      	b.n	80038da <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80038c8:	f7fe f952 	bl	8001b70 <HAL_GetTick>
 80038cc:	4602      	mov	r2, r0
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	1ad3      	subs	r3, r2, r3
 80038d2:	2b02      	cmp	r3, #2
 80038d4:	d901      	bls.n	80038da <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80038d6:	2303      	movs	r3, #3
 80038d8:	e310      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80038da:	4b3a      	ldr	r3, [pc, #232]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f003 0302 	and.w	r3, r3, #2
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d0f0      	beq.n	80038c8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80038e6:	4b37      	ldr	r3, [pc, #220]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4a36      	ldr	r2, [pc, #216]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 80038ec:	f043 0308 	orr.w	r3, r3, #8
 80038f0:	6013      	str	r3, [r2, #0]
 80038f2:	4b34      	ldr	r3, [pc, #208]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6a1b      	ldr	r3, [r3, #32]
 80038fe:	4931      	ldr	r1, [pc, #196]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 8003900:	4313      	orrs	r3, r2
 8003902:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003904:	4b2f      	ldr	r3, [pc, #188]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	69db      	ldr	r3, [r3, #28]
 8003910:	021b      	lsls	r3, r3, #8
 8003912:	492c      	ldr	r1, [pc, #176]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 8003914:	4313      	orrs	r3, r2
 8003916:	604b      	str	r3, [r1, #4]
 8003918:	e01a      	b.n	8003950 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800391a:	4b2a      	ldr	r3, [pc, #168]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4a29      	ldr	r2, [pc, #164]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 8003920:	f023 0301 	bic.w	r3, r3, #1
 8003924:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003926:	f7fe f923 	bl	8001b70 <HAL_GetTick>
 800392a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800392c:	e008      	b.n	8003940 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800392e:	f7fe f91f 	bl	8001b70 <HAL_GetTick>
 8003932:	4602      	mov	r2, r0
 8003934:	693b      	ldr	r3, [r7, #16]
 8003936:	1ad3      	subs	r3, r2, r3
 8003938:	2b02      	cmp	r3, #2
 800393a:	d901      	bls.n	8003940 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800393c:	2303      	movs	r3, #3
 800393e:	e2dd      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003940:	4b20      	ldr	r3, [pc, #128]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f003 0302 	and.w	r3, r3, #2
 8003948:	2b00      	cmp	r3, #0
 800394a:	d1f0      	bne.n	800392e <HAL_RCC_OscConfig+0x1da>
 800394c:	e000      	b.n	8003950 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800394e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f003 0301 	and.w	r3, r3, #1
 8003958:	2b00      	cmp	r3, #0
 800395a:	d074      	beq.n	8003a46 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800395c:	69bb      	ldr	r3, [r7, #24]
 800395e:	2b08      	cmp	r3, #8
 8003960:	d005      	beq.n	800396e <HAL_RCC_OscConfig+0x21a>
 8003962:	69bb      	ldr	r3, [r7, #24]
 8003964:	2b0c      	cmp	r3, #12
 8003966:	d10e      	bne.n	8003986 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003968:	697b      	ldr	r3, [r7, #20]
 800396a:	2b03      	cmp	r3, #3
 800396c:	d10b      	bne.n	8003986 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800396e:	4b15      	ldr	r3, [pc, #84]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003976:	2b00      	cmp	r3, #0
 8003978:	d064      	beq.n	8003a44 <HAL_RCC_OscConfig+0x2f0>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d160      	bne.n	8003a44 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003982:	2301      	movs	r3, #1
 8003984:	e2ba      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800398e:	d106      	bne.n	800399e <HAL_RCC_OscConfig+0x24a>
 8003990:	4b0c      	ldr	r3, [pc, #48]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4a0b      	ldr	r2, [pc, #44]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 8003996:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800399a:	6013      	str	r3, [r2, #0]
 800399c:	e026      	b.n	80039ec <HAL_RCC_OscConfig+0x298>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80039a6:	d115      	bne.n	80039d4 <HAL_RCC_OscConfig+0x280>
 80039a8:	4b06      	ldr	r3, [pc, #24]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a05      	ldr	r2, [pc, #20]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 80039ae:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80039b2:	6013      	str	r3, [r2, #0]
 80039b4:	4b03      	ldr	r3, [pc, #12]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4a02      	ldr	r2, [pc, #8]	@ (80039c4 <HAL_RCC_OscConfig+0x270>)
 80039ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039be:	6013      	str	r3, [r2, #0]
 80039c0:	e014      	b.n	80039ec <HAL_RCC_OscConfig+0x298>
 80039c2:	bf00      	nop
 80039c4:	40021000 	.word	0x40021000
 80039c8:	0800b9ec 	.word	0x0800b9ec
 80039cc:	20000000 	.word	0x20000000
 80039d0:	20000004 	.word	0x20000004
 80039d4:	4ba0      	ldr	r3, [pc, #640]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a9f      	ldr	r2, [pc, #636]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 80039da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80039de:	6013      	str	r3, [r2, #0]
 80039e0:	4b9d      	ldr	r3, [pc, #628]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a9c      	ldr	r2, [pc, #624]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 80039e6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80039ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d013      	beq.n	8003a1c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039f4:	f7fe f8bc 	bl	8001b70 <HAL_GetTick>
 80039f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80039fa:	e008      	b.n	8003a0e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039fc:	f7fe f8b8 	bl	8001b70 <HAL_GetTick>
 8003a00:	4602      	mov	r2, r0
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	1ad3      	subs	r3, r2, r3
 8003a06:	2b64      	cmp	r3, #100	@ 0x64
 8003a08:	d901      	bls.n	8003a0e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003a0a:	2303      	movs	r3, #3
 8003a0c:	e276      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a0e:	4b92      	ldr	r3, [pc, #584]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d0f0      	beq.n	80039fc <HAL_RCC_OscConfig+0x2a8>
 8003a1a:	e014      	b.n	8003a46 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a1c:	f7fe f8a8 	bl	8001b70 <HAL_GetTick>
 8003a20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003a22:	e008      	b.n	8003a36 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a24:	f7fe f8a4 	bl	8001b70 <HAL_GetTick>
 8003a28:	4602      	mov	r2, r0
 8003a2a:	693b      	ldr	r3, [r7, #16]
 8003a2c:	1ad3      	subs	r3, r2, r3
 8003a2e:	2b64      	cmp	r3, #100	@ 0x64
 8003a30:	d901      	bls.n	8003a36 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003a32:	2303      	movs	r3, #3
 8003a34:	e262      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003a36:	4b88      	ldr	r3, [pc, #544]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d1f0      	bne.n	8003a24 <HAL_RCC_OscConfig+0x2d0>
 8003a42:	e000      	b.n	8003a46 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f003 0302 	and.w	r3, r3, #2
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d060      	beq.n	8003b14 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003a52:	69bb      	ldr	r3, [r7, #24]
 8003a54:	2b04      	cmp	r3, #4
 8003a56:	d005      	beq.n	8003a64 <HAL_RCC_OscConfig+0x310>
 8003a58:	69bb      	ldr	r3, [r7, #24]
 8003a5a:	2b0c      	cmp	r3, #12
 8003a5c:	d119      	bne.n	8003a92 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	2b02      	cmp	r3, #2
 8003a62:	d116      	bne.n	8003a92 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a64:	4b7c      	ldr	r3, [pc, #496]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d005      	beq.n	8003a7c <HAL_RCC_OscConfig+0x328>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	68db      	ldr	r3, [r3, #12]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d101      	bne.n	8003a7c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	e23f      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a7c:	4b76      	ldr	r3, [pc, #472]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	691b      	ldr	r3, [r3, #16]
 8003a88:	061b      	lsls	r3, r3, #24
 8003a8a:	4973      	ldr	r1, [pc, #460]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a90:	e040      	b.n	8003b14 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	68db      	ldr	r3, [r3, #12]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d023      	beq.n	8003ae2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a9a:	4b6f      	ldr	r3, [pc, #444]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a6e      	ldr	r2, [pc, #440]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003aa0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003aa4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aa6:	f7fe f863 	bl	8001b70 <HAL_GetTick>
 8003aaa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003aac:	e008      	b.n	8003ac0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003aae:	f7fe f85f 	bl	8001b70 <HAL_GetTick>
 8003ab2:	4602      	mov	r2, r0
 8003ab4:	693b      	ldr	r3, [r7, #16]
 8003ab6:	1ad3      	subs	r3, r2, r3
 8003ab8:	2b02      	cmp	r3, #2
 8003aba:	d901      	bls.n	8003ac0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003abc:	2303      	movs	r3, #3
 8003abe:	e21d      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ac0:	4b65      	ldr	r3, [pc, #404]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d0f0      	beq.n	8003aae <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003acc:	4b62      	ldr	r3, [pc, #392]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	691b      	ldr	r3, [r3, #16]
 8003ad8:	061b      	lsls	r3, r3, #24
 8003ada:	495f      	ldr	r1, [pc, #380]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003adc:	4313      	orrs	r3, r2
 8003ade:	604b      	str	r3, [r1, #4]
 8003ae0:	e018      	b.n	8003b14 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ae2:	4b5d      	ldr	r3, [pc, #372]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4a5c      	ldr	r2, [pc, #368]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003ae8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003aec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aee:	f7fe f83f 	bl	8001b70 <HAL_GetTick>
 8003af2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003af4:	e008      	b.n	8003b08 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003af6:	f7fe f83b 	bl	8001b70 <HAL_GetTick>
 8003afa:	4602      	mov	r2, r0
 8003afc:	693b      	ldr	r3, [r7, #16]
 8003afe:	1ad3      	subs	r3, r2, r3
 8003b00:	2b02      	cmp	r3, #2
 8003b02:	d901      	bls.n	8003b08 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003b04:	2303      	movs	r3, #3
 8003b06:	e1f9      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003b08:	4b53      	ldr	r3, [pc, #332]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d1f0      	bne.n	8003af6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f003 0308 	and.w	r3, r3, #8
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d03c      	beq.n	8003b9a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	695b      	ldr	r3, [r3, #20]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d01c      	beq.n	8003b62 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b28:	4b4b      	ldr	r3, [pc, #300]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003b2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b2e:	4a4a      	ldr	r2, [pc, #296]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003b30:	f043 0301 	orr.w	r3, r3, #1
 8003b34:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b38:	f7fe f81a 	bl	8001b70 <HAL_GetTick>
 8003b3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003b3e:	e008      	b.n	8003b52 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b40:	f7fe f816 	bl	8001b70 <HAL_GetTick>
 8003b44:	4602      	mov	r2, r0
 8003b46:	693b      	ldr	r3, [r7, #16]
 8003b48:	1ad3      	subs	r3, r2, r3
 8003b4a:	2b02      	cmp	r3, #2
 8003b4c:	d901      	bls.n	8003b52 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003b4e:	2303      	movs	r3, #3
 8003b50:	e1d4      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003b52:	4b41      	ldr	r3, [pc, #260]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003b54:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b58:	f003 0302 	and.w	r3, r3, #2
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d0ef      	beq.n	8003b40 <HAL_RCC_OscConfig+0x3ec>
 8003b60:	e01b      	b.n	8003b9a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b62:	4b3d      	ldr	r3, [pc, #244]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003b64:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b68:	4a3b      	ldr	r2, [pc, #236]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003b6a:	f023 0301 	bic.w	r3, r3, #1
 8003b6e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b72:	f7fd fffd 	bl	8001b70 <HAL_GetTick>
 8003b76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003b78:	e008      	b.n	8003b8c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b7a:	f7fd fff9 	bl	8001b70 <HAL_GetTick>
 8003b7e:	4602      	mov	r2, r0
 8003b80:	693b      	ldr	r3, [r7, #16]
 8003b82:	1ad3      	subs	r3, r2, r3
 8003b84:	2b02      	cmp	r3, #2
 8003b86:	d901      	bls.n	8003b8c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003b88:	2303      	movs	r3, #3
 8003b8a:	e1b7      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003b8c:	4b32      	ldr	r3, [pc, #200]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003b8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b92:	f003 0302 	and.w	r3, r3, #2
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d1ef      	bne.n	8003b7a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f003 0304 	and.w	r3, r3, #4
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	f000 80a6 	beq.w	8003cf4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ba8:	2300      	movs	r3, #0
 8003baa:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003bac:	4b2a      	ldr	r3, [pc, #168]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003bae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bb0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d10d      	bne.n	8003bd4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bb8:	4b27      	ldr	r3, [pc, #156]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003bba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bbc:	4a26      	ldr	r2, [pc, #152]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003bbe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003bc2:	6593      	str	r3, [r2, #88]	@ 0x58
 8003bc4:	4b24      	ldr	r3, [pc, #144]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003bc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bc8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bcc:	60bb      	str	r3, [r7, #8]
 8003bce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003bd4:	4b21      	ldr	r3, [pc, #132]	@ (8003c5c <HAL_RCC_OscConfig+0x508>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d118      	bne.n	8003c12 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003be0:	4b1e      	ldr	r3, [pc, #120]	@ (8003c5c <HAL_RCC_OscConfig+0x508>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a1d      	ldr	r2, [pc, #116]	@ (8003c5c <HAL_RCC_OscConfig+0x508>)
 8003be6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003bea:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bec:	f7fd ffc0 	bl	8001b70 <HAL_GetTick>
 8003bf0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003bf2:	e008      	b.n	8003c06 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bf4:	f7fd ffbc 	bl	8001b70 <HAL_GetTick>
 8003bf8:	4602      	mov	r2, r0
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	1ad3      	subs	r3, r2, r3
 8003bfe:	2b02      	cmp	r3, #2
 8003c00:	d901      	bls.n	8003c06 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003c02:	2303      	movs	r3, #3
 8003c04:	e17a      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c06:	4b15      	ldr	r3, [pc, #84]	@ (8003c5c <HAL_RCC_OscConfig+0x508>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d0f0      	beq.n	8003bf4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	689b      	ldr	r3, [r3, #8]
 8003c16:	2b01      	cmp	r3, #1
 8003c18:	d108      	bne.n	8003c2c <HAL_RCC_OscConfig+0x4d8>
 8003c1a:	4b0f      	ldr	r3, [pc, #60]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003c1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c20:	4a0d      	ldr	r2, [pc, #52]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003c22:	f043 0301 	orr.w	r3, r3, #1
 8003c26:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003c2a:	e029      	b.n	8003c80 <HAL_RCC_OscConfig+0x52c>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	689b      	ldr	r3, [r3, #8]
 8003c30:	2b05      	cmp	r3, #5
 8003c32:	d115      	bne.n	8003c60 <HAL_RCC_OscConfig+0x50c>
 8003c34:	4b08      	ldr	r3, [pc, #32]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003c36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c3a:	4a07      	ldr	r2, [pc, #28]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003c3c:	f043 0304 	orr.w	r3, r3, #4
 8003c40:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003c44:	4b04      	ldr	r3, [pc, #16]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003c46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c4a:	4a03      	ldr	r2, [pc, #12]	@ (8003c58 <HAL_RCC_OscConfig+0x504>)
 8003c4c:	f043 0301 	orr.w	r3, r3, #1
 8003c50:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003c54:	e014      	b.n	8003c80 <HAL_RCC_OscConfig+0x52c>
 8003c56:	bf00      	nop
 8003c58:	40021000 	.word	0x40021000
 8003c5c:	40007000 	.word	0x40007000
 8003c60:	4b9c      	ldr	r3, [pc, #624]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003c62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c66:	4a9b      	ldr	r2, [pc, #620]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003c68:	f023 0301 	bic.w	r3, r3, #1
 8003c6c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003c70:	4b98      	ldr	r3, [pc, #608]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003c72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c76:	4a97      	ldr	r2, [pc, #604]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003c78:	f023 0304 	bic.w	r3, r3, #4
 8003c7c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	689b      	ldr	r3, [r3, #8]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d016      	beq.n	8003cb6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c88:	f7fd ff72 	bl	8001b70 <HAL_GetTick>
 8003c8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c8e:	e00a      	b.n	8003ca6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c90:	f7fd ff6e 	bl	8001b70 <HAL_GetTick>
 8003c94:	4602      	mov	r2, r0
 8003c96:	693b      	ldr	r3, [r7, #16]
 8003c98:	1ad3      	subs	r3, r2, r3
 8003c9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d901      	bls.n	8003ca6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003ca2:	2303      	movs	r3, #3
 8003ca4:	e12a      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ca6:	4b8b      	ldr	r3, [pc, #556]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003ca8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cac:	f003 0302 	and.w	r3, r3, #2
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d0ed      	beq.n	8003c90 <HAL_RCC_OscConfig+0x53c>
 8003cb4:	e015      	b.n	8003ce2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cb6:	f7fd ff5b 	bl	8001b70 <HAL_GetTick>
 8003cba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003cbc:	e00a      	b.n	8003cd4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cbe:	f7fd ff57 	bl	8001b70 <HAL_GetTick>
 8003cc2:	4602      	mov	r2, r0
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	1ad3      	subs	r3, r2, r3
 8003cc8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d901      	bls.n	8003cd4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003cd0:	2303      	movs	r3, #3
 8003cd2:	e113      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003cd4:	4b7f      	ldr	r3, [pc, #508]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003cd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cda:	f003 0302 	and.w	r3, r3, #2
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d1ed      	bne.n	8003cbe <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003ce2:	7ffb      	ldrb	r3, [r7, #31]
 8003ce4:	2b01      	cmp	r3, #1
 8003ce6:	d105      	bne.n	8003cf4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ce8:	4b7a      	ldr	r3, [pc, #488]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003cea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cec:	4a79      	ldr	r2, [pc, #484]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003cee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003cf2:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	f000 80fe 	beq.w	8003efa <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d02:	2b02      	cmp	r3, #2
 8003d04:	f040 80d0 	bne.w	8003ea8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003d08:	4b72      	ldr	r3, [pc, #456]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003d0a:	68db      	ldr	r3, [r3, #12]
 8003d0c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d0e:	697b      	ldr	r3, [r7, #20]
 8003d10:	f003 0203 	and.w	r2, r3, #3
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d18:	429a      	cmp	r2, r3
 8003d1a:	d130      	bne.n	8003d7e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003d1c:	697b      	ldr	r3, [r7, #20]
 8003d1e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d26:	3b01      	subs	r3, #1
 8003d28:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d2a:	429a      	cmp	r2, r3
 8003d2c:	d127      	bne.n	8003d7e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d2e:	697b      	ldr	r3, [r7, #20]
 8003d30:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d38:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003d3a:	429a      	cmp	r2, r3
 8003d3c:	d11f      	bne.n	8003d7e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003d3e:	697b      	ldr	r3, [r7, #20]
 8003d40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d44:	687a      	ldr	r2, [r7, #4]
 8003d46:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003d48:	2a07      	cmp	r2, #7
 8003d4a:	bf14      	ite	ne
 8003d4c:	2201      	movne	r2, #1
 8003d4e:	2200      	moveq	r2, #0
 8003d50:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d113      	bne.n	8003d7e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d56:	697b      	ldr	r3, [r7, #20]
 8003d58:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d60:	085b      	lsrs	r3, r3, #1
 8003d62:	3b01      	subs	r3, #1
 8003d64:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003d66:	429a      	cmp	r2, r3
 8003d68:	d109      	bne.n	8003d7e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d74:	085b      	lsrs	r3, r3, #1
 8003d76:	3b01      	subs	r3, #1
 8003d78:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d7a:	429a      	cmp	r2, r3
 8003d7c:	d06e      	beq.n	8003e5c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003d7e:	69bb      	ldr	r3, [r7, #24]
 8003d80:	2b0c      	cmp	r3, #12
 8003d82:	d069      	beq.n	8003e58 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003d84:	4b53      	ldr	r3, [pc, #332]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d105      	bne.n	8003d9c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003d90:	4b50      	ldr	r3, [pc, #320]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d001      	beq.n	8003da0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	e0ad      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003da0:	4b4c      	ldr	r3, [pc, #304]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a4b      	ldr	r2, [pc, #300]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003da6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003daa:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003dac:	f7fd fee0 	bl	8001b70 <HAL_GetTick>
 8003db0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003db2:	e008      	b.n	8003dc6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003db4:	f7fd fedc 	bl	8001b70 <HAL_GetTick>
 8003db8:	4602      	mov	r2, r0
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	1ad3      	subs	r3, r2, r3
 8003dbe:	2b02      	cmp	r3, #2
 8003dc0:	d901      	bls.n	8003dc6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003dc2:	2303      	movs	r3, #3
 8003dc4:	e09a      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003dc6:	4b43      	ldr	r3, [pc, #268]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d1f0      	bne.n	8003db4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003dd2:	4b40      	ldr	r3, [pc, #256]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003dd4:	68da      	ldr	r2, [r3, #12]
 8003dd6:	4b40      	ldr	r3, [pc, #256]	@ (8003ed8 <HAL_RCC_OscConfig+0x784>)
 8003dd8:	4013      	ands	r3, r2
 8003dda:	687a      	ldr	r2, [r7, #4]
 8003ddc:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003dde:	687a      	ldr	r2, [r7, #4]
 8003de0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003de2:	3a01      	subs	r2, #1
 8003de4:	0112      	lsls	r2, r2, #4
 8003de6:	4311      	orrs	r1, r2
 8003de8:	687a      	ldr	r2, [r7, #4]
 8003dea:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003dec:	0212      	lsls	r2, r2, #8
 8003dee:	4311      	orrs	r1, r2
 8003df0:	687a      	ldr	r2, [r7, #4]
 8003df2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003df4:	0852      	lsrs	r2, r2, #1
 8003df6:	3a01      	subs	r2, #1
 8003df8:	0552      	lsls	r2, r2, #21
 8003dfa:	4311      	orrs	r1, r2
 8003dfc:	687a      	ldr	r2, [r7, #4]
 8003dfe:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003e00:	0852      	lsrs	r2, r2, #1
 8003e02:	3a01      	subs	r2, #1
 8003e04:	0652      	lsls	r2, r2, #25
 8003e06:	4311      	orrs	r1, r2
 8003e08:	687a      	ldr	r2, [r7, #4]
 8003e0a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003e0c:	0912      	lsrs	r2, r2, #4
 8003e0e:	0452      	lsls	r2, r2, #17
 8003e10:	430a      	orrs	r2, r1
 8003e12:	4930      	ldr	r1, [pc, #192]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003e14:	4313      	orrs	r3, r2
 8003e16:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003e18:	4b2e      	ldr	r3, [pc, #184]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a2d      	ldr	r2, [pc, #180]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003e1e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003e22:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003e24:	4b2b      	ldr	r3, [pc, #172]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003e26:	68db      	ldr	r3, [r3, #12]
 8003e28:	4a2a      	ldr	r2, [pc, #168]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003e2a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003e2e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003e30:	f7fd fe9e 	bl	8001b70 <HAL_GetTick>
 8003e34:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e36:	e008      	b.n	8003e4a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e38:	f7fd fe9a 	bl	8001b70 <HAL_GetTick>
 8003e3c:	4602      	mov	r2, r0
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	1ad3      	subs	r3, r2, r3
 8003e42:	2b02      	cmp	r3, #2
 8003e44:	d901      	bls.n	8003e4a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003e46:	2303      	movs	r3, #3
 8003e48:	e058      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e4a:	4b22      	ldr	r3, [pc, #136]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d0f0      	beq.n	8003e38 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003e56:	e050      	b.n	8003efa <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003e58:	2301      	movs	r3, #1
 8003e5a:	e04f      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e5c:	4b1d      	ldr	r3, [pc, #116]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d148      	bne.n	8003efa <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003e68:	4b1a      	ldr	r3, [pc, #104]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a19      	ldr	r2, [pc, #100]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003e6e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003e72:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003e74:	4b17      	ldr	r3, [pc, #92]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003e76:	68db      	ldr	r3, [r3, #12]
 8003e78:	4a16      	ldr	r2, [pc, #88]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003e7a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003e7e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003e80:	f7fd fe76 	bl	8001b70 <HAL_GetTick>
 8003e84:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e86:	e008      	b.n	8003e9a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e88:	f7fd fe72 	bl	8001b70 <HAL_GetTick>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	693b      	ldr	r3, [r7, #16]
 8003e90:	1ad3      	subs	r3, r2, r3
 8003e92:	2b02      	cmp	r3, #2
 8003e94:	d901      	bls.n	8003e9a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003e96:	2303      	movs	r3, #3
 8003e98:	e030      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e9a:	4b0e      	ldr	r3, [pc, #56]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d0f0      	beq.n	8003e88 <HAL_RCC_OscConfig+0x734>
 8003ea6:	e028      	b.n	8003efa <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003ea8:	69bb      	ldr	r3, [r7, #24]
 8003eaa:	2b0c      	cmp	r3, #12
 8003eac:	d023      	beq.n	8003ef6 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003eae:	4b09      	ldr	r3, [pc, #36]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4a08      	ldr	r2, [pc, #32]	@ (8003ed4 <HAL_RCC_OscConfig+0x780>)
 8003eb4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003eb8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eba:	f7fd fe59 	bl	8001b70 <HAL_GetTick>
 8003ebe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ec0:	e00c      	b.n	8003edc <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ec2:	f7fd fe55 	bl	8001b70 <HAL_GetTick>
 8003ec6:	4602      	mov	r2, r0
 8003ec8:	693b      	ldr	r3, [r7, #16]
 8003eca:	1ad3      	subs	r3, r2, r3
 8003ecc:	2b02      	cmp	r3, #2
 8003ece:	d905      	bls.n	8003edc <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003ed0:	2303      	movs	r3, #3
 8003ed2:	e013      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
 8003ed4:	40021000 	.word	0x40021000
 8003ed8:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003edc:	4b09      	ldr	r3, [pc, #36]	@ (8003f04 <HAL_RCC_OscConfig+0x7b0>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d1ec      	bne.n	8003ec2 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003ee8:	4b06      	ldr	r3, [pc, #24]	@ (8003f04 <HAL_RCC_OscConfig+0x7b0>)
 8003eea:	68da      	ldr	r2, [r3, #12]
 8003eec:	4905      	ldr	r1, [pc, #20]	@ (8003f04 <HAL_RCC_OscConfig+0x7b0>)
 8003eee:	4b06      	ldr	r3, [pc, #24]	@ (8003f08 <HAL_RCC_OscConfig+0x7b4>)
 8003ef0:	4013      	ands	r3, r2
 8003ef2:	60cb      	str	r3, [r1, #12]
 8003ef4:	e001      	b.n	8003efa <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e000      	b.n	8003efc <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003efa:	2300      	movs	r3, #0
}
 8003efc:	4618      	mov	r0, r3
 8003efe:	3720      	adds	r7, #32
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bd80      	pop	{r7, pc}
 8003f04:	40021000 	.word	0x40021000
 8003f08:	feeefffc 	.word	0xfeeefffc

08003f0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b084      	sub	sp, #16
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
 8003f14:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d101      	bne.n	8003f20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	e0e7      	b.n	80040f0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003f20:	4b75      	ldr	r3, [pc, #468]	@ (80040f8 <HAL_RCC_ClockConfig+0x1ec>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f003 0307 	and.w	r3, r3, #7
 8003f28:	683a      	ldr	r2, [r7, #0]
 8003f2a:	429a      	cmp	r2, r3
 8003f2c:	d910      	bls.n	8003f50 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f2e:	4b72      	ldr	r3, [pc, #456]	@ (80040f8 <HAL_RCC_ClockConfig+0x1ec>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f023 0207 	bic.w	r2, r3, #7
 8003f36:	4970      	ldr	r1, [pc, #448]	@ (80040f8 <HAL_RCC_ClockConfig+0x1ec>)
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f3e:	4b6e      	ldr	r3, [pc, #440]	@ (80040f8 <HAL_RCC_ClockConfig+0x1ec>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f003 0307 	and.w	r3, r3, #7
 8003f46:	683a      	ldr	r2, [r7, #0]
 8003f48:	429a      	cmp	r2, r3
 8003f4a:	d001      	beq.n	8003f50 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	e0cf      	b.n	80040f0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f003 0302 	and.w	r3, r3, #2
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d010      	beq.n	8003f7e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	689a      	ldr	r2, [r3, #8]
 8003f60:	4b66      	ldr	r3, [pc, #408]	@ (80040fc <HAL_RCC_ClockConfig+0x1f0>)
 8003f62:	689b      	ldr	r3, [r3, #8]
 8003f64:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d908      	bls.n	8003f7e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f6c:	4b63      	ldr	r3, [pc, #396]	@ (80040fc <HAL_RCC_ClockConfig+0x1f0>)
 8003f6e:	689b      	ldr	r3, [r3, #8]
 8003f70:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	689b      	ldr	r3, [r3, #8]
 8003f78:	4960      	ldr	r1, [pc, #384]	@ (80040fc <HAL_RCC_ClockConfig+0x1f0>)
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f003 0301 	and.w	r3, r3, #1
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d04c      	beq.n	8004024 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	2b03      	cmp	r3, #3
 8003f90:	d107      	bne.n	8003fa2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f92:	4b5a      	ldr	r3, [pc, #360]	@ (80040fc <HAL_RCC_ClockConfig+0x1f0>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d121      	bne.n	8003fe2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e0a6      	b.n	80040f0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	2b02      	cmp	r3, #2
 8003fa8:	d107      	bne.n	8003fba <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003faa:	4b54      	ldr	r3, [pc, #336]	@ (80040fc <HAL_RCC_ClockConfig+0x1f0>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d115      	bne.n	8003fe2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	e09a      	b.n	80040f0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	685b      	ldr	r3, [r3, #4]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d107      	bne.n	8003fd2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003fc2:	4b4e      	ldr	r3, [pc, #312]	@ (80040fc <HAL_RCC_ClockConfig+0x1f0>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f003 0302 	and.w	r3, r3, #2
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d109      	bne.n	8003fe2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	e08e      	b.n	80040f0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003fd2:	4b4a      	ldr	r3, [pc, #296]	@ (80040fc <HAL_RCC_ClockConfig+0x1f0>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d101      	bne.n	8003fe2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e086      	b.n	80040f0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003fe2:	4b46      	ldr	r3, [pc, #280]	@ (80040fc <HAL_RCC_ClockConfig+0x1f0>)
 8003fe4:	689b      	ldr	r3, [r3, #8]
 8003fe6:	f023 0203 	bic.w	r2, r3, #3
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	4943      	ldr	r1, [pc, #268]	@ (80040fc <HAL_RCC_ClockConfig+0x1f0>)
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ff4:	f7fd fdbc 	bl	8001b70 <HAL_GetTick>
 8003ff8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ffa:	e00a      	b.n	8004012 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ffc:	f7fd fdb8 	bl	8001b70 <HAL_GetTick>
 8004000:	4602      	mov	r2, r0
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	1ad3      	subs	r3, r2, r3
 8004006:	f241 3288 	movw	r2, #5000	@ 0x1388
 800400a:	4293      	cmp	r3, r2
 800400c:	d901      	bls.n	8004012 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800400e:	2303      	movs	r3, #3
 8004010:	e06e      	b.n	80040f0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004012:	4b3a      	ldr	r3, [pc, #232]	@ (80040fc <HAL_RCC_ClockConfig+0x1f0>)
 8004014:	689b      	ldr	r3, [r3, #8]
 8004016:	f003 020c 	and.w	r2, r3, #12
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	009b      	lsls	r3, r3, #2
 8004020:	429a      	cmp	r2, r3
 8004022:	d1eb      	bne.n	8003ffc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f003 0302 	and.w	r3, r3, #2
 800402c:	2b00      	cmp	r3, #0
 800402e:	d010      	beq.n	8004052 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	689a      	ldr	r2, [r3, #8]
 8004034:	4b31      	ldr	r3, [pc, #196]	@ (80040fc <HAL_RCC_ClockConfig+0x1f0>)
 8004036:	689b      	ldr	r3, [r3, #8]
 8004038:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800403c:	429a      	cmp	r2, r3
 800403e:	d208      	bcs.n	8004052 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004040:	4b2e      	ldr	r3, [pc, #184]	@ (80040fc <HAL_RCC_ClockConfig+0x1f0>)
 8004042:	689b      	ldr	r3, [r3, #8]
 8004044:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	689b      	ldr	r3, [r3, #8]
 800404c:	492b      	ldr	r1, [pc, #172]	@ (80040fc <HAL_RCC_ClockConfig+0x1f0>)
 800404e:	4313      	orrs	r3, r2
 8004050:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004052:	4b29      	ldr	r3, [pc, #164]	@ (80040f8 <HAL_RCC_ClockConfig+0x1ec>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f003 0307 	and.w	r3, r3, #7
 800405a:	683a      	ldr	r2, [r7, #0]
 800405c:	429a      	cmp	r2, r3
 800405e:	d210      	bcs.n	8004082 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004060:	4b25      	ldr	r3, [pc, #148]	@ (80040f8 <HAL_RCC_ClockConfig+0x1ec>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f023 0207 	bic.w	r2, r3, #7
 8004068:	4923      	ldr	r1, [pc, #140]	@ (80040f8 <HAL_RCC_ClockConfig+0x1ec>)
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	4313      	orrs	r3, r2
 800406e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004070:	4b21      	ldr	r3, [pc, #132]	@ (80040f8 <HAL_RCC_ClockConfig+0x1ec>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f003 0307 	and.w	r3, r3, #7
 8004078:	683a      	ldr	r2, [r7, #0]
 800407a:	429a      	cmp	r2, r3
 800407c:	d001      	beq.n	8004082 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800407e:	2301      	movs	r3, #1
 8004080:	e036      	b.n	80040f0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f003 0304 	and.w	r3, r3, #4
 800408a:	2b00      	cmp	r3, #0
 800408c:	d008      	beq.n	80040a0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800408e:	4b1b      	ldr	r3, [pc, #108]	@ (80040fc <HAL_RCC_ClockConfig+0x1f0>)
 8004090:	689b      	ldr	r3, [r3, #8]
 8004092:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	68db      	ldr	r3, [r3, #12]
 800409a:	4918      	ldr	r1, [pc, #96]	@ (80040fc <HAL_RCC_ClockConfig+0x1f0>)
 800409c:	4313      	orrs	r3, r2
 800409e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f003 0308 	and.w	r3, r3, #8
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d009      	beq.n	80040c0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80040ac:	4b13      	ldr	r3, [pc, #76]	@ (80040fc <HAL_RCC_ClockConfig+0x1f0>)
 80040ae:	689b      	ldr	r3, [r3, #8]
 80040b0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	691b      	ldr	r3, [r3, #16]
 80040b8:	00db      	lsls	r3, r3, #3
 80040ba:	4910      	ldr	r1, [pc, #64]	@ (80040fc <HAL_RCC_ClockConfig+0x1f0>)
 80040bc:	4313      	orrs	r3, r2
 80040be:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80040c0:	f000 f824 	bl	800410c <HAL_RCC_GetSysClockFreq>
 80040c4:	4602      	mov	r2, r0
 80040c6:	4b0d      	ldr	r3, [pc, #52]	@ (80040fc <HAL_RCC_ClockConfig+0x1f0>)
 80040c8:	689b      	ldr	r3, [r3, #8]
 80040ca:	091b      	lsrs	r3, r3, #4
 80040cc:	f003 030f 	and.w	r3, r3, #15
 80040d0:	490b      	ldr	r1, [pc, #44]	@ (8004100 <HAL_RCC_ClockConfig+0x1f4>)
 80040d2:	5ccb      	ldrb	r3, [r1, r3]
 80040d4:	f003 031f 	and.w	r3, r3, #31
 80040d8:	fa22 f303 	lsr.w	r3, r2, r3
 80040dc:	4a09      	ldr	r2, [pc, #36]	@ (8004104 <HAL_RCC_ClockConfig+0x1f8>)
 80040de:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80040e0:	4b09      	ldr	r3, [pc, #36]	@ (8004108 <HAL_RCC_ClockConfig+0x1fc>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4618      	mov	r0, r3
 80040e6:	f7fd fb73 	bl	80017d0 <HAL_InitTick>
 80040ea:	4603      	mov	r3, r0
 80040ec:	72fb      	strb	r3, [r7, #11]

  return status;
 80040ee:	7afb      	ldrb	r3, [r7, #11]
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	3710      	adds	r7, #16
 80040f4:	46bd      	mov	sp, r7
 80040f6:	bd80      	pop	{r7, pc}
 80040f8:	40022000 	.word	0x40022000
 80040fc:	40021000 	.word	0x40021000
 8004100:	0800b9ec 	.word	0x0800b9ec
 8004104:	20000000 	.word	0x20000000
 8004108:	20000004 	.word	0x20000004

0800410c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800410c:	b480      	push	{r7}
 800410e:	b089      	sub	sp, #36	@ 0x24
 8004110:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004112:	2300      	movs	r3, #0
 8004114:	61fb      	str	r3, [r7, #28]
 8004116:	2300      	movs	r3, #0
 8004118:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800411a:	4b3e      	ldr	r3, [pc, #248]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x108>)
 800411c:	689b      	ldr	r3, [r3, #8]
 800411e:	f003 030c 	and.w	r3, r3, #12
 8004122:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004124:	4b3b      	ldr	r3, [pc, #236]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x108>)
 8004126:	68db      	ldr	r3, [r3, #12]
 8004128:	f003 0303 	and.w	r3, r3, #3
 800412c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d005      	beq.n	8004140 <HAL_RCC_GetSysClockFreq+0x34>
 8004134:	693b      	ldr	r3, [r7, #16]
 8004136:	2b0c      	cmp	r3, #12
 8004138:	d121      	bne.n	800417e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	2b01      	cmp	r3, #1
 800413e:	d11e      	bne.n	800417e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004140:	4b34      	ldr	r3, [pc, #208]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x108>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f003 0308 	and.w	r3, r3, #8
 8004148:	2b00      	cmp	r3, #0
 800414a:	d107      	bne.n	800415c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800414c:	4b31      	ldr	r3, [pc, #196]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x108>)
 800414e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004152:	0a1b      	lsrs	r3, r3, #8
 8004154:	f003 030f 	and.w	r3, r3, #15
 8004158:	61fb      	str	r3, [r7, #28]
 800415a:	e005      	b.n	8004168 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800415c:	4b2d      	ldr	r3, [pc, #180]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x108>)
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	091b      	lsrs	r3, r3, #4
 8004162:	f003 030f 	and.w	r3, r3, #15
 8004166:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004168:	4a2b      	ldr	r2, [pc, #172]	@ (8004218 <HAL_RCC_GetSysClockFreq+0x10c>)
 800416a:	69fb      	ldr	r3, [r7, #28]
 800416c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004170:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004172:	693b      	ldr	r3, [r7, #16]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d10d      	bne.n	8004194 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004178:	69fb      	ldr	r3, [r7, #28]
 800417a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800417c:	e00a      	b.n	8004194 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800417e:	693b      	ldr	r3, [r7, #16]
 8004180:	2b04      	cmp	r3, #4
 8004182:	d102      	bne.n	800418a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004184:	4b25      	ldr	r3, [pc, #148]	@ (800421c <HAL_RCC_GetSysClockFreq+0x110>)
 8004186:	61bb      	str	r3, [r7, #24]
 8004188:	e004      	b.n	8004194 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800418a:	693b      	ldr	r3, [r7, #16]
 800418c:	2b08      	cmp	r3, #8
 800418e:	d101      	bne.n	8004194 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004190:	4b23      	ldr	r3, [pc, #140]	@ (8004220 <HAL_RCC_GetSysClockFreq+0x114>)
 8004192:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004194:	693b      	ldr	r3, [r7, #16]
 8004196:	2b0c      	cmp	r3, #12
 8004198:	d134      	bne.n	8004204 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800419a:	4b1e      	ldr	r3, [pc, #120]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x108>)
 800419c:	68db      	ldr	r3, [r3, #12]
 800419e:	f003 0303 	and.w	r3, r3, #3
 80041a2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	2b02      	cmp	r3, #2
 80041a8:	d003      	beq.n	80041b2 <HAL_RCC_GetSysClockFreq+0xa6>
 80041aa:	68bb      	ldr	r3, [r7, #8]
 80041ac:	2b03      	cmp	r3, #3
 80041ae:	d003      	beq.n	80041b8 <HAL_RCC_GetSysClockFreq+0xac>
 80041b0:	e005      	b.n	80041be <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80041b2:	4b1a      	ldr	r3, [pc, #104]	@ (800421c <HAL_RCC_GetSysClockFreq+0x110>)
 80041b4:	617b      	str	r3, [r7, #20]
      break;
 80041b6:	e005      	b.n	80041c4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80041b8:	4b19      	ldr	r3, [pc, #100]	@ (8004220 <HAL_RCC_GetSysClockFreq+0x114>)
 80041ba:	617b      	str	r3, [r7, #20]
      break;
 80041bc:	e002      	b.n	80041c4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80041be:	69fb      	ldr	r3, [r7, #28]
 80041c0:	617b      	str	r3, [r7, #20]
      break;
 80041c2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80041c4:	4b13      	ldr	r3, [pc, #76]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x108>)
 80041c6:	68db      	ldr	r3, [r3, #12]
 80041c8:	091b      	lsrs	r3, r3, #4
 80041ca:	f003 0307 	and.w	r3, r3, #7
 80041ce:	3301      	adds	r3, #1
 80041d0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80041d2:	4b10      	ldr	r3, [pc, #64]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x108>)
 80041d4:	68db      	ldr	r3, [r3, #12]
 80041d6:	0a1b      	lsrs	r3, r3, #8
 80041d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80041dc:	697a      	ldr	r2, [r7, #20]
 80041de:	fb03 f202 	mul.w	r2, r3, r2
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80041e8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80041ea:	4b0a      	ldr	r3, [pc, #40]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x108>)
 80041ec:	68db      	ldr	r3, [r3, #12]
 80041ee:	0e5b      	lsrs	r3, r3, #25
 80041f0:	f003 0303 	and.w	r3, r3, #3
 80041f4:	3301      	adds	r3, #1
 80041f6:	005b      	lsls	r3, r3, #1
 80041f8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80041fa:	697a      	ldr	r2, [r7, #20]
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004202:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004204:	69bb      	ldr	r3, [r7, #24]
}
 8004206:	4618      	mov	r0, r3
 8004208:	3724      	adds	r7, #36	@ 0x24
 800420a:	46bd      	mov	sp, r7
 800420c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004210:	4770      	bx	lr
 8004212:	bf00      	nop
 8004214:	40021000 	.word	0x40021000
 8004218:	0800ba04 	.word	0x0800ba04
 800421c:	00f42400 	.word	0x00f42400
 8004220:	007a1200 	.word	0x007a1200

08004224 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004224:	b480      	push	{r7}
 8004226:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004228:	4b03      	ldr	r3, [pc, #12]	@ (8004238 <HAL_RCC_GetHCLKFreq+0x14>)
 800422a:	681b      	ldr	r3, [r3, #0]
}
 800422c:	4618      	mov	r0, r3
 800422e:	46bd      	mov	sp, r7
 8004230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004234:	4770      	bx	lr
 8004236:	bf00      	nop
 8004238:	20000000 	.word	0x20000000

0800423c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004240:	f7ff fff0 	bl	8004224 <HAL_RCC_GetHCLKFreq>
 8004244:	4602      	mov	r2, r0
 8004246:	4b06      	ldr	r3, [pc, #24]	@ (8004260 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004248:	689b      	ldr	r3, [r3, #8]
 800424a:	0a1b      	lsrs	r3, r3, #8
 800424c:	f003 0307 	and.w	r3, r3, #7
 8004250:	4904      	ldr	r1, [pc, #16]	@ (8004264 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004252:	5ccb      	ldrb	r3, [r1, r3]
 8004254:	f003 031f 	and.w	r3, r3, #31
 8004258:	fa22 f303 	lsr.w	r3, r2, r3
}
 800425c:	4618      	mov	r0, r3
 800425e:	bd80      	pop	{r7, pc}
 8004260:	40021000 	.word	0x40021000
 8004264:	0800b9fc 	.word	0x0800b9fc

08004268 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800426c:	f7ff ffda 	bl	8004224 <HAL_RCC_GetHCLKFreq>
 8004270:	4602      	mov	r2, r0
 8004272:	4b06      	ldr	r3, [pc, #24]	@ (800428c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004274:	689b      	ldr	r3, [r3, #8]
 8004276:	0adb      	lsrs	r3, r3, #11
 8004278:	f003 0307 	and.w	r3, r3, #7
 800427c:	4904      	ldr	r1, [pc, #16]	@ (8004290 <HAL_RCC_GetPCLK2Freq+0x28>)
 800427e:	5ccb      	ldrb	r3, [r1, r3]
 8004280:	f003 031f 	and.w	r3, r3, #31
 8004284:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004288:	4618      	mov	r0, r3
 800428a:	bd80      	pop	{r7, pc}
 800428c:	40021000 	.word	0x40021000
 8004290:	0800b9fc 	.word	0x0800b9fc

08004294 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004294:	b480      	push	{r7}
 8004296:	b083      	sub	sp, #12
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
 800429c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	220f      	movs	r2, #15
 80042a2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80042a4:	4b12      	ldr	r3, [pc, #72]	@ (80042f0 <HAL_RCC_GetClockConfig+0x5c>)
 80042a6:	689b      	ldr	r3, [r3, #8]
 80042a8:	f003 0203 	and.w	r2, r3, #3
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80042b0:	4b0f      	ldr	r3, [pc, #60]	@ (80042f0 <HAL_RCC_GetClockConfig+0x5c>)
 80042b2:	689b      	ldr	r3, [r3, #8]
 80042b4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80042bc:	4b0c      	ldr	r3, [pc, #48]	@ (80042f0 <HAL_RCC_GetClockConfig+0x5c>)
 80042be:	689b      	ldr	r3, [r3, #8]
 80042c0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80042c8:	4b09      	ldr	r3, [pc, #36]	@ (80042f0 <HAL_RCC_GetClockConfig+0x5c>)
 80042ca:	689b      	ldr	r3, [r3, #8]
 80042cc:	08db      	lsrs	r3, r3, #3
 80042ce:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80042d6:	4b07      	ldr	r3, [pc, #28]	@ (80042f4 <HAL_RCC_GetClockConfig+0x60>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f003 0207 	and.w	r2, r3, #7
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	601a      	str	r2, [r3, #0]
}
 80042e2:	bf00      	nop
 80042e4:	370c      	adds	r7, #12
 80042e6:	46bd      	mov	sp, r7
 80042e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ec:	4770      	bx	lr
 80042ee:	bf00      	nop
 80042f0:	40021000 	.word	0x40021000
 80042f4:	40022000 	.word	0x40022000

080042f8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b086      	sub	sp, #24
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004300:	2300      	movs	r3, #0
 8004302:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004304:	4b2a      	ldr	r3, [pc, #168]	@ (80043b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004306:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004308:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800430c:	2b00      	cmp	r3, #0
 800430e:	d003      	beq.n	8004318 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004310:	f7ff f8f0 	bl	80034f4 <HAL_PWREx_GetVoltageRange>
 8004314:	6178      	str	r0, [r7, #20]
 8004316:	e014      	b.n	8004342 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004318:	4b25      	ldr	r3, [pc, #148]	@ (80043b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800431a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800431c:	4a24      	ldr	r2, [pc, #144]	@ (80043b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800431e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004322:	6593      	str	r3, [r2, #88]	@ 0x58
 8004324:	4b22      	ldr	r3, [pc, #136]	@ (80043b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004326:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004328:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800432c:	60fb      	str	r3, [r7, #12]
 800432e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004330:	f7ff f8e0 	bl	80034f4 <HAL_PWREx_GetVoltageRange>
 8004334:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004336:	4b1e      	ldr	r3, [pc, #120]	@ (80043b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004338:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800433a:	4a1d      	ldr	r2, [pc, #116]	@ (80043b0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800433c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004340:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004342:	697b      	ldr	r3, [r7, #20]
 8004344:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004348:	d10b      	bne.n	8004362 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2b80      	cmp	r3, #128	@ 0x80
 800434e:	d919      	bls.n	8004384 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2ba0      	cmp	r3, #160	@ 0xa0
 8004354:	d902      	bls.n	800435c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004356:	2302      	movs	r3, #2
 8004358:	613b      	str	r3, [r7, #16]
 800435a:	e013      	b.n	8004384 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800435c:	2301      	movs	r3, #1
 800435e:	613b      	str	r3, [r7, #16]
 8004360:	e010      	b.n	8004384 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2b80      	cmp	r3, #128	@ 0x80
 8004366:	d902      	bls.n	800436e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004368:	2303      	movs	r3, #3
 800436a:	613b      	str	r3, [r7, #16]
 800436c:	e00a      	b.n	8004384 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2b80      	cmp	r3, #128	@ 0x80
 8004372:	d102      	bne.n	800437a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004374:	2302      	movs	r3, #2
 8004376:	613b      	str	r3, [r7, #16]
 8004378:	e004      	b.n	8004384 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2b70      	cmp	r3, #112	@ 0x70
 800437e:	d101      	bne.n	8004384 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004380:	2301      	movs	r3, #1
 8004382:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004384:	4b0b      	ldr	r3, [pc, #44]	@ (80043b4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f023 0207 	bic.w	r2, r3, #7
 800438c:	4909      	ldr	r1, [pc, #36]	@ (80043b4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800438e:	693b      	ldr	r3, [r7, #16]
 8004390:	4313      	orrs	r3, r2
 8004392:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004394:	4b07      	ldr	r3, [pc, #28]	@ (80043b4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f003 0307 	and.w	r3, r3, #7
 800439c:	693a      	ldr	r2, [r7, #16]
 800439e:	429a      	cmp	r2, r3
 80043a0:	d001      	beq.n	80043a6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80043a2:	2301      	movs	r3, #1
 80043a4:	e000      	b.n	80043a8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80043a6:	2300      	movs	r3, #0
}
 80043a8:	4618      	mov	r0, r3
 80043aa:	3718      	adds	r7, #24
 80043ac:	46bd      	mov	sp, r7
 80043ae:	bd80      	pop	{r7, pc}
 80043b0:	40021000 	.word	0x40021000
 80043b4:	40022000 	.word	0x40022000

080043b8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b086      	sub	sp, #24
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80043c0:	2300      	movs	r3, #0
 80043c2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80043c4:	2300      	movs	r3, #0
 80043c6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d041      	beq.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80043d8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80043dc:	d02a      	beq.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80043de:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80043e2:	d824      	bhi.n	800442e <HAL_RCCEx_PeriphCLKConfig+0x76>
 80043e4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80043e8:	d008      	beq.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x44>
 80043ea:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80043ee:	d81e      	bhi.n	800442e <HAL_RCCEx_PeriphCLKConfig+0x76>
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d00a      	beq.n	800440a <HAL_RCCEx_PeriphCLKConfig+0x52>
 80043f4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80043f8:	d010      	beq.n	800441c <HAL_RCCEx_PeriphCLKConfig+0x64>
 80043fa:	e018      	b.n	800442e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80043fc:	4b86      	ldr	r3, [pc, #536]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043fe:	68db      	ldr	r3, [r3, #12]
 8004400:	4a85      	ldr	r2, [pc, #532]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004402:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004406:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004408:	e015      	b.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	3304      	adds	r3, #4
 800440e:	2100      	movs	r1, #0
 8004410:	4618      	mov	r0, r3
 8004412:	f000 facb 	bl	80049ac <RCCEx_PLLSAI1_Config>
 8004416:	4603      	mov	r3, r0
 8004418:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800441a:	e00c      	b.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	3320      	adds	r3, #32
 8004420:	2100      	movs	r1, #0
 8004422:	4618      	mov	r0, r3
 8004424:	f000 fbb6 	bl	8004b94 <RCCEx_PLLSAI2_Config>
 8004428:	4603      	mov	r3, r0
 800442a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800442c:	e003      	b.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800442e:	2301      	movs	r3, #1
 8004430:	74fb      	strb	r3, [r7, #19]
      break;
 8004432:	e000      	b.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004434:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004436:	7cfb      	ldrb	r3, [r7, #19]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d10b      	bne.n	8004454 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800443c:	4b76      	ldr	r3, [pc, #472]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800443e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004442:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800444a:	4973      	ldr	r1, [pc, #460]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800444c:	4313      	orrs	r3, r2
 800444e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004452:	e001      	b.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004454:	7cfb      	ldrb	r3, [r7, #19]
 8004456:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004460:	2b00      	cmp	r3, #0
 8004462:	d041      	beq.n	80044e8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004468:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800446c:	d02a      	beq.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800446e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004472:	d824      	bhi.n	80044be <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004474:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004478:	d008      	beq.n	800448c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800447a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800447e:	d81e      	bhi.n	80044be <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004480:	2b00      	cmp	r3, #0
 8004482:	d00a      	beq.n	800449a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004484:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004488:	d010      	beq.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800448a:	e018      	b.n	80044be <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800448c:	4b62      	ldr	r3, [pc, #392]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800448e:	68db      	ldr	r3, [r3, #12]
 8004490:	4a61      	ldr	r2, [pc, #388]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004492:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004496:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004498:	e015      	b.n	80044c6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	3304      	adds	r3, #4
 800449e:	2100      	movs	r1, #0
 80044a0:	4618      	mov	r0, r3
 80044a2:	f000 fa83 	bl	80049ac <RCCEx_PLLSAI1_Config>
 80044a6:	4603      	mov	r3, r0
 80044a8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80044aa:	e00c      	b.n	80044c6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	3320      	adds	r3, #32
 80044b0:	2100      	movs	r1, #0
 80044b2:	4618      	mov	r0, r3
 80044b4:	f000 fb6e 	bl	8004b94 <RCCEx_PLLSAI2_Config>
 80044b8:	4603      	mov	r3, r0
 80044ba:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80044bc:	e003      	b.n	80044c6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	74fb      	strb	r3, [r7, #19]
      break;
 80044c2:	e000      	b.n	80044c6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80044c4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80044c6:	7cfb      	ldrb	r3, [r7, #19]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d10b      	bne.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80044cc:	4b52      	ldr	r3, [pc, #328]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044d2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80044da:	494f      	ldr	r1, [pc, #316]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044dc:	4313      	orrs	r3, r2
 80044de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80044e2:	e001      	b.n	80044e8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044e4:	7cfb      	ldrb	r3, [r7, #19]
 80044e6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	f000 80a0 	beq.w	8004636 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044f6:	2300      	movs	r3, #0
 80044f8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80044fa:	4b47      	ldr	r3, [pc, #284]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004502:	2b00      	cmp	r3, #0
 8004504:	d101      	bne.n	800450a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004506:	2301      	movs	r3, #1
 8004508:	e000      	b.n	800450c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800450a:	2300      	movs	r3, #0
 800450c:	2b00      	cmp	r3, #0
 800450e:	d00d      	beq.n	800452c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004510:	4b41      	ldr	r3, [pc, #260]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004512:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004514:	4a40      	ldr	r2, [pc, #256]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004516:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800451a:	6593      	str	r3, [r2, #88]	@ 0x58
 800451c:	4b3e      	ldr	r3, [pc, #248]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800451e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004520:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004524:	60bb      	str	r3, [r7, #8]
 8004526:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004528:	2301      	movs	r3, #1
 800452a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800452c:	4b3b      	ldr	r3, [pc, #236]	@ (800461c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a3a      	ldr	r2, [pc, #232]	@ (800461c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004532:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004536:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004538:	f7fd fb1a 	bl	8001b70 <HAL_GetTick>
 800453c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800453e:	e009      	b.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004540:	f7fd fb16 	bl	8001b70 <HAL_GetTick>
 8004544:	4602      	mov	r2, r0
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	1ad3      	subs	r3, r2, r3
 800454a:	2b02      	cmp	r3, #2
 800454c:	d902      	bls.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800454e:	2303      	movs	r3, #3
 8004550:	74fb      	strb	r3, [r7, #19]
        break;
 8004552:	e005      	b.n	8004560 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004554:	4b31      	ldr	r3, [pc, #196]	@ (800461c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800455c:	2b00      	cmp	r3, #0
 800455e:	d0ef      	beq.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004560:	7cfb      	ldrb	r3, [r7, #19]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d15c      	bne.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004566:	4b2c      	ldr	r3, [pc, #176]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004568:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800456c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004570:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	2b00      	cmp	r3, #0
 8004576:	d01f      	beq.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800457e:	697a      	ldr	r2, [r7, #20]
 8004580:	429a      	cmp	r2, r3
 8004582:	d019      	beq.n	80045b8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004584:	4b24      	ldr	r3, [pc, #144]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004586:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800458a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800458e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004590:	4b21      	ldr	r3, [pc, #132]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004592:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004596:	4a20      	ldr	r2, [pc, #128]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004598:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800459c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80045a0:	4b1d      	ldr	r3, [pc, #116]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045a6:	4a1c      	ldr	r2, [pc, #112]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80045ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80045b0:	4a19      	ldr	r2, [pc, #100]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045b2:	697b      	ldr	r3, [r7, #20]
 80045b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	f003 0301 	and.w	r3, r3, #1
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d016      	beq.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045c2:	f7fd fad5 	bl	8001b70 <HAL_GetTick>
 80045c6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045c8:	e00b      	b.n	80045e2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045ca:	f7fd fad1 	bl	8001b70 <HAL_GetTick>
 80045ce:	4602      	mov	r2, r0
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	1ad3      	subs	r3, r2, r3
 80045d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045d8:	4293      	cmp	r3, r2
 80045da:	d902      	bls.n	80045e2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80045dc:	2303      	movs	r3, #3
 80045de:	74fb      	strb	r3, [r7, #19]
            break;
 80045e0:	e006      	b.n	80045f0 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045e2:	4b0d      	ldr	r3, [pc, #52]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045e8:	f003 0302 	and.w	r3, r3, #2
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d0ec      	beq.n	80045ca <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80045f0:	7cfb      	ldrb	r3, [r7, #19]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d10c      	bne.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80045f6:	4b08      	ldr	r3, [pc, #32]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045fc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004606:	4904      	ldr	r1, [pc, #16]	@ (8004618 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004608:	4313      	orrs	r3, r2
 800460a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800460e:	e009      	b.n	8004624 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004610:	7cfb      	ldrb	r3, [r7, #19]
 8004612:	74bb      	strb	r3, [r7, #18]
 8004614:	e006      	b.n	8004624 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004616:	bf00      	nop
 8004618:	40021000 	.word	0x40021000
 800461c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004620:	7cfb      	ldrb	r3, [r7, #19]
 8004622:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004624:	7c7b      	ldrb	r3, [r7, #17]
 8004626:	2b01      	cmp	r3, #1
 8004628:	d105      	bne.n	8004636 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800462a:	4b9e      	ldr	r3, [pc, #632]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800462c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800462e:	4a9d      	ldr	r2, [pc, #628]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004630:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004634:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f003 0301 	and.w	r3, r3, #1
 800463e:	2b00      	cmp	r3, #0
 8004640:	d00a      	beq.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004642:	4b98      	ldr	r3, [pc, #608]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004644:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004648:	f023 0203 	bic.w	r2, r3, #3
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004650:	4994      	ldr	r1, [pc, #592]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004652:	4313      	orrs	r3, r2
 8004654:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f003 0302 	and.w	r3, r3, #2
 8004660:	2b00      	cmp	r3, #0
 8004662:	d00a      	beq.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004664:	4b8f      	ldr	r3, [pc, #572]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004666:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800466a:	f023 020c 	bic.w	r2, r3, #12
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004672:	498c      	ldr	r1, [pc, #560]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004674:	4313      	orrs	r3, r2
 8004676:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f003 0304 	and.w	r3, r3, #4
 8004682:	2b00      	cmp	r3, #0
 8004684:	d00a      	beq.n	800469c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004686:	4b87      	ldr	r3, [pc, #540]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004688:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800468c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004694:	4983      	ldr	r1, [pc, #524]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004696:	4313      	orrs	r3, r2
 8004698:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f003 0308 	and.w	r3, r3, #8
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d00a      	beq.n	80046be <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80046a8:	4b7e      	ldr	r3, [pc, #504]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046ae:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046b6:	497b      	ldr	r1, [pc, #492]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046b8:	4313      	orrs	r3, r2
 80046ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f003 0310 	and.w	r3, r3, #16
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d00a      	beq.n	80046e0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80046ca:	4b76      	ldr	r3, [pc, #472]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046d0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046d8:	4972      	ldr	r1, [pc, #456]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046da:	4313      	orrs	r3, r2
 80046dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f003 0320 	and.w	r3, r3, #32
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d00a      	beq.n	8004702 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80046ec:	4b6d      	ldr	r3, [pc, #436]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046f2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046fa:	496a      	ldr	r1, [pc, #424]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046fc:	4313      	orrs	r3, r2
 80046fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800470a:	2b00      	cmp	r3, #0
 800470c:	d00a      	beq.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800470e:	4b65      	ldr	r3, [pc, #404]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004710:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004714:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800471c:	4961      	ldr	r1, [pc, #388]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800471e:	4313      	orrs	r3, r2
 8004720:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800472c:	2b00      	cmp	r3, #0
 800472e:	d00a      	beq.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004730:	4b5c      	ldr	r3, [pc, #368]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004732:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004736:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800473e:	4959      	ldr	r1, [pc, #356]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004740:	4313      	orrs	r3, r2
 8004742:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800474e:	2b00      	cmp	r3, #0
 8004750:	d00a      	beq.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004752:	4b54      	ldr	r3, [pc, #336]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004754:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004758:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004760:	4950      	ldr	r1, [pc, #320]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004762:	4313      	orrs	r3, r2
 8004764:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004770:	2b00      	cmp	r3, #0
 8004772:	d00a      	beq.n	800478a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004774:	4b4b      	ldr	r3, [pc, #300]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004776:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800477a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004782:	4948      	ldr	r1, [pc, #288]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004784:	4313      	orrs	r3, r2
 8004786:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004792:	2b00      	cmp	r3, #0
 8004794:	d00a      	beq.n	80047ac <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004796:	4b43      	ldr	r3, [pc, #268]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004798:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800479c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047a4:	493f      	ldr	r1, [pc, #252]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047a6:	4313      	orrs	r3, r2
 80047a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d028      	beq.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80047b8:	4b3a      	ldr	r3, [pc, #232]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047be:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80047c6:	4937      	ldr	r1, [pc, #220]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047c8:	4313      	orrs	r3, r2
 80047ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80047d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80047d6:	d106      	bne.n	80047e6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80047d8:	4b32      	ldr	r3, [pc, #200]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047da:	68db      	ldr	r3, [r3, #12]
 80047dc:	4a31      	ldr	r2, [pc, #196]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80047e2:	60d3      	str	r3, [r2, #12]
 80047e4:	e011      	b.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80047ea:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80047ee:	d10c      	bne.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	3304      	adds	r3, #4
 80047f4:	2101      	movs	r1, #1
 80047f6:	4618      	mov	r0, r3
 80047f8:	f000 f8d8 	bl	80049ac <RCCEx_PLLSAI1_Config>
 80047fc:	4603      	mov	r3, r0
 80047fe:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004800:	7cfb      	ldrb	r3, [r7, #19]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d001      	beq.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004806:	7cfb      	ldrb	r3, [r7, #19]
 8004808:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004812:	2b00      	cmp	r3, #0
 8004814:	d028      	beq.n	8004868 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004816:	4b23      	ldr	r3, [pc, #140]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004818:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800481c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004824:	491f      	ldr	r1, [pc, #124]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004826:	4313      	orrs	r3, r2
 8004828:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004830:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004834:	d106      	bne.n	8004844 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004836:	4b1b      	ldr	r3, [pc, #108]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004838:	68db      	ldr	r3, [r3, #12]
 800483a:	4a1a      	ldr	r2, [pc, #104]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800483c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004840:	60d3      	str	r3, [r2, #12]
 8004842:	e011      	b.n	8004868 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004848:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800484c:	d10c      	bne.n	8004868 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	3304      	adds	r3, #4
 8004852:	2101      	movs	r1, #1
 8004854:	4618      	mov	r0, r3
 8004856:	f000 f8a9 	bl	80049ac <RCCEx_PLLSAI1_Config>
 800485a:	4603      	mov	r3, r0
 800485c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800485e:	7cfb      	ldrb	r3, [r7, #19]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d001      	beq.n	8004868 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004864:	7cfb      	ldrb	r3, [r7, #19]
 8004866:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004870:	2b00      	cmp	r3, #0
 8004872:	d02b      	beq.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004874:	4b0b      	ldr	r3, [pc, #44]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004876:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800487a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004882:	4908      	ldr	r1, [pc, #32]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004884:	4313      	orrs	r3, r2
 8004886:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800488e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004892:	d109      	bne.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004894:	4b03      	ldr	r3, [pc, #12]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004896:	68db      	ldr	r3, [r3, #12]
 8004898:	4a02      	ldr	r2, [pc, #8]	@ (80048a4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800489a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800489e:	60d3      	str	r3, [r2, #12]
 80048a0:	e014      	b.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0x514>
 80048a2:	bf00      	nop
 80048a4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048ac:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80048b0:	d10c      	bne.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	3304      	adds	r3, #4
 80048b6:	2101      	movs	r1, #1
 80048b8:	4618      	mov	r0, r3
 80048ba:	f000 f877 	bl	80049ac <RCCEx_PLLSAI1_Config>
 80048be:	4603      	mov	r3, r0
 80048c0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80048c2:	7cfb      	ldrb	r3, [r7, #19]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d001      	beq.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80048c8:	7cfb      	ldrb	r3, [r7, #19]
 80048ca:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d02f      	beq.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80048d8:	4b2b      	ldr	r3, [pc, #172]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80048da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048de:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80048e6:	4928      	ldr	r1, [pc, #160]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80048e8:	4313      	orrs	r3, r2
 80048ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80048f2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80048f6:	d10d      	bne.n	8004914 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	3304      	adds	r3, #4
 80048fc:	2102      	movs	r1, #2
 80048fe:	4618      	mov	r0, r3
 8004900:	f000 f854 	bl	80049ac <RCCEx_PLLSAI1_Config>
 8004904:	4603      	mov	r3, r0
 8004906:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004908:	7cfb      	ldrb	r3, [r7, #19]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d014      	beq.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800490e:	7cfb      	ldrb	r3, [r7, #19]
 8004910:	74bb      	strb	r3, [r7, #18]
 8004912:	e011      	b.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004918:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800491c:	d10c      	bne.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	3320      	adds	r3, #32
 8004922:	2102      	movs	r1, #2
 8004924:	4618      	mov	r0, r3
 8004926:	f000 f935 	bl	8004b94 <RCCEx_PLLSAI2_Config>
 800492a:	4603      	mov	r3, r0
 800492c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800492e:	7cfb      	ldrb	r3, [r7, #19]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d001      	beq.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004934:	7cfb      	ldrb	r3, [r7, #19]
 8004936:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004940:	2b00      	cmp	r3, #0
 8004942:	d00a      	beq.n	800495a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004944:	4b10      	ldr	r3, [pc, #64]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004946:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800494a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004952:	490d      	ldr	r1, [pc, #52]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004954:	4313      	orrs	r3, r2
 8004956:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004962:	2b00      	cmp	r3, #0
 8004964:	d00b      	beq.n	800497e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004966:	4b08      	ldr	r3, [pc, #32]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004968:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800496c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004976:	4904      	ldr	r1, [pc, #16]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004978:	4313      	orrs	r3, r2
 800497a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800497e:	7cbb      	ldrb	r3, [r7, #18]
}
 8004980:	4618      	mov	r0, r3
 8004982:	3718      	adds	r7, #24
 8004984:	46bd      	mov	sp, r7
 8004986:	bd80      	pop	{r7, pc}
 8004988:	40021000 	.word	0x40021000

0800498c <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 800498c:	b480      	push	{r7}
 800498e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8004990:	4b05      	ldr	r3, [pc, #20]	@ (80049a8 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a04      	ldr	r2, [pc, #16]	@ (80049a8 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004996:	f043 0304 	orr.w	r3, r3, #4
 800499a:	6013      	str	r3, [r2, #0]
}
 800499c:	bf00      	nop
 800499e:	46bd      	mov	sp, r7
 80049a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a4:	4770      	bx	lr
 80049a6:	bf00      	nop
 80049a8:	40021000 	.word	0x40021000

080049ac <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b084      	sub	sp, #16
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
 80049b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80049b6:	2300      	movs	r3, #0
 80049b8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80049ba:	4b75      	ldr	r3, [pc, #468]	@ (8004b90 <RCCEx_PLLSAI1_Config+0x1e4>)
 80049bc:	68db      	ldr	r3, [r3, #12]
 80049be:	f003 0303 	and.w	r3, r3, #3
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d018      	beq.n	80049f8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80049c6:	4b72      	ldr	r3, [pc, #456]	@ (8004b90 <RCCEx_PLLSAI1_Config+0x1e4>)
 80049c8:	68db      	ldr	r3, [r3, #12]
 80049ca:	f003 0203 	and.w	r2, r3, #3
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	429a      	cmp	r2, r3
 80049d4:	d10d      	bne.n	80049f2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
       ||
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d009      	beq.n	80049f2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80049de:	4b6c      	ldr	r3, [pc, #432]	@ (8004b90 <RCCEx_PLLSAI1_Config+0x1e4>)
 80049e0:	68db      	ldr	r3, [r3, #12]
 80049e2:	091b      	lsrs	r3, r3, #4
 80049e4:	f003 0307 	and.w	r3, r3, #7
 80049e8:	1c5a      	adds	r2, r3, #1
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	685b      	ldr	r3, [r3, #4]
       ||
 80049ee:	429a      	cmp	r2, r3
 80049f0:	d047      	beq.n	8004a82 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80049f2:	2301      	movs	r3, #1
 80049f4:	73fb      	strb	r3, [r7, #15]
 80049f6:	e044      	b.n	8004a82 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	2b03      	cmp	r3, #3
 80049fe:	d018      	beq.n	8004a32 <RCCEx_PLLSAI1_Config+0x86>
 8004a00:	2b03      	cmp	r3, #3
 8004a02:	d825      	bhi.n	8004a50 <RCCEx_PLLSAI1_Config+0xa4>
 8004a04:	2b01      	cmp	r3, #1
 8004a06:	d002      	beq.n	8004a0e <RCCEx_PLLSAI1_Config+0x62>
 8004a08:	2b02      	cmp	r3, #2
 8004a0a:	d009      	beq.n	8004a20 <RCCEx_PLLSAI1_Config+0x74>
 8004a0c:	e020      	b.n	8004a50 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004a0e:	4b60      	ldr	r3, [pc, #384]	@ (8004b90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f003 0302 	and.w	r3, r3, #2
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d11d      	bne.n	8004a56 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a1e:	e01a      	b.n	8004a56 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004a20:	4b5b      	ldr	r3, [pc, #364]	@ (8004b90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d116      	bne.n	8004a5a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a30:	e013      	b.n	8004a5a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004a32:	4b57      	ldr	r3, [pc, #348]	@ (8004b90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d10f      	bne.n	8004a5e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004a3e:	4b54      	ldr	r3, [pc, #336]	@ (8004b90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d109      	bne.n	8004a5e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004a4e:	e006      	b.n	8004a5e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004a50:	2301      	movs	r3, #1
 8004a52:	73fb      	strb	r3, [r7, #15]
      break;
 8004a54:	e004      	b.n	8004a60 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004a56:	bf00      	nop
 8004a58:	e002      	b.n	8004a60 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004a5a:	bf00      	nop
 8004a5c:	e000      	b.n	8004a60 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004a5e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004a60:	7bfb      	ldrb	r3, [r7, #15]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d10d      	bne.n	8004a82 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004a66:	4b4a      	ldr	r3, [pc, #296]	@ (8004b90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a68:	68db      	ldr	r3, [r3, #12]
 8004a6a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6819      	ldr	r1, [r3, #0]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	3b01      	subs	r3, #1
 8004a78:	011b      	lsls	r3, r3, #4
 8004a7a:	430b      	orrs	r3, r1
 8004a7c:	4944      	ldr	r1, [pc, #272]	@ (8004b90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a7e:	4313      	orrs	r3, r2
 8004a80:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004a82:	7bfb      	ldrb	r3, [r7, #15]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d17d      	bne.n	8004b84 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004a88:	4b41      	ldr	r3, [pc, #260]	@ (8004b90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	4a40      	ldr	r2, [pc, #256]	@ (8004b90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a8e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004a92:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a94:	f7fd f86c 	bl	8001b70 <HAL_GetTick>
 8004a98:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004a9a:	e009      	b.n	8004ab0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004a9c:	f7fd f868 	bl	8001b70 <HAL_GetTick>
 8004aa0:	4602      	mov	r2, r0
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	1ad3      	subs	r3, r2, r3
 8004aa6:	2b02      	cmp	r3, #2
 8004aa8:	d902      	bls.n	8004ab0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004aaa:	2303      	movs	r3, #3
 8004aac:	73fb      	strb	r3, [r7, #15]
        break;
 8004aae:	e005      	b.n	8004abc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004ab0:	4b37      	ldr	r3, [pc, #220]	@ (8004b90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d1ef      	bne.n	8004a9c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004abc:	7bfb      	ldrb	r3, [r7, #15]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d160      	bne.n	8004b84 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d111      	bne.n	8004aec <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004ac8:	4b31      	ldr	r3, [pc, #196]	@ (8004b90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004aca:	691b      	ldr	r3, [r3, #16]
 8004acc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004ad0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ad4:	687a      	ldr	r2, [r7, #4]
 8004ad6:	6892      	ldr	r2, [r2, #8]
 8004ad8:	0211      	lsls	r1, r2, #8
 8004ada:	687a      	ldr	r2, [r7, #4]
 8004adc:	68d2      	ldr	r2, [r2, #12]
 8004ade:	0912      	lsrs	r2, r2, #4
 8004ae0:	0452      	lsls	r2, r2, #17
 8004ae2:	430a      	orrs	r2, r1
 8004ae4:	492a      	ldr	r1, [pc, #168]	@ (8004b90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	610b      	str	r3, [r1, #16]
 8004aea:	e027      	b.n	8004b3c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	2b01      	cmp	r3, #1
 8004af0:	d112      	bne.n	8004b18 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004af2:	4b27      	ldr	r3, [pc, #156]	@ (8004b90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004af4:	691b      	ldr	r3, [r3, #16]
 8004af6:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004afa:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004afe:	687a      	ldr	r2, [r7, #4]
 8004b00:	6892      	ldr	r2, [r2, #8]
 8004b02:	0211      	lsls	r1, r2, #8
 8004b04:	687a      	ldr	r2, [r7, #4]
 8004b06:	6912      	ldr	r2, [r2, #16]
 8004b08:	0852      	lsrs	r2, r2, #1
 8004b0a:	3a01      	subs	r2, #1
 8004b0c:	0552      	lsls	r2, r2, #21
 8004b0e:	430a      	orrs	r2, r1
 8004b10:	491f      	ldr	r1, [pc, #124]	@ (8004b90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b12:	4313      	orrs	r3, r2
 8004b14:	610b      	str	r3, [r1, #16]
 8004b16:	e011      	b.n	8004b3c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004b18:	4b1d      	ldr	r3, [pc, #116]	@ (8004b90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b1a:	691b      	ldr	r3, [r3, #16]
 8004b1c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004b20:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004b24:	687a      	ldr	r2, [r7, #4]
 8004b26:	6892      	ldr	r2, [r2, #8]
 8004b28:	0211      	lsls	r1, r2, #8
 8004b2a:	687a      	ldr	r2, [r7, #4]
 8004b2c:	6952      	ldr	r2, [r2, #20]
 8004b2e:	0852      	lsrs	r2, r2, #1
 8004b30:	3a01      	subs	r2, #1
 8004b32:	0652      	lsls	r2, r2, #25
 8004b34:	430a      	orrs	r2, r1
 8004b36:	4916      	ldr	r1, [pc, #88]	@ (8004b90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004b3c:	4b14      	ldr	r3, [pc, #80]	@ (8004b90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	4a13      	ldr	r2, [pc, #76]	@ (8004b90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b42:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004b46:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b48:	f7fd f812 	bl	8001b70 <HAL_GetTick>
 8004b4c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004b4e:	e009      	b.n	8004b64 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004b50:	f7fd f80e 	bl	8001b70 <HAL_GetTick>
 8004b54:	4602      	mov	r2, r0
 8004b56:	68bb      	ldr	r3, [r7, #8]
 8004b58:	1ad3      	subs	r3, r2, r3
 8004b5a:	2b02      	cmp	r3, #2
 8004b5c:	d902      	bls.n	8004b64 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004b5e:	2303      	movs	r3, #3
 8004b60:	73fb      	strb	r3, [r7, #15]
          break;
 8004b62:	e005      	b.n	8004b70 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004b64:	4b0a      	ldr	r3, [pc, #40]	@ (8004b90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d0ef      	beq.n	8004b50 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004b70:	7bfb      	ldrb	r3, [r7, #15]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d106      	bne.n	8004b84 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004b76:	4b06      	ldr	r3, [pc, #24]	@ (8004b90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b78:	691a      	ldr	r2, [r3, #16]
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	699b      	ldr	r3, [r3, #24]
 8004b7e:	4904      	ldr	r1, [pc, #16]	@ (8004b90 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b80:	4313      	orrs	r3, r2
 8004b82:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004b84:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b86:	4618      	mov	r0, r3
 8004b88:	3710      	adds	r7, #16
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	bd80      	pop	{r7, pc}
 8004b8e:	bf00      	nop
 8004b90:	40021000 	.word	0x40021000

08004b94 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b084      	sub	sp, #16
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
 8004b9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004ba2:	4b6a      	ldr	r3, [pc, #424]	@ (8004d4c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ba4:	68db      	ldr	r3, [r3, #12]
 8004ba6:	f003 0303 	and.w	r3, r3, #3
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d018      	beq.n	8004be0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004bae:	4b67      	ldr	r3, [pc, #412]	@ (8004d4c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004bb0:	68db      	ldr	r3, [r3, #12]
 8004bb2:	f003 0203 	and.w	r2, r3, #3
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	429a      	cmp	r2, r3
 8004bbc:	d10d      	bne.n	8004bda <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
       ||
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d009      	beq.n	8004bda <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004bc6:	4b61      	ldr	r3, [pc, #388]	@ (8004d4c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004bc8:	68db      	ldr	r3, [r3, #12]
 8004bca:	091b      	lsrs	r3, r3, #4
 8004bcc:	f003 0307 	and.w	r3, r3, #7
 8004bd0:	1c5a      	adds	r2, r3, #1
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	685b      	ldr	r3, [r3, #4]
       ||
 8004bd6:	429a      	cmp	r2, r3
 8004bd8:	d047      	beq.n	8004c6a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004bda:	2301      	movs	r3, #1
 8004bdc:	73fb      	strb	r3, [r7, #15]
 8004bde:	e044      	b.n	8004c6a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	2b03      	cmp	r3, #3
 8004be6:	d018      	beq.n	8004c1a <RCCEx_PLLSAI2_Config+0x86>
 8004be8:	2b03      	cmp	r3, #3
 8004bea:	d825      	bhi.n	8004c38 <RCCEx_PLLSAI2_Config+0xa4>
 8004bec:	2b01      	cmp	r3, #1
 8004bee:	d002      	beq.n	8004bf6 <RCCEx_PLLSAI2_Config+0x62>
 8004bf0:	2b02      	cmp	r3, #2
 8004bf2:	d009      	beq.n	8004c08 <RCCEx_PLLSAI2_Config+0x74>
 8004bf4:	e020      	b.n	8004c38 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004bf6:	4b55      	ldr	r3, [pc, #340]	@ (8004d4c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f003 0302 	and.w	r3, r3, #2
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d11d      	bne.n	8004c3e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004c02:	2301      	movs	r3, #1
 8004c04:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c06:	e01a      	b.n	8004c3e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004c08:	4b50      	ldr	r3, [pc, #320]	@ (8004d4c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d116      	bne.n	8004c42 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004c14:	2301      	movs	r3, #1
 8004c16:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c18:	e013      	b.n	8004c42 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004c1a:	4b4c      	ldr	r3, [pc, #304]	@ (8004d4c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d10f      	bne.n	8004c46 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004c26:	4b49      	ldr	r3, [pc, #292]	@ (8004d4c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d109      	bne.n	8004c46 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004c32:	2301      	movs	r3, #1
 8004c34:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004c36:	e006      	b.n	8004c46 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004c38:	2301      	movs	r3, #1
 8004c3a:	73fb      	strb	r3, [r7, #15]
      break;
 8004c3c:	e004      	b.n	8004c48 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004c3e:	bf00      	nop
 8004c40:	e002      	b.n	8004c48 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004c42:	bf00      	nop
 8004c44:	e000      	b.n	8004c48 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004c46:	bf00      	nop
    }

    if(status == HAL_OK)
 8004c48:	7bfb      	ldrb	r3, [r7, #15]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d10d      	bne.n	8004c6a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004c4e:	4b3f      	ldr	r3, [pc, #252]	@ (8004d4c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c50:	68db      	ldr	r3, [r3, #12]
 8004c52:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6819      	ldr	r1, [r3, #0]
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	685b      	ldr	r3, [r3, #4]
 8004c5e:	3b01      	subs	r3, #1
 8004c60:	011b      	lsls	r3, r3, #4
 8004c62:	430b      	orrs	r3, r1
 8004c64:	4939      	ldr	r1, [pc, #228]	@ (8004d4c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c66:	4313      	orrs	r3, r2
 8004c68:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004c6a:	7bfb      	ldrb	r3, [r7, #15]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d167      	bne.n	8004d40 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004c70:	4b36      	ldr	r3, [pc, #216]	@ (8004d4c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4a35      	ldr	r2, [pc, #212]	@ (8004d4c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c76:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c7a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c7c:	f7fc ff78 	bl	8001b70 <HAL_GetTick>
 8004c80:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004c82:	e009      	b.n	8004c98 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004c84:	f7fc ff74 	bl	8001b70 <HAL_GetTick>
 8004c88:	4602      	mov	r2, r0
 8004c8a:	68bb      	ldr	r3, [r7, #8]
 8004c8c:	1ad3      	subs	r3, r2, r3
 8004c8e:	2b02      	cmp	r3, #2
 8004c90:	d902      	bls.n	8004c98 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004c92:	2303      	movs	r3, #3
 8004c94:	73fb      	strb	r3, [r7, #15]
        break;
 8004c96:	e005      	b.n	8004ca4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004c98:	4b2c      	ldr	r3, [pc, #176]	@ (8004d4c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d1ef      	bne.n	8004c84 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004ca4:	7bfb      	ldrb	r3, [r7, #15]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d14a      	bne.n	8004d40 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d111      	bne.n	8004cd4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004cb0:	4b26      	ldr	r3, [pc, #152]	@ (8004d4c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004cb2:	695b      	ldr	r3, [r3, #20]
 8004cb4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004cb8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004cbc:	687a      	ldr	r2, [r7, #4]
 8004cbe:	6892      	ldr	r2, [r2, #8]
 8004cc0:	0211      	lsls	r1, r2, #8
 8004cc2:	687a      	ldr	r2, [r7, #4]
 8004cc4:	68d2      	ldr	r2, [r2, #12]
 8004cc6:	0912      	lsrs	r2, r2, #4
 8004cc8:	0452      	lsls	r2, r2, #17
 8004cca:	430a      	orrs	r2, r1
 8004ccc:	491f      	ldr	r1, [pc, #124]	@ (8004d4c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	614b      	str	r3, [r1, #20]
 8004cd2:	e011      	b.n	8004cf8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004cd4:	4b1d      	ldr	r3, [pc, #116]	@ (8004d4c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004cd6:	695b      	ldr	r3, [r3, #20]
 8004cd8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004cdc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004ce0:	687a      	ldr	r2, [r7, #4]
 8004ce2:	6892      	ldr	r2, [r2, #8]
 8004ce4:	0211      	lsls	r1, r2, #8
 8004ce6:	687a      	ldr	r2, [r7, #4]
 8004ce8:	6912      	ldr	r2, [r2, #16]
 8004cea:	0852      	lsrs	r2, r2, #1
 8004cec:	3a01      	subs	r2, #1
 8004cee:	0652      	lsls	r2, r2, #25
 8004cf0:	430a      	orrs	r2, r1
 8004cf2:	4916      	ldr	r1, [pc, #88]	@ (8004d4c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004cf8:	4b14      	ldr	r3, [pc, #80]	@ (8004d4c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4a13      	ldr	r2, [pc, #76]	@ (8004d4c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004cfe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d02:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d04:	f7fc ff34 	bl	8001b70 <HAL_GetTick>
 8004d08:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004d0a:	e009      	b.n	8004d20 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004d0c:	f7fc ff30 	bl	8001b70 <HAL_GetTick>
 8004d10:	4602      	mov	r2, r0
 8004d12:	68bb      	ldr	r3, [r7, #8]
 8004d14:	1ad3      	subs	r3, r2, r3
 8004d16:	2b02      	cmp	r3, #2
 8004d18:	d902      	bls.n	8004d20 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004d1a:	2303      	movs	r3, #3
 8004d1c:	73fb      	strb	r3, [r7, #15]
          break;
 8004d1e:	e005      	b.n	8004d2c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004d20:	4b0a      	ldr	r3, [pc, #40]	@ (8004d4c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d0ef      	beq.n	8004d0c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004d2c:	7bfb      	ldrb	r3, [r7, #15]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d106      	bne.n	8004d40 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004d32:	4b06      	ldr	r3, [pc, #24]	@ (8004d4c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d34:	695a      	ldr	r2, [r3, #20]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	695b      	ldr	r3, [r3, #20]
 8004d3a:	4904      	ldr	r1, [pc, #16]	@ (8004d4c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d3c:	4313      	orrs	r3, r2
 8004d3e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004d40:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d42:	4618      	mov	r0, r3
 8004d44:	3710      	adds	r7, #16
 8004d46:	46bd      	mov	sp, r7
 8004d48:	bd80      	pop	{r7, pc}
 8004d4a:	bf00      	nop
 8004d4c:	40021000 	.word	0x40021000

08004d50 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b084      	sub	sp, #16
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d101      	bne.n	8004d62 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004d5e:	2301      	movs	r3, #1
 8004d60:	e095      	b.n	8004e8e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d108      	bne.n	8004d7c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	685b      	ldr	r3, [r3, #4]
 8004d6e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d72:	d009      	beq.n	8004d88 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2200      	movs	r2, #0
 8004d78:	61da      	str	r2, [r3, #28]
 8004d7a:	e005      	b.n	8004d88 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2200      	movs	r2, #0
 8004d86:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004d94:	b2db      	uxtb	r3, r3
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d106      	bne.n	8004da8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004da2:	6878      	ldr	r0, [r7, #4]
 8004da4:	f7fc fb88 	bl	80014b8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2202      	movs	r2, #2
 8004dac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004dbe:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	68db      	ldr	r3, [r3, #12]
 8004dc4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004dc8:	d902      	bls.n	8004dd0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004dca:	2300      	movs	r3, #0
 8004dcc:	60fb      	str	r3, [r7, #12]
 8004dce:	e002      	b.n	8004dd6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004dd0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004dd4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	68db      	ldr	r3, [r3, #12]
 8004dda:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004dde:	d007      	beq.n	8004df0 <HAL_SPI_Init+0xa0>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	68db      	ldr	r3, [r3, #12]
 8004de4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004de8:	d002      	beq.n	8004df0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2200      	movs	r2, #0
 8004dee:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	685b      	ldr	r3, [r3, #4]
 8004df4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	689b      	ldr	r3, [r3, #8]
 8004dfc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004e00:	431a      	orrs	r2, r3
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	691b      	ldr	r3, [r3, #16]
 8004e06:	f003 0302 	and.w	r3, r3, #2
 8004e0a:	431a      	orrs	r2, r3
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	695b      	ldr	r3, [r3, #20]
 8004e10:	f003 0301 	and.w	r3, r3, #1
 8004e14:	431a      	orrs	r2, r3
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	699b      	ldr	r3, [r3, #24]
 8004e1a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004e1e:	431a      	orrs	r2, r3
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	69db      	ldr	r3, [r3, #28]
 8004e24:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004e28:	431a      	orrs	r2, r3
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6a1b      	ldr	r3, [r3, #32]
 8004e2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e32:	ea42 0103 	orr.w	r1, r2, r3
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e3a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	430a      	orrs	r2, r1
 8004e44:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	699b      	ldr	r3, [r3, #24]
 8004e4a:	0c1b      	lsrs	r3, r3, #16
 8004e4c:	f003 0204 	and.w	r2, r3, #4
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e54:	f003 0310 	and.w	r3, r3, #16
 8004e58:	431a      	orrs	r2, r3
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e5e:	f003 0308 	and.w	r3, r3, #8
 8004e62:	431a      	orrs	r2, r3
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	68db      	ldr	r3, [r3, #12]
 8004e68:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004e6c:	ea42 0103 	orr.w	r1, r2, r3
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	430a      	orrs	r2, r1
 8004e7c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2200      	movs	r2, #0
 8004e82:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2201      	movs	r2, #1
 8004e88:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004e8c:	2300      	movs	r3, #0
}
 8004e8e:	4618      	mov	r0, r3
 8004e90:	3710      	adds	r7, #16
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bd80      	pop	{r7, pc}
	...

08004e98 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b088      	sub	sp, #32
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	685b      	ldr	r3, [r3, #4]
 8004ea6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	689b      	ldr	r3, [r3, #8]
 8004eae:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004eb0:	69bb      	ldr	r3, [r7, #24]
 8004eb2:	099b      	lsrs	r3, r3, #6
 8004eb4:	f003 0301 	and.w	r3, r3, #1
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d10f      	bne.n	8004edc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004ebc:	69bb      	ldr	r3, [r7, #24]
 8004ebe:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d00a      	beq.n	8004edc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004ec6:	69fb      	ldr	r3, [r7, #28]
 8004ec8:	099b      	lsrs	r3, r3, #6
 8004eca:	f003 0301 	and.w	r3, r3, #1
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d004      	beq.n	8004edc <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ed6:	6878      	ldr	r0, [r7, #4]
 8004ed8:	4798      	blx	r3
    return;
 8004eda:	e0d7      	b.n	800508c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004edc:	69bb      	ldr	r3, [r7, #24]
 8004ede:	085b      	lsrs	r3, r3, #1
 8004ee0:	f003 0301 	and.w	r3, r3, #1
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d00a      	beq.n	8004efe <HAL_SPI_IRQHandler+0x66>
 8004ee8:	69fb      	ldr	r3, [r7, #28]
 8004eea:	09db      	lsrs	r3, r3, #7
 8004eec:	f003 0301 	and.w	r3, r3, #1
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d004      	beq.n	8004efe <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ef8:	6878      	ldr	r0, [r7, #4]
 8004efa:	4798      	blx	r3
    return;
 8004efc:	e0c6      	b.n	800508c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004efe:	69bb      	ldr	r3, [r7, #24]
 8004f00:	095b      	lsrs	r3, r3, #5
 8004f02:	f003 0301 	and.w	r3, r3, #1
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d10c      	bne.n	8004f24 <HAL_SPI_IRQHandler+0x8c>
 8004f0a:	69bb      	ldr	r3, [r7, #24]
 8004f0c:	099b      	lsrs	r3, r3, #6
 8004f0e:	f003 0301 	and.w	r3, r3, #1
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d106      	bne.n	8004f24 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004f16:	69bb      	ldr	r3, [r7, #24]
 8004f18:	0a1b      	lsrs	r3, r3, #8
 8004f1a:	f003 0301 	and.w	r3, r3, #1
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	f000 80b4 	beq.w	800508c <HAL_SPI_IRQHandler+0x1f4>
 8004f24:	69fb      	ldr	r3, [r7, #28]
 8004f26:	095b      	lsrs	r3, r3, #5
 8004f28:	f003 0301 	and.w	r3, r3, #1
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	f000 80ad 	beq.w	800508c <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004f32:	69bb      	ldr	r3, [r7, #24]
 8004f34:	099b      	lsrs	r3, r3, #6
 8004f36:	f003 0301 	and.w	r3, r3, #1
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d023      	beq.n	8004f86 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004f44:	b2db      	uxtb	r3, r3
 8004f46:	2b03      	cmp	r3, #3
 8004f48:	d011      	beq.n	8004f6e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f4e:	f043 0204 	orr.w	r2, r3, #4
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004f56:	2300      	movs	r3, #0
 8004f58:	617b      	str	r3, [r7, #20]
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	68db      	ldr	r3, [r3, #12]
 8004f60:	617b      	str	r3, [r7, #20]
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	689b      	ldr	r3, [r3, #8]
 8004f68:	617b      	str	r3, [r7, #20]
 8004f6a:	697b      	ldr	r3, [r7, #20]
 8004f6c:	e00b      	b.n	8004f86 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004f6e:	2300      	movs	r3, #0
 8004f70:	613b      	str	r3, [r7, #16]
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	68db      	ldr	r3, [r3, #12]
 8004f78:	613b      	str	r3, [r7, #16]
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	689b      	ldr	r3, [r3, #8]
 8004f80:	613b      	str	r3, [r7, #16]
 8004f82:	693b      	ldr	r3, [r7, #16]
        return;
 8004f84:	e082      	b.n	800508c <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004f86:	69bb      	ldr	r3, [r7, #24]
 8004f88:	095b      	lsrs	r3, r3, #5
 8004f8a:	f003 0301 	and.w	r3, r3, #1
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d014      	beq.n	8004fbc <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f96:	f043 0201 	orr.w	r2, r3, #1
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	60fb      	str	r3, [r7, #12]
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	689b      	ldr	r3, [r3, #8]
 8004fa8:	60fb      	str	r3, [r7, #12]
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	681a      	ldr	r2, [r3, #0]
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004fb8:	601a      	str	r2, [r3, #0]
 8004fba:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004fbc:	69bb      	ldr	r3, [r7, #24]
 8004fbe:	0a1b      	lsrs	r3, r3, #8
 8004fc0:	f003 0301 	and.w	r3, r3, #1
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d00c      	beq.n	8004fe2 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004fcc:	f043 0208 	orr.w	r2, r3, #8
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	60bb      	str	r3, [r7, #8]
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	689b      	ldr	r3, [r3, #8]
 8004fde:	60bb      	str	r3, [r7, #8]
 8004fe0:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d04f      	beq.n	800508a <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	685a      	ldr	r2, [r3, #4]
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004ff8:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2201      	movs	r2, #1
 8004ffe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8005002:	69fb      	ldr	r3, [r7, #28]
 8005004:	f003 0302 	and.w	r3, r3, #2
 8005008:	2b00      	cmp	r3, #0
 800500a:	d104      	bne.n	8005016 <HAL_SPI_IRQHandler+0x17e>
 800500c:	69fb      	ldr	r3, [r7, #28]
 800500e:	f003 0301 	and.w	r3, r3, #1
 8005012:	2b00      	cmp	r3, #0
 8005014:	d034      	beq.n	8005080 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	685a      	ldr	r2, [r3, #4]
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f022 0203 	bic.w	r2, r2, #3
 8005024:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800502a:	2b00      	cmp	r3, #0
 800502c:	d011      	beq.n	8005052 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005032:	4a18      	ldr	r2, [pc, #96]	@ (8005094 <HAL_SPI_IRQHandler+0x1fc>)
 8005034:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800503a:	4618      	mov	r0, r3
 800503c:	f7fc ffb6 	bl	8001fac <HAL_DMA_Abort_IT>
 8005040:	4603      	mov	r3, r0
 8005042:	2b00      	cmp	r3, #0
 8005044:	d005      	beq.n	8005052 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800504a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005056:	2b00      	cmp	r3, #0
 8005058:	d016      	beq.n	8005088 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800505e:	4a0d      	ldr	r2, [pc, #52]	@ (8005094 <HAL_SPI_IRQHandler+0x1fc>)
 8005060:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005066:	4618      	mov	r0, r3
 8005068:	f7fc ffa0 	bl	8001fac <HAL_DMA_Abort_IT>
 800506c:	4603      	mov	r3, r0
 800506e:	2b00      	cmp	r3, #0
 8005070:	d00a      	beq.n	8005088 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005076:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800507e:	e003      	b.n	8005088 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005080:	6878      	ldr	r0, [r7, #4]
 8005082:	f000 f809 	bl	8005098 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005086:	e000      	b.n	800508a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8005088:	bf00      	nop
    return;
 800508a:	bf00      	nop
  }
}
 800508c:	3720      	adds	r7, #32
 800508e:	46bd      	mov	sp, r7
 8005090:	bd80      	pop	{r7, pc}
 8005092:	bf00      	nop
 8005094:	080050ad 	.word	0x080050ad

08005098 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005098:	b480      	push	{r7}
 800509a:	b083      	sub	sp, #12
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80050a0:	bf00      	nop
 80050a2:	370c      	adds	r7, #12
 80050a4:	46bd      	mov	sp, r7
 80050a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050aa:	4770      	bx	lr

080050ac <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b084      	sub	sp, #16
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050b8:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	2200      	movs	r2, #0
 80050be:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	2200      	movs	r2, #0
 80050c6:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80050c8:	68f8      	ldr	r0, [r7, #12]
 80050ca:	f7ff ffe5 	bl	8005098 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80050ce:	bf00      	nop
 80050d0:	3710      	adds	r7, #16
 80050d2:	46bd      	mov	sp, r7
 80050d4:	bd80      	pop	{r7, pc}

080050d6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80050d6:	b580      	push	{r7, lr}
 80050d8:	b082      	sub	sp, #8
 80050da:	af00      	add	r7, sp, #0
 80050dc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d101      	bne.n	80050e8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80050e4:	2301      	movs	r3, #1
 80050e6:	e049      	b.n	800517c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050ee:	b2db      	uxtb	r3, r3
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d106      	bne.n	8005102 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2200      	movs	r2, #0
 80050f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80050fc:	6878      	ldr	r0, [r7, #4]
 80050fe:	f000 f841 	bl	8005184 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2202      	movs	r2, #2
 8005106:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681a      	ldr	r2, [r3, #0]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	3304      	adds	r3, #4
 8005112:	4619      	mov	r1, r3
 8005114:	4610      	mov	r0, r2
 8005116:	f000 f9df 	bl	80054d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2201      	movs	r2, #1
 800511e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2201      	movs	r2, #1
 8005126:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2201      	movs	r2, #1
 800512e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2201      	movs	r2, #1
 8005136:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2201      	movs	r2, #1
 800513e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2201      	movs	r2, #1
 8005146:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2201      	movs	r2, #1
 800514e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2201      	movs	r2, #1
 8005156:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2201      	movs	r2, #1
 800515e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2201      	movs	r2, #1
 8005166:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2201      	movs	r2, #1
 800516e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2201      	movs	r2, #1
 8005176:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800517a:	2300      	movs	r3, #0
}
 800517c:	4618      	mov	r0, r3
 800517e:	3708      	adds	r7, #8
 8005180:	46bd      	mov	sp, r7
 8005182:	bd80      	pop	{r7, pc}

08005184 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005184:	b480      	push	{r7}
 8005186:	b083      	sub	sp, #12
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800518c:	bf00      	nop
 800518e:	370c      	adds	r7, #12
 8005190:	46bd      	mov	sp, r7
 8005192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005196:	4770      	bx	lr

08005198 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005198:	b480      	push	{r7}
 800519a:	b085      	sub	sp, #20
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051a6:	b2db      	uxtb	r3, r3
 80051a8:	2b01      	cmp	r3, #1
 80051aa:	d001      	beq.n	80051b0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80051ac:	2301      	movs	r3, #1
 80051ae:	e04f      	b.n	8005250 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2202      	movs	r2, #2
 80051b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	68da      	ldr	r2, [r3, #12]
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f042 0201 	orr.w	r2, r2, #1
 80051c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	4a23      	ldr	r2, [pc, #140]	@ (800525c <HAL_TIM_Base_Start_IT+0xc4>)
 80051ce:	4293      	cmp	r3, r2
 80051d0:	d01d      	beq.n	800520e <HAL_TIM_Base_Start_IT+0x76>
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051da:	d018      	beq.n	800520e <HAL_TIM_Base_Start_IT+0x76>
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4a1f      	ldr	r2, [pc, #124]	@ (8005260 <HAL_TIM_Base_Start_IT+0xc8>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d013      	beq.n	800520e <HAL_TIM_Base_Start_IT+0x76>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	4a1e      	ldr	r2, [pc, #120]	@ (8005264 <HAL_TIM_Base_Start_IT+0xcc>)
 80051ec:	4293      	cmp	r3, r2
 80051ee:	d00e      	beq.n	800520e <HAL_TIM_Base_Start_IT+0x76>
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	4a1c      	ldr	r2, [pc, #112]	@ (8005268 <HAL_TIM_Base_Start_IT+0xd0>)
 80051f6:	4293      	cmp	r3, r2
 80051f8:	d009      	beq.n	800520e <HAL_TIM_Base_Start_IT+0x76>
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	4a1b      	ldr	r2, [pc, #108]	@ (800526c <HAL_TIM_Base_Start_IT+0xd4>)
 8005200:	4293      	cmp	r3, r2
 8005202:	d004      	beq.n	800520e <HAL_TIM_Base_Start_IT+0x76>
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	4a19      	ldr	r2, [pc, #100]	@ (8005270 <HAL_TIM_Base_Start_IT+0xd8>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d115      	bne.n	800523a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	689a      	ldr	r2, [r3, #8]
 8005214:	4b17      	ldr	r3, [pc, #92]	@ (8005274 <HAL_TIM_Base_Start_IT+0xdc>)
 8005216:	4013      	ands	r3, r2
 8005218:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	2b06      	cmp	r3, #6
 800521e:	d015      	beq.n	800524c <HAL_TIM_Base_Start_IT+0xb4>
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005226:	d011      	beq.n	800524c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	681a      	ldr	r2, [r3, #0]
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f042 0201 	orr.w	r2, r2, #1
 8005236:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005238:	e008      	b.n	800524c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	681a      	ldr	r2, [r3, #0]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f042 0201 	orr.w	r2, r2, #1
 8005248:	601a      	str	r2, [r3, #0]
 800524a:	e000      	b.n	800524e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800524c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800524e:	2300      	movs	r3, #0
}
 8005250:	4618      	mov	r0, r3
 8005252:	3714      	adds	r7, #20
 8005254:	46bd      	mov	sp, r7
 8005256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525a:	4770      	bx	lr
 800525c:	40012c00 	.word	0x40012c00
 8005260:	40000400 	.word	0x40000400
 8005264:	40000800 	.word	0x40000800
 8005268:	40000c00 	.word	0x40000c00
 800526c:	40013400 	.word	0x40013400
 8005270:	40014000 	.word	0x40014000
 8005274:	00010007 	.word	0x00010007

08005278 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	b084      	sub	sp, #16
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	68db      	ldr	r3, [r3, #12]
 8005286:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	691b      	ldr	r3, [r3, #16]
 800528e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005290:	68bb      	ldr	r3, [r7, #8]
 8005292:	f003 0302 	and.w	r3, r3, #2
 8005296:	2b00      	cmp	r3, #0
 8005298:	d020      	beq.n	80052dc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	f003 0302 	and.w	r3, r3, #2
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d01b      	beq.n	80052dc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f06f 0202 	mvn.w	r2, #2
 80052ac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2201      	movs	r2, #1
 80052b2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	699b      	ldr	r3, [r3, #24]
 80052ba:	f003 0303 	and.w	r3, r3, #3
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d003      	beq.n	80052ca <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80052c2:	6878      	ldr	r0, [r7, #4]
 80052c4:	f000 f8e9 	bl	800549a <HAL_TIM_IC_CaptureCallback>
 80052c8:	e005      	b.n	80052d6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80052ca:	6878      	ldr	r0, [r7, #4]
 80052cc:	f000 f8db 	bl	8005486 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052d0:	6878      	ldr	r0, [r7, #4]
 80052d2:	f000 f8ec 	bl	80054ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2200      	movs	r2, #0
 80052da:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80052dc:	68bb      	ldr	r3, [r7, #8]
 80052de:	f003 0304 	and.w	r3, r3, #4
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d020      	beq.n	8005328 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	f003 0304 	and.w	r3, r3, #4
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d01b      	beq.n	8005328 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f06f 0204 	mvn.w	r2, #4
 80052f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2202      	movs	r2, #2
 80052fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	699b      	ldr	r3, [r3, #24]
 8005306:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800530a:	2b00      	cmp	r3, #0
 800530c:	d003      	beq.n	8005316 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800530e:	6878      	ldr	r0, [r7, #4]
 8005310:	f000 f8c3 	bl	800549a <HAL_TIM_IC_CaptureCallback>
 8005314:	e005      	b.n	8005322 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005316:	6878      	ldr	r0, [r7, #4]
 8005318:	f000 f8b5 	bl	8005486 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800531c:	6878      	ldr	r0, [r7, #4]
 800531e:	f000 f8c6 	bl	80054ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2200      	movs	r2, #0
 8005326:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005328:	68bb      	ldr	r3, [r7, #8]
 800532a:	f003 0308 	and.w	r3, r3, #8
 800532e:	2b00      	cmp	r3, #0
 8005330:	d020      	beq.n	8005374 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	f003 0308 	and.w	r3, r3, #8
 8005338:	2b00      	cmp	r3, #0
 800533a:	d01b      	beq.n	8005374 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f06f 0208 	mvn.w	r2, #8
 8005344:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2204      	movs	r2, #4
 800534a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	69db      	ldr	r3, [r3, #28]
 8005352:	f003 0303 	and.w	r3, r3, #3
 8005356:	2b00      	cmp	r3, #0
 8005358:	d003      	beq.n	8005362 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800535a:	6878      	ldr	r0, [r7, #4]
 800535c:	f000 f89d 	bl	800549a <HAL_TIM_IC_CaptureCallback>
 8005360:	e005      	b.n	800536e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005362:	6878      	ldr	r0, [r7, #4]
 8005364:	f000 f88f 	bl	8005486 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005368:	6878      	ldr	r0, [r7, #4]
 800536a:	f000 f8a0 	bl	80054ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2200      	movs	r2, #0
 8005372:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	f003 0310 	and.w	r3, r3, #16
 800537a:	2b00      	cmp	r3, #0
 800537c:	d020      	beq.n	80053c0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	f003 0310 	and.w	r3, r3, #16
 8005384:	2b00      	cmp	r3, #0
 8005386:	d01b      	beq.n	80053c0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f06f 0210 	mvn.w	r2, #16
 8005390:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2208      	movs	r2, #8
 8005396:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	69db      	ldr	r3, [r3, #28]
 800539e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d003      	beq.n	80053ae <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053a6:	6878      	ldr	r0, [r7, #4]
 80053a8:	f000 f877 	bl	800549a <HAL_TIM_IC_CaptureCallback>
 80053ac:	e005      	b.n	80053ba <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053ae:	6878      	ldr	r0, [r7, #4]
 80053b0:	f000 f869 	bl	8005486 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053b4:	6878      	ldr	r0, [r7, #4]
 80053b6:	f000 f87a 	bl	80054ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2200      	movs	r2, #0
 80053be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80053c0:	68bb      	ldr	r3, [r7, #8]
 80053c2:	f003 0301 	and.w	r3, r3, #1
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d00c      	beq.n	80053e4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	f003 0301 	and.w	r3, r3, #1
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d007      	beq.n	80053e4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f06f 0201 	mvn.w	r2, #1
 80053dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80053de:	6878      	ldr	r0, [r7, #4]
 80053e0:	f7fb ff00 	bl	80011e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80053e4:	68bb      	ldr	r3, [r7, #8]
 80053e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d104      	bne.n	80053f8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d00c      	beq.n	8005412 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d007      	beq.n	8005412 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800540a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800540c:	6878      	ldr	r0, [r7, #4]
 800540e:	f000 f90d 	bl	800562c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005412:	68bb      	ldr	r3, [r7, #8]
 8005414:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005418:	2b00      	cmp	r3, #0
 800541a:	d00c      	beq.n	8005436 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005422:	2b00      	cmp	r3, #0
 8005424:	d007      	beq.n	8005436 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800542e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005430:	6878      	ldr	r0, [r7, #4]
 8005432:	f000 f905 	bl	8005640 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800543c:	2b00      	cmp	r3, #0
 800543e:	d00c      	beq.n	800545a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005446:	2b00      	cmp	r3, #0
 8005448:	d007      	beq.n	800545a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005452:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005454:	6878      	ldr	r0, [r7, #4]
 8005456:	f000 f834 	bl	80054c2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800545a:	68bb      	ldr	r3, [r7, #8]
 800545c:	f003 0320 	and.w	r3, r3, #32
 8005460:	2b00      	cmp	r3, #0
 8005462:	d00c      	beq.n	800547e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	f003 0320 	and.w	r3, r3, #32
 800546a:	2b00      	cmp	r3, #0
 800546c:	d007      	beq.n	800547e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f06f 0220 	mvn.w	r2, #32
 8005476:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005478:	6878      	ldr	r0, [r7, #4]
 800547a:	f000 f8cd 	bl	8005618 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800547e:	bf00      	nop
 8005480:	3710      	adds	r7, #16
 8005482:	46bd      	mov	sp, r7
 8005484:	bd80      	pop	{r7, pc}

08005486 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005486:	b480      	push	{r7}
 8005488:	b083      	sub	sp, #12
 800548a:	af00      	add	r7, sp, #0
 800548c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800548e:	bf00      	nop
 8005490:	370c      	adds	r7, #12
 8005492:	46bd      	mov	sp, r7
 8005494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005498:	4770      	bx	lr

0800549a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800549a:	b480      	push	{r7}
 800549c:	b083      	sub	sp, #12
 800549e:	af00      	add	r7, sp, #0
 80054a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80054a2:	bf00      	nop
 80054a4:	370c      	adds	r7, #12
 80054a6:	46bd      	mov	sp, r7
 80054a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ac:	4770      	bx	lr

080054ae <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80054ae:	b480      	push	{r7}
 80054b0:	b083      	sub	sp, #12
 80054b2:	af00      	add	r7, sp, #0
 80054b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80054b6:	bf00      	nop
 80054b8:	370c      	adds	r7, #12
 80054ba:	46bd      	mov	sp, r7
 80054bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c0:	4770      	bx	lr

080054c2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80054c2:	b480      	push	{r7}
 80054c4:	b083      	sub	sp, #12
 80054c6:	af00      	add	r7, sp, #0
 80054c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80054ca:	bf00      	nop
 80054cc:	370c      	adds	r7, #12
 80054ce:	46bd      	mov	sp, r7
 80054d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d4:	4770      	bx	lr
	...

080054d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80054d8:	b480      	push	{r7}
 80054da:	b085      	sub	sp, #20
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
 80054e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	4a43      	ldr	r2, [pc, #268]	@ (80055f8 <TIM_Base_SetConfig+0x120>)
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d013      	beq.n	8005518 <TIM_Base_SetConfig+0x40>
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054f6:	d00f      	beq.n	8005518 <TIM_Base_SetConfig+0x40>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	4a40      	ldr	r2, [pc, #256]	@ (80055fc <TIM_Base_SetConfig+0x124>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d00b      	beq.n	8005518 <TIM_Base_SetConfig+0x40>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	4a3f      	ldr	r2, [pc, #252]	@ (8005600 <TIM_Base_SetConfig+0x128>)
 8005504:	4293      	cmp	r3, r2
 8005506:	d007      	beq.n	8005518 <TIM_Base_SetConfig+0x40>
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	4a3e      	ldr	r2, [pc, #248]	@ (8005604 <TIM_Base_SetConfig+0x12c>)
 800550c:	4293      	cmp	r3, r2
 800550e:	d003      	beq.n	8005518 <TIM_Base_SetConfig+0x40>
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	4a3d      	ldr	r2, [pc, #244]	@ (8005608 <TIM_Base_SetConfig+0x130>)
 8005514:	4293      	cmp	r3, r2
 8005516:	d108      	bne.n	800552a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800551e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	685b      	ldr	r3, [r3, #4]
 8005524:	68fa      	ldr	r2, [r7, #12]
 8005526:	4313      	orrs	r3, r2
 8005528:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	4a32      	ldr	r2, [pc, #200]	@ (80055f8 <TIM_Base_SetConfig+0x120>)
 800552e:	4293      	cmp	r3, r2
 8005530:	d01f      	beq.n	8005572 <TIM_Base_SetConfig+0x9a>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005538:	d01b      	beq.n	8005572 <TIM_Base_SetConfig+0x9a>
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	4a2f      	ldr	r2, [pc, #188]	@ (80055fc <TIM_Base_SetConfig+0x124>)
 800553e:	4293      	cmp	r3, r2
 8005540:	d017      	beq.n	8005572 <TIM_Base_SetConfig+0x9a>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	4a2e      	ldr	r2, [pc, #184]	@ (8005600 <TIM_Base_SetConfig+0x128>)
 8005546:	4293      	cmp	r3, r2
 8005548:	d013      	beq.n	8005572 <TIM_Base_SetConfig+0x9a>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	4a2d      	ldr	r2, [pc, #180]	@ (8005604 <TIM_Base_SetConfig+0x12c>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d00f      	beq.n	8005572 <TIM_Base_SetConfig+0x9a>
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	4a2c      	ldr	r2, [pc, #176]	@ (8005608 <TIM_Base_SetConfig+0x130>)
 8005556:	4293      	cmp	r3, r2
 8005558:	d00b      	beq.n	8005572 <TIM_Base_SetConfig+0x9a>
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	4a2b      	ldr	r2, [pc, #172]	@ (800560c <TIM_Base_SetConfig+0x134>)
 800555e:	4293      	cmp	r3, r2
 8005560:	d007      	beq.n	8005572 <TIM_Base_SetConfig+0x9a>
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	4a2a      	ldr	r2, [pc, #168]	@ (8005610 <TIM_Base_SetConfig+0x138>)
 8005566:	4293      	cmp	r3, r2
 8005568:	d003      	beq.n	8005572 <TIM_Base_SetConfig+0x9a>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	4a29      	ldr	r2, [pc, #164]	@ (8005614 <TIM_Base_SetConfig+0x13c>)
 800556e:	4293      	cmp	r3, r2
 8005570:	d108      	bne.n	8005584 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005578:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	68db      	ldr	r3, [r3, #12]
 800557e:	68fa      	ldr	r2, [r7, #12]
 8005580:	4313      	orrs	r3, r2
 8005582:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	695b      	ldr	r3, [r3, #20]
 800558e:	4313      	orrs	r3, r2
 8005590:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	689a      	ldr	r2, [r3, #8]
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	681a      	ldr	r2, [r3, #0]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	4a14      	ldr	r2, [pc, #80]	@ (80055f8 <TIM_Base_SetConfig+0x120>)
 80055a6:	4293      	cmp	r3, r2
 80055a8:	d00f      	beq.n	80055ca <TIM_Base_SetConfig+0xf2>
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	4a16      	ldr	r2, [pc, #88]	@ (8005608 <TIM_Base_SetConfig+0x130>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d00b      	beq.n	80055ca <TIM_Base_SetConfig+0xf2>
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	4a15      	ldr	r2, [pc, #84]	@ (800560c <TIM_Base_SetConfig+0x134>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d007      	beq.n	80055ca <TIM_Base_SetConfig+0xf2>
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	4a14      	ldr	r2, [pc, #80]	@ (8005610 <TIM_Base_SetConfig+0x138>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d003      	beq.n	80055ca <TIM_Base_SetConfig+0xf2>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	4a13      	ldr	r2, [pc, #76]	@ (8005614 <TIM_Base_SetConfig+0x13c>)
 80055c6:	4293      	cmp	r3, r2
 80055c8:	d103      	bne.n	80055d2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	691a      	ldr	r2, [r3, #16]
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f043 0204 	orr.w	r2, r3, #4
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2201      	movs	r2, #1
 80055e2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	68fa      	ldr	r2, [r7, #12]
 80055e8:	601a      	str	r2, [r3, #0]
}
 80055ea:	bf00      	nop
 80055ec:	3714      	adds	r7, #20
 80055ee:	46bd      	mov	sp, r7
 80055f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f4:	4770      	bx	lr
 80055f6:	bf00      	nop
 80055f8:	40012c00 	.word	0x40012c00
 80055fc:	40000400 	.word	0x40000400
 8005600:	40000800 	.word	0x40000800
 8005604:	40000c00 	.word	0x40000c00
 8005608:	40013400 	.word	0x40013400
 800560c:	40014000 	.word	0x40014000
 8005610:	40014400 	.word	0x40014400
 8005614:	40014800 	.word	0x40014800

08005618 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005618:	b480      	push	{r7}
 800561a:	b083      	sub	sp, #12
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005620:	bf00      	nop
 8005622:	370c      	adds	r7, #12
 8005624:	46bd      	mov	sp, r7
 8005626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562a:	4770      	bx	lr

0800562c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800562c:	b480      	push	{r7}
 800562e:	b083      	sub	sp, #12
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005634:	bf00      	nop
 8005636:	370c      	adds	r7, #12
 8005638:	46bd      	mov	sp, r7
 800563a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563e:	4770      	bx	lr

08005640 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005640:	b480      	push	{r7}
 8005642:	b083      	sub	sp, #12
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005648:	bf00      	nop
 800564a:	370c      	adds	r7, #12
 800564c:	46bd      	mov	sp, r7
 800564e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005652:	4770      	bx	lr

08005654 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b082      	sub	sp, #8
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d101      	bne.n	8005666 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005662:	2301      	movs	r3, #1
 8005664:	e040      	b.n	80056e8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800566a:	2b00      	cmp	r3, #0
 800566c:	d106      	bne.n	800567c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	2200      	movs	r2, #0
 8005672:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005676:	6878      	ldr	r0, [r7, #4]
 8005678:	f7fb ff6a 	bl	8001550 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2224      	movs	r2, #36	@ 0x24
 8005680:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	681a      	ldr	r2, [r3, #0]
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f022 0201 	bic.w	r2, r2, #1
 8005690:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005696:	2b00      	cmp	r3, #0
 8005698:	d002      	beq.n	80056a0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800569a:	6878      	ldr	r0, [r7, #4]
 800569c:	f000 fae0 	bl	8005c60 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80056a0:	6878      	ldr	r0, [r7, #4]
 80056a2:	f000 f825 	bl	80056f0 <UART_SetConfig>
 80056a6:	4603      	mov	r3, r0
 80056a8:	2b01      	cmp	r3, #1
 80056aa:	d101      	bne.n	80056b0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80056ac:	2301      	movs	r3, #1
 80056ae:	e01b      	b.n	80056e8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	685a      	ldr	r2, [r3, #4]
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80056be:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	689a      	ldr	r2, [r3, #8]
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80056ce:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	681a      	ldr	r2, [r3, #0]
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f042 0201 	orr.w	r2, r2, #1
 80056de:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80056e0:	6878      	ldr	r0, [r7, #4]
 80056e2:	f000 fb5f 	bl	8005da4 <UART_CheckIdleState>
 80056e6:	4603      	mov	r3, r0
}
 80056e8:	4618      	mov	r0, r3
 80056ea:	3708      	adds	r7, #8
 80056ec:	46bd      	mov	sp, r7
 80056ee:	bd80      	pop	{r7, pc}

080056f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80056f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80056f4:	b08a      	sub	sp, #40	@ 0x28
 80056f6:	af00      	add	r7, sp, #0
 80056f8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80056fa:	2300      	movs	r3, #0
 80056fc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	689a      	ldr	r2, [r3, #8]
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	691b      	ldr	r3, [r3, #16]
 8005708:	431a      	orrs	r2, r3
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	695b      	ldr	r3, [r3, #20]
 800570e:	431a      	orrs	r2, r3
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	69db      	ldr	r3, [r3, #28]
 8005714:	4313      	orrs	r3, r2
 8005716:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	681a      	ldr	r2, [r3, #0]
 800571e:	4ba4      	ldr	r3, [pc, #656]	@ (80059b0 <UART_SetConfig+0x2c0>)
 8005720:	4013      	ands	r3, r2
 8005722:	68fa      	ldr	r2, [r7, #12]
 8005724:	6812      	ldr	r2, [r2, #0]
 8005726:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005728:	430b      	orrs	r3, r1
 800572a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	685b      	ldr	r3, [r3, #4]
 8005732:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	68da      	ldr	r2, [r3, #12]
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	430a      	orrs	r2, r1
 8005740:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	699b      	ldr	r3, [r3, #24]
 8005746:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	4a99      	ldr	r2, [pc, #612]	@ (80059b4 <UART_SetConfig+0x2c4>)
 800574e:	4293      	cmp	r3, r2
 8005750:	d004      	beq.n	800575c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	6a1b      	ldr	r3, [r3, #32]
 8005756:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005758:	4313      	orrs	r3, r2
 800575a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	689b      	ldr	r3, [r3, #8]
 8005762:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800576c:	430a      	orrs	r2, r1
 800576e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	4a90      	ldr	r2, [pc, #576]	@ (80059b8 <UART_SetConfig+0x2c8>)
 8005776:	4293      	cmp	r3, r2
 8005778:	d126      	bne.n	80057c8 <UART_SetConfig+0xd8>
 800577a:	4b90      	ldr	r3, [pc, #576]	@ (80059bc <UART_SetConfig+0x2cc>)
 800577c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005780:	f003 0303 	and.w	r3, r3, #3
 8005784:	2b03      	cmp	r3, #3
 8005786:	d81b      	bhi.n	80057c0 <UART_SetConfig+0xd0>
 8005788:	a201      	add	r2, pc, #4	@ (adr r2, 8005790 <UART_SetConfig+0xa0>)
 800578a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800578e:	bf00      	nop
 8005790:	080057a1 	.word	0x080057a1
 8005794:	080057b1 	.word	0x080057b1
 8005798:	080057a9 	.word	0x080057a9
 800579c:	080057b9 	.word	0x080057b9
 80057a0:	2301      	movs	r3, #1
 80057a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057a6:	e116      	b.n	80059d6 <UART_SetConfig+0x2e6>
 80057a8:	2302      	movs	r3, #2
 80057aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057ae:	e112      	b.n	80059d6 <UART_SetConfig+0x2e6>
 80057b0:	2304      	movs	r3, #4
 80057b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057b6:	e10e      	b.n	80059d6 <UART_SetConfig+0x2e6>
 80057b8:	2308      	movs	r3, #8
 80057ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057be:	e10a      	b.n	80059d6 <UART_SetConfig+0x2e6>
 80057c0:	2310      	movs	r3, #16
 80057c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80057c6:	e106      	b.n	80059d6 <UART_SetConfig+0x2e6>
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4a7c      	ldr	r2, [pc, #496]	@ (80059c0 <UART_SetConfig+0x2d0>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d138      	bne.n	8005844 <UART_SetConfig+0x154>
 80057d2:	4b7a      	ldr	r3, [pc, #488]	@ (80059bc <UART_SetConfig+0x2cc>)
 80057d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057d8:	f003 030c 	and.w	r3, r3, #12
 80057dc:	2b0c      	cmp	r3, #12
 80057de:	d82d      	bhi.n	800583c <UART_SetConfig+0x14c>
 80057e0:	a201      	add	r2, pc, #4	@ (adr r2, 80057e8 <UART_SetConfig+0xf8>)
 80057e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057e6:	bf00      	nop
 80057e8:	0800581d 	.word	0x0800581d
 80057ec:	0800583d 	.word	0x0800583d
 80057f0:	0800583d 	.word	0x0800583d
 80057f4:	0800583d 	.word	0x0800583d
 80057f8:	0800582d 	.word	0x0800582d
 80057fc:	0800583d 	.word	0x0800583d
 8005800:	0800583d 	.word	0x0800583d
 8005804:	0800583d 	.word	0x0800583d
 8005808:	08005825 	.word	0x08005825
 800580c:	0800583d 	.word	0x0800583d
 8005810:	0800583d 	.word	0x0800583d
 8005814:	0800583d 	.word	0x0800583d
 8005818:	08005835 	.word	0x08005835
 800581c:	2300      	movs	r3, #0
 800581e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005822:	e0d8      	b.n	80059d6 <UART_SetConfig+0x2e6>
 8005824:	2302      	movs	r3, #2
 8005826:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800582a:	e0d4      	b.n	80059d6 <UART_SetConfig+0x2e6>
 800582c:	2304      	movs	r3, #4
 800582e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005832:	e0d0      	b.n	80059d6 <UART_SetConfig+0x2e6>
 8005834:	2308      	movs	r3, #8
 8005836:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800583a:	e0cc      	b.n	80059d6 <UART_SetConfig+0x2e6>
 800583c:	2310      	movs	r3, #16
 800583e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005842:	e0c8      	b.n	80059d6 <UART_SetConfig+0x2e6>
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	4a5e      	ldr	r2, [pc, #376]	@ (80059c4 <UART_SetConfig+0x2d4>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d125      	bne.n	800589a <UART_SetConfig+0x1aa>
 800584e:	4b5b      	ldr	r3, [pc, #364]	@ (80059bc <UART_SetConfig+0x2cc>)
 8005850:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005854:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005858:	2b30      	cmp	r3, #48	@ 0x30
 800585a:	d016      	beq.n	800588a <UART_SetConfig+0x19a>
 800585c:	2b30      	cmp	r3, #48	@ 0x30
 800585e:	d818      	bhi.n	8005892 <UART_SetConfig+0x1a2>
 8005860:	2b20      	cmp	r3, #32
 8005862:	d00a      	beq.n	800587a <UART_SetConfig+0x18a>
 8005864:	2b20      	cmp	r3, #32
 8005866:	d814      	bhi.n	8005892 <UART_SetConfig+0x1a2>
 8005868:	2b00      	cmp	r3, #0
 800586a:	d002      	beq.n	8005872 <UART_SetConfig+0x182>
 800586c:	2b10      	cmp	r3, #16
 800586e:	d008      	beq.n	8005882 <UART_SetConfig+0x192>
 8005870:	e00f      	b.n	8005892 <UART_SetConfig+0x1a2>
 8005872:	2300      	movs	r3, #0
 8005874:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005878:	e0ad      	b.n	80059d6 <UART_SetConfig+0x2e6>
 800587a:	2302      	movs	r3, #2
 800587c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005880:	e0a9      	b.n	80059d6 <UART_SetConfig+0x2e6>
 8005882:	2304      	movs	r3, #4
 8005884:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005888:	e0a5      	b.n	80059d6 <UART_SetConfig+0x2e6>
 800588a:	2308      	movs	r3, #8
 800588c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005890:	e0a1      	b.n	80059d6 <UART_SetConfig+0x2e6>
 8005892:	2310      	movs	r3, #16
 8005894:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005898:	e09d      	b.n	80059d6 <UART_SetConfig+0x2e6>
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	4a4a      	ldr	r2, [pc, #296]	@ (80059c8 <UART_SetConfig+0x2d8>)
 80058a0:	4293      	cmp	r3, r2
 80058a2:	d125      	bne.n	80058f0 <UART_SetConfig+0x200>
 80058a4:	4b45      	ldr	r3, [pc, #276]	@ (80059bc <UART_SetConfig+0x2cc>)
 80058a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058aa:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80058ae:	2bc0      	cmp	r3, #192	@ 0xc0
 80058b0:	d016      	beq.n	80058e0 <UART_SetConfig+0x1f0>
 80058b2:	2bc0      	cmp	r3, #192	@ 0xc0
 80058b4:	d818      	bhi.n	80058e8 <UART_SetConfig+0x1f8>
 80058b6:	2b80      	cmp	r3, #128	@ 0x80
 80058b8:	d00a      	beq.n	80058d0 <UART_SetConfig+0x1e0>
 80058ba:	2b80      	cmp	r3, #128	@ 0x80
 80058bc:	d814      	bhi.n	80058e8 <UART_SetConfig+0x1f8>
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d002      	beq.n	80058c8 <UART_SetConfig+0x1d8>
 80058c2:	2b40      	cmp	r3, #64	@ 0x40
 80058c4:	d008      	beq.n	80058d8 <UART_SetConfig+0x1e8>
 80058c6:	e00f      	b.n	80058e8 <UART_SetConfig+0x1f8>
 80058c8:	2300      	movs	r3, #0
 80058ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058ce:	e082      	b.n	80059d6 <UART_SetConfig+0x2e6>
 80058d0:	2302      	movs	r3, #2
 80058d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058d6:	e07e      	b.n	80059d6 <UART_SetConfig+0x2e6>
 80058d8:	2304      	movs	r3, #4
 80058da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058de:	e07a      	b.n	80059d6 <UART_SetConfig+0x2e6>
 80058e0:	2308      	movs	r3, #8
 80058e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058e6:	e076      	b.n	80059d6 <UART_SetConfig+0x2e6>
 80058e8:	2310      	movs	r3, #16
 80058ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058ee:	e072      	b.n	80059d6 <UART_SetConfig+0x2e6>
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	4a35      	ldr	r2, [pc, #212]	@ (80059cc <UART_SetConfig+0x2dc>)
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d12a      	bne.n	8005950 <UART_SetConfig+0x260>
 80058fa:	4b30      	ldr	r3, [pc, #192]	@ (80059bc <UART_SetConfig+0x2cc>)
 80058fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005900:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005904:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005908:	d01a      	beq.n	8005940 <UART_SetConfig+0x250>
 800590a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800590e:	d81b      	bhi.n	8005948 <UART_SetConfig+0x258>
 8005910:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005914:	d00c      	beq.n	8005930 <UART_SetConfig+0x240>
 8005916:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800591a:	d815      	bhi.n	8005948 <UART_SetConfig+0x258>
 800591c:	2b00      	cmp	r3, #0
 800591e:	d003      	beq.n	8005928 <UART_SetConfig+0x238>
 8005920:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005924:	d008      	beq.n	8005938 <UART_SetConfig+0x248>
 8005926:	e00f      	b.n	8005948 <UART_SetConfig+0x258>
 8005928:	2300      	movs	r3, #0
 800592a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800592e:	e052      	b.n	80059d6 <UART_SetConfig+0x2e6>
 8005930:	2302      	movs	r3, #2
 8005932:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005936:	e04e      	b.n	80059d6 <UART_SetConfig+0x2e6>
 8005938:	2304      	movs	r3, #4
 800593a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800593e:	e04a      	b.n	80059d6 <UART_SetConfig+0x2e6>
 8005940:	2308      	movs	r3, #8
 8005942:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005946:	e046      	b.n	80059d6 <UART_SetConfig+0x2e6>
 8005948:	2310      	movs	r3, #16
 800594a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800594e:	e042      	b.n	80059d6 <UART_SetConfig+0x2e6>
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	4a17      	ldr	r2, [pc, #92]	@ (80059b4 <UART_SetConfig+0x2c4>)
 8005956:	4293      	cmp	r3, r2
 8005958:	d13a      	bne.n	80059d0 <UART_SetConfig+0x2e0>
 800595a:	4b18      	ldr	r3, [pc, #96]	@ (80059bc <UART_SetConfig+0x2cc>)
 800595c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005960:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005964:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005968:	d01a      	beq.n	80059a0 <UART_SetConfig+0x2b0>
 800596a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800596e:	d81b      	bhi.n	80059a8 <UART_SetConfig+0x2b8>
 8005970:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005974:	d00c      	beq.n	8005990 <UART_SetConfig+0x2a0>
 8005976:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800597a:	d815      	bhi.n	80059a8 <UART_SetConfig+0x2b8>
 800597c:	2b00      	cmp	r3, #0
 800597e:	d003      	beq.n	8005988 <UART_SetConfig+0x298>
 8005980:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005984:	d008      	beq.n	8005998 <UART_SetConfig+0x2a8>
 8005986:	e00f      	b.n	80059a8 <UART_SetConfig+0x2b8>
 8005988:	2300      	movs	r3, #0
 800598a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800598e:	e022      	b.n	80059d6 <UART_SetConfig+0x2e6>
 8005990:	2302      	movs	r3, #2
 8005992:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005996:	e01e      	b.n	80059d6 <UART_SetConfig+0x2e6>
 8005998:	2304      	movs	r3, #4
 800599a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800599e:	e01a      	b.n	80059d6 <UART_SetConfig+0x2e6>
 80059a0:	2308      	movs	r3, #8
 80059a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059a6:	e016      	b.n	80059d6 <UART_SetConfig+0x2e6>
 80059a8:	2310      	movs	r3, #16
 80059aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059ae:	e012      	b.n	80059d6 <UART_SetConfig+0x2e6>
 80059b0:	efff69f3 	.word	0xefff69f3
 80059b4:	40008000 	.word	0x40008000
 80059b8:	40013800 	.word	0x40013800
 80059bc:	40021000 	.word	0x40021000
 80059c0:	40004400 	.word	0x40004400
 80059c4:	40004800 	.word	0x40004800
 80059c8:	40004c00 	.word	0x40004c00
 80059cc:	40005000 	.word	0x40005000
 80059d0:	2310      	movs	r3, #16
 80059d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	4a9f      	ldr	r2, [pc, #636]	@ (8005c58 <UART_SetConfig+0x568>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d17a      	bne.n	8005ad6 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80059e0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80059e4:	2b08      	cmp	r3, #8
 80059e6:	d824      	bhi.n	8005a32 <UART_SetConfig+0x342>
 80059e8:	a201      	add	r2, pc, #4	@ (adr r2, 80059f0 <UART_SetConfig+0x300>)
 80059ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059ee:	bf00      	nop
 80059f0:	08005a15 	.word	0x08005a15
 80059f4:	08005a33 	.word	0x08005a33
 80059f8:	08005a1d 	.word	0x08005a1d
 80059fc:	08005a33 	.word	0x08005a33
 8005a00:	08005a23 	.word	0x08005a23
 8005a04:	08005a33 	.word	0x08005a33
 8005a08:	08005a33 	.word	0x08005a33
 8005a0c:	08005a33 	.word	0x08005a33
 8005a10:	08005a2b 	.word	0x08005a2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a14:	f7fe fc12 	bl	800423c <HAL_RCC_GetPCLK1Freq>
 8005a18:	61f8      	str	r0, [r7, #28]
        break;
 8005a1a:	e010      	b.n	8005a3e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005a1c:	4b8f      	ldr	r3, [pc, #572]	@ (8005c5c <UART_SetConfig+0x56c>)
 8005a1e:	61fb      	str	r3, [r7, #28]
        break;
 8005a20:	e00d      	b.n	8005a3e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a22:	f7fe fb73 	bl	800410c <HAL_RCC_GetSysClockFreq>
 8005a26:	61f8      	str	r0, [r7, #28]
        break;
 8005a28:	e009      	b.n	8005a3e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005a2e:	61fb      	str	r3, [r7, #28]
        break;
 8005a30:	e005      	b.n	8005a3e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005a32:	2300      	movs	r3, #0
 8005a34:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005a36:	2301      	movs	r3, #1
 8005a38:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005a3c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005a3e:	69fb      	ldr	r3, [r7, #28]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	f000 80fb 	beq.w	8005c3c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	685a      	ldr	r2, [r3, #4]
 8005a4a:	4613      	mov	r3, r2
 8005a4c:	005b      	lsls	r3, r3, #1
 8005a4e:	4413      	add	r3, r2
 8005a50:	69fa      	ldr	r2, [r7, #28]
 8005a52:	429a      	cmp	r2, r3
 8005a54:	d305      	bcc.n	8005a62 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	685b      	ldr	r3, [r3, #4]
 8005a5a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005a5c:	69fa      	ldr	r2, [r7, #28]
 8005a5e:	429a      	cmp	r2, r3
 8005a60:	d903      	bls.n	8005a6a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005a62:	2301      	movs	r3, #1
 8005a64:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005a68:	e0e8      	b.n	8005c3c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005a6a:	69fb      	ldr	r3, [r7, #28]
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	461c      	mov	r4, r3
 8005a70:	4615      	mov	r5, r2
 8005a72:	f04f 0200 	mov.w	r2, #0
 8005a76:	f04f 0300 	mov.w	r3, #0
 8005a7a:	022b      	lsls	r3, r5, #8
 8005a7c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005a80:	0222      	lsls	r2, r4, #8
 8005a82:	68f9      	ldr	r1, [r7, #12]
 8005a84:	6849      	ldr	r1, [r1, #4]
 8005a86:	0849      	lsrs	r1, r1, #1
 8005a88:	2000      	movs	r0, #0
 8005a8a:	4688      	mov	r8, r1
 8005a8c:	4681      	mov	r9, r0
 8005a8e:	eb12 0a08 	adds.w	sl, r2, r8
 8005a92:	eb43 0b09 	adc.w	fp, r3, r9
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	685b      	ldr	r3, [r3, #4]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	603b      	str	r3, [r7, #0]
 8005a9e:	607a      	str	r2, [r7, #4]
 8005aa0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005aa4:	4650      	mov	r0, sl
 8005aa6:	4659      	mov	r1, fp
 8005aa8:	f7fa fbe2 	bl	8000270 <__aeabi_uldivmod>
 8005aac:	4602      	mov	r2, r0
 8005aae:	460b      	mov	r3, r1
 8005ab0:	4613      	mov	r3, r2
 8005ab2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005ab4:	69bb      	ldr	r3, [r7, #24]
 8005ab6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005aba:	d308      	bcc.n	8005ace <UART_SetConfig+0x3de>
 8005abc:	69bb      	ldr	r3, [r7, #24]
 8005abe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005ac2:	d204      	bcs.n	8005ace <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	69ba      	ldr	r2, [r7, #24]
 8005aca:	60da      	str	r2, [r3, #12]
 8005acc:	e0b6      	b.n	8005c3c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005ad4:	e0b2      	b.n	8005c3c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	69db      	ldr	r3, [r3, #28]
 8005ada:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ade:	d15e      	bne.n	8005b9e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005ae0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005ae4:	2b08      	cmp	r3, #8
 8005ae6:	d828      	bhi.n	8005b3a <UART_SetConfig+0x44a>
 8005ae8:	a201      	add	r2, pc, #4	@ (adr r2, 8005af0 <UART_SetConfig+0x400>)
 8005aea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005aee:	bf00      	nop
 8005af0:	08005b15 	.word	0x08005b15
 8005af4:	08005b1d 	.word	0x08005b1d
 8005af8:	08005b25 	.word	0x08005b25
 8005afc:	08005b3b 	.word	0x08005b3b
 8005b00:	08005b2b 	.word	0x08005b2b
 8005b04:	08005b3b 	.word	0x08005b3b
 8005b08:	08005b3b 	.word	0x08005b3b
 8005b0c:	08005b3b 	.word	0x08005b3b
 8005b10:	08005b33 	.word	0x08005b33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b14:	f7fe fb92 	bl	800423c <HAL_RCC_GetPCLK1Freq>
 8005b18:	61f8      	str	r0, [r7, #28]
        break;
 8005b1a:	e014      	b.n	8005b46 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005b1c:	f7fe fba4 	bl	8004268 <HAL_RCC_GetPCLK2Freq>
 8005b20:	61f8      	str	r0, [r7, #28]
        break;
 8005b22:	e010      	b.n	8005b46 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005b24:	4b4d      	ldr	r3, [pc, #308]	@ (8005c5c <UART_SetConfig+0x56c>)
 8005b26:	61fb      	str	r3, [r7, #28]
        break;
 8005b28:	e00d      	b.n	8005b46 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b2a:	f7fe faef 	bl	800410c <HAL_RCC_GetSysClockFreq>
 8005b2e:	61f8      	str	r0, [r7, #28]
        break;
 8005b30:	e009      	b.n	8005b46 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b36:	61fb      	str	r3, [r7, #28]
        break;
 8005b38:	e005      	b.n	8005b46 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005b3e:	2301      	movs	r3, #1
 8005b40:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005b44:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005b46:	69fb      	ldr	r3, [r7, #28]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d077      	beq.n	8005c3c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005b4c:	69fb      	ldr	r3, [r7, #28]
 8005b4e:	005a      	lsls	r2, r3, #1
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	685b      	ldr	r3, [r3, #4]
 8005b54:	085b      	lsrs	r3, r3, #1
 8005b56:	441a      	add	r2, r3
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	685b      	ldr	r3, [r3, #4]
 8005b5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b60:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b62:	69bb      	ldr	r3, [r7, #24]
 8005b64:	2b0f      	cmp	r3, #15
 8005b66:	d916      	bls.n	8005b96 <UART_SetConfig+0x4a6>
 8005b68:	69bb      	ldr	r3, [r7, #24]
 8005b6a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b6e:	d212      	bcs.n	8005b96 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005b70:	69bb      	ldr	r3, [r7, #24]
 8005b72:	b29b      	uxth	r3, r3
 8005b74:	f023 030f 	bic.w	r3, r3, #15
 8005b78:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005b7a:	69bb      	ldr	r3, [r7, #24]
 8005b7c:	085b      	lsrs	r3, r3, #1
 8005b7e:	b29b      	uxth	r3, r3
 8005b80:	f003 0307 	and.w	r3, r3, #7
 8005b84:	b29a      	uxth	r2, r3
 8005b86:	8afb      	ldrh	r3, [r7, #22]
 8005b88:	4313      	orrs	r3, r2
 8005b8a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	8afa      	ldrh	r2, [r7, #22]
 8005b92:	60da      	str	r2, [r3, #12]
 8005b94:	e052      	b.n	8005c3c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005b96:	2301      	movs	r3, #1
 8005b98:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005b9c:	e04e      	b.n	8005c3c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005b9e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005ba2:	2b08      	cmp	r3, #8
 8005ba4:	d827      	bhi.n	8005bf6 <UART_SetConfig+0x506>
 8005ba6:	a201      	add	r2, pc, #4	@ (adr r2, 8005bac <UART_SetConfig+0x4bc>)
 8005ba8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bac:	08005bd1 	.word	0x08005bd1
 8005bb0:	08005bd9 	.word	0x08005bd9
 8005bb4:	08005be1 	.word	0x08005be1
 8005bb8:	08005bf7 	.word	0x08005bf7
 8005bbc:	08005be7 	.word	0x08005be7
 8005bc0:	08005bf7 	.word	0x08005bf7
 8005bc4:	08005bf7 	.word	0x08005bf7
 8005bc8:	08005bf7 	.word	0x08005bf7
 8005bcc:	08005bef 	.word	0x08005bef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005bd0:	f7fe fb34 	bl	800423c <HAL_RCC_GetPCLK1Freq>
 8005bd4:	61f8      	str	r0, [r7, #28]
        break;
 8005bd6:	e014      	b.n	8005c02 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005bd8:	f7fe fb46 	bl	8004268 <HAL_RCC_GetPCLK2Freq>
 8005bdc:	61f8      	str	r0, [r7, #28]
        break;
 8005bde:	e010      	b.n	8005c02 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005be0:	4b1e      	ldr	r3, [pc, #120]	@ (8005c5c <UART_SetConfig+0x56c>)
 8005be2:	61fb      	str	r3, [r7, #28]
        break;
 8005be4:	e00d      	b.n	8005c02 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005be6:	f7fe fa91 	bl	800410c <HAL_RCC_GetSysClockFreq>
 8005bea:	61f8      	str	r0, [r7, #28]
        break;
 8005bec:	e009      	b.n	8005c02 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005bee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005bf2:	61fb      	str	r3, [r7, #28]
        break;
 8005bf4:	e005      	b.n	8005c02 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005c00:	bf00      	nop
    }

    if (pclk != 0U)
 8005c02:	69fb      	ldr	r3, [r7, #28]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d019      	beq.n	8005c3c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	685b      	ldr	r3, [r3, #4]
 8005c0c:	085a      	lsrs	r2, r3, #1
 8005c0e:	69fb      	ldr	r3, [r7, #28]
 8005c10:	441a      	add	r2, r3
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	685b      	ldr	r3, [r3, #4]
 8005c16:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c1a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005c1c:	69bb      	ldr	r3, [r7, #24]
 8005c1e:	2b0f      	cmp	r3, #15
 8005c20:	d909      	bls.n	8005c36 <UART_SetConfig+0x546>
 8005c22:	69bb      	ldr	r3, [r7, #24]
 8005c24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c28:	d205      	bcs.n	8005c36 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005c2a:	69bb      	ldr	r3, [r7, #24]
 8005c2c:	b29a      	uxth	r2, r3
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	60da      	str	r2, [r3, #12]
 8005c34:	e002      	b.n	8005c3c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005c36:	2301      	movs	r3, #1
 8005c38:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	2200      	movs	r2, #0
 8005c40:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	2200      	movs	r2, #0
 8005c46:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005c48:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	3728      	adds	r7, #40	@ 0x28
 8005c50:	46bd      	mov	sp, r7
 8005c52:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c56:	bf00      	nop
 8005c58:	40008000 	.word	0x40008000
 8005c5c:	00f42400 	.word	0x00f42400

08005c60 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005c60:	b480      	push	{r7}
 8005c62:	b083      	sub	sp, #12
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c6c:	f003 0308 	and.w	r3, r3, #8
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d00a      	beq.n	8005c8a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	685b      	ldr	r3, [r3, #4]
 8005c7a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	430a      	orrs	r2, r1
 8005c88:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c8e:	f003 0301 	and.w	r3, r3, #1
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d00a      	beq.n	8005cac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	685b      	ldr	r3, [r3, #4]
 8005c9c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	430a      	orrs	r2, r1
 8005caa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cb0:	f003 0302 	and.w	r3, r3, #2
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d00a      	beq.n	8005cce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	685b      	ldr	r3, [r3, #4]
 8005cbe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	430a      	orrs	r2, r1
 8005ccc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cd2:	f003 0304 	and.w	r3, r3, #4
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d00a      	beq.n	8005cf0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	685b      	ldr	r3, [r3, #4]
 8005ce0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	430a      	orrs	r2, r1
 8005cee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cf4:	f003 0310 	and.w	r3, r3, #16
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d00a      	beq.n	8005d12 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	689b      	ldr	r3, [r3, #8]
 8005d02:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	430a      	orrs	r2, r1
 8005d10:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d16:	f003 0320 	and.w	r3, r3, #32
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d00a      	beq.n	8005d34 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	689b      	ldr	r3, [r3, #8]
 8005d24:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	430a      	orrs	r2, r1
 8005d32:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d01a      	beq.n	8005d76 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	685b      	ldr	r3, [r3, #4]
 8005d46:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	430a      	orrs	r2, r1
 8005d54:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d5a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005d5e:	d10a      	bne.n	8005d76 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	685b      	ldr	r3, [r3, #4]
 8005d66:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	430a      	orrs	r2, r1
 8005d74:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d00a      	beq.n	8005d98 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	685b      	ldr	r3, [r3, #4]
 8005d88:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	430a      	orrs	r2, r1
 8005d96:	605a      	str	r2, [r3, #4]
  }
}
 8005d98:	bf00      	nop
 8005d9a:	370c      	adds	r7, #12
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da2:	4770      	bx	lr

08005da4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b098      	sub	sp, #96	@ 0x60
 8005da8:	af02      	add	r7, sp, #8
 8005daa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2200      	movs	r2, #0
 8005db0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005db4:	f7fb fedc 	bl	8001b70 <HAL_GetTick>
 8005db8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f003 0308 	and.w	r3, r3, #8
 8005dc4:	2b08      	cmp	r3, #8
 8005dc6:	d12e      	bne.n	8005e26 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005dc8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005dcc:	9300      	str	r3, [sp, #0]
 8005dce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005dd6:	6878      	ldr	r0, [r7, #4]
 8005dd8:	f000 f88c 	bl	8005ef4 <UART_WaitOnFlagUntilTimeout>
 8005ddc:	4603      	mov	r3, r0
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d021      	beq.n	8005e26 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005de8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dea:	e853 3f00 	ldrex	r3, [r3]
 8005dee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005df0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005df2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005df6:	653b      	str	r3, [r7, #80]	@ 0x50
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	461a      	mov	r2, r3
 8005dfe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005e00:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e02:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e04:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005e06:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005e08:	e841 2300 	strex	r3, r2, [r1]
 8005e0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005e0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d1e6      	bne.n	8005de2 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2220      	movs	r2, #32
 8005e18:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e22:	2303      	movs	r3, #3
 8005e24:	e062      	b.n	8005eec <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f003 0304 	and.w	r3, r3, #4
 8005e30:	2b04      	cmp	r3, #4
 8005e32:	d149      	bne.n	8005ec8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005e34:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005e38:	9300      	str	r3, [sp, #0]
 8005e3a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005e42:	6878      	ldr	r0, [r7, #4]
 8005e44:	f000 f856 	bl	8005ef4 <UART_WaitOnFlagUntilTimeout>
 8005e48:	4603      	mov	r3, r0
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d03c      	beq.n	8005ec8 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e56:	e853 3f00 	ldrex	r3, [r3]
 8005e5a:	623b      	str	r3, [r7, #32]
   return(result);
 8005e5c:	6a3b      	ldr	r3, [r7, #32]
 8005e5e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005e62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	461a      	mov	r2, r3
 8005e6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005e6c:	633b      	str	r3, [r7, #48]	@ 0x30
 8005e6e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e70:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005e72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e74:	e841 2300 	strex	r3, r2, [r1]
 8005e78:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005e7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d1e6      	bne.n	8005e4e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	3308      	adds	r3, #8
 8005e86:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e88:	693b      	ldr	r3, [r7, #16]
 8005e8a:	e853 3f00 	ldrex	r3, [r3]
 8005e8e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	f023 0301 	bic.w	r3, r3, #1
 8005e96:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	3308      	adds	r3, #8
 8005e9e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ea0:	61fa      	str	r2, [r7, #28]
 8005ea2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ea4:	69b9      	ldr	r1, [r7, #24]
 8005ea6:	69fa      	ldr	r2, [r7, #28]
 8005ea8:	e841 2300 	strex	r3, r2, [r1]
 8005eac:	617b      	str	r3, [r7, #20]
   return(result);
 8005eae:	697b      	ldr	r3, [r7, #20]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d1e5      	bne.n	8005e80 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2220      	movs	r2, #32
 8005eb8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005ec4:	2303      	movs	r3, #3
 8005ec6:	e011      	b.n	8005eec <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2220      	movs	r2, #32
 8005ecc:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2220      	movs	r2, #32
 8005ed2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	2200      	movs	r2, #0
 8005eda:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005eea:	2300      	movs	r3, #0
}
 8005eec:	4618      	mov	r0, r3
 8005eee:	3758      	adds	r7, #88	@ 0x58
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	bd80      	pop	{r7, pc}

08005ef4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	b084      	sub	sp, #16
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	60f8      	str	r0, [r7, #12]
 8005efc:	60b9      	str	r1, [r7, #8]
 8005efe:	603b      	str	r3, [r7, #0]
 8005f00:	4613      	mov	r3, r2
 8005f02:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f04:	e04f      	b.n	8005fa6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f06:	69bb      	ldr	r3, [r7, #24]
 8005f08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f0c:	d04b      	beq.n	8005fa6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f0e:	f7fb fe2f 	bl	8001b70 <HAL_GetTick>
 8005f12:	4602      	mov	r2, r0
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	1ad3      	subs	r3, r2, r3
 8005f18:	69ba      	ldr	r2, [r7, #24]
 8005f1a:	429a      	cmp	r2, r3
 8005f1c:	d302      	bcc.n	8005f24 <UART_WaitOnFlagUntilTimeout+0x30>
 8005f1e:	69bb      	ldr	r3, [r7, #24]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d101      	bne.n	8005f28 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005f24:	2303      	movs	r3, #3
 8005f26:	e04e      	b.n	8005fc6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f003 0304 	and.w	r3, r3, #4
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d037      	beq.n	8005fa6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	2b80      	cmp	r3, #128	@ 0x80
 8005f3a:	d034      	beq.n	8005fa6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005f3c:	68bb      	ldr	r3, [r7, #8]
 8005f3e:	2b40      	cmp	r3, #64	@ 0x40
 8005f40:	d031      	beq.n	8005fa6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	69db      	ldr	r3, [r3, #28]
 8005f48:	f003 0308 	and.w	r3, r3, #8
 8005f4c:	2b08      	cmp	r3, #8
 8005f4e:	d110      	bne.n	8005f72 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	2208      	movs	r2, #8
 8005f56:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005f58:	68f8      	ldr	r0, [r7, #12]
 8005f5a:	f000 f838 	bl	8005fce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	2208      	movs	r2, #8
 8005f62:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	2200      	movs	r2, #0
 8005f6a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005f6e:	2301      	movs	r3, #1
 8005f70:	e029      	b.n	8005fc6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	69db      	ldr	r3, [r3, #28]
 8005f78:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005f7c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005f80:	d111      	bne.n	8005fa6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005f8a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005f8c:	68f8      	ldr	r0, [r7, #12]
 8005f8e:	f000 f81e 	bl	8005fce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	2220      	movs	r2, #32
 8005f96:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005fa2:	2303      	movs	r3, #3
 8005fa4:	e00f      	b.n	8005fc6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	69da      	ldr	r2, [r3, #28]
 8005fac:	68bb      	ldr	r3, [r7, #8]
 8005fae:	4013      	ands	r3, r2
 8005fb0:	68ba      	ldr	r2, [r7, #8]
 8005fb2:	429a      	cmp	r2, r3
 8005fb4:	bf0c      	ite	eq
 8005fb6:	2301      	moveq	r3, #1
 8005fb8:	2300      	movne	r3, #0
 8005fba:	b2db      	uxtb	r3, r3
 8005fbc:	461a      	mov	r2, r3
 8005fbe:	79fb      	ldrb	r3, [r7, #7]
 8005fc0:	429a      	cmp	r2, r3
 8005fc2:	d0a0      	beq.n	8005f06 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005fc4:	2300      	movs	r3, #0
}
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	3710      	adds	r7, #16
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	bd80      	pop	{r7, pc}

08005fce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005fce:	b480      	push	{r7}
 8005fd0:	b095      	sub	sp, #84	@ 0x54
 8005fd2:	af00      	add	r7, sp, #0
 8005fd4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fde:	e853 3f00 	ldrex	r3, [r3]
 8005fe2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005fe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fe6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005fea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	461a      	mov	r2, r3
 8005ff2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ff4:	643b      	str	r3, [r7, #64]	@ 0x40
 8005ff6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ff8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005ffa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005ffc:	e841 2300 	strex	r3, r2, [r1]
 8006000:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006002:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006004:	2b00      	cmp	r3, #0
 8006006:	d1e6      	bne.n	8005fd6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	3308      	adds	r3, #8
 800600e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006010:	6a3b      	ldr	r3, [r7, #32]
 8006012:	e853 3f00 	ldrex	r3, [r3]
 8006016:	61fb      	str	r3, [r7, #28]
   return(result);
 8006018:	69fb      	ldr	r3, [r7, #28]
 800601a:	f023 0301 	bic.w	r3, r3, #1
 800601e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	3308      	adds	r3, #8
 8006026:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006028:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800602a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800602c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800602e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006030:	e841 2300 	strex	r3, r2, [r1]
 8006034:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006038:	2b00      	cmp	r3, #0
 800603a:	d1e5      	bne.n	8006008 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006040:	2b01      	cmp	r3, #1
 8006042:	d118      	bne.n	8006076 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	e853 3f00 	ldrex	r3, [r3]
 8006050:	60bb      	str	r3, [r7, #8]
   return(result);
 8006052:	68bb      	ldr	r3, [r7, #8]
 8006054:	f023 0310 	bic.w	r3, r3, #16
 8006058:	647b      	str	r3, [r7, #68]	@ 0x44
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	461a      	mov	r2, r3
 8006060:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006062:	61bb      	str	r3, [r7, #24]
 8006064:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006066:	6979      	ldr	r1, [r7, #20]
 8006068:	69ba      	ldr	r2, [r7, #24]
 800606a:	e841 2300 	strex	r3, r2, [r1]
 800606e:	613b      	str	r3, [r7, #16]
   return(result);
 8006070:	693b      	ldr	r3, [r7, #16]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d1e6      	bne.n	8006044 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2220      	movs	r2, #32
 800607a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2200      	movs	r2, #0
 8006082:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2200      	movs	r2, #0
 8006088:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800608a:	bf00      	nop
 800608c:	3754      	adds	r7, #84	@ 0x54
 800608e:	46bd      	mov	sp, r7
 8006090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006094:	4770      	bx	lr

08006096 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006096:	b084      	sub	sp, #16
 8006098:	b580      	push	{r7, lr}
 800609a:	b084      	sub	sp, #16
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
 80060a0:	f107 001c 	add.w	r0, r7, #28
 80060a4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	68db      	ldr	r3, [r3, #12]
 80060ac:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 80060b4:	6878      	ldr	r0, [r7, #4]
 80060b6:	f000 fa69 	bl	800658c <USB_CoreReset>
 80060ba:	4603      	mov	r3, r0
 80060bc:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 80060be:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d106      	bne.n	80060d4 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060ca:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	639a      	str	r2, [r3, #56]	@ 0x38
 80060d2:	e005      	b.n	80060e0 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060d8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 80060e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80060e2:	4618      	mov	r0, r3
 80060e4:	3710      	adds	r7, #16
 80060e6:	46bd      	mov	sp, r7
 80060e8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80060ec:	b004      	add	sp, #16
 80060ee:	4770      	bx	lr

080060f0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80060f0:	b480      	push	{r7}
 80060f2:	b083      	sub	sp, #12
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	689b      	ldr	r3, [r3, #8]
 80060fc:	f023 0201 	bic.w	r2, r3, #1
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006104:	2300      	movs	r3, #0
}
 8006106:	4618      	mov	r0, r3
 8006108:	370c      	adds	r7, #12
 800610a:	46bd      	mov	sp, r7
 800610c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006110:	4770      	bx	lr

08006112 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8006112:	b580      	push	{r7, lr}
 8006114:	b084      	sub	sp, #16
 8006116:	af00      	add	r7, sp, #0
 8006118:	6078      	str	r0, [r7, #4]
 800611a:	460b      	mov	r3, r1
 800611c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800611e:	2300      	movs	r3, #0
 8006120:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	68db      	ldr	r3, [r3, #12]
 8006126:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800612e:	78fb      	ldrb	r3, [r7, #3]
 8006130:	2b01      	cmp	r3, #1
 8006132:	d115      	bne.n	8006160 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	68db      	ldr	r3, [r3, #12]
 8006138:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006140:	200a      	movs	r0, #10
 8006142:	f7fb fd21 	bl	8001b88 <HAL_Delay>
      ms += 10U;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	330a      	adds	r3, #10
 800614a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800614c:	6878      	ldr	r0, [r7, #4]
 800614e:	f000 fa0f 	bl	8006570 <USB_GetMode>
 8006152:	4603      	mov	r3, r0
 8006154:	2b01      	cmp	r3, #1
 8006156:	d01e      	beq.n	8006196 <USB_SetCurrentMode+0x84>
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	2bc7      	cmp	r3, #199	@ 0xc7
 800615c:	d9f0      	bls.n	8006140 <USB_SetCurrentMode+0x2e>
 800615e:	e01a      	b.n	8006196 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006160:	78fb      	ldrb	r3, [r7, #3]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d115      	bne.n	8006192 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	68db      	ldr	r3, [r3, #12]
 800616a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006172:	200a      	movs	r0, #10
 8006174:	f7fb fd08 	bl	8001b88 <HAL_Delay>
      ms += 10U;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	330a      	adds	r3, #10
 800617c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800617e:	6878      	ldr	r0, [r7, #4]
 8006180:	f000 f9f6 	bl	8006570 <USB_GetMode>
 8006184:	4603      	mov	r3, r0
 8006186:	2b00      	cmp	r3, #0
 8006188:	d005      	beq.n	8006196 <USB_SetCurrentMode+0x84>
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	2bc7      	cmp	r3, #199	@ 0xc7
 800618e:	d9f0      	bls.n	8006172 <USB_SetCurrentMode+0x60>
 8006190:	e001      	b.n	8006196 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006192:	2301      	movs	r3, #1
 8006194:	e005      	b.n	80061a2 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	2bc8      	cmp	r3, #200	@ 0xc8
 800619a:	d101      	bne.n	80061a0 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800619c:	2301      	movs	r3, #1
 800619e:	e000      	b.n	80061a2 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80061a0:	2300      	movs	r3, #0
}
 80061a2:	4618      	mov	r0, r3
 80061a4:	3710      	adds	r7, #16
 80061a6:	46bd      	mov	sp, r7
 80061a8:	bd80      	pop	{r7, pc}
	...

080061ac <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80061ac:	b084      	sub	sp, #16
 80061ae:	b580      	push	{r7, lr}
 80061b0:	b086      	sub	sp, #24
 80061b2:	af00      	add	r7, sp, #0
 80061b4:	6078      	str	r0, [r7, #4]
 80061b6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80061ba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80061be:	2300      	movs	r3, #0
 80061c0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80061c6:	2300      	movs	r3, #0
 80061c8:	613b      	str	r3, [r7, #16]
 80061ca:	e009      	b.n	80061e0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80061cc:	687a      	ldr	r2, [r7, #4]
 80061ce:	693b      	ldr	r3, [r7, #16]
 80061d0:	3340      	adds	r3, #64	@ 0x40
 80061d2:	009b      	lsls	r3, r3, #2
 80061d4:	4413      	add	r3, r2
 80061d6:	2200      	movs	r2, #0
 80061d8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80061da:	693b      	ldr	r3, [r7, #16]
 80061dc:	3301      	adds	r3, #1
 80061de:	613b      	str	r3, [r7, #16]
 80061e0:	693b      	ldr	r3, [r7, #16]
 80061e2:	2b0e      	cmp	r3, #14
 80061e4:	d9f2      	bls.n	80061cc <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80061e6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d11c      	bne.n	8006228 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061f4:	685b      	ldr	r3, [r3, #4]
 80061f6:	68fa      	ldr	r2, [r7, #12]
 80061f8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80061fc:	f043 0302 	orr.w	r3, r3, #2
 8006200:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006206:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	601a      	str	r2, [r3, #0]
 8006226:	e005      	b.n	8006234 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800622c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800623a:	461a      	mov	r2, r3
 800623c:	2300      	movs	r3, #0
 800623e:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006240:	2103      	movs	r1, #3
 8006242:	6878      	ldr	r0, [r7, #4]
 8006244:	f000 f95a 	bl	80064fc <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006248:	2110      	movs	r1, #16
 800624a:	6878      	ldr	r0, [r7, #4]
 800624c:	f000 f8f6 	bl	800643c <USB_FlushTxFifo>
 8006250:	4603      	mov	r3, r0
 8006252:	2b00      	cmp	r3, #0
 8006254:	d001      	beq.n	800625a <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 8006256:	2301      	movs	r3, #1
 8006258:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800625a:	6878      	ldr	r0, [r7, #4]
 800625c:	f000 f920 	bl	80064a0 <USB_FlushRxFifo>
 8006260:	4603      	mov	r3, r0
 8006262:	2b00      	cmp	r3, #0
 8006264:	d001      	beq.n	800626a <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 8006266:	2301      	movs	r3, #1
 8006268:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006270:	461a      	mov	r2, r3
 8006272:	2300      	movs	r3, #0
 8006274:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800627c:	461a      	mov	r2, r3
 800627e:	2300      	movs	r3, #0
 8006280:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006288:	461a      	mov	r2, r3
 800628a:	2300      	movs	r3, #0
 800628c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800628e:	2300      	movs	r3, #0
 8006290:	613b      	str	r3, [r7, #16]
 8006292:	e043      	b.n	800631c <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006294:	693b      	ldr	r3, [r7, #16]
 8006296:	015a      	lsls	r2, r3, #5
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	4413      	add	r3, r2
 800629c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80062a6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80062aa:	d118      	bne.n	80062de <USB_DevInit+0x132>
    {
      if (i == 0U)
 80062ac:	693b      	ldr	r3, [r7, #16]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d10a      	bne.n	80062c8 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80062b2:	693b      	ldr	r3, [r7, #16]
 80062b4:	015a      	lsls	r2, r3, #5
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	4413      	add	r3, r2
 80062ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062be:	461a      	mov	r2, r3
 80062c0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80062c4:	6013      	str	r3, [r2, #0]
 80062c6:	e013      	b.n	80062f0 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80062c8:	693b      	ldr	r3, [r7, #16]
 80062ca:	015a      	lsls	r2, r3, #5
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	4413      	add	r3, r2
 80062d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062d4:	461a      	mov	r2, r3
 80062d6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80062da:	6013      	str	r3, [r2, #0]
 80062dc:	e008      	b.n	80062f0 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80062de:	693b      	ldr	r3, [r7, #16]
 80062e0:	015a      	lsls	r2, r3, #5
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	4413      	add	r3, r2
 80062e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062ea:	461a      	mov	r2, r3
 80062ec:	2300      	movs	r3, #0
 80062ee:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80062f0:	693b      	ldr	r3, [r7, #16]
 80062f2:	015a      	lsls	r2, r3, #5
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	4413      	add	r3, r2
 80062f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062fc:	461a      	mov	r2, r3
 80062fe:	2300      	movs	r3, #0
 8006300:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006302:	693b      	ldr	r3, [r7, #16]
 8006304:	015a      	lsls	r2, r3, #5
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	4413      	add	r3, r2
 800630a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800630e:	461a      	mov	r2, r3
 8006310:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006314:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006316:	693b      	ldr	r3, [r7, #16]
 8006318:	3301      	adds	r3, #1
 800631a:	613b      	str	r3, [r7, #16]
 800631c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006320:	461a      	mov	r2, r3
 8006322:	693b      	ldr	r3, [r7, #16]
 8006324:	4293      	cmp	r3, r2
 8006326:	d3b5      	bcc.n	8006294 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006328:	2300      	movs	r3, #0
 800632a:	613b      	str	r3, [r7, #16]
 800632c:	e043      	b.n	80063b6 <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800632e:	693b      	ldr	r3, [r7, #16]
 8006330:	015a      	lsls	r2, r3, #5
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	4413      	add	r3, r2
 8006336:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006340:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006344:	d118      	bne.n	8006378 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 8006346:	693b      	ldr	r3, [r7, #16]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d10a      	bne.n	8006362 <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800634c:	693b      	ldr	r3, [r7, #16]
 800634e:	015a      	lsls	r2, r3, #5
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	4413      	add	r3, r2
 8006354:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006358:	461a      	mov	r2, r3
 800635a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800635e:	6013      	str	r3, [r2, #0]
 8006360:	e013      	b.n	800638a <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006362:	693b      	ldr	r3, [r7, #16]
 8006364:	015a      	lsls	r2, r3, #5
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	4413      	add	r3, r2
 800636a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800636e:	461a      	mov	r2, r3
 8006370:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006374:	6013      	str	r3, [r2, #0]
 8006376:	e008      	b.n	800638a <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006378:	693b      	ldr	r3, [r7, #16]
 800637a:	015a      	lsls	r2, r3, #5
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	4413      	add	r3, r2
 8006380:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006384:	461a      	mov	r2, r3
 8006386:	2300      	movs	r3, #0
 8006388:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800638a:	693b      	ldr	r3, [r7, #16]
 800638c:	015a      	lsls	r2, r3, #5
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	4413      	add	r3, r2
 8006392:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006396:	461a      	mov	r2, r3
 8006398:	2300      	movs	r3, #0
 800639a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800639c:	693b      	ldr	r3, [r7, #16]
 800639e:	015a      	lsls	r2, r3, #5
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	4413      	add	r3, r2
 80063a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063a8:	461a      	mov	r2, r3
 80063aa:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80063ae:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80063b0:	693b      	ldr	r3, [r7, #16]
 80063b2:	3301      	adds	r3, #1
 80063b4:	613b      	str	r3, [r7, #16]
 80063b6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80063ba:	461a      	mov	r2, r3
 80063bc:	693b      	ldr	r3, [r7, #16]
 80063be:	4293      	cmp	r3, r2
 80063c0:	d3b5      	bcc.n	800632e <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063c8:	691b      	ldr	r3, [r3, #16]
 80063ca:	68fa      	ldr	r2, [r7, #12]
 80063cc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80063d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80063d4:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2200      	movs	r2, #0
 80063da:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80063e2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	699b      	ldr	r3, [r3, #24]
 80063e8:	f043 0210 	orr.w	r2, r3, #16
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	699a      	ldr	r2, [r3, #24]
 80063f4:	4b10      	ldr	r3, [pc, #64]	@ (8006438 <USB_DevInit+0x28c>)
 80063f6:	4313      	orrs	r3, r2
 80063f8:	687a      	ldr	r2, [r7, #4]
 80063fa:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80063fc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006400:	2b00      	cmp	r3, #0
 8006402:	d005      	beq.n	8006410 <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	699b      	ldr	r3, [r3, #24]
 8006408:	f043 0208 	orr.w	r2, r3, #8
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006410:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006414:	2b01      	cmp	r3, #1
 8006416:	d107      	bne.n	8006428 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	699b      	ldr	r3, [r3, #24]
 800641c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006420:	f043 0304 	orr.w	r3, r3, #4
 8006424:	687a      	ldr	r2, [r7, #4]
 8006426:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006428:	7dfb      	ldrb	r3, [r7, #23]
}
 800642a:	4618      	mov	r0, r3
 800642c:	3718      	adds	r7, #24
 800642e:	46bd      	mov	sp, r7
 8006430:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006434:	b004      	add	sp, #16
 8006436:	4770      	bx	lr
 8006438:	803c3800 	.word	0x803c3800

0800643c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800643c:	b480      	push	{r7}
 800643e:	b085      	sub	sp, #20
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
 8006444:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006446:	2300      	movs	r3, #0
 8006448:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	3301      	adds	r3, #1
 800644e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006456:	d901      	bls.n	800645c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006458:	2303      	movs	r3, #3
 800645a:	e01b      	b.n	8006494 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	691b      	ldr	r3, [r3, #16]
 8006460:	2b00      	cmp	r3, #0
 8006462:	daf2      	bge.n	800644a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006464:	2300      	movs	r3, #0
 8006466:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	019b      	lsls	r3, r3, #6
 800646c:	f043 0220 	orr.w	r2, r3, #32
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	3301      	adds	r3, #1
 8006478:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006480:	d901      	bls.n	8006486 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006482:	2303      	movs	r3, #3
 8006484:	e006      	b.n	8006494 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	691b      	ldr	r3, [r3, #16]
 800648a:	f003 0320 	and.w	r3, r3, #32
 800648e:	2b20      	cmp	r3, #32
 8006490:	d0f0      	beq.n	8006474 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006492:	2300      	movs	r3, #0
}
 8006494:	4618      	mov	r0, r3
 8006496:	3714      	adds	r7, #20
 8006498:	46bd      	mov	sp, r7
 800649a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649e:	4770      	bx	lr

080064a0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80064a0:	b480      	push	{r7}
 80064a2:	b085      	sub	sp, #20
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80064a8:	2300      	movs	r3, #0
 80064aa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	3301      	adds	r3, #1
 80064b0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80064b8:	d901      	bls.n	80064be <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80064ba:	2303      	movs	r3, #3
 80064bc:	e018      	b.n	80064f0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	691b      	ldr	r3, [r3, #16]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	daf2      	bge.n	80064ac <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80064c6:	2300      	movs	r3, #0
 80064c8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2210      	movs	r2, #16
 80064ce:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	3301      	adds	r3, #1
 80064d4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80064dc:	d901      	bls.n	80064e2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80064de:	2303      	movs	r3, #3
 80064e0:	e006      	b.n	80064f0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	691b      	ldr	r3, [r3, #16]
 80064e6:	f003 0310 	and.w	r3, r3, #16
 80064ea:	2b10      	cmp	r3, #16
 80064ec:	d0f0      	beq.n	80064d0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80064ee:	2300      	movs	r3, #0
}
 80064f0:	4618      	mov	r0, r3
 80064f2:	3714      	adds	r7, #20
 80064f4:	46bd      	mov	sp, r7
 80064f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fa:	4770      	bx	lr

080064fc <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80064fc:	b480      	push	{r7}
 80064fe:	b085      	sub	sp, #20
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
 8006504:	460b      	mov	r3, r1
 8006506:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006512:	681a      	ldr	r2, [r3, #0]
 8006514:	78fb      	ldrb	r3, [r7, #3]
 8006516:	68f9      	ldr	r1, [r7, #12]
 8006518:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800651c:	4313      	orrs	r3, r2
 800651e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006520:	2300      	movs	r3, #0
}
 8006522:	4618      	mov	r0, r3
 8006524:	3714      	adds	r7, #20
 8006526:	46bd      	mov	sp, r7
 8006528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652c:	4770      	bx	lr

0800652e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800652e:	b480      	push	{r7}
 8006530:	b085      	sub	sp, #20
 8006532:	af00      	add	r7, sp, #0
 8006534:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	68fa      	ldr	r2, [r7, #12]
 8006544:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006548:	f023 0303 	bic.w	r3, r3, #3
 800654c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006554:	685b      	ldr	r3, [r3, #4]
 8006556:	68fa      	ldr	r2, [r7, #12]
 8006558:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800655c:	f043 0302 	orr.w	r3, r3, #2
 8006560:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006562:	2300      	movs	r3, #0
}
 8006564:	4618      	mov	r0, r3
 8006566:	3714      	adds	r7, #20
 8006568:	46bd      	mov	sp, r7
 800656a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656e:	4770      	bx	lr

08006570 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006570:	b480      	push	{r7}
 8006572:	b083      	sub	sp, #12
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	695b      	ldr	r3, [r3, #20]
 800657c:	f003 0301 	and.w	r3, r3, #1
}
 8006580:	4618      	mov	r0, r3
 8006582:	370c      	adds	r7, #12
 8006584:	46bd      	mov	sp, r7
 8006586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658a:	4770      	bx	lr

0800658c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800658c:	b480      	push	{r7}
 800658e:	b085      	sub	sp, #20
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006594:	2300      	movs	r3, #0
 8006596:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	3301      	adds	r3, #1
 800659c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80065a4:	d901      	bls.n	80065aa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80065a6:	2303      	movs	r3, #3
 80065a8:	e022      	b.n	80065f0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	691b      	ldr	r3, [r3, #16]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	daf2      	bge.n	8006598 <USB_CoreReset+0xc>

  count = 10U;
 80065b2:	230a      	movs	r3, #10
 80065b4:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80065b6:	e002      	b.n	80065be <USB_CoreReset+0x32>
  {
    count--;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	3b01      	subs	r3, #1
 80065bc:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d1f9      	bne.n	80065b8 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	691b      	ldr	r3, [r3, #16]
 80065c8:	f043 0201 	orr.w	r2, r3, #1
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	3301      	adds	r3, #1
 80065d4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80065dc:	d901      	bls.n	80065e2 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80065de:	2303      	movs	r3, #3
 80065e0:	e006      	b.n	80065f0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	691b      	ldr	r3, [r3, #16]
 80065e6:	f003 0301 	and.w	r3, r3, #1
 80065ea:	2b01      	cmp	r3, #1
 80065ec:	d0f0      	beq.n	80065d0 <USB_CoreReset+0x44>

  return HAL_OK;
 80065ee:	2300      	movs	r3, #0
}
 80065f0:	4618      	mov	r0, r3
 80065f2:	3714      	adds	r7, #20
 80065f4:	46bd      	mov	sp, r7
 80065f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fa:	4770      	bx	lr

080065fc <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b08a      	sub	sp, #40	@ 0x28
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8006604:	4b27      	ldr	r3, [pc, #156]	@ (80066a4 <I2Cx_MspInit+0xa8>)
 8006606:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006608:	4a26      	ldr	r2, [pc, #152]	@ (80066a4 <I2Cx_MspInit+0xa8>)
 800660a:	f043 0302 	orr.w	r3, r3, #2
 800660e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006610:	4b24      	ldr	r3, [pc, #144]	@ (80066a4 <I2Cx_MspInit+0xa8>)
 8006612:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006614:	f003 0302 	and.w	r3, r3, #2
 8006618:	613b      	str	r3, [r7, #16]
 800661a:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 800661c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8006620:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8006622:	2312      	movs	r3, #18
 8006624:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8006626:	2301      	movs	r3, #1
 8006628:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800662a:	2303      	movs	r3, #3
 800662c:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 800662e:	2304      	movs	r3, #4
 8006630:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8006632:	f107 0314 	add.w	r3, r7, #20
 8006636:	4619      	mov	r1, r3
 8006638:	481b      	ldr	r0, [pc, #108]	@ (80066a8 <I2Cx_MspInit+0xac>)
 800663a:	f7fb fcf9 	bl	8002030 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800663e:	f107 0314 	add.w	r3, r7, #20
 8006642:	4619      	mov	r1, r3
 8006644:	4818      	ldr	r0, [pc, #96]	@ (80066a8 <I2Cx_MspInit+0xac>)
 8006646:	f7fb fcf3 	bl	8002030 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 800664a:	4b16      	ldr	r3, [pc, #88]	@ (80066a4 <I2Cx_MspInit+0xa8>)
 800664c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800664e:	4a15      	ldr	r2, [pc, #84]	@ (80066a4 <I2Cx_MspInit+0xa8>)
 8006650:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006654:	6593      	str	r3, [r2, #88]	@ 0x58
 8006656:	4b13      	ldr	r3, [pc, #76]	@ (80066a4 <I2Cx_MspInit+0xa8>)
 8006658:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800665a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800665e:	60fb      	str	r3, [r7, #12]
 8006660:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8006662:	4b10      	ldr	r3, [pc, #64]	@ (80066a4 <I2Cx_MspInit+0xa8>)
 8006664:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006666:	4a0f      	ldr	r2, [pc, #60]	@ (80066a4 <I2Cx_MspInit+0xa8>)
 8006668:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800666c:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 800666e:	4b0d      	ldr	r3, [pc, #52]	@ (80066a4 <I2Cx_MspInit+0xa8>)
 8006670:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006672:	4a0c      	ldr	r2, [pc, #48]	@ (80066a4 <I2Cx_MspInit+0xa8>)
 8006674:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8006678:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 800667a:	2200      	movs	r2, #0
 800667c:	210f      	movs	r1, #15
 800667e:	2021      	movs	r0, #33	@ 0x21
 8006680:	f7fb fb5e 	bl	8001d40 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8006684:	2021      	movs	r0, #33	@ 0x21
 8006686:	f7fb fb77 	bl	8001d78 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 800668a:	2200      	movs	r2, #0
 800668c:	210f      	movs	r1, #15
 800668e:	2022      	movs	r0, #34	@ 0x22
 8006690:	f7fb fb56 	bl	8001d40 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8006694:	2022      	movs	r0, #34	@ 0x22
 8006696:	f7fb fb6f 	bl	8001d78 <HAL_NVIC_EnableIRQ>
}
 800669a:	bf00      	nop
 800669c:	3728      	adds	r7, #40	@ 0x28
 800669e:	46bd      	mov	sp, r7
 80066a0:	bd80      	pop	{r7, pc}
 80066a2:	bf00      	nop
 80066a4:	40021000 	.word	0x40021000
 80066a8:	48000400 	.word	0x48000400

080066ac <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b082      	sub	sp, #8
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	4a12      	ldr	r2, [pc, #72]	@ (8006700 <I2Cx_Init+0x54>)
 80066b8:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	4a11      	ldr	r2, [pc, #68]	@ (8006704 <I2Cx_Init+0x58>)
 80066be:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2200      	movs	r2, #0
 80066c4:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2201      	movs	r2, #1
 80066ca:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2200      	movs	r2, #0
 80066d0:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2200      	movs	r2, #0
 80066d6:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2200      	movs	r2, #0
 80066dc:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2200      	movs	r2, #0
 80066e2:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 80066e4:	6878      	ldr	r0, [r7, #4]
 80066e6:	f7ff ff89 	bl	80065fc <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 80066ea:	6878      	ldr	r0, [r7, #4]
 80066ec:	f7fb ff6e 	bl	80025cc <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 80066f0:	2100      	movs	r1, #0
 80066f2:	6878      	ldr	r0, [r7, #4]
 80066f4:	f7fc fd24 	bl	8003140 <HAL_I2CEx_ConfigAnalogFilter>
}
 80066f8:	bf00      	nop
 80066fa:	3708      	adds	r7, #8
 80066fc:	46bd      	mov	sp, r7
 80066fe:	bd80      	pop	{r7, pc}
 8006700:	40005800 	.word	0x40005800
 8006704:	00702681 	.word	0x00702681

08006708 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8006708:	b580      	push	{r7, lr}
 800670a:	b08a      	sub	sp, #40	@ 0x28
 800670c:	af04      	add	r7, sp, #16
 800670e:	60f8      	str	r0, [r7, #12]
 8006710:	4608      	mov	r0, r1
 8006712:	4611      	mov	r1, r2
 8006714:	461a      	mov	r2, r3
 8006716:	4603      	mov	r3, r0
 8006718:	72fb      	strb	r3, [r7, #11]
 800671a:	460b      	mov	r3, r1
 800671c:	813b      	strh	r3, [r7, #8]
 800671e:	4613      	mov	r3, r2
 8006720:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8006722:	2300      	movs	r3, #0
 8006724:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8006726:	7afb      	ldrb	r3, [r7, #11]
 8006728:	b299      	uxth	r1, r3
 800672a:	88f8      	ldrh	r0, [r7, #6]
 800672c:	893a      	ldrh	r2, [r7, #8]
 800672e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8006732:	9302      	str	r3, [sp, #8]
 8006734:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006736:	9301      	str	r3, [sp, #4]
 8006738:	6a3b      	ldr	r3, [r7, #32]
 800673a:	9300      	str	r3, [sp, #0]
 800673c:	4603      	mov	r3, r0
 800673e:	68f8      	ldr	r0, [r7, #12]
 8006740:	f7fc f922 	bl	8002988 <HAL_I2C_Mem_Read>
 8006744:	4603      	mov	r3, r0
 8006746:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8006748:	7dfb      	ldrb	r3, [r7, #23]
 800674a:	2b00      	cmp	r3, #0
 800674c:	d004      	beq.n	8006758 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 800674e:	7afb      	ldrb	r3, [r7, #11]
 8006750:	4619      	mov	r1, r3
 8006752:	68f8      	ldr	r0, [r7, #12]
 8006754:	f000 f832 	bl	80067bc <I2Cx_Error>
  }
  return status;
 8006758:	7dfb      	ldrb	r3, [r7, #23]
}
 800675a:	4618      	mov	r0, r3
 800675c:	3718      	adds	r7, #24
 800675e:	46bd      	mov	sp, r7
 8006760:	bd80      	pop	{r7, pc}

08006762 <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8006762:	b580      	push	{r7, lr}
 8006764:	b08a      	sub	sp, #40	@ 0x28
 8006766:	af04      	add	r7, sp, #16
 8006768:	60f8      	str	r0, [r7, #12]
 800676a:	4608      	mov	r0, r1
 800676c:	4611      	mov	r1, r2
 800676e:	461a      	mov	r2, r3
 8006770:	4603      	mov	r3, r0
 8006772:	72fb      	strb	r3, [r7, #11]
 8006774:	460b      	mov	r3, r1
 8006776:	813b      	strh	r3, [r7, #8]
 8006778:	4613      	mov	r3, r2
 800677a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800677c:	2300      	movs	r3, #0
 800677e:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8006780:	7afb      	ldrb	r3, [r7, #11]
 8006782:	b299      	uxth	r1, r3
 8006784:	88f8      	ldrh	r0, [r7, #6]
 8006786:	893a      	ldrh	r2, [r7, #8]
 8006788:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800678c:	9302      	str	r3, [sp, #8]
 800678e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006790:	9301      	str	r3, [sp, #4]
 8006792:	6a3b      	ldr	r3, [r7, #32]
 8006794:	9300      	str	r3, [sp, #0]
 8006796:	4603      	mov	r3, r0
 8006798:	68f8      	ldr	r0, [r7, #12]
 800679a:	f7fb ffe1 	bl	8002760 <HAL_I2C_Mem_Write>
 800679e:	4603      	mov	r3, r0
 80067a0:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80067a2:	7dfb      	ldrb	r3, [r7, #23]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d004      	beq.n	80067b2 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 80067a8:	7afb      	ldrb	r3, [r7, #11]
 80067aa:	4619      	mov	r1, r3
 80067ac:	68f8      	ldr	r0, [r7, #12]
 80067ae:	f000 f805 	bl	80067bc <I2Cx_Error>
  }
  return status;
 80067b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80067b4:	4618      	mov	r0, r3
 80067b6:	3718      	adds	r7, #24
 80067b8:	46bd      	mov	sp, r7
 80067ba:	bd80      	pop	{r7, pc}

080067bc <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 80067bc:	b580      	push	{r7, lr}
 80067be:	b082      	sub	sp, #8
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
 80067c4:	460b      	mov	r3, r1
 80067c6:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 80067c8:	6878      	ldr	r0, [r7, #4]
 80067ca:	f7fb ff9a 	bl	8002702 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	f7ff ff6c 	bl	80066ac <I2Cx_Init>
}
 80067d4:	bf00      	nop
 80067d6:	3708      	adds	r7, #8
 80067d8:	46bd      	mov	sp, r7
 80067da:	bd80      	pop	{r7, pc}

080067dc <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 80067dc:	b580      	push	{r7, lr}
 80067de:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 80067e0:	4802      	ldr	r0, [pc, #8]	@ (80067ec <SENSOR_IO_Init+0x10>)
 80067e2:	f7ff ff63 	bl	80066ac <I2Cx_Init>
}
 80067e6:	bf00      	nop
 80067e8:	bd80      	pop	{r7, pc}
 80067ea:	bf00      	nop
 80067ec:	200008d4 	.word	0x200008d4

080067f0 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b084      	sub	sp, #16
 80067f4:	af02      	add	r7, sp, #8
 80067f6:	4603      	mov	r3, r0
 80067f8:	71fb      	strb	r3, [r7, #7]
 80067fa:	460b      	mov	r3, r1
 80067fc:	71bb      	strb	r3, [r7, #6]
 80067fe:	4613      	mov	r3, r2
 8006800:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8006802:	79bb      	ldrb	r3, [r7, #6]
 8006804:	b29a      	uxth	r2, r3
 8006806:	79f9      	ldrb	r1, [r7, #7]
 8006808:	2301      	movs	r3, #1
 800680a:	9301      	str	r3, [sp, #4]
 800680c:	1d7b      	adds	r3, r7, #5
 800680e:	9300      	str	r3, [sp, #0]
 8006810:	2301      	movs	r3, #1
 8006812:	4803      	ldr	r0, [pc, #12]	@ (8006820 <SENSOR_IO_Write+0x30>)
 8006814:	f7ff ffa5 	bl	8006762 <I2Cx_WriteMultiple>
}
 8006818:	bf00      	nop
 800681a:	3708      	adds	r7, #8
 800681c:	46bd      	mov	sp, r7
 800681e:	bd80      	pop	{r7, pc}
 8006820:	200008d4 	.word	0x200008d4

08006824 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8006824:	b580      	push	{r7, lr}
 8006826:	b086      	sub	sp, #24
 8006828:	af02      	add	r7, sp, #8
 800682a:	4603      	mov	r3, r0
 800682c:	460a      	mov	r2, r1
 800682e:	71fb      	strb	r3, [r7, #7]
 8006830:	4613      	mov	r3, r2
 8006832:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8006834:	2300      	movs	r3, #0
 8006836:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8006838:	79bb      	ldrb	r3, [r7, #6]
 800683a:	b29a      	uxth	r2, r3
 800683c:	79f9      	ldrb	r1, [r7, #7]
 800683e:	2301      	movs	r3, #1
 8006840:	9301      	str	r3, [sp, #4]
 8006842:	f107 030f 	add.w	r3, r7, #15
 8006846:	9300      	str	r3, [sp, #0]
 8006848:	2301      	movs	r3, #1
 800684a:	4804      	ldr	r0, [pc, #16]	@ (800685c <SENSOR_IO_Read+0x38>)
 800684c:	f7ff ff5c 	bl	8006708 <I2Cx_ReadMultiple>

  return read_value;
 8006850:	7bfb      	ldrb	r3, [r7, #15]
}
 8006852:	4618      	mov	r0, r3
 8006854:	3710      	adds	r7, #16
 8006856:	46bd      	mov	sp, r7
 8006858:	bd80      	pop	{r7, pc}
 800685a:	bf00      	nop
 800685c:	200008d4 	.word	0x200008d4

08006860 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8006860:	b580      	push	{r7, lr}
 8006862:	b084      	sub	sp, #16
 8006864:	af02      	add	r7, sp, #8
 8006866:	603a      	str	r2, [r7, #0]
 8006868:	461a      	mov	r2, r3
 800686a:	4603      	mov	r3, r0
 800686c:	71fb      	strb	r3, [r7, #7]
 800686e:	460b      	mov	r3, r1
 8006870:	71bb      	strb	r3, [r7, #6]
 8006872:	4613      	mov	r3, r2
 8006874:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8006876:	79bb      	ldrb	r3, [r7, #6]
 8006878:	b29a      	uxth	r2, r3
 800687a:	79f9      	ldrb	r1, [r7, #7]
 800687c:	88bb      	ldrh	r3, [r7, #4]
 800687e:	9301      	str	r3, [sp, #4]
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	9300      	str	r3, [sp, #0]
 8006884:	2301      	movs	r3, #1
 8006886:	4804      	ldr	r0, [pc, #16]	@ (8006898 <SENSOR_IO_ReadMultiple+0x38>)
 8006888:	f7ff ff3e 	bl	8006708 <I2Cx_ReadMultiple>
 800688c:	4603      	mov	r3, r0
}
 800688e:	4618      	mov	r0, r3
 8006890:	3708      	adds	r7, #8
 8006892:	46bd      	mov	sp, r7
 8006894:	bd80      	pop	{r7, pc}
 8006896:	bf00      	nop
 8006898:	200008d4 	.word	0x200008d4

0800689c <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 800689c:	b580      	push	{r7, lr}
 800689e:	b084      	sub	sp, #16
 80068a0:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 80068a2:	2300      	movs	r3, #0
 80068a4:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 80068a6:	2300      	movs	r3, #0
 80068a8:	81bb      	strh	r3, [r7, #12]
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 80068aa:	4b1a      	ldr	r3, [pc, #104]	@ (8006914 <BSP_ACCELERO_Init+0x78>)
 80068ac:	689b      	ldr	r3, [r3, #8]
 80068ae:	4798      	blx	r3
 80068b0:	4603      	mov	r3, r0
 80068b2:	2b6a      	cmp	r3, #106	@ 0x6a
 80068b4:	d002      	beq.n	80068bc <BSP_ACCELERO_Init+0x20>
  {
    ret = ACCELERO_ERROR;
 80068b6:	2301      	movs	r3, #1
 80068b8:	73fb      	strb	r3, [r7, #15]
 80068ba:	e025      	b.n	8006908 <BSP_ACCELERO_Init+0x6c>
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 80068bc:	4b16      	ldr	r3, [pc, #88]	@ (8006918 <BSP_ACCELERO_Init+0x7c>)
 80068be:	4a15      	ldr	r2, [pc, #84]	@ (8006914 <BSP_ACCELERO_Init+0x78>)
 80068c0:	601a      	str	r2, [r3, #0]
  
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the ACCELERO accelerometer structure */
    LSM6DSL_InitStructure.AccOutput_DataRate = LSM6DSL_ODR_52Hz;
 80068c2:	2330      	movs	r3, #48	@ 0x30
 80068c4:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 80068c6:	2300      	movs	r3, #0
 80068c8:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.AccFull_Scale = LSM6DSL_ACC_FULLSCALE_2G;
 80068ca:	2300      	movs	r3, #0
 80068cc:	72bb      	strb	r3, [r7, #10]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 80068ce:	2340      	movs	r3, #64	@ 0x40
 80068d0:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.High_Resolution = 0;
 80068d2:	2300      	movs	r3, #0
 80068d4:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.Communication_Mode = 0;
 80068d6:	2300      	movs	r3, #0
 80068d8:	72fb      	strb	r3, [r7, #11]
        
    /* Configure MEMS: data rate, full scale  */
    ctrl =  (LSM6DSL_InitStructure.AccOutput_DataRate | LSM6DSL_InitStructure.AccFull_Scale);
 80068da:	797a      	ldrb	r2, [r7, #5]
 80068dc:	7abb      	ldrb	r3, [r7, #10]
 80068de:	4313      	orrs	r3, r2
 80068e0:	b2db      	uxtb	r3, r3
 80068e2:	81bb      	strh	r3, [r7, #12]
    
    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 80068e4:	7a3b      	ldrb	r3, [r7, #8]
 80068e6:	f043 0304 	orr.w	r3, r3, #4
 80068ea:	b2db      	uxtb	r3, r3
 80068ec:	b21b      	sxth	r3, r3
 80068ee:	021b      	lsls	r3, r3, #8
 80068f0:	b21a      	sxth	r2, r3
 80068f2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80068f6:	4313      	orrs	r3, r2
 80068f8:	b21b      	sxth	r3, r3
 80068fa:	81bb      	strh	r3, [r7, #12]

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 80068fc:	4b06      	ldr	r3, [pc, #24]	@ (8006918 <BSP_ACCELERO_Init+0x7c>)
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	89ba      	ldrh	r2, [r7, #12]
 8006904:	4610      	mov	r0, r2
 8006906:	4798      	blx	r3
  }  

  return ret;
 8006908:	7bfb      	ldrb	r3, [r7, #15]
}
 800690a:	4618      	mov	r0, r3
 800690c:	3710      	adds	r7, #16
 800690e:	46bd      	mov	sp, r7
 8006910:	bd80      	pop	{r7, pc}
 8006912:	bf00      	nop
 8006914:	2000000c 	.word	0x2000000c
 8006918:	20000928 	.word	0x20000928

0800691c <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 800691c:	b580      	push	{r7, lr}
 800691e:	b084      	sub	sp, #16
 8006920:	af00      	add	r7, sp, #0
 8006922:	4603      	mov	r3, r0
 8006924:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8006926:	2300      	movs	r3, #0
 8006928:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 800692a:	2110      	movs	r1, #16
 800692c:	20d4      	movs	r0, #212	@ 0xd4
 800692e:	f7ff ff79 	bl	8006824 <SENSOR_IO_Read>
 8006932:	4603      	mov	r3, r0
 8006934:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 8006936:	88fb      	ldrh	r3, [r7, #6]
 8006938:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 800693a:	7bbb      	ldrb	r3, [r7, #14]
 800693c:	f003 0303 	and.w	r3, r3, #3
 8006940:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 8006942:	7bba      	ldrb	r2, [r7, #14]
 8006944:	7bfb      	ldrb	r3, [r7, #15]
 8006946:	4313      	orrs	r3, r2
 8006948:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 800694a:	7bbb      	ldrb	r3, [r7, #14]
 800694c:	461a      	mov	r2, r3
 800694e:	2110      	movs	r1, #16
 8006950:	20d4      	movs	r0, #212	@ 0xd4
 8006952:	f7ff ff4d 	bl	80067f0 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 8006956:	2112      	movs	r1, #18
 8006958:	20d4      	movs	r0, #212	@ 0xd4
 800695a:	f7ff ff63 	bl	8006824 <SENSOR_IO_Read>
 800695e:	4603      	mov	r3, r0
 8006960:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 8006962:	88fb      	ldrh	r3, [r7, #6]
 8006964:	0a1b      	lsrs	r3, r3, #8
 8006966:	b29b      	uxth	r3, r3
 8006968:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 800696a:	7bbb      	ldrb	r3, [r7, #14]
 800696c:	f023 0344 	bic.w	r3, r3, #68	@ 0x44
 8006970:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 8006972:	7bba      	ldrb	r2, [r7, #14]
 8006974:	7bfb      	ldrb	r3, [r7, #15]
 8006976:	4313      	orrs	r3, r2
 8006978:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 800697a:	7bbb      	ldrb	r3, [r7, #14]
 800697c:	461a      	mov	r2, r3
 800697e:	2112      	movs	r1, #18
 8006980:	20d4      	movs	r0, #212	@ 0xd4
 8006982:	f7ff ff35 	bl	80067f0 <SENSOR_IO_Write>
}
 8006986:	bf00      	nop
 8006988:	3710      	adds	r7, #16
 800698a:	46bd      	mov	sp, r7
 800698c:	bd80      	pop	{r7, pc}

0800698e <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 800698e:	b580      	push	{r7, lr}
 8006990:	b082      	sub	sp, #8
 8006992:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8006994:	2300      	movs	r3, #0
 8006996:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8006998:	2110      	movs	r1, #16
 800699a:	20d4      	movs	r0, #212	@ 0xd4
 800699c:	f7ff ff42 	bl	8006824 <SENSOR_IO_Read>
 80069a0:	4603      	mov	r3, r0
 80069a2:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 80069a4:	79fb      	ldrb	r3, [r7, #7]
 80069a6:	f003 030f 	and.w	r3, r3, #15
 80069aa:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 80069ac:	79fb      	ldrb	r3, [r7, #7]
 80069ae:	461a      	mov	r2, r3
 80069b0:	2110      	movs	r1, #16
 80069b2:	20d4      	movs	r0, #212	@ 0xd4
 80069b4:	f7ff ff1c 	bl	80067f0 <SENSOR_IO_Write>
}
 80069b8:	bf00      	nop
 80069ba:	3708      	adds	r7, #8
 80069bc:	46bd      	mov	sp, r7
 80069be:	bd80      	pop	{r7, pc}

080069c0 <LSM6DSL_AccReadID>:
/**
  * @brief  Read LSM6DSL ID.
  * @retval ID 
  */
uint8_t LSM6DSL_AccReadID(void)
{  
 80069c0:	b580      	push	{r7, lr}
 80069c2:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();
 80069c4:	f7ff ff0a 	bl	80067dc <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 80069c8:	210f      	movs	r1, #15
 80069ca:	20d4      	movs	r0, #212	@ 0xd4
 80069cc:	f7ff ff2a 	bl	8006824 <SENSOR_IO_Read>
 80069d0:	4603      	mov	r3, r0
}
 80069d2:	4618      	mov	r0, r3
 80069d4:	bd80      	pop	{r7, pc}

080069d6 <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 80069d6:	b580      	push	{r7, lr}
 80069d8:	b084      	sub	sp, #16
 80069da:	af00      	add	r7, sp, #0
 80069dc:	4603      	mov	r3, r0
 80069de:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80069e0:	2300      	movs	r3, #0
 80069e2:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 80069e4:	2115      	movs	r1, #21
 80069e6:	20d4      	movs	r0, #212	@ 0xd4
 80069e8:	f7ff ff1c 	bl	8006824 <SENSOR_IO_Read>
 80069ec:	4603      	mov	r3, r0
 80069ee:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 80069f0:	7bfb      	ldrb	r3, [r7, #15]
 80069f2:	f023 0310 	bic.w	r3, r3, #16
 80069f6:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 80069f8:	88fb      	ldrh	r3, [r7, #6]
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d003      	beq.n	8006a06 <LSM6DSL_AccLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 80069fe:	7bfb      	ldrb	r3, [r7, #15]
 8006a00:	f043 0310 	orr.w	r3, r3, #16
 8006a04:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 8006a06:	7bfb      	ldrb	r3, [r7, #15]
 8006a08:	461a      	mov	r2, r3
 8006a0a:	2115      	movs	r1, #21
 8006a0c:	20d4      	movs	r0, #212	@ 0xd4
 8006a0e:	f7ff feef 	bl	80067f0 <SENSOR_IO_Write>
}
 8006a12:	bf00      	nop
 8006a14:	3710      	adds	r7, #16
 8006a16:	46bd      	mov	sp, r7
 8006a18:	bd80      	pop	{r7, pc}
	...

08006a1c <LSM6DSL_AccReadXYZ>:
/**
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  */
void LSM6DSL_AccReadXYZ(int16_t* pData)
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	b088      	sub	sp, #32
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx= 0;
 8006a24:	2300      	movs	r3, #0
 8006a26:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8006a28:	2300      	movs	r3, #0
 8006a2a:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8006a2c:	f04f 0300 	mov.w	r3, #0
 8006a30:	61bb      	str	r3, [r7, #24]
  
  /* Read the acceleration control register content */
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8006a32:	2110      	movs	r1, #16
 8006a34:	20d4      	movs	r0, #212	@ 0xd4
 8006a36:	f7ff fef5 	bl	8006824 <SENSOR_IO_Read>
 8006a3a:	4603      	mov	r3, r0
 8006a3c:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 8006a3e:	f107 0208 	add.w	r2, r7, #8
 8006a42:	2306      	movs	r3, #6
 8006a44:	2128      	movs	r1, #40	@ 0x28
 8006a46:	20d4      	movs	r0, #212	@ 0xd4
 8006a48:	f7ff ff0a 	bl	8006860 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8006a4c:	2300      	movs	r3, #0
 8006a4e:	77fb      	strb	r3, [r7, #31]
 8006a50:	e01a      	b.n	8006a88 <LSM6DSL_AccReadXYZ+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8006a52:	7ffb      	ldrb	r3, [r7, #31]
 8006a54:	005b      	lsls	r3, r3, #1
 8006a56:	3301      	adds	r3, #1
 8006a58:	3320      	adds	r3, #32
 8006a5a:	443b      	add	r3, r7
 8006a5c:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8006a60:	021b      	lsls	r3, r3, #8
 8006a62:	b29b      	uxth	r3, r3
 8006a64:	7ffa      	ldrb	r2, [r7, #31]
 8006a66:	0052      	lsls	r2, r2, #1
 8006a68:	3220      	adds	r2, #32
 8006a6a:	443a      	add	r2, r7
 8006a6c:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8006a70:	4413      	add	r3, r2
 8006a72:	b29a      	uxth	r2, r3
 8006a74:	7ffb      	ldrb	r3, [r7, #31]
 8006a76:	b212      	sxth	r2, r2
 8006a78:	005b      	lsls	r3, r3, #1
 8006a7a:	3320      	adds	r3, #32
 8006a7c:	443b      	add	r3, r7
 8006a7e:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8006a82:	7ffb      	ldrb	r3, [r7, #31]
 8006a84:	3301      	adds	r3, #1
 8006a86:	77fb      	strb	r3, [r7, #31]
 8006a88:	7ffb      	ldrb	r3, [r7, #31]
 8006a8a:	2b02      	cmp	r3, #2
 8006a8c:	d9e1      	bls.n	8006a52 <LSM6DSL_AccReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL1_XL */
  switch(ctrlx & 0x0C)
 8006a8e:	7dfb      	ldrb	r3, [r7, #23]
 8006a90:	f003 030c 	and.w	r3, r3, #12
 8006a94:	2b0c      	cmp	r3, #12
 8006a96:	d829      	bhi.n	8006aec <LSM6DSL_AccReadXYZ+0xd0>
 8006a98:	a201      	add	r2, pc, #4	@ (adr r2, 8006aa0 <LSM6DSL_AccReadXYZ+0x84>)
 8006a9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a9e:	bf00      	nop
 8006aa0:	08006ad5 	.word	0x08006ad5
 8006aa4:	08006aed 	.word	0x08006aed
 8006aa8:	08006aed 	.word	0x08006aed
 8006aac:	08006aed 	.word	0x08006aed
 8006ab0:	08006ae7 	.word	0x08006ae7
 8006ab4:	08006aed 	.word	0x08006aed
 8006ab8:	08006aed 	.word	0x08006aed
 8006abc:	08006aed 	.word	0x08006aed
 8006ac0:	08006adb 	.word	0x08006adb
 8006ac4:	08006aed 	.word	0x08006aed
 8006ac8:	08006aed 	.word	0x08006aed
 8006acc:	08006aed 	.word	0x08006aed
 8006ad0:	08006ae1 	.word	0x08006ae1
  {
  case LSM6DSL_ACC_FULLSCALE_2G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 8006ad4:	4b18      	ldr	r3, [pc, #96]	@ (8006b38 <LSM6DSL_AccReadXYZ+0x11c>)
 8006ad6:	61bb      	str	r3, [r7, #24]
    break;
 8006ad8:	e008      	b.n	8006aec <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_4G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 8006ada:	4b18      	ldr	r3, [pc, #96]	@ (8006b3c <LSM6DSL_AccReadXYZ+0x120>)
 8006adc:	61bb      	str	r3, [r7, #24]
    break;
 8006ade:	e005      	b.n	8006aec <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_8G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 8006ae0:	4b17      	ldr	r3, [pc, #92]	@ (8006b40 <LSM6DSL_AccReadXYZ+0x124>)
 8006ae2:	61bb      	str	r3, [r7, #24]
    break;
 8006ae4:	e002      	b.n	8006aec <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_16G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 8006ae6:	4b17      	ldr	r3, [pc, #92]	@ (8006b44 <LSM6DSL_AccReadXYZ+0x128>)
 8006ae8:	61bb      	str	r3, [r7, #24]
    break;    
 8006aea:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8006aec:	2300      	movs	r3, #0
 8006aee:	77fb      	strb	r3, [r7, #31]
 8006af0:	e01a      	b.n	8006b28 <LSM6DSL_AccReadXYZ+0x10c>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 8006af2:	7ffb      	ldrb	r3, [r7, #31]
 8006af4:	005b      	lsls	r3, r3, #1
 8006af6:	3320      	adds	r3, #32
 8006af8:	443b      	add	r3, r7
 8006afa:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8006afe:	ee07 3a90 	vmov	s15, r3
 8006b02:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006b06:	edd7 7a06 	vldr	s15, [r7, #24]
 8006b0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b0e:	7ffb      	ldrb	r3, [r7, #31]
 8006b10:	005b      	lsls	r3, r3, #1
 8006b12:	687a      	ldr	r2, [r7, #4]
 8006b14:	4413      	add	r3, r2
 8006b16:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006b1a:	ee17 2a90 	vmov	r2, s15
 8006b1e:	b212      	sxth	r2, r2
 8006b20:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8006b22:	7ffb      	ldrb	r3, [r7, #31]
 8006b24:	3301      	adds	r3, #1
 8006b26:	77fb      	strb	r3, [r7, #31]
 8006b28:	7ffb      	ldrb	r3, [r7, #31]
 8006b2a:	2b02      	cmp	r3, #2
 8006b2c:	d9e1      	bls.n	8006af2 <LSM6DSL_AccReadXYZ+0xd6>
  }
}
 8006b2e:	bf00      	nop
 8006b30:	bf00      	nop
 8006b32:	3720      	adds	r7, #32
 8006b34:	46bd      	mov	sp, r7
 8006b36:	bd80      	pop	{r7, pc}
 8006b38:	3d79db23 	.word	0x3d79db23
 8006b3c:	3df9db23 	.word	0x3df9db23
 8006b40:	3e79db23 	.word	0x3e79db23
 8006b44:	3ef9db23 	.word	0x3ef9db23

08006b48 <LSM6DSL_FifoReset>:
    pfData[i]=( float )(pnRawData[i] * sensitivity);
  }
}

void LSM6DSL_FifoReset(void)
{
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	b082      	sub	sp, #8
 8006b4c:	af00      	add	r7, sp, #0
  /* Poner FIFO en bypass y volver a FIFO para “vaciarla” */
  uint8_t ctrl5 = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_FIFO_CTRL5);
 8006b4e:	210a      	movs	r1, #10
 8006b50:	20d4      	movs	r0, #212	@ 0xd4
 8006b52:	f7ff fe67 	bl	8006824 <SENSOR_IO_Read>
 8006b56:	4603      	mov	r3, r0
 8006b58:	71fb      	strb	r3, [r7, #7]

  /* FIFO_MODE[2:0] = 000 bypass (mantén ODR bits) */
  ctrl5 &= ~0x07;
 8006b5a:	79fb      	ldrb	r3, [r7, #7]
 8006b5c:	f023 0307 	bic.w	r3, r3, #7
 8006b60:	71fb      	strb	r3, [r7, #7]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_FIFO_CTRL5, ctrl5);
 8006b62:	79fb      	ldrb	r3, [r7, #7]
 8006b64:	461a      	mov	r2, r3
 8006b66:	210a      	movs	r1, #10
 8006b68:	20d4      	movs	r0, #212	@ 0xd4
 8006b6a:	f7ff fe41 	bl	80067f0 <SENSOR_IO_Write>

  /* vuelve a FIFO mode (001) */
  ctrl5 = (ctrl5 & ~0x07) | 0x01;
 8006b6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b72:	f023 0307 	bic.w	r3, r3, #7
 8006b76:	b25b      	sxtb	r3, r3
 8006b78:	f043 0301 	orr.w	r3, r3, #1
 8006b7c:	b25b      	sxtb	r3, r3
 8006b7e:	71fb      	strb	r3, [r7, #7]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_FIFO_CTRL5, ctrl5);
 8006b80:	79fb      	ldrb	r3, [r7, #7]
 8006b82:	461a      	mov	r2, r3
 8006b84:	210a      	movs	r1, #10
 8006b86:	20d4      	movs	r0, #212	@ 0xd4
 8006b88:	f7ff fe32 	bl	80067f0 <SENSOR_IO_Write>
}
 8006b8c:	bf00      	nop
 8006b8e:	3708      	adds	r7, #8
 8006b90:	46bd      	mov	sp, r7
 8006b92:	bd80      	pop	{r7, pc}

08006b94 <LSM6DSL_FifoGetLevelWords>:

uint16_t LSM6DSL_FifoGetLevelWords(void)
{
 8006b94:	b580      	push	{r7, lr}
 8006b96:	b082      	sub	sp, #8
 8006b98:	af00      	add	r7, sp, #0
  uint8_t s1 = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_FIFO_STATUS1);
 8006b9a:	213a      	movs	r1, #58	@ 0x3a
 8006b9c:	20d4      	movs	r0, #212	@ 0xd4
 8006b9e:	f7ff fe41 	bl	8006824 <SENSOR_IO_Read>
 8006ba2:	4603      	mov	r3, r0
 8006ba4:	71fb      	strb	r3, [r7, #7]
  uint8_t s2 = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_FIFO_STATUS2);
 8006ba6:	213b      	movs	r1, #59	@ 0x3b
 8006ba8:	20d4      	movs	r0, #212	@ 0xd4
 8006baa:	f7ff fe3b 	bl	8006824 <SENSOR_IO_Read>
 8006bae:	4603      	mov	r3, r0
 8006bb0:	71bb      	strb	r3, [r7, #6]
  return (uint16_t)(((uint16_t)(s2 & 0x0F) << 8) | s1);
 8006bb2:	79bb      	ldrb	r3, [r7, #6]
 8006bb4:	b21b      	sxth	r3, r3
 8006bb6:	021b      	lsls	r3, r3, #8
 8006bb8:	b21b      	sxth	r3, r3
 8006bba:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006bbe:	b21a      	sxth	r2, r3
 8006bc0:	79fb      	ldrb	r3, [r7, #7]
 8006bc2:	b21b      	sxth	r3, r3
 8006bc4:	4313      	orrs	r3, r2
 8006bc6:	b21b      	sxth	r3, r3
 8006bc8:	b29b      	uxth	r3, r3
}
 8006bca:	4618      	mov	r0, r3
 8006bcc:	3708      	adds	r7, #8
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	bd80      	pop	{r7, pc}

08006bd2 <LSM6DSL_FifoReadXYZRaw>:

void LSM6DSL_FifoReadXYZRaw(int16_t *x, int16_t *y, int16_t *z)
{
 8006bd2:	b580      	push	{r7, lr}
 8006bd4:	b086      	sub	sp, #24
 8006bd6:	af00      	add	r7, sp, #0
 8006bd8:	60f8      	str	r0, [r7, #12]
 8006bda:	60b9      	str	r1, [r7, #8]
 8006bdc:	607a      	str	r2, [r7, #4]
  uint8_t buf[6];

  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW,
 8006bde:	f107 0210 	add.w	r2, r7, #16
 8006be2:	2306      	movs	r3, #6
 8006be4:	213e      	movs	r1, #62	@ 0x3e
 8006be6:	20d4      	movs	r0, #212	@ 0xd4
 8006be8:	f7ff fe3a 	bl	8006860 <SENSOR_IO_ReadMultiple>
                         LSM6DSL_ACC_GYRO_FIFO_DATA_OUT_L,
                         buf, 6);

  *x = (int16_t)((uint16_t)buf[1] << 8 | buf[0]);
 8006bec:	7c7b      	ldrb	r3, [r7, #17]
 8006bee:	b21b      	sxth	r3, r3
 8006bf0:	021b      	lsls	r3, r3, #8
 8006bf2:	b21a      	sxth	r2, r3
 8006bf4:	7c3b      	ldrb	r3, [r7, #16]
 8006bf6:	b21b      	sxth	r3, r3
 8006bf8:	4313      	orrs	r3, r2
 8006bfa:	b21a      	sxth	r2, r3
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	801a      	strh	r2, [r3, #0]
  *y = (int16_t)((uint16_t)buf[3] << 8 | buf[2]);
 8006c00:	7cfb      	ldrb	r3, [r7, #19]
 8006c02:	b21b      	sxth	r3, r3
 8006c04:	021b      	lsls	r3, r3, #8
 8006c06:	b21a      	sxth	r2, r3
 8006c08:	7cbb      	ldrb	r3, [r7, #18]
 8006c0a:	b21b      	sxth	r3, r3
 8006c0c:	4313      	orrs	r3, r2
 8006c0e:	b21a      	sxth	r2, r3
 8006c10:	68bb      	ldr	r3, [r7, #8]
 8006c12:	801a      	strh	r2, [r3, #0]
  *z = (int16_t)((uint16_t)buf[5] << 8 | buf[4]);
 8006c14:	7d7b      	ldrb	r3, [r7, #21]
 8006c16:	b21b      	sxth	r3, r3
 8006c18:	021b      	lsls	r3, r3, #8
 8006c1a:	b21a      	sxth	r2, r3
 8006c1c:	7d3b      	ldrb	r3, [r7, #20]
 8006c1e:	b21b      	sxth	r3, r3
 8006c20:	4313      	orrs	r3, r2
 8006c22:	b21a      	sxth	r2, r3
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	801a      	strh	r2, [r3, #0]
}
 8006c28:	bf00      	nop
 8006c2a:	3718      	adds	r7, #24
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	bd80      	pop	{r7, pc}

08006c30 <LSM6DSL_FifoConfig>:

void LSM6DSL_FifoConfig(uint16_t samples_xyz)
{
 8006c30:	b580      	push	{r7, lr}
 8006c32:	b084      	sub	sp, #16
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	4603      	mov	r3, r0
 8006c38:	80fb      	strh	r3, [r7, #6]
  uint16_t watermark_words = samples_xyz * 3; /* XYZ = 3 words */
 8006c3a:	88fb      	ldrh	r3, [r7, #6]
 8006c3c:	461a      	mov	r2, r3
 8006c3e:	0052      	lsls	r2, r2, #1
 8006c40:	4413      	add	r3, r2
 8006c42:	81fb      	strh	r3, [r7, #14]
  uint8_t wtm_l = (uint8_t)(watermark_words & 0xFF);
 8006c44:	89fb      	ldrh	r3, [r7, #14]
 8006c46:	737b      	strb	r3, [r7, #13]
  uint8_t wtm_h = (uint8_t)((watermark_words >> 8) & 0x0F);
 8006c48:	89fb      	ldrh	r3, [r7, #14]
 8006c4a:	0a1b      	lsrs	r3, r3, #8
 8006c4c:	b29b      	uxth	r3, r3
 8006c4e:	b2db      	uxtb	r3, r3
 8006c50:	f003 030f 	and.w	r3, r3, #15
 8006c54:	733b      	strb	r3, [r7, #12]

  /* Asegura auto-increment (IF_INC) y BDU como ya haces en AccInit */
  uint8_t tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 8006c56:	2112      	movs	r1, #18
 8006c58:	20d4      	movs	r0, #212	@ 0xd4
 8006c5a:	f7ff fde3 	bl	8006824 <SENSOR_IO_Read>
 8006c5e:	4603      	mov	r3, r0
 8006c60:	72fb      	strb	r3, [r7, #11]
  tmp |= LSM6DSL_ACC_GYRO_IF_INC_ENABLED; /* 0x04 */
 8006c62:	7afb      	ldrb	r3, [r7, #11]
 8006c64:	f043 0304 	orr.w	r3, r3, #4
 8006c68:	72fb      	strb	r3, [r7, #11]
  tmp |= LSM6DSL_BDU_BLOCK_UPDATE;        /* 0x40 */
 8006c6a:	7afb      	ldrb	r3, [r7, #11]
 8006c6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c70:	72fb      	strb	r3, [r7, #11]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 8006c72:	7afb      	ldrb	r3, [r7, #11]
 8006c74:	461a      	mov	r2, r3
 8006c76:	2112      	movs	r1, #18
 8006c78:	20d4      	movs	r0, #212	@ 0xd4
 8006c7a:	f7ff fdb9 	bl	80067f0 <SENSOR_IO_Write>

  /* Configura acelerómetro en modo normal (ej 52Hz, 2G) */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8006c7e:	2110      	movs	r1, #16
 8006c80:	20d4      	movs	r0, #212	@ 0xd4
 8006c82:	f7ff fdcf 	bl	8006824 <SENSOR_IO_Read>
 8006c86:	4603      	mov	r3, r0
 8006c88:	72fb      	strb	r3, [r7, #11]
  tmp &= ~0xFC; /* limpia ODR+FS */
 8006c8a:	7afb      	ldrb	r3, [r7, #11]
 8006c8c:	f003 0303 	and.w	r3, r3, #3
 8006c90:	72fb      	strb	r3, [r7, #11]
  tmp |= (LSM6DSL_ODR_52Hz | LSM6DSL_ACC_FULLSCALE_2G);
 8006c92:	7afb      	ldrb	r3, [r7, #11]
 8006c94:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8006c98:	72fb      	strb	r3, [r7, #11]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 8006c9a:	7afb      	ldrb	r3, [r7, #11]
 8006c9c:	461a      	mov	r2, r3
 8006c9e:	2110      	movs	r1, #16
 8006ca0:	20d4      	movs	r0, #212	@ 0xd4
 8006ca2:	f7ff fda5 	bl	80067f0 <SENSOR_IO_Write>

  /* FIFO_CTRL3: mete acelerómetro en FIFO (sin decimación) */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_FIFO_CTRL3, 0x01);
 8006ca6:	2201      	movs	r2, #1
 8006ca8:	2108      	movs	r1, #8
 8006caa:	20d4      	movs	r0, #212	@ 0xd4
 8006cac:	f7ff fda0 	bl	80067f0 <SENSOR_IO_Write>

  /* Watermark */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_FIFO_CTRL1, wtm_l);
 8006cb0:	7b7b      	ldrb	r3, [r7, #13]
 8006cb2:	461a      	mov	r2, r3
 8006cb4:	2106      	movs	r1, #6
 8006cb6:	20d4      	movs	r0, #212	@ 0xd4
 8006cb8:	f7ff fd9a 	bl	80067f0 <SENSOR_IO_Write>
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_FIFO_CTRL2, wtm_h);
 8006cbc:	7b3b      	ldrb	r3, [r7, #12]
 8006cbe:	461a      	mov	r2, r3
 8006cc0:	2107      	movs	r1, #7
 8006cc2:	20d4      	movs	r0, #212	@ 0xd4
 8006cc4:	f7ff fd94 	bl	80067f0 <SENSOR_IO_Write>

  /* FIFO_CTRL5: ODR FIFO = 52Hz (0x30) + FIFO mode (001) */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW,
 8006cc8:	2231      	movs	r2, #49	@ 0x31
 8006cca:	210a      	movs	r1, #10
 8006ccc:	20d4      	movs	r0, #212	@ 0xd4
 8006cce:	f7ff fd8f 	bl	80067f0 <SENSOR_IO_Write>
                  LSM6DSL_ACC_GYRO_FIFO_CTRL5,
                  (uint8_t)(0x30 | 0x01));

  /* INT1_CTRL: habilita FIFO watermark en INT1 (bit3 en LSM6DSL) */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_INT1_CTRL);
 8006cd2:	210d      	movs	r1, #13
 8006cd4:	20d4      	movs	r0, #212	@ 0xd4
 8006cd6:	f7ff fda5 	bl	8006824 <SENSOR_IO_Read>
 8006cda:	4603      	mov	r3, r0
 8006cdc:	72fb      	strb	r3, [r7, #11]
  tmp |= (1U << 3);
 8006cde:	7afb      	ldrb	r3, [r7, #11]
 8006ce0:	f043 0308 	orr.w	r3, r3, #8
 8006ce4:	72fb      	strb	r3, [r7, #11]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_INT1_CTRL, tmp);
 8006ce6:	7afb      	ldrb	r3, [r7, #11]
 8006ce8:	461a      	mov	r2, r3
 8006cea:	210d      	movs	r1, #13
 8006cec:	20d4      	movs	r0, #212	@ 0xd4
 8006cee:	f7ff fd7f 	bl	80067f0 <SENSOR_IO_Write>
}
 8006cf2:	bf00      	nop
 8006cf4:	3710      	adds	r7, #16
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	bd80      	pop	{r7, pc}
	...

08006cfc <__NVIC_SetPriority>:
{
 8006cfc:	b480      	push	{r7}
 8006cfe:	b083      	sub	sp, #12
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	4603      	mov	r3, r0
 8006d04:	6039      	str	r1, [r7, #0]
 8006d06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006d08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	db0a      	blt.n	8006d26 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	b2da      	uxtb	r2, r3
 8006d14:	490c      	ldr	r1, [pc, #48]	@ (8006d48 <__NVIC_SetPriority+0x4c>)
 8006d16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d1a:	0112      	lsls	r2, r2, #4
 8006d1c:	b2d2      	uxtb	r2, r2
 8006d1e:	440b      	add	r3, r1
 8006d20:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006d24:	e00a      	b.n	8006d3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	b2da      	uxtb	r2, r3
 8006d2a:	4908      	ldr	r1, [pc, #32]	@ (8006d4c <__NVIC_SetPriority+0x50>)
 8006d2c:	79fb      	ldrb	r3, [r7, #7]
 8006d2e:	f003 030f 	and.w	r3, r3, #15
 8006d32:	3b04      	subs	r3, #4
 8006d34:	0112      	lsls	r2, r2, #4
 8006d36:	b2d2      	uxtb	r2, r2
 8006d38:	440b      	add	r3, r1
 8006d3a:	761a      	strb	r2, [r3, #24]
}
 8006d3c:	bf00      	nop
 8006d3e:	370c      	adds	r7, #12
 8006d40:	46bd      	mov	sp, r7
 8006d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d46:	4770      	bx	lr
 8006d48:	e000e100 	.word	0xe000e100
 8006d4c:	e000ed00 	.word	0xe000ed00

08006d50 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8006d50:	b580      	push	{r7, lr}
 8006d52:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8006d54:	4b05      	ldr	r3, [pc, #20]	@ (8006d6c <SysTick_Handler+0x1c>)
 8006d56:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006d58:	f001 fff2 	bl	8008d40 <xTaskGetSchedulerState>
 8006d5c:	4603      	mov	r3, r0
 8006d5e:	2b01      	cmp	r3, #1
 8006d60:	d001      	beq.n	8006d66 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8006d62:	f002 fff1 	bl	8009d48 <xPortSysTickHandler>
  }
}
 8006d66:	bf00      	nop
 8006d68:	bd80      	pop	{r7, pc}
 8006d6a:	bf00      	nop
 8006d6c:	e000e010 	.word	0xe000e010

08006d70 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006d70:	b580      	push	{r7, lr}
 8006d72:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006d74:	2100      	movs	r1, #0
 8006d76:	f06f 0004 	mvn.w	r0, #4
 8006d7a:	f7ff ffbf 	bl	8006cfc <__NVIC_SetPriority>
#endif
}
 8006d7e:	bf00      	nop
 8006d80:	bd80      	pop	{r7, pc}
	...

08006d84 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006d84:	b480      	push	{r7}
 8006d86:	b083      	sub	sp, #12
 8006d88:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006d8a:	f3ef 8305 	mrs	r3, IPSR
 8006d8e:	603b      	str	r3, [r7, #0]
  return(result);
 8006d90:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d003      	beq.n	8006d9e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006d96:	f06f 0305 	mvn.w	r3, #5
 8006d9a:	607b      	str	r3, [r7, #4]
 8006d9c:	e00c      	b.n	8006db8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006d9e:	4b0a      	ldr	r3, [pc, #40]	@ (8006dc8 <osKernelInitialize+0x44>)
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d105      	bne.n	8006db2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006da6:	4b08      	ldr	r3, [pc, #32]	@ (8006dc8 <osKernelInitialize+0x44>)
 8006da8:	2201      	movs	r2, #1
 8006daa:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006dac:	2300      	movs	r3, #0
 8006dae:	607b      	str	r3, [r7, #4]
 8006db0:	e002      	b.n	8006db8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006db2:	f04f 33ff 	mov.w	r3, #4294967295
 8006db6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006db8:	687b      	ldr	r3, [r7, #4]
}
 8006dba:	4618      	mov	r0, r3
 8006dbc:	370c      	adds	r7, #12
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc4:	4770      	bx	lr
 8006dc6:	bf00      	nop
 8006dc8:	2000092c 	.word	0x2000092c

08006dcc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	b082      	sub	sp, #8
 8006dd0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006dd2:	f3ef 8305 	mrs	r3, IPSR
 8006dd6:	603b      	str	r3, [r7, #0]
  return(result);
 8006dd8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d003      	beq.n	8006de6 <osKernelStart+0x1a>
    stat = osErrorISR;
 8006dde:	f06f 0305 	mvn.w	r3, #5
 8006de2:	607b      	str	r3, [r7, #4]
 8006de4:	e010      	b.n	8006e08 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006de6:	4b0b      	ldr	r3, [pc, #44]	@ (8006e14 <osKernelStart+0x48>)
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	2b01      	cmp	r3, #1
 8006dec:	d109      	bne.n	8006e02 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006dee:	f7ff ffbf 	bl	8006d70 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006df2:	4b08      	ldr	r3, [pc, #32]	@ (8006e14 <osKernelStart+0x48>)
 8006df4:	2202      	movs	r2, #2
 8006df6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006df8:	f001 fb2e 	bl	8008458 <vTaskStartScheduler>
      stat = osOK;
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	607b      	str	r3, [r7, #4]
 8006e00:	e002      	b.n	8006e08 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006e02:	f04f 33ff 	mov.w	r3, #4294967295
 8006e06:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006e08:	687b      	ldr	r3, [r7, #4]
}
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	3708      	adds	r7, #8
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	bd80      	pop	{r7, pc}
 8006e12:	bf00      	nop
 8006e14:	2000092c 	.word	0x2000092c

08006e18 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006e18:	b580      	push	{r7, lr}
 8006e1a:	b08e      	sub	sp, #56	@ 0x38
 8006e1c:	af04      	add	r7, sp, #16
 8006e1e:	60f8      	str	r0, [r7, #12]
 8006e20:	60b9      	str	r1, [r7, #8]
 8006e22:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006e24:	2300      	movs	r3, #0
 8006e26:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006e28:	f3ef 8305 	mrs	r3, IPSR
 8006e2c:	617b      	str	r3, [r7, #20]
  return(result);
 8006e2e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d17e      	bne.n	8006f32 <osThreadNew+0x11a>
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d07b      	beq.n	8006f32 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006e3a:	2380      	movs	r3, #128	@ 0x80
 8006e3c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006e3e:	2318      	movs	r3, #24
 8006e40:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006e42:	2300      	movs	r3, #0
 8006e44:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8006e46:	f04f 33ff 	mov.w	r3, #4294967295
 8006e4a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d045      	beq.n	8006ede <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d002      	beq.n	8006e60 <osThreadNew+0x48>
        name = attr->name;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	699b      	ldr	r3, [r3, #24]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d002      	beq.n	8006e6e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	699b      	ldr	r3, [r3, #24]
 8006e6c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006e6e:	69fb      	ldr	r3, [r7, #28]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d008      	beq.n	8006e86 <osThreadNew+0x6e>
 8006e74:	69fb      	ldr	r3, [r7, #28]
 8006e76:	2b38      	cmp	r3, #56	@ 0x38
 8006e78:	d805      	bhi.n	8006e86 <osThreadNew+0x6e>
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	685b      	ldr	r3, [r3, #4]
 8006e7e:	f003 0301 	and.w	r3, r3, #1
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d001      	beq.n	8006e8a <osThreadNew+0x72>
        return (NULL);
 8006e86:	2300      	movs	r3, #0
 8006e88:	e054      	b.n	8006f34 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	695b      	ldr	r3, [r3, #20]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d003      	beq.n	8006e9a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	695b      	ldr	r3, [r3, #20]
 8006e96:	089b      	lsrs	r3, r3, #2
 8006e98:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	689b      	ldr	r3, [r3, #8]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d00e      	beq.n	8006ec0 <osThreadNew+0xa8>
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	68db      	ldr	r3, [r3, #12]
 8006ea6:	2ba7      	cmp	r3, #167	@ 0xa7
 8006ea8:	d90a      	bls.n	8006ec0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d006      	beq.n	8006ec0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	695b      	ldr	r3, [r3, #20]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d002      	beq.n	8006ec0 <osThreadNew+0xa8>
        mem = 1;
 8006eba:	2301      	movs	r3, #1
 8006ebc:	61bb      	str	r3, [r7, #24]
 8006ebe:	e010      	b.n	8006ee2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	689b      	ldr	r3, [r3, #8]
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d10c      	bne.n	8006ee2 <osThreadNew+0xca>
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	68db      	ldr	r3, [r3, #12]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d108      	bne.n	8006ee2 <osThreadNew+0xca>
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	691b      	ldr	r3, [r3, #16]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d104      	bne.n	8006ee2 <osThreadNew+0xca>
          mem = 0;
 8006ed8:	2300      	movs	r3, #0
 8006eda:	61bb      	str	r3, [r7, #24]
 8006edc:	e001      	b.n	8006ee2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006ede:	2300      	movs	r3, #0
 8006ee0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006ee2:	69bb      	ldr	r3, [r7, #24]
 8006ee4:	2b01      	cmp	r3, #1
 8006ee6:	d110      	bne.n	8006f0a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006eec:	687a      	ldr	r2, [r7, #4]
 8006eee:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006ef0:	9202      	str	r2, [sp, #8]
 8006ef2:	9301      	str	r3, [sp, #4]
 8006ef4:	69fb      	ldr	r3, [r7, #28]
 8006ef6:	9300      	str	r3, [sp, #0]
 8006ef8:	68bb      	ldr	r3, [r7, #8]
 8006efa:	6a3a      	ldr	r2, [r7, #32]
 8006efc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006efe:	68f8      	ldr	r0, [r7, #12]
 8006f00:	f001 f8b6 	bl	8008070 <xTaskCreateStatic>
 8006f04:	4603      	mov	r3, r0
 8006f06:	613b      	str	r3, [r7, #16]
 8006f08:	e013      	b.n	8006f32 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006f0a:	69bb      	ldr	r3, [r7, #24]
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d110      	bne.n	8006f32 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006f10:	6a3b      	ldr	r3, [r7, #32]
 8006f12:	b29a      	uxth	r2, r3
 8006f14:	f107 0310 	add.w	r3, r7, #16
 8006f18:	9301      	str	r3, [sp, #4]
 8006f1a:	69fb      	ldr	r3, [r7, #28]
 8006f1c:	9300      	str	r3, [sp, #0]
 8006f1e:	68bb      	ldr	r3, [r7, #8]
 8006f20:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006f22:	68f8      	ldr	r0, [r7, #12]
 8006f24:	f001 f904 	bl	8008130 <xTaskCreate>
 8006f28:	4603      	mov	r3, r0
 8006f2a:	2b01      	cmp	r3, #1
 8006f2c:	d001      	beq.n	8006f32 <osThreadNew+0x11a>
            hTask = NULL;
 8006f2e:	2300      	movs	r3, #0
 8006f30:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006f32:	693b      	ldr	r3, [r7, #16]
}
 8006f34:	4618      	mov	r0, r3
 8006f36:	3728      	adds	r7, #40	@ 0x28
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	bd80      	pop	{r7, pc}

08006f3c <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 8006f3c:	b580      	push	{r7, lr}
 8006f3e:	b088      	sub	sp, #32
 8006f40:	af02      	add	r7, sp, #8
 8006f42:	6078      	str	r0, [r7, #4]
 8006f44:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 8006f4a:	697b      	ldr	r3, [r7, #20]
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d002      	beq.n	8006f56 <osThreadFlagsSet+0x1a>
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	da03      	bge.n	8006f5e <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 8006f56:	f06f 0303 	mvn.w	r3, #3
 8006f5a:	60fb      	str	r3, [r7, #12]
 8006f5c:	e035      	b.n	8006fca <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 8006f5e:	f04f 33ff 	mov.w	r3, #4294967295
 8006f62:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006f64:	f3ef 8305 	mrs	r3, IPSR
 8006f68:	613b      	str	r3, [r7, #16]
  return(result);
 8006f6a:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d01f      	beq.n	8006fb0 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 8006f70:	2300      	movs	r3, #0
 8006f72:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 8006f74:	f107 0308 	add.w	r3, r7, #8
 8006f78:	9300      	str	r3, [sp, #0]
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	2201      	movs	r2, #1
 8006f7e:	6839      	ldr	r1, [r7, #0]
 8006f80:	6978      	ldr	r0, [r7, #20]
 8006f82:	f002 f88d 	bl	80090a0 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 8006f86:	f107 030c 	add.w	r3, r7, #12
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	9200      	str	r2, [sp, #0]
 8006f8e:	2200      	movs	r2, #0
 8006f90:	2100      	movs	r1, #0
 8006f92:	6978      	ldr	r0, [r7, #20]
 8006f94:	f002 f884 	bl	80090a0 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 8006f98:	68bb      	ldr	r3, [r7, #8]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d015      	beq.n	8006fca <osThreadFlagsSet+0x8e>
 8006f9e:	4b0d      	ldr	r3, [pc, #52]	@ (8006fd4 <osThreadFlagsSet+0x98>)
 8006fa0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006fa4:	601a      	str	r2, [r3, #0]
 8006fa6:	f3bf 8f4f 	dsb	sy
 8006faa:	f3bf 8f6f 	isb	sy
 8006fae:	e00c      	b.n	8006fca <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 8006fb0:	2300      	movs	r3, #0
 8006fb2:	2201      	movs	r2, #1
 8006fb4:	6839      	ldr	r1, [r7, #0]
 8006fb6:	6978      	ldr	r0, [r7, #20]
 8006fb8:	f001 ffb0 	bl	8008f1c <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 8006fbc:	f107 030c 	add.w	r3, r7, #12
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	2100      	movs	r1, #0
 8006fc4:	6978      	ldr	r0, [r7, #20]
 8006fc6:	f001 ffa9 	bl	8008f1c <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 8006fca:	68fb      	ldr	r3, [r7, #12]
}
 8006fcc:	4618      	mov	r0, r3
 8006fce:	3718      	adds	r7, #24
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	bd80      	pop	{r7, pc}
 8006fd4:	e000ed04 	.word	0xe000ed04

08006fd8 <osThreadFlagsClear>:

uint32_t osThreadFlagsClear (uint32_t flags) {
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b086      	sub	sp, #24
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006fe0:	f3ef 8305 	mrs	r3, IPSR
 8006fe4:	60fb      	str	r3, [r7, #12]
  return(result);
 8006fe6:	68fb      	ldr	r3, [r7, #12]
  TaskHandle_t hTask;
  uint32_t rflags, cflags;

  if (IS_IRQ()) {
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d003      	beq.n	8006ff4 <osThreadFlagsClear+0x1c>
    rflags = (uint32_t)osErrorISR;
 8006fec:	f06f 0305 	mvn.w	r3, #5
 8006ff0:	617b      	str	r3, [r7, #20]
 8006ff2:	e02a      	b.n	800704a <osThreadFlagsClear+0x72>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	da03      	bge.n	8007002 <osThreadFlagsClear+0x2a>
    rflags = (uint32_t)osErrorParameter;
 8006ffa:	f06f 0303 	mvn.w	r3, #3
 8006ffe:	617b      	str	r3, [r7, #20]
 8007000:	e023      	b.n	800704a <osThreadFlagsClear+0x72>
  }
  else {
    hTask = xTaskGetCurrentTaskHandle();
 8007002:	f001 fe8d 	bl	8008d20 <xTaskGetCurrentTaskHandle>
 8007006:	6138      	str	r0, [r7, #16]

    if (xTaskNotifyAndQuery (hTask, 0, eNoAction, &cflags) == pdPASS) {
 8007008:	f107 0308 	add.w	r3, r7, #8
 800700c:	2200      	movs	r2, #0
 800700e:	2100      	movs	r1, #0
 8007010:	6938      	ldr	r0, [r7, #16]
 8007012:	f001 ff83 	bl	8008f1c <xTaskGenericNotify>
 8007016:	4603      	mov	r3, r0
 8007018:	2b01      	cmp	r3, #1
 800701a:	d113      	bne.n	8007044 <osThreadFlagsClear+0x6c>
      rflags = cflags;
 800701c:	68bb      	ldr	r3, [r7, #8]
 800701e:	617b      	str	r3, [r7, #20]
      cflags &= ~flags;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	43da      	mvns	r2, r3
 8007024:	68bb      	ldr	r3, [r7, #8]
 8007026:	4013      	ands	r3, r2
 8007028:	60bb      	str	r3, [r7, #8]

      if (xTaskNotify (hTask, cflags, eSetValueWithOverwrite) != pdPASS) {
 800702a:	68b9      	ldr	r1, [r7, #8]
 800702c:	2300      	movs	r3, #0
 800702e:	2203      	movs	r2, #3
 8007030:	6938      	ldr	r0, [r7, #16]
 8007032:	f001 ff73 	bl	8008f1c <xTaskGenericNotify>
 8007036:	4603      	mov	r3, r0
 8007038:	2b01      	cmp	r3, #1
 800703a:	d006      	beq.n	800704a <osThreadFlagsClear+0x72>
        rflags = (uint32_t)osError;
 800703c:	f04f 33ff 	mov.w	r3, #4294967295
 8007040:	617b      	str	r3, [r7, #20]
 8007042:	e002      	b.n	800704a <osThreadFlagsClear+0x72>
      }
    }
    else {
      rflags = (uint32_t)osError;
 8007044:	f04f 33ff 	mov.w	r3, #4294967295
 8007048:	617b      	str	r3, [r7, #20]
    }
  }

  /* Return flags before clearing */
  return (rflags);
 800704a:	697b      	ldr	r3, [r7, #20]
}
 800704c:	4618      	mov	r0, r3
 800704e:	3718      	adds	r7, #24
 8007050:	46bd      	mov	sp, r7
 8007052:	bd80      	pop	{r7, pc}

08007054 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 8007054:	b580      	push	{r7, lr}
 8007056:	b08c      	sub	sp, #48	@ 0x30
 8007058:	af00      	add	r7, sp, #0
 800705a:	60f8      	str	r0, [r7, #12]
 800705c:	60b9      	str	r1, [r7, #8]
 800705e:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007060:	f3ef 8305 	mrs	r3, IPSR
 8007064:	617b      	str	r3, [r7, #20]
  return(result);
 8007066:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 8007068:	2b00      	cmp	r3, #0
 800706a:	d003      	beq.n	8007074 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 800706c:	f06f 0305 	mvn.w	r3, #5
 8007070:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007072:	e06b      	b.n	800714c <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	2b00      	cmp	r3, #0
 8007078:	da03      	bge.n	8007082 <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 800707a:	f06f 0303 	mvn.w	r3, #3
 800707e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007080:	e064      	b.n	800714c <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 8007082:	68bb      	ldr	r3, [r7, #8]
 8007084:	f003 0302 	and.w	r3, r3, #2
 8007088:	2b00      	cmp	r3, #0
 800708a:	d002      	beq.n	8007092 <osThreadFlagsWait+0x3e>
      clear = 0U;
 800708c:	2300      	movs	r3, #0
 800708e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007090:	e001      	b.n	8007096 <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    rflags = 0U;
 8007096:	2300      	movs	r3, #0
 8007098:	62fb      	str	r3, [r7, #44]	@ 0x2c
    tout   = timeout;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	627b      	str	r3, [r7, #36]	@ 0x24

    t0 = xTaskGetTickCount();
 800709e:	f001 faf7 	bl	8008690 <xTaskGetTickCount>
 80070a2:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 80070a4:	f107 0210 	add.w	r2, r7, #16
 80070a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070aa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80070ac:	2000      	movs	r0, #0
 80070ae:	f001 fed5 	bl	8008e5c <xTaskNotifyWait>
 80070b2:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 80070b4:	69fb      	ldr	r3, [r7, #28]
 80070b6:	2b01      	cmp	r3, #1
 80070b8:	d137      	bne.n	800712a <osThreadFlagsWait+0xd6>
        rflags &= flags;
 80070ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	4013      	ands	r3, r2
 80070c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        rflags |= nval;
 80070c2:	693b      	ldr	r3, [r7, #16]
 80070c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80070c6:	4313      	orrs	r3, r2
 80070c8:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 80070ca:	68bb      	ldr	r3, [r7, #8]
 80070cc:	f003 0301 	and.w	r3, r3, #1
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d00c      	beq.n	80070ee <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 80070d4:	68fa      	ldr	r2, [r7, #12]
 80070d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070d8:	4013      	ands	r3, r2
 80070da:	68fa      	ldr	r2, [r7, #12]
 80070dc:	429a      	cmp	r2, r3
 80070de:	d032      	beq.n	8007146 <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d10f      	bne.n	8007106 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 80070e6:	f06f 0302 	mvn.w	r3, #2
 80070ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 80070ec:	e02e      	b.n	800714c <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 80070ee:	68fa      	ldr	r2, [r7, #12]
 80070f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070f2:	4013      	ands	r3, r2
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d128      	bne.n	800714a <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d103      	bne.n	8007106 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 80070fe:	f06f 0302 	mvn.w	r3, #2
 8007102:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 8007104:	e022      	b.n	800714c <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 8007106:	f001 fac3 	bl	8008690 <xTaskGetTickCount>
 800710a:	4602      	mov	r2, r0
 800710c:	6a3b      	ldr	r3, [r7, #32]
 800710e:	1ad3      	subs	r3, r2, r3
 8007110:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 8007112:	69ba      	ldr	r2, [r7, #24]
 8007114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007116:	429a      	cmp	r2, r3
 8007118:	d902      	bls.n	8007120 <osThreadFlagsWait+0xcc>
          tout  = 0;
 800711a:	2300      	movs	r3, #0
 800711c:	627b      	str	r3, [r7, #36]	@ 0x24
 800711e:	e00e      	b.n	800713e <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 8007120:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007122:	69bb      	ldr	r3, [r7, #24]
 8007124:	1ad3      	subs	r3, r2, r3
 8007126:	627b      	str	r3, [r7, #36]	@ 0x24
 8007128:	e009      	b.n	800713e <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d103      	bne.n	8007138 <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 8007130:	f06f 0302 	mvn.w	r3, #2
 8007134:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007136:	e002      	b.n	800713e <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 8007138:	f06f 0301 	mvn.w	r3, #1
 800713c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 800713e:	69fb      	ldr	r3, [r7, #28]
 8007140:	2b00      	cmp	r3, #0
 8007142:	d1af      	bne.n	80070a4 <osThreadFlagsWait+0x50>
 8007144:	e002      	b.n	800714c <osThreadFlagsWait+0xf8>
            break;
 8007146:	bf00      	nop
 8007148:	e000      	b.n	800714c <osThreadFlagsWait+0xf8>
            break;
 800714a:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 800714c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800714e:	4618      	mov	r0, r3
 8007150:	3730      	adds	r7, #48	@ 0x30
 8007152:	46bd      	mov	sp, r7
 8007154:	bd80      	pop	{r7, pc}

08007156 <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007156:	b580      	push	{r7, lr}
 8007158:	b084      	sub	sp, #16
 800715a:	af00      	add	r7, sp, #0
 800715c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800715e:	f3ef 8305 	mrs	r3, IPSR
 8007162:	60bb      	str	r3, [r7, #8]
  return(result);
 8007164:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007166:	2b00      	cmp	r3, #0
 8007168:	d003      	beq.n	8007172 <osDelay+0x1c>
    stat = osErrorISR;
 800716a:	f06f 0305 	mvn.w	r3, #5
 800716e:	60fb      	str	r3, [r7, #12]
 8007170:	e007      	b.n	8007182 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8007172:	2300      	movs	r3, #0
 8007174:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d002      	beq.n	8007182 <osDelay+0x2c>
      vTaskDelay(ticks);
 800717c:	6878      	ldr	r0, [r7, #4]
 800717e:	f001 f935 	bl	80083ec <vTaskDelay>
    }
  }

  return (stat);
 8007182:	68fb      	ldr	r3, [r7, #12]
}
 8007184:	4618      	mov	r0, r3
 8007186:	3710      	adds	r7, #16
 8007188:	46bd      	mov	sp, r7
 800718a:	bd80      	pop	{r7, pc}

0800718c <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800718c:	b580      	push	{r7, lr}
 800718e:	b08a      	sub	sp, #40	@ 0x28
 8007190:	af02      	add	r7, sp, #8
 8007192:	60f8      	str	r0, [r7, #12]
 8007194:	60b9      	str	r1, [r7, #8]
 8007196:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8007198:	2300      	movs	r3, #0
 800719a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800719c:	f3ef 8305 	mrs	r3, IPSR
 80071a0:	613b      	str	r3, [r7, #16]
  return(result);
 80071a2:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d15f      	bne.n	8007268 <osMessageQueueNew+0xdc>
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d05c      	beq.n	8007268 <osMessageQueueNew+0xdc>
 80071ae:	68bb      	ldr	r3, [r7, #8]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d059      	beq.n	8007268 <osMessageQueueNew+0xdc>
    mem = -1;
 80071b4:	f04f 33ff 	mov.w	r3, #4294967295
 80071b8:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d029      	beq.n	8007214 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	689b      	ldr	r3, [r3, #8]
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d012      	beq.n	80071ee <osMessageQueueNew+0x62>
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	68db      	ldr	r3, [r3, #12]
 80071cc:	2b4f      	cmp	r3, #79	@ 0x4f
 80071ce:	d90e      	bls.n	80071ee <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d00a      	beq.n	80071ee <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	695a      	ldr	r2, [r3, #20]
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	68b9      	ldr	r1, [r7, #8]
 80071e0:	fb01 f303 	mul.w	r3, r1, r3
 80071e4:	429a      	cmp	r2, r3
 80071e6:	d302      	bcc.n	80071ee <osMessageQueueNew+0x62>
        mem = 1;
 80071e8:	2301      	movs	r3, #1
 80071ea:	61bb      	str	r3, [r7, #24]
 80071ec:	e014      	b.n	8007218 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	689b      	ldr	r3, [r3, #8]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d110      	bne.n	8007218 <osMessageQueueNew+0x8c>
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	68db      	ldr	r3, [r3, #12]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d10c      	bne.n	8007218 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8007202:	2b00      	cmp	r3, #0
 8007204:	d108      	bne.n	8007218 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	695b      	ldr	r3, [r3, #20]
 800720a:	2b00      	cmp	r3, #0
 800720c:	d104      	bne.n	8007218 <osMessageQueueNew+0x8c>
          mem = 0;
 800720e:	2300      	movs	r3, #0
 8007210:	61bb      	str	r3, [r7, #24]
 8007212:	e001      	b.n	8007218 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8007214:	2300      	movs	r3, #0
 8007216:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007218:	69bb      	ldr	r3, [r7, #24]
 800721a:	2b01      	cmp	r3, #1
 800721c:	d10b      	bne.n	8007236 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	691a      	ldr	r2, [r3, #16]
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	689b      	ldr	r3, [r3, #8]
 8007226:	2100      	movs	r1, #0
 8007228:	9100      	str	r1, [sp, #0]
 800722a:	68b9      	ldr	r1, [r7, #8]
 800722c:	68f8      	ldr	r0, [r7, #12]
 800722e:	f000 f9d1 	bl	80075d4 <xQueueGenericCreateStatic>
 8007232:	61f8      	str	r0, [r7, #28]
 8007234:	e008      	b.n	8007248 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8007236:	69bb      	ldr	r3, [r7, #24]
 8007238:	2b00      	cmp	r3, #0
 800723a:	d105      	bne.n	8007248 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800723c:	2200      	movs	r2, #0
 800723e:	68b9      	ldr	r1, [r7, #8]
 8007240:	68f8      	ldr	r0, [r7, #12]
 8007242:	f000 fa44 	bl	80076ce <xQueueGenericCreate>
 8007246:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8007248:	69fb      	ldr	r3, [r7, #28]
 800724a:	2b00      	cmp	r3, #0
 800724c:	d00c      	beq.n	8007268 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d003      	beq.n	800725c <osMessageQueueNew+0xd0>
        name = attr->name;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	617b      	str	r3, [r7, #20]
 800725a:	e001      	b.n	8007260 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800725c:	2300      	movs	r3, #0
 800725e:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8007260:	6979      	ldr	r1, [r7, #20]
 8007262:	69f8      	ldr	r0, [r7, #28]
 8007264:	f000 fea6 	bl	8007fb4 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8007268:	69fb      	ldr	r3, [r7, #28]
}
 800726a:	4618      	mov	r0, r3
 800726c:	3720      	adds	r7, #32
 800726e:	46bd      	mov	sp, r7
 8007270:	bd80      	pop	{r7, pc}
	...

08007274 <osMessageQueueGet>:
  }

  return (stat);
}

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8007274:	b580      	push	{r7, lr}
 8007276:	b088      	sub	sp, #32
 8007278:	af00      	add	r7, sp, #0
 800727a:	60f8      	str	r0, [r7, #12]
 800727c:	60b9      	str	r1, [r7, #8]
 800727e:	607a      	str	r2, [r7, #4]
 8007280:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8007286:	2300      	movs	r3, #0
 8007288:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800728a:	f3ef 8305 	mrs	r3, IPSR
 800728e:	617b      	str	r3, [r7, #20]
  return(result);
 8007290:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8007292:	2b00      	cmp	r3, #0
 8007294:	d028      	beq.n	80072e8 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007296:	69bb      	ldr	r3, [r7, #24]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d005      	beq.n	80072a8 <osMessageQueueGet+0x34>
 800729c:	68bb      	ldr	r3, [r7, #8]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d002      	beq.n	80072a8 <osMessageQueueGet+0x34>
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d003      	beq.n	80072b0 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80072a8:	f06f 0303 	mvn.w	r3, #3
 80072ac:	61fb      	str	r3, [r7, #28]
 80072ae:	e037      	b.n	8007320 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 80072b0:	2300      	movs	r3, #0
 80072b2:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80072b4:	f107 0310 	add.w	r3, r7, #16
 80072b8:	461a      	mov	r2, r3
 80072ba:	68b9      	ldr	r1, [r7, #8]
 80072bc:	69b8      	ldr	r0, [r7, #24]
 80072be:	f000 fce7 	bl	8007c90 <xQueueReceiveFromISR>
 80072c2:	4603      	mov	r3, r0
 80072c4:	2b01      	cmp	r3, #1
 80072c6:	d003      	beq.n	80072d0 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 80072c8:	f06f 0302 	mvn.w	r3, #2
 80072cc:	61fb      	str	r3, [r7, #28]
 80072ce:	e027      	b.n	8007320 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 80072d0:	693b      	ldr	r3, [r7, #16]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d024      	beq.n	8007320 <osMessageQueueGet+0xac>
 80072d6:	4b15      	ldr	r3, [pc, #84]	@ (800732c <osMessageQueueGet+0xb8>)
 80072d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80072dc:	601a      	str	r2, [r3, #0]
 80072de:	f3bf 8f4f 	dsb	sy
 80072e2:	f3bf 8f6f 	isb	sy
 80072e6:	e01b      	b.n	8007320 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80072e8:	69bb      	ldr	r3, [r7, #24]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d002      	beq.n	80072f4 <osMessageQueueGet+0x80>
 80072ee:	68bb      	ldr	r3, [r7, #8]
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d103      	bne.n	80072fc <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 80072f4:	f06f 0303 	mvn.w	r3, #3
 80072f8:	61fb      	str	r3, [r7, #28]
 80072fa:	e011      	b.n	8007320 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80072fc:	683a      	ldr	r2, [r7, #0]
 80072fe:	68b9      	ldr	r1, [r7, #8]
 8007300:	69b8      	ldr	r0, [r7, #24]
 8007302:	f000 fbe3 	bl	8007acc <xQueueReceive>
 8007306:	4603      	mov	r3, r0
 8007308:	2b01      	cmp	r3, #1
 800730a:	d009      	beq.n	8007320 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	2b00      	cmp	r3, #0
 8007310:	d003      	beq.n	800731a <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8007312:	f06f 0301 	mvn.w	r3, #1
 8007316:	61fb      	str	r3, [r7, #28]
 8007318:	e002      	b.n	8007320 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800731a:	f06f 0302 	mvn.w	r3, #2
 800731e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8007320:	69fb      	ldr	r3, [r7, #28]
}
 8007322:	4618      	mov	r0, r3
 8007324:	3720      	adds	r7, #32
 8007326:	46bd      	mov	sp, r7
 8007328:	bd80      	pop	{r7, pc}
 800732a:	bf00      	nop
 800732c:	e000ed04 	.word	0xe000ed04

08007330 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007330:	b480      	push	{r7}
 8007332:	b085      	sub	sp, #20
 8007334:	af00      	add	r7, sp, #0
 8007336:	60f8      	str	r0, [r7, #12]
 8007338:	60b9      	str	r1, [r7, #8]
 800733a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	4a07      	ldr	r2, [pc, #28]	@ (800735c <vApplicationGetIdleTaskMemory+0x2c>)
 8007340:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007342:	68bb      	ldr	r3, [r7, #8]
 8007344:	4a06      	ldr	r2, [pc, #24]	@ (8007360 <vApplicationGetIdleTaskMemory+0x30>)
 8007346:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2280      	movs	r2, #128	@ 0x80
 800734c:	601a      	str	r2, [r3, #0]
}
 800734e:	bf00      	nop
 8007350:	3714      	adds	r7, #20
 8007352:	46bd      	mov	sp, r7
 8007354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007358:	4770      	bx	lr
 800735a:	bf00      	nop
 800735c:	20000930 	.word	0x20000930
 8007360:	200009d8 	.word	0x200009d8

08007364 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007364:	b480      	push	{r7}
 8007366:	b085      	sub	sp, #20
 8007368:	af00      	add	r7, sp, #0
 800736a:	60f8      	str	r0, [r7, #12]
 800736c:	60b9      	str	r1, [r7, #8]
 800736e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	4a07      	ldr	r2, [pc, #28]	@ (8007390 <vApplicationGetTimerTaskMemory+0x2c>)
 8007374:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007376:	68bb      	ldr	r3, [r7, #8]
 8007378:	4a06      	ldr	r2, [pc, #24]	@ (8007394 <vApplicationGetTimerTaskMemory+0x30>)
 800737a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007382:	601a      	str	r2, [r3, #0]
}
 8007384:	bf00      	nop
 8007386:	3714      	adds	r7, #20
 8007388:	46bd      	mov	sp, r7
 800738a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738e:	4770      	bx	lr
 8007390:	20000bd8 	.word	0x20000bd8
 8007394:	20000c80 	.word	0x20000c80

08007398 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007398:	b480      	push	{r7}
 800739a:	b083      	sub	sp, #12
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	f103 0208 	add.w	r2, r3, #8
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	f04f 32ff 	mov.w	r2, #4294967295
 80073b0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	f103 0208 	add.w	r2, r3, #8
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	f103 0208 	add.w	r2, r3, #8
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	2200      	movs	r2, #0
 80073ca:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80073cc:	bf00      	nop
 80073ce:	370c      	adds	r7, #12
 80073d0:	46bd      	mov	sp, r7
 80073d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d6:	4770      	bx	lr

080073d8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80073d8:	b480      	push	{r7}
 80073da:	b083      	sub	sp, #12
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2200      	movs	r2, #0
 80073e4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80073e6:	bf00      	nop
 80073e8:	370c      	adds	r7, #12
 80073ea:	46bd      	mov	sp, r7
 80073ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f0:	4770      	bx	lr

080073f2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80073f2:	b480      	push	{r7}
 80073f4:	b085      	sub	sp, #20
 80073f6:	af00      	add	r7, sp, #0
 80073f8:	6078      	str	r0, [r7, #4]
 80073fa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	685b      	ldr	r3, [r3, #4]
 8007400:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007402:	683b      	ldr	r3, [r7, #0]
 8007404:	68fa      	ldr	r2, [r7, #12]
 8007406:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	689a      	ldr	r2, [r3, #8]
 800740c:	683b      	ldr	r3, [r7, #0]
 800740e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	689b      	ldr	r3, [r3, #8]
 8007414:	683a      	ldr	r2, [r7, #0]
 8007416:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	683a      	ldr	r2, [r7, #0]
 800741c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800741e:	683b      	ldr	r3, [r7, #0]
 8007420:	687a      	ldr	r2, [r7, #4]
 8007422:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	1c5a      	adds	r2, r3, #1
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	601a      	str	r2, [r3, #0]
}
 800742e:	bf00      	nop
 8007430:	3714      	adds	r7, #20
 8007432:	46bd      	mov	sp, r7
 8007434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007438:	4770      	bx	lr

0800743a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800743a:	b480      	push	{r7}
 800743c:	b085      	sub	sp, #20
 800743e:	af00      	add	r7, sp, #0
 8007440:	6078      	str	r0, [r7, #4]
 8007442:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800744a:	68bb      	ldr	r3, [r7, #8]
 800744c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007450:	d103      	bne.n	800745a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	691b      	ldr	r3, [r3, #16]
 8007456:	60fb      	str	r3, [r7, #12]
 8007458:	e00c      	b.n	8007474 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	3308      	adds	r3, #8
 800745e:	60fb      	str	r3, [r7, #12]
 8007460:	e002      	b.n	8007468 <vListInsert+0x2e>
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	685b      	ldr	r3, [r3, #4]
 8007466:	60fb      	str	r3, [r7, #12]
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	685b      	ldr	r3, [r3, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	68ba      	ldr	r2, [r7, #8]
 8007470:	429a      	cmp	r2, r3
 8007472:	d2f6      	bcs.n	8007462 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	685a      	ldr	r2, [r3, #4]
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	685b      	ldr	r3, [r3, #4]
 8007480:	683a      	ldr	r2, [r7, #0]
 8007482:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	68fa      	ldr	r2, [r7, #12]
 8007488:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	683a      	ldr	r2, [r7, #0]
 800748e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007490:	683b      	ldr	r3, [r7, #0]
 8007492:	687a      	ldr	r2, [r7, #4]
 8007494:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	1c5a      	adds	r2, r3, #1
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	601a      	str	r2, [r3, #0]
}
 80074a0:	bf00      	nop
 80074a2:	3714      	adds	r7, #20
 80074a4:	46bd      	mov	sp, r7
 80074a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074aa:	4770      	bx	lr

080074ac <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80074ac:	b480      	push	{r7}
 80074ae:	b085      	sub	sp, #20
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	691b      	ldr	r3, [r3, #16]
 80074b8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	685b      	ldr	r3, [r3, #4]
 80074be:	687a      	ldr	r2, [r7, #4]
 80074c0:	6892      	ldr	r2, [r2, #8]
 80074c2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	689b      	ldr	r3, [r3, #8]
 80074c8:	687a      	ldr	r2, [r7, #4]
 80074ca:	6852      	ldr	r2, [r2, #4]
 80074cc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	685b      	ldr	r3, [r3, #4]
 80074d2:	687a      	ldr	r2, [r7, #4]
 80074d4:	429a      	cmp	r2, r3
 80074d6:	d103      	bne.n	80074e0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	689a      	ldr	r2, [r3, #8]
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2200      	movs	r2, #0
 80074e4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	1e5a      	subs	r2, r3, #1
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	681b      	ldr	r3, [r3, #0]
}
 80074f4:	4618      	mov	r0, r3
 80074f6:	3714      	adds	r7, #20
 80074f8:	46bd      	mov	sp, r7
 80074fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fe:	4770      	bx	lr

08007500 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007500:	b580      	push	{r7, lr}
 8007502:	b084      	sub	sp, #16
 8007504:	af00      	add	r7, sp, #0
 8007506:	6078      	str	r0, [r7, #4]
 8007508:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d10b      	bne.n	800752c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007514:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007518:	f383 8811 	msr	BASEPRI, r3
 800751c:	f3bf 8f6f 	isb	sy
 8007520:	f3bf 8f4f 	dsb	sy
 8007524:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007526:	bf00      	nop
 8007528:	bf00      	nop
 800752a:	e7fd      	b.n	8007528 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800752c:	f002 fb7c 	bl	8009c28 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	681a      	ldr	r2, [r3, #0]
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007538:	68f9      	ldr	r1, [r7, #12]
 800753a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800753c:	fb01 f303 	mul.w	r3, r1, r3
 8007540:	441a      	add	r2, r3
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	2200      	movs	r2, #0
 800754a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	681a      	ldr	r2, [r3, #0]
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681a      	ldr	r2, [r3, #0]
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800755c:	3b01      	subs	r3, #1
 800755e:	68f9      	ldr	r1, [r7, #12]
 8007560:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007562:	fb01 f303 	mul.w	r3, r1, r3
 8007566:	441a      	add	r2, r3
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	22ff      	movs	r2, #255	@ 0xff
 8007570:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	22ff      	movs	r2, #255	@ 0xff
 8007578:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	2b00      	cmp	r3, #0
 8007580:	d114      	bne.n	80075ac <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	691b      	ldr	r3, [r3, #16]
 8007586:	2b00      	cmp	r3, #0
 8007588:	d01a      	beq.n	80075c0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	3310      	adds	r3, #16
 800758e:	4618      	mov	r0, r3
 8007590:	f001 fa00 	bl	8008994 <xTaskRemoveFromEventList>
 8007594:	4603      	mov	r3, r0
 8007596:	2b00      	cmp	r3, #0
 8007598:	d012      	beq.n	80075c0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800759a:	4b0d      	ldr	r3, [pc, #52]	@ (80075d0 <xQueueGenericReset+0xd0>)
 800759c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80075a0:	601a      	str	r2, [r3, #0]
 80075a2:	f3bf 8f4f 	dsb	sy
 80075a6:	f3bf 8f6f 	isb	sy
 80075aa:	e009      	b.n	80075c0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	3310      	adds	r3, #16
 80075b0:	4618      	mov	r0, r3
 80075b2:	f7ff fef1 	bl	8007398 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	3324      	adds	r3, #36	@ 0x24
 80075ba:	4618      	mov	r0, r3
 80075bc:	f7ff feec 	bl	8007398 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80075c0:	f002 fb64 	bl	8009c8c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80075c4:	2301      	movs	r3, #1
}
 80075c6:	4618      	mov	r0, r3
 80075c8:	3710      	adds	r7, #16
 80075ca:	46bd      	mov	sp, r7
 80075cc:	bd80      	pop	{r7, pc}
 80075ce:	bf00      	nop
 80075d0:	e000ed04 	.word	0xe000ed04

080075d4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80075d4:	b580      	push	{r7, lr}
 80075d6:	b08e      	sub	sp, #56	@ 0x38
 80075d8:	af02      	add	r7, sp, #8
 80075da:	60f8      	str	r0, [r7, #12]
 80075dc:	60b9      	str	r1, [r7, #8]
 80075de:	607a      	str	r2, [r7, #4]
 80075e0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d10b      	bne.n	8007600 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80075e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075ec:	f383 8811 	msr	BASEPRI, r3
 80075f0:	f3bf 8f6f 	isb	sy
 80075f4:	f3bf 8f4f 	dsb	sy
 80075f8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80075fa:	bf00      	nop
 80075fc:	bf00      	nop
 80075fe:	e7fd      	b.n	80075fc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007600:	683b      	ldr	r3, [r7, #0]
 8007602:	2b00      	cmp	r3, #0
 8007604:	d10b      	bne.n	800761e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8007606:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800760a:	f383 8811 	msr	BASEPRI, r3
 800760e:	f3bf 8f6f 	isb	sy
 8007612:	f3bf 8f4f 	dsb	sy
 8007616:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007618:	bf00      	nop
 800761a:	bf00      	nop
 800761c:	e7fd      	b.n	800761a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d002      	beq.n	800762a <xQueueGenericCreateStatic+0x56>
 8007624:	68bb      	ldr	r3, [r7, #8]
 8007626:	2b00      	cmp	r3, #0
 8007628:	d001      	beq.n	800762e <xQueueGenericCreateStatic+0x5a>
 800762a:	2301      	movs	r3, #1
 800762c:	e000      	b.n	8007630 <xQueueGenericCreateStatic+0x5c>
 800762e:	2300      	movs	r3, #0
 8007630:	2b00      	cmp	r3, #0
 8007632:	d10b      	bne.n	800764c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8007634:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007638:	f383 8811 	msr	BASEPRI, r3
 800763c:	f3bf 8f6f 	isb	sy
 8007640:	f3bf 8f4f 	dsb	sy
 8007644:	623b      	str	r3, [r7, #32]
}
 8007646:	bf00      	nop
 8007648:	bf00      	nop
 800764a:	e7fd      	b.n	8007648 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2b00      	cmp	r3, #0
 8007650:	d102      	bne.n	8007658 <xQueueGenericCreateStatic+0x84>
 8007652:	68bb      	ldr	r3, [r7, #8]
 8007654:	2b00      	cmp	r3, #0
 8007656:	d101      	bne.n	800765c <xQueueGenericCreateStatic+0x88>
 8007658:	2301      	movs	r3, #1
 800765a:	e000      	b.n	800765e <xQueueGenericCreateStatic+0x8a>
 800765c:	2300      	movs	r3, #0
 800765e:	2b00      	cmp	r3, #0
 8007660:	d10b      	bne.n	800767a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8007662:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007666:	f383 8811 	msr	BASEPRI, r3
 800766a:	f3bf 8f6f 	isb	sy
 800766e:	f3bf 8f4f 	dsb	sy
 8007672:	61fb      	str	r3, [r7, #28]
}
 8007674:	bf00      	nop
 8007676:	bf00      	nop
 8007678:	e7fd      	b.n	8007676 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800767a:	2350      	movs	r3, #80	@ 0x50
 800767c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800767e:	697b      	ldr	r3, [r7, #20]
 8007680:	2b50      	cmp	r3, #80	@ 0x50
 8007682:	d00b      	beq.n	800769c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8007684:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007688:	f383 8811 	msr	BASEPRI, r3
 800768c:	f3bf 8f6f 	isb	sy
 8007690:	f3bf 8f4f 	dsb	sy
 8007694:	61bb      	str	r3, [r7, #24]
}
 8007696:	bf00      	nop
 8007698:	bf00      	nop
 800769a:	e7fd      	b.n	8007698 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800769c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800769e:	683b      	ldr	r3, [r7, #0]
 80076a0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80076a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d00d      	beq.n	80076c4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80076a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076aa:	2201      	movs	r2, #1
 80076ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80076b0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80076b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076b6:	9300      	str	r3, [sp, #0]
 80076b8:	4613      	mov	r3, r2
 80076ba:	687a      	ldr	r2, [r7, #4]
 80076bc:	68b9      	ldr	r1, [r7, #8]
 80076be:	68f8      	ldr	r0, [r7, #12]
 80076c0:	f000 f840 	bl	8007744 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80076c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80076c6:	4618      	mov	r0, r3
 80076c8:	3730      	adds	r7, #48	@ 0x30
 80076ca:	46bd      	mov	sp, r7
 80076cc:	bd80      	pop	{r7, pc}

080076ce <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80076ce:	b580      	push	{r7, lr}
 80076d0:	b08a      	sub	sp, #40	@ 0x28
 80076d2:	af02      	add	r7, sp, #8
 80076d4:	60f8      	str	r0, [r7, #12]
 80076d6:	60b9      	str	r1, [r7, #8]
 80076d8:	4613      	mov	r3, r2
 80076da:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d10b      	bne.n	80076fa <xQueueGenericCreate+0x2c>
	__asm volatile
 80076e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076e6:	f383 8811 	msr	BASEPRI, r3
 80076ea:	f3bf 8f6f 	isb	sy
 80076ee:	f3bf 8f4f 	dsb	sy
 80076f2:	613b      	str	r3, [r7, #16]
}
 80076f4:	bf00      	nop
 80076f6:	bf00      	nop
 80076f8:	e7fd      	b.n	80076f6 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	68ba      	ldr	r2, [r7, #8]
 80076fe:	fb02 f303 	mul.w	r3, r2, r3
 8007702:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007704:	69fb      	ldr	r3, [r7, #28]
 8007706:	3350      	adds	r3, #80	@ 0x50
 8007708:	4618      	mov	r0, r3
 800770a:	f002 fbaf 	bl	8009e6c <pvPortMalloc>
 800770e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007710:	69bb      	ldr	r3, [r7, #24]
 8007712:	2b00      	cmp	r3, #0
 8007714:	d011      	beq.n	800773a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007716:	69bb      	ldr	r3, [r7, #24]
 8007718:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800771a:	697b      	ldr	r3, [r7, #20]
 800771c:	3350      	adds	r3, #80	@ 0x50
 800771e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007720:	69bb      	ldr	r3, [r7, #24]
 8007722:	2200      	movs	r2, #0
 8007724:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007728:	79fa      	ldrb	r2, [r7, #7]
 800772a:	69bb      	ldr	r3, [r7, #24]
 800772c:	9300      	str	r3, [sp, #0]
 800772e:	4613      	mov	r3, r2
 8007730:	697a      	ldr	r2, [r7, #20]
 8007732:	68b9      	ldr	r1, [r7, #8]
 8007734:	68f8      	ldr	r0, [r7, #12]
 8007736:	f000 f805 	bl	8007744 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800773a:	69bb      	ldr	r3, [r7, #24]
	}
 800773c:	4618      	mov	r0, r3
 800773e:	3720      	adds	r7, #32
 8007740:	46bd      	mov	sp, r7
 8007742:	bd80      	pop	{r7, pc}

08007744 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007744:	b580      	push	{r7, lr}
 8007746:	b084      	sub	sp, #16
 8007748:	af00      	add	r7, sp, #0
 800774a:	60f8      	str	r0, [r7, #12]
 800774c:	60b9      	str	r1, [r7, #8]
 800774e:	607a      	str	r2, [r7, #4]
 8007750:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007752:	68bb      	ldr	r3, [r7, #8]
 8007754:	2b00      	cmp	r3, #0
 8007756:	d103      	bne.n	8007760 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007758:	69bb      	ldr	r3, [r7, #24]
 800775a:	69ba      	ldr	r2, [r7, #24]
 800775c:	601a      	str	r2, [r3, #0]
 800775e:	e002      	b.n	8007766 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007760:	69bb      	ldr	r3, [r7, #24]
 8007762:	687a      	ldr	r2, [r7, #4]
 8007764:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007766:	69bb      	ldr	r3, [r7, #24]
 8007768:	68fa      	ldr	r2, [r7, #12]
 800776a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800776c:	69bb      	ldr	r3, [r7, #24]
 800776e:	68ba      	ldr	r2, [r7, #8]
 8007770:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007772:	2101      	movs	r1, #1
 8007774:	69b8      	ldr	r0, [r7, #24]
 8007776:	f7ff fec3 	bl	8007500 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800777a:	69bb      	ldr	r3, [r7, #24]
 800777c:	78fa      	ldrb	r2, [r7, #3]
 800777e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007782:	bf00      	nop
 8007784:	3710      	adds	r7, #16
 8007786:	46bd      	mov	sp, r7
 8007788:	bd80      	pop	{r7, pc}
	...

0800778c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800778c:	b580      	push	{r7, lr}
 800778e:	b08e      	sub	sp, #56	@ 0x38
 8007790:	af00      	add	r7, sp, #0
 8007792:	60f8      	str	r0, [r7, #12]
 8007794:	60b9      	str	r1, [r7, #8]
 8007796:	607a      	str	r2, [r7, #4]
 8007798:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800779a:	2300      	movs	r3, #0
 800779c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80077a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d10b      	bne.n	80077c0 <xQueueGenericSend+0x34>
	__asm volatile
 80077a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077ac:	f383 8811 	msr	BASEPRI, r3
 80077b0:	f3bf 8f6f 	isb	sy
 80077b4:	f3bf 8f4f 	dsb	sy
 80077b8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80077ba:	bf00      	nop
 80077bc:	bf00      	nop
 80077be:	e7fd      	b.n	80077bc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80077c0:	68bb      	ldr	r3, [r7, #8]
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d103      	bne.n	80077ce <xQueueGenericSend+0x42>
 80077c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d101      	bne.n	80077d2 <xQueueGenericSend+0x46>
 80077ce:	2301      	movs	r3, #1
 80077d0:	e000      	b.n	80077d4 <xQueueGenericSend+0x48>
 80077d2:	2300      	movs	r3, #0
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d10b      	bne.n	80077f0 <xQueueGenericSend+0x64>
	__asm volatile
 80077d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077dc:	f383 8811 	msr	BASEPRI, r3
 80077e0:	f3bf 8f6f 	isb	sy
 80077e4:	f3bf 8f4f 	dsb	sy
 80077e8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80077ea:	bf00      	nop
 80077ec:	bf00      	nop
 80077ee:	e7fd      	b.n	80077ec <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80077f0:	683b      	ldr	r3, [r7, #0]
 80077f2:	2b02      	cmp	r3, #2
 80077f4:	d103      	bne.n	80077fe <xQueueGenericSend+0x72>
 80077f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077fa:	2b01      	cmp	r3, #1
 80077fc:	d101      	bne.n	8007802 <xQueueGenericSend+0x76>
 80077fe:	2301      	movs	r3, #1
 8007800:	e000      	b.n	8007804 <xQueueGenericSend+0x78>
 8007802:	2300      	movs	r3, #0
 8007804:	2b00      	cmp	r3, #0
 8007806:	d10b      	bne.n	8007820 <xQueueGenericSend+0x94>
	__asm volatile
 8007808:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800780c:	f383 8811 	msr	BASEPRI, r3
 8007810:	f3bf 8f6f 	isb	sy
 8007814:	f3bf 8f4f 	dsb	sy
 8007818:	623b      	str	r3, [r7, #32]
}
 800781a:	bf00      	nop
 800781c:	bf00      	nop
 800781e:	e7fd      	b.n	800781c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007820:	f001 fa8e 	bl	8008d40 <xTaskGetSchedulerState>
 8007824:	4603      	mov	r3, r0
 8007826:	2b00      	cmp	r3, #0
 8007828:	d102      	bne.n	8007830 <xQueueGenericSend+0xa4>
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	2b00      	cmp	r3, #0
 800782e:	d101      	bne.n	8007834 <xQueueGenericSend+0xa8>
 8007830:	2301      	movs	r3, #1
 8007832:	e000      	b.n	8007836 <xQueueGenericSend+0xaa>
 8007834:	2300      	movs	r3, #0
 8007836:	2b00      	cmp	r3, #0
 8007838:	d10b      	bne.n	8007852 <xQueueGenericSend+0xc6>
	__asm volatile
 800783a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800783e:	f383 8811 	msr	BASEPRI, r3
 8007842:	f3bf 8f6f 	isb	sy
 8007846:	f3bf 8f4f 	dsb	sy
 800784a:	61fb      	str	r3, [r7, #28]
}
 800784c:	bf00      	nop
 800784e:	bf00      	nop
 8007850:	e7fd      	b.n	800784e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007852:	f002 f9e9 	bl	8009c28 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007858:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800785a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800785c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800785e:	429a      	cmp	r2, r3
 8007860:	d302      	bcc.n	8007868 <xQueueGenericSend+0xdc>
 8007862:	683b      	ldr	r3, [r7, #0]
 8007864:	2b02      	cmp	r3, #2
 8007866:	d129      	bne.n	80078bc <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007868:	683a      	ldr	r2, [r7, #0]
 800786a:	68b9      	ldr	r1, [r7, #8]
 800786c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800786e:	f000 fa91 	bl	8007d94 <prvCopyDataToQueue>
 8007872:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007874:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007876:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007878:	2b00      	cmp	r3, #0
 800787a:	d010      	beq.n	800789e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800787c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800787e:	3324      	adds	r3, #36	@ 0x24
 8007880:	4618      	mov	r0, r3
 8007882:	f001 f887 	bl	8008994 <xTaskRemoveFromEventList>
 8007886:	4603      	mov	r3, r0
 8007888:	2b00      	cmp	r3, #0
 800788a:	d013      	beq.n	80078b4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800788c:	4b3f      	ldr	r3, [pc, #252]	@ (800798c <xQueueGenericSend+0x200>)
 800788e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007892:	601a      	str	r2, [r3, #0]
 8007894:	f3bf 8f4f 	dsb	sy
 8007898:	f3bf 8f6f 	isb	sy
 800789c:	e00a      	b.n	80078b4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800789e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d007      	beq.n	80078b4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80078a4:	4b39      	ldr	r3, [pc, #228]	@ (800798c <xQueueGenericSend+0x200>)
 80078a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80078aa:	601a      	str	r2, [r3, #0]
 80078ac:	f3bf 8f4f 	dsb	sy
 80078b0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80078b4:	f002 f9ea 	bl	8009c8c <vPortExitCritical>
				return pdPASS;
 80078b8:	2301      	movs	r3, #1
 80078ba:	e063      	b.n	8007984 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d103      	bne.n	80078ca <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80078c2:	f002 f9e3 	bl	8009c8c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80078c6:	2300      	movs	r3, #0
 80078c8:	e05c      	b.n	8007984 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80078ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d106      	bne.n	80078de <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80078d0:	f107 0314 	add.w	r3, r7, #20
 80078d4:	4618      	mov	r0, r3
 80078d6:	f001 f8c1 	bl	8008a5c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80078da:	2301      	movs	r3, #1
 80078dc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80078de:	f002 f9d5 	bl	8009c8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80078e2:	f000 fe29 	bl	8008538 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80078e6:	f002 f99f 	bl	8009c28 <vPortEnterCritical>
 80078ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078ec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80078f0:	b25b      	sxtb	r3, r3
 80078f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078f6:	d103      	bne.n	8007900 <xQueueGenericSend+0x174>
 80078f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078fa:	2200      	movs	r2, #0
 80078fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007900:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007902:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007906:	b25b      	sxtb	r3, r3
 8007908:	f1b3 3fff 	cmp.w	r3, #4294967295
 800790c:	d103      	bne.n	8007916 <xQueueGenericSend+0x18a>
 800790e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007910:	2200      	movs	r2, #0
 8007912:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007916:	f002 f9b9 	bl	8009c8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800791a:	1d3a      	adds	r2, r7, #4
 800791c:	f107 0314 	add.w	r3, r7, #20
 8007920:	4611      	mov	r1, r2
 8007922:	4618      	mov	r0, r3
 8007924:	f001 f8b0 	bl	8008a88 <xTaskCheckForTimeOut>
 8007928:	4603      	mov	r3, r0
 800792a:	2b00      	cmp	r3, #0
 800792c:	d124      	bne.n	8007978 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800792e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007930:	f000 fb28 	bl	8007f84 <prvIsQueueFull>
 8007934:	4603      	mov	r3, r0
 8007936:	2b00      	cmp	r3, #0
 8007938:	d018      	beq.n	800796c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800793a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800793c:	3310      	adds	r3, #16
 800793e:	687a      	ldr	r2, [r7, #4]
 8007940:	4611      	mov	r1, r2
 8007942:	4618      	mov	r0, r3
 8007944:	f000 ffd4 	bl	80088f0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007948:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800794a:	f000 fab3 	bl	8007eb4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800794e:	f000 fe01 	bl	8008554 <xTaskResumeAll>
 8007952:	4603      	mov	r3, r0
 8007954:	2b00      	cmp	r3, #0
 8007956:	f47f af7c 	bne.w	8007852 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800795a:	4b0c      	ldr	r3, [pc, #48]	@ (800798c <xQueueGenericSend+0x200>)
 800795c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007960:	601a      	str	r2, [r3, #0]
 8007962:	f3bf 8f4f 	dsb	sy
 8007966:	f3bf 8f6f 	isb	sy
 800796a:	e772      	b.n	8007852 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800796c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800796e:	f000 faa1 	bl	8007eb4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007972:	f000 fdef 	bl	8008554 <xTaskResumeAll>
 8007976:	e76c      	b.n	8007852 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007978:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800797a:	f000 fa9b 	bl	8007eb4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800797e:	f000 fde9 	bl	8008554 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007982:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007984:	4618      	mov	r0, r3
 8007986:	3738      	adds	r7, #56	@ 0x38
 8007988:	46bd      	mov	sp, r7
 800798a:	bd80      	pop	{r7, pc}
 800798c:	e000ed04 	.word	0xe000ed04

08007990 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007990:	b580      	push	{r7, lr}
 8007992:	b090      	sub	sp, #64	@ 0x40
 8007994:	af00      	add	r7, sp, #0
 8007996:	60f8      	str	r0, [r7, #12]
 8007998:	60b9      	str	r1, [r7, #8]
 800799a:	607a      	str	r2, [r7, #4]
 800799c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80079a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d10b      	bne.n	80079c0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80079a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079ac:	f383 8811 	msr	BASEPRI, r3
 80079b0:	f3bf 8f6f 	isb	sy
 80079b4:	f3bf 8f4f 	dsb	sy
 80079b8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80079ba:	bf00      	nop
 80079bc:	bf00      	nop
 80079be:	e7fd      	b.n	80079bc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80079c0:	68bb      	ldr	r3, [r7, #8]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d103      	bne.n	80079ce <xQueueGenericSendFromISR+0x3e>
 80079c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d101      	bne.n	80079d2 <xQueueGenericSendFromISR+0x42>
 80079ce:	2301      	movs	r3, #1
 80079d0:	e000      	b.n	80079d4 <xQueueGenericSendFromISR+0x44>
 80079d2:	2300      	movs	r3, #0
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d10b      	bne.n	80079f0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80079d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079dc:	f383 8811 	msr	BASEPRI, r3
 80079e0:	f3bf 8f6f 	isb	sy
 80079e4:	f3bf 8f4f 	dsb	sy
 80079e8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80079ea:	bf00      	nop
 80079ec:	bf00      	nop
 80079ee:	e7fd      	b.n	80079ec <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	2b02      	cmp	r3, #2
 80079f4:	d103      	bne.n	80079fe <xQueueGenericSendFromISR+0x6e>
 80079f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079fa:	2b01      	cmp	r3, #1
 80079fc:	d101      	bne.n	8007a02 <xQueueGenericSendFromISR+0x72>
 80079fe:	2301      	movs	r3, #1
 8007a00:	e000      	b.n	8007a04 <xQueueGenericSendFromISR+0x74>
 8007a02:	2300      	movs	r3, #0
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d10b      	bne.n	8007a20 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007a08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a0c:	f383 8811 	msr	BASEPRI, r3
 8007a10:	f3bf 8f6f 	isb	sy
 8007a14:	f3bf 8f4f 	dsb	sy
 8007a18:	623b      	str	r3, [r7, #32]
}
 8007a1a:	bf00      	nop
 8007a1c:	bf00      	nop
 8007a1e:	e7fd      	b.n	8007a1c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007a20:	f002 f9e2 	bl	8009de8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007a24:	f3ef 8211 	mrs	r2, BASEPRI
 8007a28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a2c:	f383 8811 	msr	BASEPRI, r3
 8007a30:	f3bf 8f6f 	isb	sy
 8007a34:	f3bf 8f4f 	dsb	sy
 8007a38:	61fa      	str	r2, [r7, #28]
 8007a3a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007a3c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007a3e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007a40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a42:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a48:	429a      	cmp	r2, r3
 8007a4a:	d302      	bcc.n	8007a52 <xQueueGenericSendFromISR+0xc2>
 8007a4c:	683b      	ldr	r3, [r7, #0]
 8007a4e:	2b02      	cmp	r3, #2
 8007a50:	d12f      	bne.n	8007ab2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007a52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a54:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007a58:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007a5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a60:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007a62:	683a      	ldr	r2, [r7, #0]
 8007a64:	68b9      	ldr	r1, [r7, #8]
 8007a66:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007a68:	f000 f994 	bl	8007d94 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007a6c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007a70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a74:	d112      	bne.n	8007a9c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007a76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d016      	beq.n	8007aac <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007a7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a80:	3324      	adds	r3, #36	@ 0x24
 8007a82:	4618      	mov	r0, r3
 8007a84:	f000 ff86 	bl	8008994 <xTaskRemoveFromEventList>
 8007a88:	4603      	mov	r3, r0
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d00e      	beq.n	8007aac <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d00b      	beq.n	8007aac <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	2201      	movs	r2, #1
 8007a98:	601a      	str	r2, [r3, #0]
 8007a9a:	e007      	b.n	8007aac <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007a9c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007aa0:	3301      	adds	r3, #1
 8007aa2:	b2db      	uxtb	r3, r3
 8007aa4:	b25a      	sxtb	r2, r3
 8007aa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007aa8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007aac:	2301      	movs	r3, #1
 8007aae:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007ab0:	e001      	b.n	8007ab6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007ab6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ab8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007aba:	697b      	ldr	r3, [r7, #20]
 8007abc:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007ac0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007ac2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	3740      	adds	r7, #64	@ 0x40
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	bd80      	pop	{r7, pc}

08007acc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b08c      	sub	sp, #48	@ 0x30
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	60f8      	str	r0, [r7, #12]
 8007ad4:	60b9      	str	r1, [r7, #8]
 8007ad6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007ad8:	2300      	movs	r3, #0
 8007ada:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007ae0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d10b      	bne.n	8007afe <xQueueReceive+0x32>
	__asm volatile
 8007ae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aea:	f383 8811 	msr	BASEPRI, r3
 8007aee:	f3bf 8f6f 	isb	sy
 8007af2:	f3bf 8f4f 	dsb	sy
 8007af6:	623b      	str	r3, [r7, #32]
}
 8007af8:	bf00      	nop
 8007afa:	bf00      	nop
 8007afc:	e7fd      	b.n	8007afa <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007afe:	68bb      	ldr	r3, [r7, #8]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d103      	bne.n	8007b0c <xQueueReceive+0x40>
 8007b04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d101      	bne.n	8007b10 <xQueueReceive+0x44>
 8007b0c:	2301      	movs	r3, #1
 8007b0e:	e000      	b.n	8007b12 <xQueueReceive+0x46>
 8007b10:	2300      	movs	r3, #0
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d10b      	bne.n	8007b2e <xQueueReceive+0x62>
	__asm volatile
 8007b16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b1a:	f383 8811 	msr	BASEPRI, r3
 8007b1e:	f3bf 8f6f 	isb	sy
 8007b22:	f3bf 8f4f 	dsb	sy
 8007b26:	61fb      	str	r3, [r7, #28]
}
 8007b28:	bf00      	nop
 8007b2a:	bf00      	nop
 8007b2c:	e7fd      	b.n	8007b2a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007b2e:	f001 f907 	bl	8008d40 <xTaskGetSchedulerState>
 8007b32:	4603      	mov	r3, r0
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d102      	bne.n	8007b3e <xQueueReceive+0x72>
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d101      	bne.n	8007b42 <xQueueReceive+0x76>
 8007b3e:	2301      	movs	r3, #1
 8007b40:	e000      	b.n	8007b44 <xQueueReceive+0x78>
 8007b42:	2300      	movs	r3, #0
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d10b      	bne.n	8007b60 <xQueueReceive+0x94>
	__asm volatile
 8007b48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b4c:	f383 8811 	msr	BASEPRI, r3
 8007b50:	f3bf 8f6f 	isb	sy
 8007b54:	f3bf 8f4f 	dsb	sy
 8007b58:	61bb      	str	r3, [r7, #24]
}
 8007b5a:	bf00      	nop
 8007b5c:	bf00      	nop
 8007b5e:	e7fd      	b.n	8007b5c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007b60:	f002 f862 	bl	8009c28 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007b64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b68:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d01f      	beq.n	8007bb0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007b70:	68b9      	ldr	r1, [r7, #8]
 8007b72:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007b74:	f000 f978 	bl	8007e68 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b7a:	1e5a      	subs	r2, r3, #1
 8007b7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b7e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007b80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b82:	691b      	ldr	r3, [r3, #16]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d00f      	beq.n	8007ba8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007b88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b8a:	3310      	adds	r3, #16
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	f000 ff01 	bl	8008994 <xTaskRemoveFromEventList>
 8007b92:	4603      	mov	r3, r0
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d007      	beq.n	8007ba8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007b98:	4b3c      	ldr	r3, [pc, #240]	@ (8007c8c <xQueueReceive+0x1c0>)
 8007b9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b9e:	601a      	str	r2, [r3, #0]
 8007ba0:	f3bf 8f4f 	dsb	sy
 8007ba4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007ba8:	f002 f870 	bl	8009c8c <vPortExitCritical>
				return pdPASS;
 8007bac:	2301      	movs	r3, #1
 8007bae:	e069      	b.n	8007c84 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d103      	bne.n	8007bbe <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007bb6:	f002 f869 	bl	8009c8c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007bba:	2300      	movs	r3, #0
 8007bbc:	e062      	b.n	8007c84 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007bbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d106      	bne.n	8007bd2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007bc4:	f107 0310 	add.w	r3, r7, #16
 8007bc8:	4618      	mov	r0, r3
 8007bca:	f000 ff47 	bl	8008a5c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007bce:	2301      	movs	r3, #1
 8007bd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007bd2:	f002 f85b 	bl	8009c8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007bd6:	f000 fcaf 	bl	8008538 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007bda:	f002 f825 	bl	8009c28 <vPortEnterCritical>
 8007bde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007be0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007be4:	b25b      	sxtb	r3, r3
 8007be6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bea:	d103      	bne.n	8007bf4 <xQueueReceive+0x128>
 8007bec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bee:	2200      	movs	r2, #0
 8007bf0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007bf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bf6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007bfa:	b25b      	sxtb	r3, r3
 8007bfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c00:	d103      	bne.n	8007c0a <xQueueReceive+0x13e>
 8007c02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c04:	2200      	movs	r2, #0
 8007c06:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007c0a:	f002 f83f 	bl	8009c8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007c0e:	1d3a      	adds	r2, r7, #4
 8007c10:	f107 0310 	add.w	r3, r7, #16
 8007c14:	4611      	mov	r1, r2
 8007c16:	4618      	mov	r0, r3
 8007c18:	f000 ff36 	bl	8008a88 <xTaskCheckForTimeOut>
 8007c1c:	4603      	mov	r3, r0
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d123      	bne.n	8007c6a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007c22:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007c24:	f000 f998 	bl	8007f58 <prvIsQueueEmpty>
 8007c28:	4603      	mov	r3, r0
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d017      	beq.n	8007c5e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007c2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c30:	3324      	adds	r3, #36	@ 0x24
 8007c32:	687a      	ldr	r2, [r7, #4]
 8007c34:	4611      	mov	r1, r2
 8007c36:	4618      	mov	r0, r3
 8007c38:	f000 fe5a 	bl	80088f0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007c3c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007c3e:	f000 f939 	bl	8007eb4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007c42:	f000 fc87 	bl	8008554 <xTaskResumeAll>
 8007c46:	4603      	mov	r3, r0
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d189      	bne.n	8007b60 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007c4c:	4b0f      	ldr	r3, [pc, #60]	@ (8007c8c <xQueueReceive+0x1c0>)
 8007c4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c52:	601a      	str	r2, [r3, #0]
 8007c54:	f3bf 8f4f 	dsb	sy
 8007c58:	f3bf 8f6f 	isb	sy
 8007c5c:	e780      	b.n	8007b60 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007c5e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007c60:	f000 f928 	bl	8007eb4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007c64:	f000 fc76 	bl	8008554 <xTaskResumeAll>
 8007c68:	e77a      	b.n	8007b60 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007c6a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007c6c:	f000 f922 	bl	8007eb4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007c70:	f000 fc70 	bl	8008554 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007c74:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007c76:	f000 f96f 	bl	8007f58 <prvIsQueueEmpty>
 8007c7a:	4603      	mov	r3, r0
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	f43f af6f 	beq.w	8007b60 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007c82:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007c84:	4618      	mov	r0, r3
 8007c86:	3730      	adds	r7, #48	@ 0x30
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	bd80      	pop	{r7, pc}
 8007c8c:	e000ed04 	.word	0xe000ed04

08007c90 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007c90:	b580      	push	{r7, lr}
 8007c92:	b08e      	sub	sp, #56	@ 0x38
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	60f8      	str	r0, [r7, #12]
 8007c98:	60b9      	str	r1, [r7, #8]
 8007c9a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007ca0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d10b      	bne.n	8007cbe <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8007ca6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007caa:	f383 8811 	msr	BASEPRI, r3
 8007cae:	f3bf 8f6f 	isb	sy
 8007cb2:	f3bf 8f4f 	dsb	sy
 8007cb6:	623b      	str	r3, [r7, #32]
}
 8007cb8:	bf00      	nop
 8007cba:	bf00      	nop
 8007cbc:	e7fd      	b.n	8007cba <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007cbe:	68bb      	ldr	r3, [r7, #8]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d103      	bne.n	8007ccc <xQueueReceiveFromISR+0x3c>
 8007cc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d101      	bne.n	8007cd0 <xQueueReceiveFromISR+0x40>
 8007ccc:	2301      	movs	r3, #1
 8007cce:	e000      	b.n	8007cd2 <xQueueReceiveFromISR+0x42>
 8007cd0:	2300      	movs	r3, #0
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d10b      	bne.n	8007cee <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8007cd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cda:	f383 8811 	msr	BASEPRI, r3
 8007cde:	f3bf 8f6f 	isb	sy
 8007ce2:	f3bf 8f4f 	dsb	sy
 8007ce6:	61fb      	str	r3, [r7, #28]
}
 8007ce8:	bf00      	nop
 8007cea:	bf00      	nop
 8007cec:	e7fd      	b.n	8007cea <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007cee:	f002 f87b 	bl	8009de8 <vPortValidateInterruptPriority>
	__asm volatile
 8007cf2:	f3ef 8211 	mrs	r2, BASEPRI
 8007cf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cfa:	f383 8811 	msr	BASEPRI, r3
 8007cfe:	f3bf 8f6f 	isb	sy
 8007d02:	f3bf 8f4f 	dsb	sy
 8007d06:	61ba      	str	r2, [r7, #24]
 8007d08:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8007d0a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007d0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007d0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d12:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007d14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d02f      	beq.n	8007d7a <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8007d1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d1c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007d20:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007d24:	68b9      	ldr	r1, [r7, #8]
 8007d26:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007d28:	f000 f89e 	bl	8007e68 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007d2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d2e:	1e5a      	subs	r2, r3, #1
 8007d30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d32:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007d34:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007d38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d3c:	d112      	bne.n	8007d64 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007d3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d40:	691b      	ldr	r3, [r3, #16]
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d016      	beq.n	8007d74 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007d46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d48:	3310      	adds	r3, #16
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	f000 fe22 	bl	8008994 <xTaskRemoveFromEventList>
 8007d50:	4603      	mov	r3, r0
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d00e      	beq.n	8007d74 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d00b      	beq.n	8007d74 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2201      	movs	r2, #1
 8007d60:	601a      	str	r2, [r3, #0]
 8007d62:	e007      	b.n	8007d74 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007d64:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007d68:	3301      	adds	r3, #1
 8007d6a:	b2db      	uxtb	r3, r3
 8007d6c:	b25a      	sxtb	r2, r3
 8007d6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8007d74:	2301      	movs	r3, #1
 8007d76:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d78:	e001      	b.n	8007d7e <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d80:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007d82:	693b      	ldr	r3, [r7, #16]
 8007d84:	f383 8811 	msr	BASEPRI, r3
}
 8007d88:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007d8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	3738      	adds	r7, #56	@ 0x38
 8007d90:	46bd      	mov	sp, r7
 8007d92:	bd80      	pop	{r7, pc}

08007d94 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007d94:	b580      	push	{r7, lr}
 8007d96:	b086      	sub	sp, #24
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	60f8      	str	r0, [r7, #12]
 8007d9c:	60b9      	str	r1, [r7, #8]
 8007d9e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007da0:	2300      	movs	r3, #0
 8007da2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007da8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d10d      	bne.n	8007dce <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d14d      	bne.n	8007e56 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	689b      	ldr	r3, [r3, #8]
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	f000 ffdc 	bl	8008d7c <xTaskPriorityDisinherit>
 8007dc4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	2200      	movs	r2, #0
 8007dca:	609a      	str	r2, [r3, #8]
 8007dcc:	e043      	b.n	8007e56 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d119      	bne.n	8007e08 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	6858      	ldr	r0, [r3, #4]
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ddc:	461a      	mov	r2, r3
 8007dde:	68b9      	ldr	r1, [r7, #8]
 8007de0:	f002 fd65 	bl	800a8ae <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	685a      	ldr	r2, [r3, #4]
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dec:	441a      	add	r2, r3
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	685a      	ldr	r2, [r3, #4]
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	689b      	ldr	r3, [r3, #8]
 8007dfa:	429a      	cmp	r2, r3
 8007dfc:	d32b      	bcc.n	8007e56 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	681a      	ldr	r2, [r3, #0]
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	605a      	str	r2, [r3, #4]
 8007e06:	e026      	b.n	8007e56 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	68d8      	ldr	r0, [r3, #12]
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e10:	461a      	mov	r2, r3
 8007e12:	68b9      	ldr	r1, [r7, #8]
 8007e14:	f002 fd4b 	bl	800a8ae <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	68da      	ldr	r2, [r3, #12]
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e20:	425b      	negs	r3, r3
 8007e22:	441a      	add	r2, r3
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	68da      	ldr	r2, [r3, #12]
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	429a      	cmp	r2, r3
 8007e32:	d207      	bcs.n	8007e44 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	689a      	ldr	r2, [r3, #8]
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e3c:	425b      	negs	r3, r3
 8007e3e:	441a      	add	r2, r3
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2b02      	cmp	r3, #2
 8007e48:	d105      	bne.n	8007e56 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007e4a:	693b      	ldr	r3, [r7, #16]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d002      	beq.n	8007e56 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007e50:	693b      	ldr	r3, [r7, #16]
 8007e52:	3b01      	subs	r3, #1
 8007e54:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007e56:	693b      	ldr	r3, [r7, #16]
 8007e58:	1c5a      	adds	r2, r3, #1
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007e5e:	697b      	ldr	r3, [r7, #20]
}
 8007e60:	4618      	mov	r0, r3
 8007e62:	3718      	adds	r7, #24
 8007e64:	46bd      	mov	sp, r7
 8007e66:	bd80      	pop	{r7, pc}

08007e68 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007e68:	b580      	push	{r7, lr}
 8007e6a:	b082      	sub	sp, #8
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	6078      	str	r0, [r7, #4]
 8007e70:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d018      	beq.n	8007eac <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	68da      	ldr	r2, [r3, #12]
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e82:	441a      	add	r2, r3
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	68da      	ldr	r2, [r3, #12]
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	689b      	ldr	r3, [r3, #8]
 8007e90:	429a      	cmp	r2, r3
 8007e92:	d303      	bcc.n	8007e9c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681a      	ldr	r2, [r3, #0]
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	68d9      	ldr	r1, [r3, #12]
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ea4:	461a      	mov	r2, r3
 8007ea6:	6838      	ldr	r0, [r7, #0]
 8007ea8:	f002 fd01 	bl	800a8ae <memcpy>
	}
}
 8007eac:	bf00      	nop
 8007eae:	3708      	adds	r7, #8
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	bd80      	pop	{r7, pc}

08007eb4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	b084      	sub	sp, #16
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007ebc:	f001 feb4 	bl	8009c28 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007ec6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007ec8:	e011      	b.n	8007eee <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d012      	beq.n	8007ef8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	3324      	adds	r3, #36	@ 0x24
 8007ed6:	4618      	mov	r0, r3
 8007ed8:	f000 fd5c 	bl	8008994 <xTaskRemoveFromEventList>
 8007edc:	4603      	mov	r3, r0
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d001      	beq.n	8007ee6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007ee2:	f000 fe35 	bl	8008b50 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007ee6:	7bfb      	ldrb	r3, [r7, #15]
 8007ee8:	3b01      	subs	r3, #1
 8007eea:	b2db      	uxtb	r3, r3
 8007eec:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007eee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	dce9      	bgt.n	8007eca <prvUnlockQueue+0x16>
 8007ef6:	e000      	b.n	8007efa <prvUnlockQueue+0x46>
					break;
 8007ef8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	22ff      	movs	r2, #255	@ 0xff
 8007efe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007f02:	f001 fec3 	bl	8009c8c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007f06:	f001 fe8f 	bl	8009c28 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007f10:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007f12:	e011      	b.n	8007f38 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	691b      	ldr	r3, [r3, #16]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d012      	beq.n	8007f42 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	3310      	adds	r3, #16
 8007f20:	4618      	mov	r0, r3
 8007f22:	f000 fd37 	bl	8008994 <xTaskRemoveFromEventList>
 8007f26:	4603      	mov	r3, r0
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d001      	beq.n	8007f30 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007f2c:	f000 fe10 	bl	8008b50 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007f30:	7bbb      	ldrb	r3, [r7, #14]
 8007f32:	3b01      	subs	r3, #1
 8007f34:	b2db      	uxtb	r3, r3
 8007f36:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007f38:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	dce9      	bgt.n	8007f14 <prvUnlockQueue+0x60>
 8007f40:	e000      	b.n	8007f44 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007f42:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	22ff      	movs	r2, #255	@ 0xff
 8007f48:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007f4c:	f001 fe9e 	bl	8009c8c <vPortExitCritical>
}
 8007f50:	bf00      	nop
 8007f52:	3710      	adds	r7, #16
 8007f54:	46bd      	mov	sp, r7
 8007f56:	bd80      	pop	{r7, pc}

08007f58 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007f58:	b580      	push	{r7, lr}
 8007f5a:	b084      	sub	sp, #16
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007f60:	f001 fe62 	bl	8009c28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d102      	bne.n	8007f72 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007f6c:	2301      	movs	r3, #1
 8007f6e:	60fb      	str	r3, [r7, #12]
 8007f70:	e001      	b.n	8007f76 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007f72:	2300      	movs	r3, #0
 8007f74:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007f76:	f001 fe89 	bl	8009c8c <vPortExitCritical>

	return xReturn;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
}
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	3710      	adds	r7, #16
 8007f80:	46bd      	mov	sp, r7
 8007f82:	bd80      	pop	{r7, pc}

08007f84 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007f84:	b580      	push	{r7, lr}
 8007f86:	b084      	sub	sp, #16
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007f8c:	f001 fe4c 	bl	8009c28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f98:	429a      	cmp	r2, r3
 8007f9a:	d102      	bne.n	8007fa2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007f9c:	2301      	movs	r3, #1
 8007f9e:	60fb      	str	r3, [r7, #12]
 8007fa0:	e001      	b.n	8007fa6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007fa6:	f001 fe71 	bl	8009c8c <vPortExitCritical>

	return xReturn;
 8007faa:	68fb      	ldr	r3, [r7, #12]
}
 8007fac:	4618      	mov	r0, r3
 8007fae:	3710      	adds	r7, #16
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	bd80      	pop	{r7, pc}

08007fb4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007fb4:	b480      	push	{r7}
 8007fb6:	b085      	sub	sp, #20
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
 8007fbc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	60fb      	str	r3, [r7, #12]
 8007fc2:	e014      	b.n	8007fee <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007fc4:	4a0f      	ldr	r2, [pc, #60]	@ (8008004 <vQueueAddToRegistry+0x50>)
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d10b      	bne.n	8007fe8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007fd0:	490c      	ldr	r1, [pc, #48]	@ (8008004 <vQueueAddToRegistry+0x50>)
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	683a      	ldr	r2, [r7, #0]
 8007fd6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007fda:	4a0a      	ldr	r2, [pc, #40]	@ (8008004 <vQueueAddToRegistry+0x50>)
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	00db      	lsls	r3, r3, #3
 8007fe0:	4413      	add	r3, r2
 8007fe2:	687a      	ldr	r2, [r7, #4]
 8007fe4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007fe6:	e006      	b.n	8007ff6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	3301      	adds	r3, #1
 8007fec:	60fb      	str	r3, [r7, #12]
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	2b07      	cmp	r3, #7
 8007ff2:	d9e7      	bls.n	8007fc4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007ff4:	bf00      	nop
 8007ff6:	bf00      	nop
 8007ff8:	3714      	adds	r7, #20
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008000:	4770      	bx	lr
 8008002:	bf00      	nop
 8008004:	20001080 	.word	0x20001080

08008008 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008008:	b580      	push	{r7, lr}
 800800a:	b086      	sub	sp, #24
 800800c:	af00      	add	r7, sp, #0
 800800e:	60f8      	str	r0, [r7, #12]
 8008010:	60b9      	str	r1, [r7, #8]
 8008012:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008018:	f001 fe06 	bl	8009c28 <vPortEnterCritical>
 800801c:	697b      	ldr	r3, [r7, #20]
 800801e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008022:	b25b      	sxtb	r3, r3
 8008024:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008028:	d103      	bne.n	8008032 <vQueueWaitForMessageRestricted+0x2a>
 800802a:	697b      	ldr	r3, [r7, #20]
 800802c:	2200      	movs	r2, #0
 800802e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008032:	697b      	ldr	r3, [r7, #20]
 8008034:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008038:	b25b      	sxtb	r3, r3
 800803a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800803e:	d103      	bne.n	8008048 <vQueueWaitForMessageRestricted+0x40>
 8008040:	697b      	ldr	r3, [r7, #20]
 8008042:	2200      	movs	r2, #0
 8008044:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008048:	f001 fe20 	bl	8009c8c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800804c:	697b      	ldr	r3, [r7, #20]
 800804e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008050:	2b00      	cmp	r3, #0
 8008052:	d106      	bne.n	8008062 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008054:	697b      	ldr	r3, [r7, #20]
 8008056:	3324      	adds	r3, #36	@ 0x24
 8008058:	687a      	ldr	r2, [r7, #4]
 800805a:	68b9      	ldr	r1, [r7, #8]
 800805c:	4618      	mov	r0, r3
 800805e:	f000 fc6d 	bl	800893c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008062:	6978      	ldr	r0, [r7, #20]
 8008064:	f7ff ff26 	bl	8007eb4 <prvUnlockQueue>
	}
 8008068:	bf00      	nop
 800806a:	3718      	adds	r7, #24
 800806c:	46bd      	mov	sp, r7
 800806e:	bd80      	pop	{r7, pc}

08008070 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008070:	b580      	push	{r7, lr}
 8008072:	b08e      	sub	sp, #56	@ 0x38
 8008074:	af04      	add	r7, sp, #16
 8008076:	60f8      	str	r0, [r7, #12]
 8008078:	60b9      	str	r1, [r7, #8]
 800807a:	607a      	str	r2, [r7, #4]
 800807c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800807e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008080:	2b00      	cmp	r3, #0
 8008082:	d10b      	bne.n	800809c <xTaskCreateStatic+0x2c>
	__asm volatile
 8008084:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008088:	f383 8811 	msr	BASEPRI, r3
 800808c:	f3bf 8f6f 	isb	sy
 8008090:	f3bf 8f4f 	dsb	sy
 8008094:	623b      	str	r3, [r7, #32]
}
 8008096:	bf00      	nop
 8008098:	bf00      	nop
 800809a:	e7fd      	b.n	8008098 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800809c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d10b      	bne.n	80080ba <xTaskCreateStatic+0x4a>
	__asm volatile
 80080a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080a6:	f383 8811 	msr	BASEPRI, r3
 80080aa:	f3bf 8f6f 	isb	sy
 80080ae:	f3bf 8f4f 	dsb	sy
 80080b2:	61fb      	str	r3, [r7, #28]
}
 80080b4:	bf00      	nop
 80080b6:	bf00      	nop
 80080b8:	e7fd      	b.n	80080b6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80080ba:	23a8      	movs	r3, #168	@ 0xa8
 80080bc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80080be:	693b      	ldr	r3, [r7, #16]
 80080c0:	2ba8      	cmp	r3, #168	@ 0xa8
 80080c2:	d00b      	beq.n	80080dc <xTaskCreateStatic+0x6c>
	__asm volatile
 80080c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080c8:	f383 8811 	msr	BASEPRI, r3
 80080cc:	f3bf 8f6f 	isb	sy
 80080d0:	f3bf 8f4f 	dsb	sy
 80080d4:	61bb      	str	r3, [r7, #24]
}
 80080d6:	bf00      	nop
 80080d8:	bf00      	nop
 80080da:	e7fd      	b.n	80080d8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80080dc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80080de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d01e      	beq.n	8008122 <xTaskCreateStatic+0xb2>
 80080e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d01b      	beq.n	8008122 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80080ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080ec:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80080ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080f0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80080f2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80080f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080f6:	2202      	movs	r2, #2
 80080f8:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80080fc:	2300      	movs	r3, #0
 80080fe:	9303      	str	r3, [sp, #12]
 8008100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008102:	9302      	str	r3, [sp, #8]
 8008104:	f107 0314 	add.w	r3, r7, #20
 8008108:	9301      	str	r3, [sp, #4]
 800810a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800810c:	9300      	str	r3, [sp, #0]
 800810e:	683b      	ldr	r3, [r7, #0]
 8008110:	687a      	ldr	r2, [r7, #4]
 8008112:	68b9      	ldr	r1, [r7, #8]
 8008114:	68f8      	ldr	r0, [r7, #12]
 8008116:	f000 f851 	bl	80081bc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800811a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800811c:	f000 f8f6 	bl	800830c <prvAddNewTaskToReadyList>
 8008120:	e001      	b.n	8008126 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008122:	2300      	movs	r3, #0
 8008124:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008126:	697b      	ldr	r3, [r7, #20]
	}
 8008128:	4618      	mov	r0, r3
 800812a:	3728      	adds	r7, #40	@ 0x28
 800812c:	46bd      	mov	sp, r7
 800812e:	bd80      	pop	{r7, pc}

08008130 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008130:	b580      	push	{r7, lr}
 8008132:	b08c      	sub	sp, #48	@ 0x30
 8008134:	af04      	add	r7, sp, #16
 8008136:	60f8      	str	r0, [r7, #12]
 8008138:	60b9      	str	r1, [r7, #8]
 800813a:	603b      	str	r3, [r7, #0]
 800813c:	4613      	mov	r3, r2
 800813e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008140:	88fb      	ldrh	r3, [r7, #6]
 8008142:	009b      	lsls	r3, r3, #2
 8008144:	4618      	mov	r0, r3
 8008146:	f001 fe91 	bl	8009e6c <pvPortMalloc>
 800814a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800814c:	697b      	ldr	r3, [r7, #20]
 800814e:	2b00      	cmp	r3, #0
 8008150:	d00e      	beq.n	8008170 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008152:	20a8      	movs	r0, #168	@ 0xa8
 8008154:	f001 fe8a 	bl	8009e6c <pvPortMalloc>
 8008158:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800815a:	69fb      	ldr	r3, [r7, #28]
 800815c:	2b00      	cmp	r3, #0
 800815e:	d003      	beq.n	8008168 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008160:	69fb      	ldr	r3, [r7, #28]
 8008162:	697a      	ldr	r2, [r7, #20]
 8008164:	631a      	str	r2, [r3, #48]	@ 0x30
 8008166:	e005      	b.n	8008174 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008168:	6978      	ldr	r0, [r7, #20]
 800816a:	f001 ff4d 	bl	800a008 <vPortFree>
 800816e:	e001      	b.n	8008174 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008170:	2300      	movs	r3, #0
 8008172:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008174:	69fb      	ldr	r3, [r7, #28]
 8008176:	2b00      	cmp	r3, #0
 8008178:	d017      	beq.n	80081aa <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800817a:	69fb      	ldr	r3, [r7, #28]
 800817c:	2200      	movs	r2, #0
 800817e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008182:	88fa      	ldrh	r2, [r7, #6]
 8008184:	2300      	movs	r3, #0
 8008186:	9303      	str	r3, [sp, #12]
 8008188:	69fb      	ldr	r3, [r7, #28]
 800818a:	9302      	str	r3, [sp, #8]
 800818c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800818e:	9301      	str	r3, [sp, #4]
 8008190:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008192:	9300      	str	r3, [sp, #0]
 8008194:	683b      	ldr	r3, [r7, #0]
 8008196:	68b9      	ldr	r1, [r7, #8]
 8008198:	68f8      	ldr	r0, [r7, #12]
 800819a:	f000 f80f 	bl	80081bc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800819e:	69f8      	ldr	r0, [r7, #28]
 80081a0:	f000 f8b4 	bl	800830c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80081a4:	2301      	movs	r3, #1
 80081a6:	61bb      	str	r3, [r7, #24]
 80081a8:	e002      	b.n	80081b0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80081aa:	f04f 33ff 	mov.w	r3, #4294967295
 80081ae:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80081b0:	69bb      	ldr	r3, [r7, #24]
	}
 80081b2:	4618      	mov	r0, r3
 80081b4:	3720      	adds	r7, #32
 80081b6:	46bd      	mov	sp, r7
 80081b8:	bd80      	pop	{r7, pc}
	...

080081bc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80081bc:	b580      	push	{r7, lr}
 80081be:	b088      	sub	sp, #32
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	60f8      	str	r0, [r7, #12]
 80081c4:	60b9      	str	r1, [r7, #8]
 80081c6:	607a      	str	r2, [r7, #4]
 80081c8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80081ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081cc:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	009b      	lsls	r3, r3, #2
 80081d2:	461a      	mov	r2, r3
 80081d4:	21a5      	movs	r1, #165	@ 0xa5
 80081d6:	f002 fa91 	bl	800a6fc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80081da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081dc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80081e4:	3b01      	subs	r3, #1
 80081e6:	009b      	lsls	r3, r3, #2
 80081e8:	4413      	add	r3, r2
 80081ea:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80081ec:	69bb      	ldr	r3, [r7, #24]
 80081ee:	f023 0307 	bic.w	r3, r3, #7
 80081f2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80081f4:	69bb      	ldr	r3, [r7, #24]
 80081f6:	f003 0307 	and.w	r3, r3, #7
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d00b      	beq.n	8008216 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80081fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008202:	f383 8811 	msr	BASEPRI, r3
 8008206:	f3bf 8f6f 	isb	sy
 800820a:	f3bf 8f4f 	dsb	sy
 800820e:	617b      	str	r3, [r7, #20]
}
 8008210:	bf00      	nop
 8008212:	bf00      	nop
 8008214:	e7fd      	b.n	8008212 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008216:	68bb      	ldr	r3, [r7, #8]
 8008218:	2b00      	cmp	r3, #0
 800821a:	d01f      	beq.n	800825c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800821c:	2300      	movs	r3, #0
 800821e:	61fb      	str	r3, [r7, #28]
 8008220:	e012      	b.n	8008248 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008222:	68ba      	ldr	r2, [r7, #8]
 8008224:	69fb      	ldr	r3, [r7, #28]
 8008226:	4413      	add	r3, r2
 8008228:	7819      	ldrb	r1, [r3, #0]
 800822a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800822c:	69fb      	ldr	r3, [r7, #28]
 800822e:	4413      	add	r3, r2
 8008230:	3334      	adds	r3, #52	@ 0x34
 8008232:	460a      	mov	r2, r1
 8008234:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008236:	68ba      	ldr	r2, [r7, #8]
 8008238:	69fb      	ldr	r3, [r7, #28]
 800823a:	4413      	add	r3, r2
 800823c:	781b      	ldrb	r3, [r3, #0]
 800823e:	2b00      	cmp	r3, #0
 8008240:	d006      	beq.n	8008250 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008242:	69fb      	ldr	r3, [r7, #28]
 8008244:	3301      	adds	r3, #1
 8008246:	61fb      	str	r3, [r7, #28]
 8008248:	69fb      	ldr	r3, [r7, #28]
 800824a:	2b0f      	cmp	r3, #15
 800824c:	d9e9      	bls.n	8008222 <prvInitialiseNewTask+0x66>
 800824e:	e000      	b.n	8008252 <prvInitialiseNewTask+0x96>
			{
				break;
 8008250:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008254:	2200      	movs	r2, #0
 8008256:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800825a:	e003      	b.n	8008264 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800825c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800825e:	2200      	movs	r2, #0
 8008260:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008266:	2b37      	cmp	r3, #55	@ 0x37
 8008268:	d901      	bls.n	800826e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800826a:	2337      	movs	r3, #55	@ 0x37
 800826c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800826e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008270:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008272:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008276:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008278:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800827a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800827c:	2200      	movs	r2, #0
 800827e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008280:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008282:	3304      	adds	r3, #4
 8008284:	4618      	mov	r0, r3
 8008286:	f7ff f8a7 	bl	80073d8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800828a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800828c:	3318      	adds	r3, #24
 800828e:	4618      	mov	r0, r3
 8008290:	f7ff f8a2 	bl	80073d8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008294:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008296:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008298:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800829a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800829c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80082a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082a2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80082a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80082a8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80082aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082ac:	2200      	movs	r2, #0
 80082ae:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80082b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082b4:	2200      	movs	r2, #0
 80082b6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80082ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082bc:	3354      	adds	r3, #84	@ 0x54
 80082be:	224c      	movs	r2, #76	@ 0x4c
 80082c0:	2100      	movs	r1, #0
 80082c2:	4618      	mov	r0, r3
 80082c4:	f002 fa1a 	bl	800a6fc <memset>
 80082c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082ca:	4a0d      	ldr	r2, [pc, #52]	@ (8008300 <prvInitialiseNewTask+0x144>)
 80082cc:	659a      	str	r2, [r3, #88]	@ 0x58
 80082ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082d0:	4a0c      	ldr	r2, [pc, #48]	@ (8008304 <prvInitialiseNewTask+0x148>)
 80082d2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80082d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082d6:	4a0c      	ldr	r2, [pc, #48]	@ (8008308 <prvInitialiseNewTask+0x14c>)
 80082d8:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80082da:	683a      	ldr	r2, [r7, #0]
 80082dc:	68f9      	ldr	r1, [r7, #12]
 80082de:	69b8      	ldr	r0, [r7, #24]
 80082e0:	f001 fb72 	bl	80099c8 <pxPortInitialiseStack>
 80082e4:	4602      	mov	r2, r0
 80082e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082e8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80082ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d002      	beq.n	80082f6 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80082f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80082f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80082f6:	bf00      	nop
 80082f8:	3720      	adds	r7, #32
 80082fa:	46bd      	mov	sp, r7
 80082fc:	bd80      	pop	{r7, pc}
 80082fe:	bf00      	nop
 8008300:	20003a3c 	.word	0x20003a3c
 8008304:	20003aa4 	.word	0x20003aa4
 8008308:	20003b0c 	.word	0x20003b0c

0800830c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800830c:	b580      	push	{r7, lr}
 800830e:	b082      	sub	sp, #8
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008314:	f001 fc88 	bl	8009c28 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008318:	4b2d      	ldr	r3, [pc, #180]	@ (80083d0 <prvAddNewTaskToReadyList+0xc4>)
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	3301      	adds	r3, #1
 800831e:	4a2c      	ldr	r2, [pc, #176]	@ (80083d0 <prvAddNewTaskToReadyList+0xc4>)
 8008320:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008322:	4b2c      	ldr	r3, [pc, #176]	@ (80083d4 <prvAddNewTaskToReadyList+0xc8>)
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	2b00      	cmp	r3, #0
 8008328:	d109      	bne.n	800833e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800832a:	4a2a      	ldr	r2, [pc, #168]	@ (80083d4 <prvAddNewTaskToReadyList+0xc8>)
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008330:	4b27      	ldr	r3, [pc, #156]	@ (80083d0 <prvAddNewTaskToReadyList+0xc4>)
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	2b01      	cmp	r3, #1
 8008336:	d110      	bne.n	800835a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008338:	f000 fc2e 	bl	8008b98 <prvInitialiseTaskLists>
 800833c:	e00d      	b.n	800835a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800833e:	4b26      	ldr	r3, [pc, #152]	@ (80083d8 <prvAddNewTaskToReadyList+0xcc>)
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	2b00      	cmp	r3, #0
 8008344:	d109      	bne.n	800835a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008346:	4b23      	ldr	r3, [pc, #140]	@ (80083d4 <prvAddNewTaskToReadyList+0xc8>)
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008350:	429a      	cmp	r2, r3
 8008352:	d802      	bhi.n	800835a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008354:	4a1f      	ldr	r2, [pc, #124]	@ (80083d4 <prvAddNewTaskToReadyList+0xc8>)
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800835a:	4b20      	ldr	r3, [pc, #128]	@ (80083dc <prvAddNewTaskToReadyList+0xd0>)
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	3301      	adds	r3, #1
 8008360:	4a1e      	ldr	r2, [pc, #120]	@ (80083dc <prvAddNewTaskToReadyList+0xd0>)
 8008362:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008364:	4b1d      	ldr	r3, [pc, #116]	@ (80083dc <prvAddNewTaskToReadyList+0xd0>)
 8008366:	681a      	ldr	r2, [r3, #0]
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008370:	4b1b      	ldr	r3, [pc, #108]	@ (80083e0 <prvAddNewTaskToReadyList+0xd4>)
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	429a      	cmp	r2, r3
 8008376:	d903      	bls.n	8008380 <prvAddNewTaskToReadyList+0x74>
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800837c:	4a18      	ldr	r2, [pc, #96]	@ (80083e0 <prvAddNewTaskToReadyList+0xd4>)
 800837e:	6013      	str	r3, [r2, #0]
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008384:	4613      	mov	r3, r2
 8008386:	009b      	lsls	r3, r3, #2
 8008388:	4413      	add	r3, r2
 800838a:	009b      	lsls	r3, r3, #2
 800838c:	4a15      	ldr	r2, [pc, #84]	@ (80083e4 <prvAddNewTaskToReadyList+0xd8>)
 800838e:	441a      	add	r2, r3
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	3304      	adds	r3, #4
 8008394:	4619      	mov	r1, r3
 8008396:	4610      	mov	r0, r2
 8008398:	f7ff f82b 	bl	80073f2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800839c:	f001 fc76 	bl	8009c8c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80083a0:	4b0d      	ldr	r3, [pc, #52]	@ (80083d8 <prvAddNewTaskToReadyList+0xcc>)
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d00e      	beq.n	80083c6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80083a8:	4b0a      	ldr	r3, [pc, #40]	@ (80083d4 <prvAddNewTaskToReadyList+0xc8>)
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083b2:	429a      	cmp	r2, r3
 80083b4:	d207      	bcs.n	80083c6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80083b6:	4b0c      	ldr	r3, [pc, #48]	@ (80083e8 <prvAddNewTaskToReadyList+0xdc>)
 80083b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80083bc:	601a      	str	r2, [r3, #0]
 80083be:	f3bf 8f4f 	dsb	sy
 80083c2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80083c6:	bf00      	nop
 80083c8:	3708      	adds	r7, #8
 80083ca:	46bd      	mov	sp, r7
 80083cc:	bd80      	pop	{r7, pc}
 80083ce:	bf00      	nop
 80083d0:	20001594 	.word	0x20001594
 80083d4:	200010c0 	.word	0x200010c0
 80083d8:	200015a0 	.word	0x200015a0
 80083dc:	200015b0 	.word	0x200015b0
 80083e0:	2000159c 	.word	0x2000159c
 80083e4:	200010c4 	.word	0x200010c4
 80083e8:	e000ed04 	.word	0xe000ed04

080083ec <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80083ec:	b580      	push	{r7, lr}
 80083ee:	b084      	sub	sp, #16
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80083f4:	2300      	movs	r3, #0
 80083f6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d018      	beq.n	8008430 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80083fe:	4b14      	ldr	r3, [pc, #80]	@ (8008450 <vTaskDelay+0x64>)
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	2b00      	cmp	r3, #0
 8008404:	d00b      	beq.n	800841e <vTaskDelay+0x32>
	__asm volatile
 8008406:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800840a:	f383 8811 	msr	BASEPRI, r3
 800840e:	f3bf 8f6f 	isb	sy
 8008412:	f3bf 8f4f 	dsb	sy
 8008416:	60bb      	str	r3, [r7, #8]
}
 8008418:	bf00      	nop
 800841a:	bf00      	nop
 800841c:	e7fd      	b.n	800841a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800841e:	f000 f88b 	bl	8008538 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008422:	2100      	movs	r1, #0
 8008424:	6878      	ldr	r0, [r7, #4]
 8008426:	f000 ff21 	bl	800926c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800842a:	f000 f893 	bl	8008554 <xTaskResumeAll>
 800842e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	2b00      	cmp	r3, #0
 8008434:	d107      	bne.n	8008446 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008436:	4b07      	ldr	r3, [pc, #28]	@ (8008454 <vTaskDelay+0x68>)
 8008438:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800843c:	601a      	str	r2, [r3, #0]
 800843e:	f3bf 8f4f 	dsb	sy
 8008442:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008446:	bf00      	nop
 8008448:	3710      	adds	r7, #16
 800844a:	46bd      	mov	sp, r7
 800844c:	bd80      	pop	{r7, pc}
 800844e:	bf00      	nop
 8008450:	200015bc 	.word	0x200015bc
 8008454:	e000ed04 	.word	0xe000ed04

08008458 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008458:	b580      	push	{r7, lr}
 800845a:	b08a      	sub	sp, #40	@ 0x28
 800845c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800845e:	2300      	movs	r3, #0
 8008460:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008462:	2300      	movs	r3, #0
 8008464:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008466:	463a      	mov	r2, r7
 8008468:	1d39      	adds	r1, r7, #4
 800846a:	f107 0308 	add.w	r3, r7, #8
 800846e:	4618      	mov	r0, r3
 8008470:	f7fe ff5e 	bl	8007330 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008474:	6839      	ldr	r1, [r7, #0]
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	68ba      	ldr	r2, [r7, #8]
 800847a:	9202      	str	r2, [sp, #8]
 800847c:	9301      	str	r3, [sp, #4]
 800847e:	2300      	movs	r3, #0
 8008480:	9300      	str	r3, [sp, #0]
 8008482:	2300      	movs	r3, #0
 8008484:	460a      	mov	r2, r1
 8008486:	4924      	ldr	r1, [pc, #144]	@ (8008518 <vTaskStartScheduler+0xc0>)
 8008488:	4824      	ldr	r0, [pc, #144]	@ (800851c <vTaskStartScheduler+0xc4>)
 800848a:	f7ff fdf1 	bl	8008070 <xTaskCreateStatic>
 800848e:	4603      	mov	r3, r0
 8008490:	4a23      	ldr	r2, [pc, #140]	@ (8008520 <vTaskStartScheduler+0xc8>)
 8008492:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008494:	4b22      	ldr	r3, [pc, #136]	@ (8008520 <vTaskStartScheduler+0xc8>)
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d002      	beq.n	80084a2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800849c:	2301      	movs	r3, #1
 800849e:	617b      	str	r3, [r7, #20]
 80084a0:	e001      	b.n	80084a6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80084a2:	2300      	movs	r3, #0
 80084a4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80084a6:	697b      	ldr	r3, [r7, #20]
 80084a8:	2b01      	cmp	r3, #1
 80084aa:	d102      	bne.n	80084b2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80084ac:	f000 ff32 	bl	8009314 <xTimerCreateTimerTask>
 80084b0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80084b2:	697b      	ldr	r3, [r7, #20]
 80084b4:	2b01      	cmp	r3, #1
 80084b6:	d11b      	bne.n	80084f0 <vTaskStartScheduler+0x98>
	__asm volatile
 80084b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084bc:	f383 8811 	msr	BASEPRI, r3
 80084c0:	f3bf 8f6f 	isb	sy
 80084c4:	f3bf 8f4f 	dsb	sy
 80084c8:	613b      	str	r3, [r7, #16]
}
 80084ca:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80084cc:	4b15      	ldr	r3, [pc, #84]	@ (8008524 <vTaskStartScheduler+0xcc>)
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	3354      	adds	r3, #84	@ 0x54
 80084d2:	4a15      	ldr	r2, [pc, #84]	@ (8008528 <vTaskStartScheduler+0xd0>)
 80084d4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80084d6:	4b15      	ldr	r3, [pc, #84]	@ (800852c <vTaskStartScheduler+0xd4>)
 80084d8:	f04f 32ff 	mov.w	r2, #4294967295
 80084dc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80084de:	4b14      	ldr	r3, [pc, #80]	@ (8008530 <vTaskStartScheduler+0xd8>)
 80084e0:	2201      	movs	r2, #1
 80084e2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80084e4:	4b13      	ldr	r3, [pc, #76]	@ (8008534 <vTaskStartScheduler+0xdc>)
 80084e6:	2200      	movs	r2, #0
 80084e8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80084ea:	f001 faf9 	bl	8009ae0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80084ee:	e00f      	b.n	8008510 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80084f0:	697b      	ldr	r3, [r7, #20]
 80084f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084f6:	d10b      	bne.n	8008510 <vTaskStartScheduler+0xb8>
	__asm volatile
 80084f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084fc:	f383 8811 	msr	BASEPRI, r3
 8008500:	f3bf 8f6f 	isb	sy
 8008504:	f3bf 8f4f 	dsb	sy
 8008508:	60fb      	str	r3, [r7, #12]
}
 800850a:	bf00      	nop
 800850c:	bf00      	nop
 800850e:	e7fd      	b.n	800850c <vTaskStartScheduler+0xb4>
}
 8008510:	bf00      	nop
 8008512:	3718      	adds	r7, #24
 8008514:	46bd      	mov	sp, r7
 8008516:	bd80      	pop	{r7, pc}
 8008518:	0800b980 	.word	0x0800b980
 800851c:	08008b69 	.word	0x08008b69
 8008520:	200015b8 	.word	0x200015b8
 8008524:	200010c0 	.word	0x200010c0
 8008528:	20000050 	.word	0x20000050
 800852c:	200015b4 	.word	0x200015b4
 8008530:	200015a0 	.word	0x200015a0
 8008534:	20001598 	.word	0x20001598

08008538 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008538:	b480      	push	{r7}
 800853a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800853c:	4b04      	ldr	r3, [pc, #16]	@ (8008550 <vTaskSuspendAll+0x18>)
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	3301      	adds	r3, #1
 8008542:	4a03      	ldr	r2, [pc, #12]	@ (8008550 <vTaskSuspendAll+0x18>)
 8008544:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008546:	bf00      	nop
 8008548:	46bd      	mov	sp, r7
 800854a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854e:	4770      	bx	lr
 8008550:	200015bc 	.word	0x200015bc

08008554 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008554:	b580      	push	{r7, lr}
 8008556:	b084      	sub	sp, #16
 8008558:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800855a:	2300      	movs	r3, #0
 800855c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800855e:	2300      	movs	r3, #0
 8008560:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008562:	4b42      	ldr	r3, [pc, #264]	@ (800866c <xTaskResumeAll+0x118>)
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	2b00      	cmp	r3, #0
 8008568:	d10b      	bne.n	8008582 <xTaskResumeAll+0x2e>
	__asm volatile
 800856a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800856e:	f383 8811 	msr	BASEPRI, r3
 8008572:	f3bf 8f6f 	isb	sy
 8008576:	f3bf 8f4f 	dsb	sy
 800857a:	603b      	str	r3, [r7, #0]
}
 800857c:	bf00      	nop
 800857e:	bf00      	nop
 8008580:	e7fd      	b.n	800857e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008582:	f001 fb51 	bl	8009c28 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008586:	4b39      	ldr	r3, [pc, #228]	@ (800866c <xTaskResumeAll+0x118>)
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	3b01      	subs	r3, #1
 800858c:	4a37      	ldr	r2, [pc, #220]	@ (800866c <xTaskResumeAll+0x118>)
 800858e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008590:	4b36      	ldr	r3, [pc, #216]	@ (800866c <xTaskResumeAll+0x118>)
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	2b00      	cmp	r3, #0
 8008596:	d162      	bne.n	800865e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008598:	4b35      	ldr	r3, [pc, #212]	@ (8008670 <xTaskResumeAll+0x11c>)
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	2b00      	cmp	r3, #0
 800859e:	d05e      	beq.n	800865e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80085a0:	e02f      	b.n	8008602 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80085a2:	4b34      	ldr	r3, [pc, #208]	@ (8008674 <xTaskResumeAll+0x120>)
 80085a4:	68db      	ldr	r3, [r3, #12]
 80085a6:	68db      	ldr	r3, [r3, #12]
 80085a8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	3318      	adds	r3, #24
 80085ae:	4618      	mov	r0, r3
 80085b0:	f7fe ff7c 	bl	80074ac <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	3304      	adds	r3, #4
 80085b8:	4618      	mov	r0, r3
 80085ba:	f7fe ff77 	bl	80074ac <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085c2:	4b2d      	ldr	r3, [pc, #180]	@ (8008678 <xTaskResumeAll+0x124>)
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	429a      	cmp	r2, r3
 80085c8:	d903      	bls.n	80085d2 <xTaskResumeAll+0x7e>
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085ce:	4a2a      	ldr	r2, [pc, #168]	@ (8008678 <xTaskResumeAll+0x124>)
 80085d0:	6013      	str	r3, [r2, #0]
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085d6:	4613      	mov	r3, r2
 80085d8:	009b      	lsls	r3, r3, #2
 80085da:	4413      	add	r3, r2
 80085dc:	009b      	lsls	r3, r3, #2
 80085de:	4a27      	ldr	r2, [pc, #156]	@ (800867c <xTaskResumeAll+0x128>)
 80085e0:	441a      	add	r2, r3
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	3304      	adds	r3, #4
 80085e6:	4619      	mov	r1, r3
 80085e8:	4610      	mov	r0, r2
 80085ea:	f7fe ff02 	bl	80073f2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085f2:	4b23      	ldr	r3, [pc, #140]	@ (8008680 <xTaskResumeAll+0x12c>)
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085f8:	429a      	cmp	r2, r3
 80085fa:	d302      	bcc.n	8008602 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80085fc:	4b21      	ldr	r3, [pc, #132]	@ (8008684 <xTaskResumeAll+0x130>)
 80085fe:	2201      	movs	r2, #1
 8008600:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008602:	4b1c      	ldr	r3, [pc, #112]	@ (8008674 <xTaskResumeAll+0x120>)
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	2b00      	cmp	r3, #0
 8008608:	d1cb      	bne.n	80085a2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	2b00      	cmp	r3, #0
 800860e:	d001      	beq.n	8008614 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008610:	f000 fb66 	bl	8008ce0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008614:	4b1c      	ldr	r3, [pc, #112]	@ (8008688 <xTaskResumeAll+0x134>)
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	2b00      	cmp	r3, #0
 800861e:	d010      	beq.n	8008642 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008620:	f000 f846 	bl	80086b0 <xTaskIncrementTick>
 8008624:	4603      	mov	r3, r0
 8008626:	2b00      	cmp	r3, #0
 8008628:	d002      	beq.n	8008630 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800862a:	4b16      	ldr	r3, [pc, #88]	@ (8008684 <xTaskResumeAll+0x130>)
 800862c:	2201      	movs	r2, #1
 800862e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	3b01      	subs	r3, #1
 8008634:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	2b00      	cmp	r3, #0
 800863a:	d1f1      	bne.n	8008620 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800863c:	4b12      	ldr	r3, [pc, #72]	@ (8008688 <xTaskResumeAll+0x134>)
 800863e:	2200      	movs	r2, #0
 8008640:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008642:	4b10      	ldr	r3, [pc, #64]	@ (8008684 <xTaskResumeAll+0x130>)
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	2b00      	cmp	r3, #0
 8008648:	d009      	beq.n	800865e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800864a:	2301      	movs	r3, #1
 800864c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800864e:	4b0f      	ldr	r3, [pc, #60]	@ (800868c <xTaskResumeAll+0x138>)
 8008650:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008654:	601a      	str	r2, [r3, #0]
 8008656:	f3bf 8f4f 	dsb	sy
 800865a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800865e:	f001 fb15 	bl	8009c8c <vPortExitCritical>

	return xAlreadyYielded;
 8008662:	68bb      	ldr	r3, [r7, #8]
}
 8008664:	4618      	mov	r0, r3
 8008666:	3710      	adds	r7, #16
 8008668:	46bd      	mov	sp, r7
 800866a:	bd80      	pop	{r7, pc}
 800866c:	200015bc 	.word	0x200015bc
 8008670:	20001594 	.word	0x20001594
 8008674:	20001554 	.word	0x20001554
 8008678:	2000159c 	.word	0x2000159c
 800867c:	200010c4 	.word	0x200010c4
 8008680:	200010c0 	.word	0x200010c0
 8008684:	200015a8 	.word	0x200015a8
 8008688:	200015a4 	.word	0x200015a4
 800868c:	e000ed04 	.word	0xe000ed04

08008690 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008690:	b480      	push	{r7}
 8008692:	b083      	sub	sp, #12
 8008694:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008696:	4b05      	ldr	r3, [pc, #20]	@ (80086ac <xTaskGetTickCount+0x1c>)
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800869c:	687b      	ldr	r3, [r7, #4]
}
 800869e:	4618      	mov	r0, r3
 80086a0:	370c      	adds	r7, #12
 80086a2:	46bd      	mov	sp, r7
 80086a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a8:	4770      	bx	lr
 80086aa:	bf00      	nop
 80086ac:	20001598 	.word	0x20001598

080086b0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80086b0:	b580      	push	{r7, lr}
 80086b2:	b086      	sub	sp, #24
 80086b4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80086b6:	2300      	movs	r3, #0
 80086b8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80086ba:	4b4f      	ldr	r3, [pc, #316]	@ (80087f8 <xTaskIncrementTick+0x148>)
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	2b00      	cmp	r3, #0
 80086c0:	f040 8090 	bne.w	80087e4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80086c4:	4b4d      	ldr	r3, [pc, #308]	@ (80087fc <xTaskIncrementTick+0x14c>)
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	3301      	adds	r3, #1
 80086ca:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80086cc:	4a4b      	ldr	r2, [pc, #300]	@ (80087fc <xTaskIncrementTick+0x14c>)
 80086ce:	693b      	ldr	r3, [r7, #16]
 80086d0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80086d2:	693b      	ldr	r3, [r7, #16]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d121      	bne.n	800871c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80086d8:	4b49      	ldr	r3, [pc, #292]	@ (8008800 <xTaskIncrementTick+0x150>)
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d00b      	beq.n	80086fa <xTaskIncrementTick+0x4a>
	__asm volatile
 80086e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086e6:	f383 8811 	msr	BASEPRI, r3
 80086ea:	f3bf 8f6f 	isb	sy
 80086ee:	f3bf 8f4f 	dsb	sy
 80086f2:	603b      	str	r3, [r7, #0]
}
 80086f4:	bf00      	nop
 80086f6:	bf00      	nop
 80086f8:	e7fd      	b.n	80086f6 <xTaskIncrementTick+0x46>
 80086fa:	4b41      	ldr	r3, [pc, #260]	@ (8008800 <xTaskIncrementTick+0x150>)
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	60fb      	str	r3, [r7, #12]
 8008700:	4b40      	ldr	r3, [pc, #256]	@ (8008804 <xTaskIncrementTick+0x154>)
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	4a3e      	ldr	r2, [pc, #248]	@ (8008800 <xTaskIncrementTick+0x150>)
 8008706:	6013      	str	r3, [r2, #0]
 8008708:	4a3e      	ldr	r2, [pc, #248]	@ (8008804 <xTaskIncrementTick+0x154>)
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	6013      	str	r3, [r2, #0]
 800870e:	4b3e      	ldr	r3, [pc, #248]	@ (8008808 <xTaskIncrementTick+0x158>)
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	3301      	adds	r3, #1
 8008714:	4a3c      	ldr	r2, [pc, #240]	@ (8008808 <xTaskIncrementTick+0x158>)
 8008716:	6013      	str	r3, [r2, #0]
 8008718:	f000 fae2 	bl	8008ce0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800871c:	4b3b      	ldr	r3, [pc, #236]	@ (800880c <xTaskIncrementTick+0x15c>)
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	693a      	ldr	r2, [r7, #16]
 8008722:	429a      	cmp	r2, r3
 8008724:	d349      	bcc.n	80087ba <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008726:	4b36      	ldr	r3, [pc, #216]	@ (8008800 <xTaskIncrementTick+0x150>)
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	2b00      	cmp	r3, #0
 800872e:	d104      	bne.n	800873a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008730:	4b36      	ldr	r3, [pc, #216]	@ (800880c <xTaskIncrementTick+0x15c>)
 8008732:	f04f 32ff 	mov.w	r2, #4294967295
 8008736:	601a      	str	r2, [r3, #0]
					break;
 8008738:	e03f      	b.n	80087ba <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800873a:	4b31      	ldr	r3, [pc, #196]	@ (8008800 <xTaskIncrementTick+0x150>)
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	68db      	ldr	r3, [r3, #12]
 8008740:	68db      	ldr	r3, [r3, #12]
 8008742:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008744:	68bb      	ldr	r3, [r7, #8]
 8008746:	685b      	ldr	r3, [r3, #4]
 8008748:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800874a:	693a      	ldr	r2, [r7, #16]
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	429a      	cmp	r2, r3
 8008750:	d203      	bcs.n	800875a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008752:	4a2e      	ldr	r2, [pc, #184]	@ (800880c <xTaskIncrementTick+0x15c>)
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008758:	e02f      	b.n	80087ba <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800875a:	68bb      	ldr	r3, [r7, #8]
 800875c:	3304      	adds	r3, #4
 800875e:	4618      	mov	r0, r3
 8008760:	f7fe fea4 	bl	80074ac <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008764:	68bb      	ldr	r3, [r7, #8]
 8008766:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008768:	2b00      	cmp	r3, #0
 800876a:	d004      	beq.n	8008776 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800876c:	68bb      	ldr	r3, [r7, #8]
 800876e:	3318      	adds	r3, #24
 8008770:	4618      	mov	r0, r3
 8008772:	f7fe fe9b 	bl	80074ac <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008776:	68bb      	ldr	r3, [r7, #8]
 8008778:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800877a:	4b25      	ldr	r3, [pc, #148]	@ (8008810 <xTaskIncrementTick+0x160>)
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	429a      	cmp	r2, r3
 8008780:	d903      	bls.n	800878a <xTaskIncrementTick+0xda>
 8008782:	68bb      	ldr	r3, [r7, #8]
 8008784:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008786:	4a22      	ldr	r2, [pc, #136]	@ (8008810 <xTaskIncrementTick+0x160>)
 8008788:	6013      	str	r3, [r2, #0]
 800878a:	68bb      	ldr	r3, [r7, #8]
 800878c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800878e:	4613      	mov	r3, r2
 8008790:	009b      	lsls	r3, r3, #2
 8008792:	4413      	add	r3, r2
 8008794:	009b      	lsls	r3, r3, #2
 8008796:	4a1f      	ldr	r2, [pc, #124]	@ (8008814 <xTaskIncrementTick+0x164>)
 8008798:	441a      	add	r2, r3
 800879a:	68bb      	ldr	r3, [r7, #8]
 800879c:	3304      	adds	r3, #4
 800879e:	4619      	mov	r1, r3
 80087a0:	4610      	mov	r0, r2
 80087a2:	f7fe fe26 	bl	80073f2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80087a6:	68bb      	ldr	r3, [r7, #8]
 80087a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087aa:	4b1b      	ldr	r3, [pc, #108]	@ (8008818 <xTaskIncrementTick+0x168>)
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087b0:	429a      	cmp	r2, r3
 80087b2:	d3b8      	bcc.n	8008726 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80087b4:	2301      	movs	r3, #1
 80087b6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80087b8:	e7b5      	b.n	8008726 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80087ba:	4b17      	ldr	r3, [pc, #92]	@ (8008818 <xTaskIncrementTick+0x168>)
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087c0:	4914      	ldr	r1, [pc, #80]	@ (8008814 <xTaskIncrementTick+0x164>)
 80087c2:	4613      	mov	r3, r2
 80087c4:	009b      	lsls	r3, r3, #2
 80087c6:	4413      	add	r3, r2
 80087c8:	009b      	lsls	r3, r3, #2
 80087ca:	440b      	add	r3, r1
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	2b01      	cmp	r3, #1
 80087d0:	d901      	bls.n	80087d6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80087d2:	2301      	movs	r3, #1
 80087d4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80087d6:	4b11      	ldr	r3, [pc, #68]	@ (800881c <xTaskIncrementTick+0x16c>)
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d007      	beq.n	80087ee <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80087de:	2301      	movs	r3, #1
 80087e0:	617b      	str	r3, [r7, #20]
 80087e2:	e004      	b.n	80087ee <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80087e4:	4b0e      	ldr	r3, [pc, #56]	@ (8008820 <xTaskIncrementTick+0x170>)
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	3301      	adds	r3, #1
 80087ea:	4a0d      	ldr	r2, [pc, #52]	@ (8008820 <xTaskIncrementTick+0x170>)
 80087ec:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80087ee:	697b      	ldr	r3, [r7, #20]
}
 80087f0:	4618      	mov	r0, r3
 80087f2:	3718      	adds	r7, #24
 80087f4:	46bd      	mov	sp, r7
 80087f6:	bd80      	pop	{r7, pc}
 80087f8:	200015bc 	.word	0x200015bc
 80087fc:	20001598 	.word	0x20001598
 8008800:	2000154c 	.word	0x2000154c
 8008804:	20001550 	.word	0x20001550
 8008808:	200015ac 	.word	0x200015ac
 800880c:	200015b4 	.word	0x200015b4
 8008810:	2000159c 	.word	0x2000159c
 8008814:	200010c4 	.word	0x200010c4
 8008818:	200010c0 	.word	0x200010c0
 800881c:	200015a8 	.word	0x200015a8
 8008820:	200015a4 	.word	0x200015a4

08008824 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008824:	b480      	push	{r7}
 8008826:	b085      	sub	sp, #20
 8008828:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800882a:	4b2b      	ldr	r3, [pc, #172]	@ (80088d8 <vTaskSwitchContext+0xb4>)
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	2b00      	cmp	r3, #0
 8008830:	d003      	beq.n	800883a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008832:	4b2a      	ldr	r3, [pc, #168]	@ (80088dc <vTaskSwitchContext+0xb8>)
 8008834:	2201      	movs	r2, #1
 8008836:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008838:	e047      	b.n	80088ca <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800883a:	4b28      	ldr	r3, [pc, #160]	@ (80088dc <vTaskSwitchContext+0xb8>)
 800883c:	2200      	movs	r2, #0
 800883e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008840:	4b27      	ldr	r3, [pc, #156]	@ (80088e0 <vTaskSwitchContext+0xbc>)
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	60fb      	str	r3, [r7, #12]
 8008846:	e011      	b.n	800886c <vTaskSwitchContext+0x48>
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	2b00      	cmp	r3, #0
 800884c:	d10b      	bne.n	8008866 <vTaskSwitchContext+0x42>
	__asm volatile
 800884e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008852:	f383 8811 	msr	BASEPRI, r3
 8008856:	f3bf 8f6f 	isb	sy
 800885a:	f3bf 8f4f 	dsb	sy
 800885e:	607b      	str	r3, [r7, #4]
}
 8008860:	bf00      	nop
 8008862:	bf00      	nop
 8008864:	e7fd      	b.n	8008862 <vTaskSwitchContext+0x3e>
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	3b01      	subs	r3, #1
 800886a:	60fb      	str	r3, [r7, #12]
 800886c:	491d      	ldr	r1, [pc, #116]	@ (80088e4 <vTaskSwitchContext+0xc0>)
 800886e:	68fa      	ldr	r2, [r7, #12]
 8008870:	4613      	mov	r3, r2
 8008872:	009b      	lsls	r3, r3, #2
 8008874:	4413      	add	r3, r2
 8008876:	009b      	lsls	r3, r3, #2
 8008878:	440b      	add	r3, r1
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	2b00      	cmp	r3, #0
 800887e:	d0e3      	beq.n	8008848 <vTaskSwitchContext+0x24>
 8008880:	68fa      	ldr	r2, [r7, #12]
 8008882:	4613      	mov	r3, r2
 8008884:	009b      	lsls	r3, r3, #2
 8008886:	4413      	add	r3, r2
 8008888:	009b      	lsls	r3, r3, #2
 800888a:	4a16      	ldr	r2, [pc, #88]	@ (80088e4 <vTaskSwitchContext+0xc0>)
 800888c:	4413      	add	r3, r2
 800888e:	60bb      	str	r3, [r7, #8]
 8008890:	68bb      	ldr	r3, [r7, #8]
 8008892:	685b      	ldr	r3, [r3, #4]
 8008894:	685a      	ldr	r2, [r3, #4]
 8008896:	68bb      	ldr	r3, [r7, #8]
 8008898:	605a      	str	r2, [r3, #4]
 800889a:	68bb      	ldr	r3, [r7, #8]
 800889c:	685a      	ldr	r2, [r3, #4]
 800889e:	68bb      	ldr	r3, [r7, #8]
 80088a0:	3308      	adds	r3, #8
 80088a2:	429a      	cmp	r2, r3
 80088a4:	d104      	bne.n	80088b0 <vTaskSwitchContext+0x8c>
 80088a6:	68bb      	ldr	r3, [r7, #8]
 80088a8:	685b      	ldr	r3, [r3, #4]
 80088aa:	685a      	ldr	r2, [r3, #4]
 80088ac:	68bb      	ldr	r3, [r7, #8]
 80088ae:	605a      	str	r2, [r3, #4]
 80088b0:	68bb      	ldr	r3, [r7, #8]
 80088b2:	685b      	ldr	r3, [r3, #4]
 80088b4:	68db      	ldr	r3, [r3, #12]
 80088b6:	4a0c      	ldr	r2, [pc, #48]	@ (80088e8 <vTaskSwitchContext+0xc4>)
 80088b8:	6013      	str	r3, [r2, #0]
 80088ba:	4a09      	ldr	r2, [pc, #36]	@ (80088e0 <vTaskSwitchContext+0xbc>)
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80088c0:	4b09      	ldr	r3, [pc, #36]	@ (80088e8 <vTaskSwitchContext+0xc4>)
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	3354      	adds	r3, #84	@ 0x54
 80088c6:	4a09      	ldr	r2, [pc, #36]	@ (80088ec <vTaskSwitchContext+0xc8>)
 80088c8:	6013      	str	r3, [r2, #0]
}
 80088ca:	bf00      	nop
 80088cc:	3714      	adds	r7, #20
 80088ce:	46bd      	mov	sp, r7
 80088d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d4:	4770      	bx	lr
 80088d6:	bf00      	nop
 80088d8:	200015bc 	.word	0x200015bc
 80088dc:	200015a8 	.word	0x200015a8
 80088e0:	2000159c 	.word	0x2000159c
 80088e4:	200010c4 	.word	0x200010c4
 80088e8:	200010c0 	.word	0x200010c0
 80088ec:	20000050 	.word	0x20000050

080088f0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80088f0:	b580      	push	{r7, lr}
 80088f2:	b084      	sub	sp, #16
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	6078      	str	r0, [r7, #4]
 80088f8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d10b      	bne.n	8008918 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008900:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008904:	f383 8811 	msr	BASEPRI, r3
 8008908:	f3bf 8f6f 	isb	sy
 800890c:	f3bf 8f4f 	dsb	sy
 8008910:	60fb      	str	r3, [r7, #12]
}
 8008912:	bf00      	nop
 8008914:	bf00      	nop
 8008916:	e7fd      	b.n	8008914 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008918:	4b07      	ldr	r3, [pc, #28]	@ (8008938 <vTaskPlaceOnEventList+0x48>)
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	3318      	adds	r3, #24
 800891e:	4619      	mov	r1, r3
 8008920:	6878      	ldr	r0, [r7, #4]
 8008922:	f7fe fd8a 	bl	800743a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008926:	2101      	movs	r1, #1
 8008928:	6838      	ldr	r0, [r7, #0]
 800892a:	f000 fc9f 	bl	800926c <prvAddCurrentTaskToDelayedList>
}
 800892e:	bf00      	nop
 8008930:	3710      	adds	r7, #16
 8008932:	46bd      	mov	sp, r7
 8008934:	bd80      	pop	{r7, pc}
 8008936:	bf00      	nop
 8008938:	200010c0 	.word	0x200010c0

0800893c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800893c:	b580      	push	{r7, lr}
 800893e:	b086      	sub	sp, #24
 8008940:	af00      	add	r7, sp, #0
 8008942:	60f8      	str	r0, [r7, #12]
 8008944:	60b9      	str	r1, [r7, #8]
 8008946:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	2b00      	cmp	r3, #0
 800894c:	d10b      	bne.n	8008966 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800894e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008952:	f383 8811 	msr	BASEPRI, r3
 8008956:	f3bf 8f6f 	isb	sy
 800895a:	f3bf 8f4f 	dsb	sy
 800895e:	617b      	str	r3, [r7, #20]
}
 8008960:	bf00      	nop
 8008962:	bf00      	nop
 8008964:	e7fd      	b.n	8008962 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008966:	4b0a      	ldr	r3, [pc, #40]	@ (8008990 <vTaskPlaceOnEventListRestricted+0x54>)
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	3318      	adds	r3, #24
 800896c:	4619      	mov	r1, r3
 800896e:	68f8      	ldr	r0, [r7, #12]
 8008970:	f7fe fd3f 	bl	80073f2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	2b00      	cmp	r3, #0
 8008978:	d002      	beq.n	8008980 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800897a:	f04f 33ff 	mov.w	r3, #4294967295
 800897e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008980:	6879      	ldr	r1, [r7, #4]
 8008982:	68b8      	ldr	r0, [r7, #8]
 8008984:	f000 fc72 	bl	800926c <prvAddCurrentTaskToDelayedList>
	}
 8008988:	bf00      	nop
 800898a:	3718      	adds	r7, #24
 800898c:	46bd      	mov	sp, r7
 800898e:	bd80      	pop	{r7, pc}
 8008990:	200010c0 	.word	0x200010c0

08008994 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008994:	b580      	push	{r7, lr}
 8008996:	b086      	sub	sp, #24
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	68db      	ldr	r3, [r3, #12]
 80089a0:	68db      	ldr	r3, [r3, #12]
 80089a2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80089a4:	693b      	ldr	r3, [r7, #16]
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d10b      	bne.n	80089c2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80089aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089ae:	f383 8811 	msr	BASEPRI, r3
 80089b2:	f3bf 8f6f 	isb	sy
 80089b6:	f3bf 8f4f 	dsb	sy
 80089ba:	60fb      	str	r3, [r7, #12]
}
 80089bc:	bf00      	nop
 80089be:	bf00      	nop
 80089c0:	e7fd      	b.n	80089be <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80089c2:	693b      	ldr	r3, [r7, #16]
 80089c4:	3318      	adds	r3, #24
 80089c6:	4618      	mov	r0, r3
 80089c8:	f7fe fd70 	bl	80074ac <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80089cc:	4b1d      	ldr	r3, [pc, #116]	@ (8008a44 <xTaskRemoveFromEventList+0xb0>)
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d11d      	bne.n	8008a10 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80089d4:	693b      	ldr	r3, [r7, #16]
 80089d6:	3304      	adds	r3, #4
 80089d8:	4618      	mov	r0, r3
 80089da:	f7fe fd67 	bl	80074ac <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80089de:	693b      	ldr	r3, [r7, #16]
 80089e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089e2:	4b19      	ldr	r3, [pc, #100]	@ (8008a48 <xTaskRemoveFromEventList+0xb4>)
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	429a      	cmp	r2, r3
 80089e8:	d903      	bls.n	80089f2 <xTaskRemoveFromEventList+0x5e>
 80089ea:	693b      	ldr	r3, [r7, #16]
 80089ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089ee:	4a16      	ldr	r2, [pc, #88]	@ (8008a48 <xTaskRemoveFromEventList+0xb4>)
 80089f0:	6013      	str	r3, [r2, #0]
 80089f2:	693b      	ldr	r3, [r7, #16]
 80089f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089f6:	4613      	mov	r3, r2
 80089f8:	009b      	lsls	r3, r3, #2
 80089fa:	4413      	add	r3, r2
 80089fc:	009b      	lsls	r3, r3, #2
 80089fe:	4a13      	ldr	r2, [pc, #76]	@ (8008a4c <xTaskRemoveFromEventList+0xb8>)
 8008a00:	441a      	add	r2, r3
 8008a02:	693b      	ldr	r3, [r7, #16]
 8008a04:	3304      	adds	r3, #4
 8008a06:	4619      	mov	r1, r3
 8008a08:	4610      	mov	r0, r2
 8008a0a:	f7fe fcf2 	bl	80073f2 <vListInsertEnd>
 8008a0e:	e005      	b.n	8008a1c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008a10:	693b      	ldr	r3, [r7, #16]
 8008a12:	3318      	adds	r3, #24
 8008a14:	4619      	mov	r1, r3
 8008a16:	480e      	ldr	r0, [pc, #56]	@ (8008a50 <xTaskRemoveFromEventList+0xbc>)
 8008a18:	f7fe fceb 	bl	80073f2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008a1c:	693b      	ldr	r3, [r7, #16]
 8008a1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a20:	4b0c      	ldr	r3, [pc, #48]	@ (8008a54 <xTaskRemoveFromEventList+0xc0>)
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a26:	429a      	cmp	r2, r3
 8008a28:	d905      	bls.n	8008a36 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008a2a:	2301      	movs	r3, #1
 8008a2c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008a2e:	4b0a      	ldr	r3, [pc, #40]	@ (8008a58 <xTaskRemoveFromEventList+0xc4>)
 8008a30:	2201      	movs	r2, #1
 8008a32:	601a      	str	r2, [r3, #0]
 8008a34:	e001      	b.n	8008a3a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8008a36:	2300      	movs	r3, #0
 8008a38:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008a3a:	697b      	ldr	r3, [r7, #20]
}
 8008a3c:	4618      	mov	r0, r3
 8008a3e:	3718      	adds	r7, #24
 8008a40:	46bd      	mov	sp, r7
 8008a42:	bd80      	pop	{r7, pc}
 8008a44:	200015bc 	.word	0x200015bc
 8008a48:	2000159c 	.word	0x2000159c
 8008a4c:	200010c4 	.word	0x200010c4
 8008a50:	20001554 	.word	0x20001554
 8008a54:	200010c0 	.word	0x200010c0
 8008a58:	200015a8 	.word	0x200015a8

08008a5c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008a5c:	b480      	push	{r7}
 8008a5e:	b083      	sub	sp, #12
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008a64:	4b06      	ldr	r3, [pc, #24]	@ (8008a80 <vTaskInternalSetTimeOutState+0x24>)
 8008a66:	681a      	ldr	r2, [r3, #0]
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008a6c:	4b05      	ldr	r3, [pc, #20]	@ (8008a84 <vTaskInternalSetTimeOutState+0x28>)
 8008a6e:	681a      	ldr	r2, [r3, #0]
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	605a      	str	r2, [r3, #4]
}
 8008a74:	bf00      	nop
 8008a76:	370c      	adds	r7, #12
 8008a78:	46bd      	mov	sp, r7
 8008a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a7e:	4770      	bx	lr
 8008a80:	200015ac 	.word	0x200015ac
 8008a84:	20001598 	.word	0x20001598

08008a88 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008a88:	b580      	push	{r7, lr}
 8008a8a:	b088      	sub	sp, #32
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	6078      	str	r0, [r7, #4]
 8008a90:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d10b      	bne.n	8008ab0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008a98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a9c:	f383 8811 	msr	BASEPRI, r3
 8008aa0:	f3bf 8f6f 	isb	sy
 8008aa4:	f3bf 8f4f 	dsb	sy
 8008aa8:	613b      	str	r3, [r7, #16]
}
 8008aaa:	bf00      	nop
 8008aac:	bf00      	nop
 8008aae:	e7fd      	b.n	8008aac <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008ab0:	683b      	ldr	r3, [r7, #0]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d10b      	bne.n	8008ace <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008ab6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008aba:	f383 8811 	msr	BASEPRI, r3
 8008abe:	f3bf 8f6f 	isb	sy
 8008ac2:	f3bf 8f4f 	dsb	sy
 8008ac6:	60fb      	str	r3, [r7, #12]
}
 8008ac8:	bf00      	nop
 8008aca:	bf00      	nop
 8008acc:	e7fd      	b.n	8008aca <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8008ace:	f001 f8ab 	bl	8009c28 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008ad2:	4b1d      	ldr	r3, [pc, #116]	@ (8008b48 <xTaskCheckForTimeOut+0xc0>)
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	685b      	ldr	r3, [r3, #4]
 8008adc:	69ba      	ldr	r2, [r7, #24]
 8008ade:	1ad3      	subs	r3, r2, r3
 8008ae0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008ae2:	683b      	ldr	r3, [r7, #0]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008aea:	d102      	bne.n	8008af2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008aec:	2300      	movs	r3, #0
 8008aee:	61fb      	str	r3, [r7, #28]
 8008af0:	e023      	b.n	8008b3a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681a      	ldr	r2, [r3, #0]
 8008af6:	4b15      	ldr	r3, [pc, #84]	@ (8008b4c <xTaskCheckForTimeOut+0xc4>)
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	429a      	cmp	r2, r3
 8008afc:	d007      	beq.n	8008b0e <xTaskCheckForTimeOut+0x86>
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	685b      	ldr	r3, [r3, #4]
 8008b02:	69ba      	ldr	r2, [r7, #24]
 8008b04:	429a      	cmp	r2, r3
 8008b06:	d302      	bcc.n	8008b0e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008b08:	2301      	movs	r3, #1
 8008b0a:	61fb      	str	r3, [r7, #28]
 8008b0c:	e015      	b.n	8008b3a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008b0e:	683b      	ldr	r3, [r7, #0]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	697a      	ldr	r2, [r7, #20]
 8008b14:	429a      	cmp	r2, r3
 8008b16:	d20b      	bcs.n	8008b30 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008b18:	683b      	ldr	r3, [r7, #0]
 8008b1a:	681a      	ldr	r2, [r3, #0]
 8008b1c:	697b      	ldr	r3, [r7, #20]
 8008b1e:	1ad2      	subs	r2, r2, r3
 8008b20:	683b      	ldr	r3, [r7, #0]
 8008b22:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008b24:	6878      	ldr	r0, [r7, #4]
 8008b26:	f7ff ff99 	bl	8008a5c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	61fb      	str	r3, [r7, #28]
 8008b2e:	e004      	b.n	8008b3a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008b30:	683b      	ldr	r3, [r7, #0]
 8008b32:	2200      	movs	r2, #0
 8008b34:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008b36:	2301      	movs	r3, #1
 8008b38:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008b3a:	f001 f8a7 	bl	8009c8c <vPortExitCritical>

	return xReturn;
 8008b3e:	69fb      	ldr	r3, [r7, #28]
}
 8008b40:	4618      	mov	r0, r3
 8008b42:	3720      	adds	r7, #32
 8008b44:	46bd      	mov	sp, r7
 8008b46:	bd80      	pop	{r7, pc}
 8008b48:	20001598 	.word	0x20001598
 8008b4c:	200015ac 	.word	0x200015ac

08008b50 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008b50:	b480      	push	{r7}
 8008b52:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008b54:	4b03      	ldr	r3, [pc, #12]	@ (8008b64 <vTaskMissedYield+0x14>)
 8008b56:	2201      	movs	r2, #1
 8008b58:	601a      	str	r2, [r3, #0]
}
 8008b5a:	bf00      	nop
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b62:	4770      	bx	lr
 8008b64:	200015a8 	.word	0x200015a8

08008b68 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008b68:	b580      	push	{r7, lr}
 8008b6a:	b082      	sub	sp, #8
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008b70:	f000 f852 	bl	8008c18 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008b74:	4b06      	ldr	r3, [pc, #24]	@ (8008b90 <prvIdleTask+0x28>)
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	2b01      	cmp	r3, #1
 8008b7a:	d9f9      	bls.n	8008b70 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008b7c:	4b05      	ldr	r3, [pc, #20]	@ (8008b94 <prvIdleTask+0x2c>)
 8008b7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b82:	601a      	str	r2, [r3, #0]
 8008b84:	f3bf 8f4f 	dsb	sy
 8008b88:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008b8c:	e7f0      	b.n	8008b70 <prvIdleTask+0x8>
 8008b8e:	bf00      	nop
 8008b90:	200010c4 	.word	0x200010c4
 8008b94:	e000ed04 	.word	0xe000ed04

08008b98 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008b98:	b580      	push	{r7, lr}
 8008b9a:	b082      	sub	sp, #8
 8008b9c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008b9e:	2300      	movs	r3, #0
 8008ba0:	607b      	str	r3, [r7, #4]
 8008ba2:	e00c      	b.n	8008bbe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008ba4:	687a      	ldr	r2, [r7, #4]
 8008ba6:	4613      	mov	r3, r2
 8008ba8:	009b      	lsls	r3, r3, #2
 8008baa:	4413      	add	r3, r2
 8008bac:	009b      	lsls	r3, r3, #2
 8008bae:	4a12      	ldr	r2, [pc, #72]	@ (8008bf8 <prvInitialiseTaskLists+0x60>)
 8008bb0:	4413      	add	r3, r2
 8008bb2:	4618      	mov	r0, r3
 8008bb4:	f7fe fbf0 	bl	8007398 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	3301      	adds	r3, #1
 8008bbc:	607b      	str	r3, [r7, #4]
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	2b37      	cmp	r3, #55	@ 0x37
 8008bc2:	d9ef      	bls.n	8008ba4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008bc4:	480d      	ldr	r0, [pc, #52]	@ (8008bfc <prvInitialiseTaskLists+0x64>)
 8008bc6:	f7fe fbe7 	bl	8007398 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008bca:	480d      	ldr	r0, [pc, #52]	@ (8008c00 <prvInitialiseTaskLists+0x68>)
 8008bcc:	f7fe fbe4 	bl	8007398 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008bd0:	480c      	ldr	r0, [pc, #48]	@ (8008c04 <prvInitialiseTaskLists+0x6c>)
 8008bd2:	f7fe fbe1 	bl	8007398 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008bd6:	480c      	ldr	r0, [pc, #48]	@ (8008c08 <prvInitialiseTaskLists+0x70>)
 8008bd8:	f7fe fbde 	bl	8007398 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008bdc:	480b      	ldr	r0, [pc, #44]	@ (8008c0c <prvInitialiseTaskLists+0x74>)
 8008bde:	f7fe fbdb 	bl	8007398 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008be2:	4b0b      	ldr	r3, [pc, #44]	@ (8008c10 <prvInitialiseTaskLists+0x78>)
 8008be4:	4a05      	ldr	r2, [pc, #20]	@ (8008bfc <prvInitialiseTaskLists+0x64>)
 8008be6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008be8:	4b0a      	ldr	r3, [pc, #40]	@ (8008c14 <prvInitialiseTaskLists+0x7c>)
 8008bea:	4a05      	ldr	r2, [pc, #20]	@ (8008c00 <prvInitialiseTaskLists+0x68>)
 8008bec:	601a      	str	r2, [r3, #0]
}
 8008bee:	bf00      	nop
 8008bf0:	3708      	adds	r7, #8
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	bd80      	pop	{r7, pc}
 8008bf6:	bf00      	nop
 8008bf8:	200010c4 	.word	0x200010c4
 8008bfc:	20001524 	.word	0x20001524
 8008c00:	20001538 	.word	0x20001538
 8008c04:	20001554 	.word	0x20001554
 8008c08:	20001568 	.word	0x20001568
 8008c0c:	20001580 	.word	0x20001580
 8008c10:	2000154c 	.word	0x2000154c
 8008c14:	20001550 	.word	0x20001550

08008c18 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008c18:	b580      	push	{r7, lr}
 8008c1a:	b082      	sub	sp, #8
 8008c1c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008c1e:	e019      	b.n	8008c54 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008c20:	f001 f802 	bl	8009c28 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c24:	4b10      	ldr	r3, [pc, #64]	@ (8008c68 <prvCheckTasksWaitingTermination+0x50>)
 8008c26:	68db      	ldr	r3, [r3, #12]
 8008c28:	68db      	ldr	r3, [r3, #12]
 8008c2a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	3304      	adds	r3, #4
 8008c30:	4618      	mov	r0, r3
 8008c32:	f7fe fc3b 	bl	80074ac <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008c36:	4b0d      	ldr	r3, [pc, #52]	@ (8008c6c <prvCheckTasksWaitingTermination+0x54>)
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	3b01      	subs	r3, #1
 8008c3c:	4a0b      	ldr	r2, [pc, #44]	@ (8008c6c <prvCheckTasksWaitingTermination+0x54>)
 8008c3e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008c40:	4b0b      	ldr	r3, [pc, #44]	@ (8008c70 <prvCheckTasksWaitingTermination+0x58>)
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	3b01      	subs	r3, #1
 8008c46:	4a0a      	ldr	r2, [pc, #40]	@ (8008c70 <prvCheckTasksWaitingTermination+0x58>)
 8008c48:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008c4a:	f001 f81f 	bl	8009c8c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008c4e:	6878      	ldr	r0, [r7, #4]
 8008c50:	f000 f810 	bl	8008c74 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008c54:	4b06      	ldr	r3, [pc, #24]	@ (8008c70 <prvCheckTasksWaitingTermination+0x58>)
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d1e1      	bne.n	8008c20 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008c5c:	bf00      	nop
 8008c5e:	bf00      	nop
 8008c60:	3708      	adds	r7, #8
 8008c62:	46bd      	mov	sp, r7
 8008c64:	bd80      	pop	{r7, pc}
 8008c66:	bf00      	nop
 8008c68:	20001568 	.word	0x20001568
 8008c6c:	20001594 	.word	0x20001594
 8008c70:	2000157c 	.word	0x2000157c

08008c74 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008c74:	b580      	push	{r7, lr}
 8008c76:	b084      	sub	sp, #16
 8008c78:	af00      	add	r7, sp, #0
 8008c7a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	3354      	adds	r3, #84	@ 0x54
 8008c80:	4618      	mov	r0, r3
 8008c82:	f001 fd53 	bl	800a72c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d108      	bne.n	8008ca2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c94:	4618      	mov	r0, r3
 8008c96:	f001 f9b7 	bl	800a008 <vPortFree>
				vPortFree( pxTCB );
 8008c9a:	6878      	ldr	r0, [r7, #4]
 8008c9c:	f001 f9b4 	bl	800a008 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008ca0:	e019      	b.n	8008cd6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008ca8:	2b01      	cmp	r3, #1
 8008caa:	d103      	bne.n	8008cb4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008cac:	6878      	ldr	r0, [r7, #4]
 8008cae:	f001 f9ab 	bl	800a008 <vPortFree>
	}
 8008cb2:	e010      	b.n	8008cd6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008cba:	2b02      	cmp	r3, #2
 8008cbc:	d00b      	beq.n	8008cd6 <prvDeleteTCB+0x62>
	__asm volatile
 8008cbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cc2:	f383 8811 	msr	BASEPRI, r3
 8008cc6:	f3bf 8f6f 	isb	sy
 8008cca:	f3bf 8f4f 	dsb	sy
 8008cce:	60fb      	str	r3, [r7, #12]
}
 8008cd0:	bf00      	nop
 8008cd2:	bf00      	nop
 8008cd4:	e7fd      	b.n	8008cd2 <prvDeleteTCB+0x5e>
	}
 8008cd6:	bf00      	nop
 8008cd8:	3710      	adds	r7, #16
 8008cda:	46bd      	mov	sp, r7
 8008cdc:	bd80      	pop	{r7, pc}
	...

08008ce0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008ce0:	b480      	push	{r7}
 8008ce2:	b083      	sub	sp, #12
 8008ce4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008ce6:	4b0c      	ldr	r3, [pc, #48]	@ (8008d18 <prvResetNextTaskUnblockTime+0x38>)
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d104      	bne.n	8008cfa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008cf0:	4b0a      	ldr	r3, [pc, #40]	@ (8008d1c <prvResetNextTaskUnblockTime+0x3c>)
 8008cf2:	f04f 32ff 	mov.w	r2, #4294967295
 8008cf6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008cf8:	e008      	b.n	8008d0c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008cfa:	4b07      	ldr	r3, [pc, #28]	@ (8008d18 <prvResetNextTaskUnblockTime+0x38>)
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	68db      	ldr	r3, [r3, #12]
 8008d00:	68db      	ldr	r3, [r3, #12]
 8008d02:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	685b      	ldr	r3, [r3, #4]
 8008d08:	4a04      	ldr	r2, [pc, #16]	@ (8008d1c <prvResetNextTaskUnblockTime+0x3c>)
 8008d0a:	6013      	str	r3, [r2, #0]
}
 8008d0c:	bf00      	nop
 8008d0e:	370c      	adds	r7, #12
 8008d10:	46bd      	mov	sp, r7
 8008d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d16:	4770      	bx	lr
 8008d18:	2000154c 	.word	0x2000154c
 8008d1c:	200015b4 	.word	0x200015b4

08008d20 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8008d20:	b480      	push	{r7}
 8008d22:	b083      	sub	sp, #12
 8008d24:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8008d26:	4b05      	ldr	r3, [pc, #20]	@ (8008d3c <xTaskGetCurrentTaskHandle+0x1c>)
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	607b      	str	r3, [r7, #4]

		return xReturn;
 8008d2c:	687b      	ldr	r3, [r7, #4]
	}
 8008d2e:	4618      	mov	r0, r3
 8008d30:	370c      	adds	r7, #12
 8008d32:	46bd      	mov	sp, r7
 8008d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d38:	4770      	bx	lr
 8008d3a:	bf00      	nop
 8008d3c:	200010c0 	.word	0x200010c0

08008d40 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008d40:	b480      	push	{r7}
 8008d42:	b083      	sub	sp, #12
 8008d44:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008d46:	4b0b      	ldr	r3, [pc, #44]	@ (8008d74 <xTaskGetSchedulerState+0x34>)
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d102      	bne.n	8008d54 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008d4e:	2301      	movs	r3, #1
 8008d50:	607b      	str	r3, [r7, #4]
 8008d52:	e008      	b.n	8008d66 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008d54:	4b08      	ldr	r3, [pc, #32]	@ (8008d78 <xTaskGetSchedulerState+0x38>)
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d102      	bne.n	8008d62 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008d5c:	2302      	movs	r3, #2
 8008d5e:	607b      	str	r3, [r7, #4]
 8008d60:	e001      	b.n	8008d66 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008d62:	2300      	movs	r3, #0
 8008d64:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008d66:	687b      	ldr	r3, [r7, #4]
	}
 8008d68:	4618      	mov	r0, r3
 8008d6a:	370c      	adds	r7, #12
 8008d6c:	46bd      	mov	sp, r7
 8008d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d72:	4770      	bx	lr
 8008d74:	200015a0 	.word	0x200015a0
 8008d78:	200015bc 	.word	0x200015bc

08008d7c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008d7c:	b580      	push	{r7, lr}
 8008d7e:	b086      	sub	sp, #24
 8008d80:	af00      	add	r7, sp, #0
 8008d82:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008d88:	2300      	movs	r3, #0
 8008d8a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d058      	beq.n	8008e44 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008d92:	4b2f      	ldr	r3, [pc, #188]	@ (8008e50 <xTaskPriorityDisinherit+0xd4>)
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	693a      	ldr	r2, [r7, #16]
 8008d98:	429a      	cmp	r2, r3
 8008d9a:	d00b      	beq.n	8008db4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8008d9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008da0:	f383 8811 	msr	BASEPRI, r3
 8008da4:	f3bf 8f6f 	isb	sy
 8008da8:	f3bf 8f4f 	dsb	sy
 8008dac:	60fb      	str	r3, [r7, #12]
}
 8008dae:	bf00      	nop
 8008db0:	bf00      	nop
 8008db2:	e7fd      	b.n	8008db0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008db4:	693b      	ldr	r3, [r7, #16]
 8008db6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d10b      	bne.n	8008dd4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008dbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dc0:	f383 8811 	msr	BASEPRI, r3
 8008dc4:	f3bf 8f6f 	isb	sy
 8008dc8:	f3bf 8f4f 	dsb	sy
 8008dcc:	60bb      	str	r3, [r7, #8]
}
 8008dce:	bf00      	nop
 8008dd0:	bf00      	nop
 8008dd2:	e7fd      	b.n	8008dd0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008dd4:	693b      	ldr	r3, [r7, #16]
 8008dd6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008dd8:	1e5a      	subs	r2, r3, #1
 8008dda:	693b      	ldr	r3, [r7, #16]
 8008ddc:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008dde:	693b      	ldr	r3, [r7, #16]
 8008de0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008de2:	693b      	ldr	r3, [r7, #16]
 8008de4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008de6:	429a      	cmp	r2, r3
 8008de8:	d02c      	beq.n	8008e44 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008dea:	693b      	ldr	r3, [r7, #16]
 8008dec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d128      	bne.n	8008e44 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008df2:	693b      	ldr	r3, [r7, #16]
 8008df4:	3304      	adds	r3, #4
 8008df6:	4618      	mov	r0, r3
 8008df8:	f7fe fb58 	bl	80074ac <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008dfc:	693b      	ldr	r3, [r7, #16]
 8008dfe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008e00:	693b      	ldr	r3, [r7, #16]
 8008e02:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008e04:	693b      	ldr	r3, [r7, #16]
 8008e06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e08:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008e0c:	693b      	ldr	r3, [r7, #16]
 8008e0e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008e10:	693b      	ldr	r3, [r7, #16]
 8008e12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e14:	4b0f      	ldr	r3, [pc, #60]	@ (8008e54 <xTaskPriorityDisinherit+0xd8>)
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	429a      	cmp	r2, r3
 8008e1a:	d903      	bls.n	8008e24 <xTaskPriorityDisinherit+0xa8>
 8008e1c:	693b      	ldr	r3, [r7, #16]
 8008e1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e20:	4a0c      	ldr	r2, [pc, #48]	@ (8008e54 <xTaskPriorityDisinherit+0xd8>)
 8008e22:	6013      	str	r3, [r2, #0]
 8008e24:	693b      	ldr	r3, [r7, #16]
 8008e26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e28:	4613      	mov	r3, r2
 8008e2a:	009b      	lsls	r3, r3, #2
 8008e2c:	4413      	add	r3, r2
 8008e2e:	009b      	lsls	r3, r3, #2
 8008e30:	4a09      	ldr	r2, [pc, #36]	@ (8008e58 <xTaskPriorityDisinherit+0xdc>)
 8008e32:	441a      	add	r2, r3
 8008e34:	693b      	ldr	r3, [r7, #16]
 8008e36:	3304      	adds	r3, #4
 8008e38:	4619      	mov	r1, r3
 8008e3a:	4610      	mov	r0, r2
 8008e3c:	f7fe fad9 	bl	80073f2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008e40:	2301      	movs	r3, #1
 8008e42:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008e44:	697b      	ldr	r3, [r7, #20]
	}
 8008e46:	4618      	mov	r0, r3
 8008e48:	3718      	adds	r7, #24
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	bd80      	pop	{r7, pc}
 8008e4e:	bf00      	nop
 8008e50:	200010c0 	.word	0x200010c0
 8008e54:	2000159c 	.word	0x2000159c
 8008e58:	200010c4 	.word	0x200010c4

08008e5c <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8008e5c:	b580      	push	{r7, lr}
 8008e5e:	b086      	sub	sp, #24
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	60f8      	str	r0, [r7, #12]
 8008e64:	60b9      	str	r1, [r7, #8]
 8008e66:	607a      	str	r2, [r7, #4]
 8008e68:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8008e6a:	f000 fedd 	bl	8009c28 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8008e6e:	4b29      	ldr	r3, [pc, #164]	@ (8008f14 <xTaskNotifyWait+0xb8>)
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8008e76:	b2db      	uxtb	r3, r3
 8008e78:	2b02      	cmp	r3, #2
 8008e7a:	d01c      	beq.n	8008eb6 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8008e7c:	4b25      	ldr	r3, [pc, #148]	@ (8008f14 <xTaskNotifyWait+0xb8>)
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8008e84:	68fa      	ldr	r2, [r7, #12]
 8008e86:	43d2      	mvns	r2, r2
 8008e88:	400a      	ands	r2, r1
 8008e8a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8008e8e:	4b21      	ldr	r3, [pc, #132]	@ (8008f14 <xTaskNotifyWait+0xb8>)
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	2201      	movs	r2, #1
 8008e94:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 8008e98:	683b      	ldr	r3, [r7, #0]
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d00b      	beq.n	8008eb6 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008e9e:	2101      	movs	r1, #1
 8008ea0:	6838      	ldr	r0, [r7, #0]
 8008ea2:	f000 f9e3 	bl	800926c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8008ea6:	4b1c      	ldr	r3, [pc, #112]	@ (8008f18 <xTaskNotifyWait+0xbc>)
 8008ea8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008eac:	601a      	str	r2, [r3, #0]
 8008eae:	f3bf 8f4f 	dsb	sy
 8008eb2:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8008eb6:	f000 fee9 	bl	8009c8c <vPortExitCritical>

		taskENTER_CRITICAL();
 8008eba:	f000 feb5 	bl	8009c28 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d005      	beq.n	8008ed0 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8008ec4:	4b13      	ldr	r3, [pc, #76]	@ (8008f14 <xTaskNotifyWait+0xb8>)
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8008ed0:	4b10      	ldr	r3, [pc, #64]	@ (8008f14 <xTaskNotifyWait+0xb8>)
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8008ed8:	b2db      	uxtb	r3, r3
 8008eda:	2b02      	cmp	r3, #2
 8008edc:	d002      	beq.n	8008ee4 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8008ede:	2300      	movs	r3, #0
 8008ee0:	617b      	str	r3, [r7, #20]
 8008ee2:	e00a      	b.n	8008efa <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8008ee4:	4b0b      	ldr	r3, [pc, #44]	@ (8008f14 <xTaskNotifyWait+0xb8>)
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8008eec:	68ba      	ldr	r2, [r7, #8]
 8008eee:	43d2      	mvns	r2, r2
 8008ef0:	400a      	ands	r2, r1
 8008ef2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 8008ef6:	2301      	movs	r3, #1
 8008ef8:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008efa:	4b06      	ldr	r3, [pc, #24]	@ (8008f14 <xTaskNotifyWait+0xb8>)
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	2200      	movs	r2, #0
 8008f00:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 8008f04:	f000 fec2 	bl	8009c8c <vPortExitCritical>

		return xReturn;
 8008f08:	697b      	ldr	r3, [r7, #20]
	}
 8008f0a:	4618      	mov	r0, r3
 8008f0c:	3718      	adds	r7, #24
 8008f0e:	46bd      	mov	sp, r7
 8008f10:	bd80      	pop	{r7, pc}
 8008f12:	bf00      	nop
 8008f14:	200010c0 	.word	0x200010c0
 8008f18:	e000ed04 	.word	0xe000ed04

08008f1c <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8008f1c:	b580      	push	{r7, lr}
 8008f1e:	b08a      	sub	sp, #40	@ 0x28
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	60f8      	str	r0, [r7, #12]
 8008f24:	60b9      	str	r1, [r7, #8]
 8008f26:	603b      	str	r3, [r7, #0]
 8008f28:	4613      	mov	r3, r2
 8008f2a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8008f2c:	2301      	movs	r3, #1
 8008f2e:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d10b      	bne.n	8008f4e <xTaskGenericNotify+0x32>
	__asm volatile
 8008f36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f3a:	f383 8811 	msr	BASEPRI, r3
 8008f3e:	f3bf 8f6f 	isb	sy
 8008f42:	f3bf 8f4f 	dsb	sy
 8008f46:	61bb      	str	r3, [r7, #24]
}
 8008f48:	bf00      	nop
 8008f4a:	bf00      	nop
 8008f4c:	e7fd      	b.n	8008f4a <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8008f52:	f000 fe69 	bl	8009c28 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8008f56:	683b      	ldr	r3, [r7, #0]
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d004      	beq.n	8008f66 <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8008f5c:	6a3b      	ldr	r3, [r7, #32]
 8008f5e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8008f62:	683b      	ldr	r3, [r7, #0]
 8008f64:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8008f66:	6a3b      	ldr	r3, [r7, #32]
 8008f68:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8008f6c:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8008f6e:	6a3b      	ldr	r3, [r7, #32]
 8008f70:	2202      	movs	r2, #2
 8008f72:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 8008f76:	79fb      	ldrb	r3, [r7, #7]
 8008f78:	2b04      	cmp	r3, #4
 8008f7a:	d82e      	bhi.n	8008fda <xTaskGenericNotify+0xbe>
 8008f7c:	a201      	add	r2, pc, #4	@ (adr r2, 8008f84 <xTaskGenericNotify+0x68>)
 8008f7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f82:	bf00      	nop
 8008f84:	08008fff 	.word	0x08008fff
 8008f88:	08008f99 	.word	0x08008f99
 8008f8c:	08008fab 	.word	0x08008fab
 8008f90:	08008fbb 	.word	0x08008fbb
 8008f94:	08008fc5 	.word	0x08008fc5
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8008f98:	6a3b      	ldr	r3, [r7, #32]
 8008f9a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8008f9e:	68bb      	ldr	r3, [r7, #8]
 8008fa0:	431a      	orrs	r2, r3
 8008fa2:	6a3b      	ldr	r3, [r7, #32]
 8008fa4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8008fa8:	e02c      	b.n	8009004 <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8008faa:	6a3b      	ldr	r3, [r7, #32]
 8008fac:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008fb0:	1c5a      	adds	r2, r3, #1
 8008fb2:	6a3b      	ldr	r3, [r7, #32]
 8008fb4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8008fb8:	e024      	b.n	8009004 <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8008fba:	6a3b      	ldr	r3, [r7, #32]
 8008fbc:	68ba      	ldr	r2, [r7, #8]
 8008fbe:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8008fc2:	e01f      	b.n	8009004 <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8008fc4:	7ffb      	ldrb	r3, [r7, #31]
 8008fc6:	2b02      	cmp	r3, #2
 8008fc8:	d004      	beq.n	8008fd4 <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8008fca:	6a3b      	ldr	r3, [r7, #32]
 8008fcc:	68ba      	ldr	r2, [r7, #8]
 8008fce:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8008fd2:	e017      	b.n	8009004 <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8008fd8:	e014      	b.n	8009004 <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8008fda:	6a3b      	ldr	r3, [r7, #32]
 8008fdc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008fe0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fe4:	d00d      	beq.n	8009002 <xTaskGenericNotify+0xe6>
	__asm volatile
 8008fe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fea:	f383 8811 	msr	BASEPRI, r3
 8008fee:	f3bf 8f6f 	isb	sy
 8008ff2:	f3bf 8f4f 	dsb	sy
 8008ff6:	617b      	str	r3, [r7, #20]
}
 8008ff8:	bf00      	nop
 8008ffa:	bf00      	nop
 8008ffc:	e7fd      	b.n	8008ffa <xTaskGenericNotify+0xde>
					break;
 8008ffe:	bf00      	nop
 8009000:	e000      	b.n	8009004 <xTaskGenericNotify+0xe8>

					break;
 8009002:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8009004:	7ffb      	ldrb	r3, [r7, #31]
 8009006:	2b01      	cmp	r3, #1
 8009008:	d13b      	bne.n	8009082 <xTaskGenericNotify+0x166>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800900a:	6a3b      	ldr	r3, [r7, #32]
 800900c:	3304      	adds	r3, #4
 800900e:	4618      	mov	r0, r3
 8009010:	f7fe fa4c 	bl	80074ac <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8009014:	6a3b      	ldr	r3, [r7, #32]
 8009016:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009018:	4b1d      	ldr	r3, [pc, #116]	@ (8009090 <xTaskGenericNotify+0x174>)
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	429a      	cmp	r2, r3
 800901e:	d903      	bls.n	8009028 <xTaskGenericNotify+0x10c>
 8009020:	6a3b      	ldr	r3, [r7, #32]
 8009022:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009024:	4a1a      	ldr	r2, [pc, #104]	@ (8009090 <xTaskGenericNotify+0x174>)
 8009026:	6013      	str	r3, [r2, #0]
 8009028:	6a3b      	ldr	r3, [r7, #32]
 800902a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800902c:	4613      	mov	r3, r2
 800902e:	009b      	lsls	r3, r3, #2
 8009030:	4413      	add	r3, r2
 8009032:	009b      	lsls	r3, r3, #2
 8009034:	4a17      	ldr	r2, [pc, #92]	@ (8009094 <xTaskGenericNotify+0x178>)
 8009036:	441a      	add	r2, r3
 8009038:	6a3b      	ldr	r3, [r7, #32]
 800903a:	3304      	adds	r3, #4
 800903c:	4619      	mov	r1, r3
 800903e:	4610      	mov	r0, r2
 8009040:	f7fe f9d7 	bl	80073f2 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8009044:	6a3b      	ldr	r3, [r7, #32]
 8009046:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009048:	2b00      	cmp	r3, #0
 800904a:	d00b      	beq.n	8009064 <xTaskGenericNotify+0x148>
	__asm volatile
 800904c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009050:	f383 8811 	msr	BASEPRI, r3
 8009054:	f3bf 8f6f 	isb	sy
 8009058:	f3bf 8f4f 	dsb	sy
 800905c:	613b      	str	r3, [r7, #16]
}
 800905e:	bf00      	nop
 8009060:	bf00      	nop
 8009062:	e7fd      	b.n	8009060 <xTaskGenericNotify+0x144>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009064:	6a3b      	ldr	r3, [r7, #32]
 8009066:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009068:	4b0b      	ldr	r3, [pc, #44]	@ (8009098 <xTaskGenericNotify+0x17c>)
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800906e:	429a      	cmp	r2, r3
 8009070:	d907      	bls.n	8009082 <xTaskGenericNotify+0x166>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8009072:	4b0a      	ldr	r3, [pc, #40]	@ (800909c <xTaskGenericNotify+0x180>)
 8009074:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009078:	601a      	str	r2, [r3, #0]
 800907a:	f3bf 8f4f 	dsb	sy
 800907e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8009082:	f000 fe03 	bl	8009c8c <vPortExitCritical>

		return xReturn;
 8009086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8009088:	4618      	mov	r0, r3
 800908a:	3728      	adds	r7, #40	@ 0x28
 800908c:	46bd      	mov	sp, r7
 800908e:	bd80      	pop	{r7, pc}
 8009090:	2000159c 	.word	0x2000159c
 8009094:	200010c4 	.word	0x200010c4
 8009098:	200010c0 	.word	0x200010c0
 800909c:	e000ed04 	.word	0xe000ed04

080090a0 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80090a0:	b580      	push	{r7, lr}
 80090a2:	b08e      	sub	sp, #56	@ 0x38
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	60f8      	str	r0, [r7, #12]
 80090a8:	60b9      	str	r1, [r7, #8]
 80090aa:	603b      	str	r3, [r7, #0]
 80090ac:	4613      	mov	r3, r2
 80090ae:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 80090b0:	2301      	movs	r3, #1
 80090b2:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d10b      	bne.n	80090d2 <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 80090ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090be:	f383 8811 	msr	BASEPRI, r3
 80090c2:	f3bf 8f6f 	isb	sy
 80090c6:	f3bf 8f4f 	dsb	sy
 80090ca:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80090cc:	bf00      	nop
 80090ce:	bf00      	nop
 80090d0:	e7fd      	b.n	80090ce <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80090d2:	f000 fe89 	bl	8009de8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 80090da:	f3ef 8211 	mrs	r2, BASEPRI
 80090de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090e2:	f383 8811 	msr	BASEPRI, r3
 80090e6:	f3bf 8f6f 	isb	sy
 80090ea:	f3bf 8f4f 	dsb	sy
 80090ee:	623a      	str	r2, [r7, #32]
 80090f0:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 80090f2:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80090f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 80090f6:	683b      	ldr	r3, [r7, #0]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d004      	beq.n	8009106 <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80090fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090fe:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8009102:	683b      	ldr	r3, [r7, #0]
 8009104:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8009106:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009108:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800910c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8009110:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009112:	2202      	movs	r2, #2
 8009114:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 8009118:	79fb      	ldrb	r3, [r7, #7]
 800911a:	2b04      	cmp	r3, #4
 800911c:	d82e      	bhi.n	800917c <xTaskGenericNotifyFromISR+0xdc>
 800911e:	a201      	add	r2, pc, #4	@ (adr r2, 8009124 <xTaskGenericNotifyFromISR+0x84>)
 8009120:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009124:	080091a1 	.word	0x080091a1
 8009128:	08009139 	.word	0x08009139
 800912c:	0800914b 	.word	0x0800914b
 8009130:	0800915b 	.word	0x0800915b
 8009134:	08009165 	.word	0x08009165
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8009138:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800913a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800913e:	68bb      	ldr	r3, [r7, #8]
 8009140:	431a      	orrs	r2, r3
 8009142:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009144:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8009148:	e02d      	b.n	80091a6 <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800914a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800914c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009150:	1c5a      	adds	r2, r3, #1
 8009152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009154:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8009158:	e025      	b.n	80091a6 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800915a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800915c:	68ba      	ldr	r2, [r7, #8]
 800915e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8009162:	e020      	b.n	80091a6 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8009164:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009168:	2b02      	cmp	r3, #2
 800916a:	d004      	beq.n	8009176 <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800916c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800916e:	68ba      	ldr	r2, [r7, #8]
 8009170:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8009174:	e017      	b.n	80091a6 <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 8009176:	2300      	movs	r3, #0
 8009178:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 800917a:	e014      	b.n	80091a6 <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800917c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800917e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009182:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009186:	d00d      	beq.n	80091a4 <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 8009188:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800918c:	f383 8811 	msr	BASEPRI, r3
 8009190:	f3bf 8f6f 	isb	sy
 8009194:	f3bf 8f4f 	dsb	sy
 8009198:	61bb      	str	r3, [r7, #24]
}
 800919a:	bf00      	nop
 800919c:	bf00      	nop
 800919e:	e7fd      	b.n	800919c <xTaskGenericNotifyFromISR+0xfc>
					break;
 80091a0:	bf00      	nop
 80091a2:	e000      	b.n	80091a6 <xTaskGenericNotifyFromISR+0x106>
					break;
 80091a4:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80091a6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80091aa:	2b01      	cmp	r3, #1
 80091ac:	d147      	bne.n	800923e <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80091ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d00b      	beq.n	80091ce <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 80091b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091ba:	f383 8811 	msr	BASEPRI, r3
 80091be:	f3bf 8f6f 	isb	sy
 80091c2:	f3bf 8f4f 	dsb	sy
 80091c6:	617b      	str	r3, [r7, #20]
}
 80091c8:	bf00      	nop
 80091ca:	bf00      	nop
 80091cc:	e7fd      	b.n	80091ca <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80091ce:	4b21      	ldr	r3, [pc, #132]	@ (8009254 <xTaskGenericNotifyFromISR+0x1b4>)
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d11d      	bne.n	8009212 <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80091d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091d8:	3304      	adds	r3, #4
 80091da:	4618      	mov	r0, r3
 80091dc:	f7fe f966 	bl	80074ac <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80091e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091e4:	4b1c      	ldr	r3, [pc, #112]	@ (8009258 <xTaskGenericNotifyFromISR+0x1b8>)
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	429a      	cmp	r2, r3
 80091ea:	d903      	bls.n	80091f4 <xTaskGenericNotifyFromISR+0x154>
 80091ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091f0:	4a19      	ldr	r2, [pc, #100]	@ (8009258 <xTaskGenericNotifyFromISR+0x1b8>)
 80091f2:	6013      	str	r3, [r2, #0]
 80091f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091f8:	4613      	mov	r3, r2
 80091fa:	009b      	lsls	r3, r3, #2
 80091fc:	4413      	add	r3, r2
 80091fe:	009b      	lsls	r3, r3, #2
 8009200:	4a16      	ldr	r2, [pc, #88]	@ (800925c <xTaskGenericNotifyFromISR+0x1bc>)
 8009202:	441a      	add	r2, r3
 8009204:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009206:	3304      	adds	r3, #4
 8009208:	4619      	mov	r1, r3
 800920a:	4610      	mov	r0, r2
 800920c:	f7fe f8f1 	bl	80073f2 <vListInsertEnd>
 8009210:	e005      	b.n	800921e <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8009212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009214:	3318      	adds	r3, #24
 8009216:	4619      	mov	r1, r3
 8009218:	4811      	ldr	r0, [pc, #68]	@ (8009260 <xTaskGenericNotifyFromISR+0x1c0>)
 800921a:	f7fe f8ea 	bl	80073f2 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800921e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009220:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009222:	4b10      	ldr	r3, [pc, #64]	@ (8009264 <xTaskGenericNotifyFromISR+0x1c4>)
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009228:	429a      	cmp	r2, r3
 800922a:	d908      	bls.n	800923e <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800922c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800922e:	2b00      	cmp	r3, #0
 8009230:	d002      	beq.n	8009238 <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8009232:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009234:	2201      	movs	r2, #1
 8009236:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8009238:	4b0b      	ldr	r3, [pc, #44]	@ (8009268 <xTaskGenericNotifyFromISR+0x1c8>)
 800923a:	2201      	movs	r2, #1
 800923c:	601a      	str	r2, [r3, #0]
 800923e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009240:	613b      	str	r3, [r7, #16]
	__asm volatile
 8009242:	693b      	ldr	r3, [r7, #16]
 8009244:	f383 8811 	msr	BASEPRI, r3
}
 8009248:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800924a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 800924c:	4618      	mov	r0, r3
 800924e:	3738      	adds	r7, #56	@ 0x38
 8009250:	46bd      	mov	sp, r7
 8009252:	bd80      	pop	{r7, pc}
 8009254:	200015bc 	.word	0x200015bc
 8009258:	2000159c 	.word	0x2000159c
 800925c:	200010c4 	.word	0x200010c4
 8009260:	20001554 	.word	0x20001554
 8009264:	200010c0 	.word	0x200010c0
 8009268:	200015a8 	.word	0x200015a8

0800926c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800926c:	b580      	push	{r7, lr}
 800926e:	b084      	sub	sp, #16
 8009270:	af00      	add	r7, sp, #0
 8009272:	6078      	str	r0, [r7, #4]
 8009274:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009276:	4b21      	ldr	r3, [pc, #132]	@ (80092fc <prvAddCurrentTaskToDelayedList+0x90>)
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800927c:	4b20      	ldr	r3, [pc, #128]	@ (8009300 <prvAddCurrentTaskToDelayedList+0x94>)
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	3304      	adds	r3, #4
 8009282:	4618      	mov	r0, r3
 8009284:	f7fe f912 	bl	80074ac <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800928e:	d10a      	bne.n	80092a6 <prvAddCurrentTaskToDelayedList+0x3a>
 8009290:	683b      	ldr	r3, [r7, #0]
 8009292:	2b00      	cmp	r3, #0
 8009294:	d007      	beq.n	80092a6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009296:	4b1a      	ldr	r3, [pc, #104]	@ (8009300 <prvAddCurrentTaskToDelayedList+0x94>)
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	3304      	adds	r3, #4
 800929c:	4619      	mov	r1, r3
 800929e:	4819      	ldr	r0, [pc, #100]	@ (8009304 <prvAddCurrentTaskToDelayedList+0x98>)
 80092a0:	f7fe f8a7 	bl	80073f2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80092a4:	e026      	b.n	80092f4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80092a6:	68fa      	ldr	r2, [r7, #12]
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	4413      	add	r3, r2
 80092ac:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80092ae:	4b14      	ldr	r3, [pc, #80]	@ (8009300 <prvAddCurrentTaskToDelayedList+0x94>)
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	68ba      	ldr	r2, [r7, #8]
 80092b4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80092b6:	68ba      	ldr	r2, [r7, #8]
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	429a      	cmp	r2, r3
 80092bc:	d209      	bcs.n	80092d2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80092be:	4b12      	ldr	r3, [pc, #72]	@ (8009308 <prvAddCurrentTaskToDelayedList+0x9c>)
 80092c0:	681a      	ldr	r2, [r3, #0]
 80092c2:	4b0f      	ldr	r3, [pc, #60]	@ (8009300 <prvAddCurrentTaskToDelayedList+0x94>)
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	3304      	adds	r3, #4
 80092c8:	4619      	mov	r1, r3
 80092ca:	4610      	mov	r0, r2
 80092cc:	f7fe f8b5 	bl	800743a <vListInsert>
}
 80092d0:	e010      	b.n	80092f4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80092d2:	4b0e      	ldr	r3, [pc, #56]	@ (800930c <prvAddCurrentTaskToDelayedList+0xa0>)
 80092d4:	681a      	ldr	r2, [r3, #0]
 80092d6:	4b0a      	ldr	r3, [pc, #40]	@ (8009300 <prvAddCurrentTaskToDelayedList+0x94>)
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	3304      	adds	r3, #4
 80092dc:	4619      	mov	r1, r3
 80092de:	4610      	mov	r0, r2
 80092e0:	f7fe f8ab 	bl	800743a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80092e4:	4b0a      	ldr	r3, [pc, #40]	@ (8009310 <prvAddCurrentTaskToDelayedList+0xa4>)
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	68ba      	ldr	r2, [r7, #8]
 80092ea:	429a      	cmp	r2, r3
 80092ec:	d202      	bcs.n	80092f4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80092ee:	4a08      	ldr	r2, [pc, #32]	@ (8009310 <prvAddCurrentTaskToDelayedList+0xa4>)
 80092f0:	68bb      	ldr	r3, [r7, #8]
 80092f2:	6013      	str	r3, [r2, #0]
}
 80092f4:	bf00      	nop
 80092f6:	3710      	adds	r7, #16
 80092f8:	46bd      	mov	sp, r7
 80092fa:	bd80      	pop	{r7, pc}
 80092fc:	20001598 	.word	0x20001598
 8009300:	200010c0 	.word	0x200010c0
 8009304:	20001580 	.word	0x20001580
 8009308:	20001550 	.word	0x20001550
 800930c:	2000154c 	.word	0x2000154c
 8009310:	200015b4 	.word	0x200015b4

08009314 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009314:	b580      	push	{r7, lr}
 8009316:	b08a      	sub	sp, #40	@ 0x28
 8009318:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800931a:	2300      	movs	r3, #0
 800931c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800931e:	f000 fb13 	bl	8009948 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009322:	4b1d      	ldr	r3, [pc, #116]	@ (8009398 <xTimerCreateTimerTask+0x84>)
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	2b00      	cmp	r3, #0
 8009328:	d021      	beq.n	800936e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800932a:	2300      	movs	r3, #0
 800932c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800932e:	2300      	movs	r3, #0
 8009330:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009332:	1d3a      	adds	r2, r7, #4
 8009334:	f107 0108 	add.w	r1, r7, #8
 8009338:	f107 030c 	add.w	r3, r7, #12
 800933c:	4618      	mov	r0, r3
 800933e:	f7fe f811 	bl	8007364 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009342:	6879      	ldr	r1, [r7, #4]
 8009344:	68bb      	ldr	r3, [r7, #8]
 8009346:	68fa      	ldr	r2, [r7, #12]
 8009348:	9202      	str	r2, [sp, #8]
 800934a:	9301      	str	r3, [sp, #4]
 800934c:	2302      	movs	r3, #2
 800934e:	9300      	str	r3, [sp, #0]
 8009350:	2300      	movs	r3, #0
 8009352:	460a      	mov	r2, r1
 8009354:	4911      	ldr	r1, [pc, #68]	@ (800939c <xTimerCreateTimerTask+0x88>)
 8009356:	4812      	ldr	r0, [pc, #72]	@ (80093a0 <xTimerCreateTimerTask+0x8c>)
 8009358:	f7fe fe8a 	bl	8008070 <xTaskCreateStatic>
 800935c:	4603      	mov	r3, r0
 800935e:	4a11      	ldr	r2, [pc, #68]	@ (80093a4 <xTimerCreateTimerTask+0x90>)
 8009360:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009362:	4b10      	ldr	r3, [pc, #64]	@ (80093a4 <xTimerCreateTimerTask+0x90>)
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	2b00      	cmp	r3, #0
 8009368:	d001      	beq.n	800936e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800936a:	2301      	movs	r3, #1
 800936c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800936e:	697b      	ldr	r3, [r7, #20]
 8009370:	2b00      	cmp	r3, #0
 8009372:	d10b      	bne.n	800938c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8009374:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009378:	f383 8811 	msr	BASEPRI, r3
 800937c:	f3bf 8f6f 	isb	sy
 8009380:	f3bf 8f4f 	dsb	sy
 8009384:	613b      	str	r3, [r7, #16]
}
 8009386:	bf00      	nop
 8009388:	bf00      	nop
 800938a:	e7fd      	b.n	8009388 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800938c:	697b      	ldr	r3, [r7, #20]
}
 800938e:	4618      	mov	r0, r3
 8009390:	3718      	adds	r7, #24
 8009392:	46bd      	mov	sp, r7
 8009394:	bd80      	pop	{r7, pc}
 8009396:	bf00      	nop
 8009398:	200015f0 	.word	0x200015f0
 800939c:	0800b988 	.word	0x0800b988
 80093a0:	080094e1 	.word	0x080094e1
 80093a4:	200015f4 	.word	0x200015f4

080093a8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80093a8:	b580      	push	{r7, lr}
 80093aa:	b08a      	sub	sp, #40	@ 0x28
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	60f8      	str	r0, [r7, #12]
 80093b0:	60b9      	str	r1, [r7, #8]
 80093b2:	607a      	str	r2, [r7, #4]
 80093b4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80093b6:	2300      	movs	r3, #0
 80093b8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d10b      	bne.n	80093d8 <xTimerGenericCommand+0x30>
	__asm volatile
 80093c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093c4:	f383 8811 	msr	BASEPRI, r3
 80093c8:	f3bf 8f6f 	isb	sy
 80093cc:	f3bf 8f4f 	dsb	sy
 80093d0:	623b      	str	r3, [r7, #32]
}
 80093d2:	bf00      	nop
 80093d4:	bf00      	nop
 80093d6:	e7fd      	b.n	80093d4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80093d8:	4b19      	ldr	r3, [pc, #100]	@ (8009440 <xTimerGenericCommand+0x98>)
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d02a      	beq.n	8009436 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80093e0:	68bb      	ldr	r3, [r7, #8]
 80093e2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80093ec:	68bb      	ldr	r3, [r7, #8]
 80093ee:	2b05      	cmp	r3, #5
 80093f0:	dc18      	bgt.n	8009424 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80093f2:	f7ff fca5 	bl	8008d40 <xTaskGetSchedulerState>
 80093f6:	4603      	mov	r3, r0
 80093f8:	2b02      	cmp	r3, #2
 80093fa:	d109      	bne.n	8009410 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80093fc:	4b10      	ldr	r3, [pc, #64]	@ (8009440 <xTimerGenericCommand+0x98>)
 80093fe:	6818      	ldr	r0, [r3, #0]
 8009400:	f107 0110 	add.w	r1, r7, #16
 8009404:	2300      	movs	r3, #0
 8009406:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009408:	f7fe f9c0 	bl	800778c <xQueueGenericSend>
 800940c:	6278      	str	r0, [r7, #36]	@ 0x24
 800940e:	e012      	b.n	8009436 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009410:	4b0b      	ldr	r3, [pc, #44]	@ (8009440 <xTimerGenericCommand+0x98>)
 8009412:	6818      	ldr	r0, [r3, #0]
 8009414:	f107 0110 	add.w	r1, r7, #16
 8009418:	2300      	movs	r3, #0
 800941a:	2200      	movs	r2, #0
 800941c:	f7fe f9b6 	bl	800778c <xQueueGenericSend>
 8009420:	6278      	str	r0, [r7, #36]	@ 0x24
 8009422:	e008      	b.n	8009436 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009424:	4b06      	ldr	r3, [pc, #24]	@ (8009440 <xTimerGenericCommand+0x98>)
 8009426:	6818      	ldr	r0, [r3, #0]
 8009428:	f107 0110 	add.w	r1, r7, #16
 800942c:	2300      	movs	r3, #0
 800942e:	683a      	ldr	r2, [r7, #0]
 8009430:	f7fe faae 	bl	8007990 <xQueueGenericSendFromISR>
 8009434:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009438:	4618      	mov	r0, r3
 800943a:	3728      	adds	r7, #40	@ 0x28
 800943c:	46bd      	mov	sp, r7
 800943e:	bd80      	pop	{r7, pc}
 8009440:	200015f0 	.word	0x200015f0

08009444 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009444:	b580      	push	{r7, lr}
 8009446:	b088      	sub	sp, #32
 8009448:	af02      	add	r7, sp, #8
 800944a:	6078      	str	r0, [r7, #4]
 800944c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800944e:	4b23      	ldr	r3, [pc, #140]	@ (80094dc <prvProcessExpiredTimer+0x98>)
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	68db      	ldr	r3, [r3, #12]
 8009454:	68db      	ldr	r3, [r3, #12]
 8009456:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009458:	697b      	ldr	r3, [r7, #20]
 800945a:	3304      	adds	r3, #4
 800945c:	4618      	mov	r0, r3
 800945e:	f7fe f825 	bl	80074ac <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009462:	697b      	ldr	r3, [r7, #20]
 8009464:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009468:	f003 0304 	and.w	r3, r3, #4
 800946c:	2b00      	cmp	r3, #0
 800946e:	d023      	beq.n	80094b8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009470:	697b      	ldr	r3, [r7, #20]
 8009472:	699a      	ldr	r2, [r3, #24]
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	18d1      	adds	r1, r2, r3
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	683a      	ldr	r2, [r7, #0]
 800947c:	6978      	ldr	r0, [r7, #20]
 800947e:	f000 f8d5 	bl	800962c <prvInsertTimerInActiveList>
 8009482:	4603      	mov	r3, r0
 8009484:	2b00      	cmp	r3, #0
 8009486:	d020      	beq.n	80094ca <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009488:	2300      	movs	r3, #0
 800948a:	9300      	str	r3, [sp, #0]
 800948c:	2300      	movs	r3, #0
 800948e:	687a      	ldr	r2, [r7, #4]
 8009490:	2100      	movs	r1, #0
 8009492:	6978      	ldr	r0, [r7, #20]
 8009494:	f7ff ff88 	bl	80093a8 <xTimerGenericCommand>
 8009498:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800949a:	693b      	ldr	r3, [r7, #16]
 800949c:	2b00      	cmp	r3, #0
 800949e:	d114      	bne.n	80094ca <prvProcessExpiredTimer+0x86>
	__asm volatile
 80094a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094a4:	f383 8811 	msr	BASEPRI, r3
 80094a8:	f3bf 8f6f 	isb	sy
 80094ac:	f3bf 8f4f 	dsb	sy
 80094b0:	60fb      	str	r3, [r7, #12]
}
 80094b2:	bf00      	nop
 80094b4:	bf00      	nop
 80094b6:	e7fd      	b.n	80094b4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80094b8:	697b      	ldr	r3, [r7, #20]
 80094ba:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80094be:	f023 0301 	bic.w	r3, r3, #1
 80094c2:	b2da      	uxtb	r2, r3
 80094c4:	697b      	ldr	r3, [r7, #20]
 80094c6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80094ca:	697b      	ldr	r3, [r7, #20]
 80094cc:	6a1b      	ldr	r3, [r3, #32]
 80094ce:	6978      	ldr	r0, [r7, #20]
 80094d0:	4798      	blx	r3
}
 80094d2:	bf00      	nop
 80094d4:	3718      	adds	r7, #24
 80094d6:	46bd      	mov	sp, r7
 80094d8:	bd80      	pop	{r7, pc}
 80094da:	bf00      	nop
 80094dc:	200015e8 	.word	0x200015e8

080094e0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80094e0:	b580      	push	{r7, lr}
 80094e2:	b084      	sub	sp, #16
 80094e4:	af00      	add	r7, sp, #0
 80094e6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80094e8:	f107 0308 	add.w	r3, r7, #8
 80094ec:	4618      	mov	r0, r3
 80094ee:	f000 f859 	bl	80095a4 <prvGetNextExpireTime>
 80094f2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80094f4:	68bb      	ldr	r3, [r7, #8]
 80094f6:	4619      	mov	r1, r3
 80094f8:	68f8      	ldr	r0, [r7, #12]
 80094fa:	f000 f805 	bl	8009508 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80094fe:	f000 f8d7 	bl	80096b0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009502:	bf00      	nop
 8009504:	e7f0      	b.n	80094e8 <prvTimerTask+0x8>
	...

08009508 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009508:	b580      	push	{r7, lr}
 800950a:	b084      	sub	sp, #16
 800950c:	af00      	add	r7, sp, #0
 800950e:	6078      	str	r0, [r7, #4]
 8009510:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009512:	f7ff f811 	bl	8008538 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009516:	f107 0308 	add.w	r3, r7, #8
 800951a:	4618      	mov	r0, r3
 800951c:	f000 f866 	bl	80095ec <prvSampleTimeNow>
 8009520:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009522:	68bb      	ldr	r3, [r7, #8]
 8009524:	2b00      	cmp	r3, #0
 8009526:	d130      	bne.n	800958a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009528:	683b      	ldr	r3, [r7, #0]
 800952a:	2b00      	cmp	r3, #0
 800952c:	d10a      	bne.n	8009544 <prvProcessTimerOrBlockTask+0x3c>
 800952e:	687a      	ldr	r2, [r7, #4]
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	429a      	cmp	r2, r3
 8009534:	d806      	bhi.n	8009544 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009536:	f7ff f80d 	bl	8008554 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800953a:	68f9      	ldr	r1, [r7, #12]
 800953c:	6878      	ldr	r0, [r7, #4]
 800953e:	f7ff ff81 	bl	8009444 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009542:	e024      	b.n	800958e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009544:	683b      	ldr	r3, [r7, #0]
 8009546:	2b00      	cmp	r3, #0
 8009548:	d008      	beq.n	800955c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800954a:	4b13      	ldr	r3, [pc, #76]	@ (8009598 <prvProcessTimerOrBlockTask+0x90>)
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	2b00      	cmp	r3, #0
 8009552:	d101      	bne.n	8009558 <prvProcessTimerOrBlockTask+0x50>
 8009554:	2301      	movs	r3, #1
 8009556:	e000      	b.n	800955a <prvProcessTimerOrBlockTask+0x52>
 8009558:	2300      	movs	r3, #0
 800955a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800955c:	4b0f      	ldr	r3, [pc, #60]	@ (800959c <prvProcessTimerOrBlockTask+0x94>)
 800955e:	6818      	ldr	r0, [r3, #0]
 8009560:	687a      	ldr	r2, [r7, #4]
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	1ad3      	subs	r3, r2, r3
 8009566:	683a      	ldr	r2, [r7, #0]
 8009568:	4619      	mov	r1, r3
 800956a:	f7fe fd4d 	bl	8008008 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800956e:	f7fe fff1 	bl	8008554 <xTaskResumeAll>
 8009572:	4603      	mov	r3, r0
 8009574:	2b00      	cmp	r3, #0
 8009576:	d10a      	bne.n	800958e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009578:	4b09      	ldr	r3, [pc, #36]	@ (80095a0 <prvProcessTimerOrBlockTask+0x98>)
 800957a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800957e:	601a      	str	r2, [r3, #0]
 8009580:	f3bf 8f4f 	dsb	sy
 8009584:	f3bf 8f6f 	isb	sy
}
 8009588:	e001      	b.n	800958e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800958a:	f7fe ffe3 	bl	8008554 <xTaskResumeAll>
}
 800958e:	bf00      	nop
 8009590:	3710      	adds	r7, #16
 8009592:	46bd      	mov	sp, r7
 8009594:	bd80      	pop	{r7, pc}
 8009596:	bf00      	nop
 8009598:	200015ec 	.word	0x200015ec
 800959c:	200015f0 	.word	0x200015f0
 80095a0:	e000ed04 	.word	0xe000ed04

080095a4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80095a4:	b480      	push	{r7}
 80095a6:	b085      	sub	sp, #20
 80095a8:	af00      	add	r7, sp, #0
 80095aa:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80095ac:	4b0e      	ldr	r3, [pc, #56]	@ (80095e8 <prvGetNextExpireTime+0x44>)
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d101      	bne.n	80095ba <prvGetNextExpireTime+0x16>
 80095b6:	2201      	movs	r2, #1
 80095b8:	e000      	b.n	80095bc <prvGetNextExpireTime+0x18>
 80095ba:	2200      	movs	r2, #0
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d105      	bne.n	80095d4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80095c8:	4b07      	ldr	r3, [pc, #28]	@ (80095e8 <prvGetNextExpireTime+0x44>)
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	68db      	ldr	r3, [r3, #12]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	60fb      	str	r3, [r7, #12]
 80095d2:	e001      	b.n	80095d8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80095d4:	2300      	movs	r3, #0
 80095d6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80095d8:	68fb      	ldr	r3, [r7, #12]
}
 80095da:	4618      	mov	r0, r3
 80095dc:	3714      	adds	r7, #20
 80095de:	46bd      	mov	sp, r7
 80095e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e4:	4770      	bx	lr
 80095e6:	bf00      	nop
 80095e8:	200015e8 	.word	0x200015e8

080095ec <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80095ec:	b580      	push	{r7, lr}
 80095ee:	b084      	sub	sp, #16
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80095f4:	f7ff f84c 	bl	8008690 <xTaskGetTickCount>
 80095f8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80095fa:	4b0b      	ldr	r3, [pc, #44]	@ (8009628 <prvSampleTimeNow+0x3c>)
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	68fa      	ldr	r2, [r7, #12]
 8009600:	429a      	cmp	r2, r3
 8009602:	d205      	bcs.n	8009610 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009604:	f000 f93a 	bl	800987c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	2201      	movs	r2, #1
 800960c:	601a      	str	r2, [r3, #0]
 800960e:	e002      	b.n	8009616 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	2200      	movs	r2, #0
 8009614:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009616:	4a04      	ldr	r2, [pc, #16]	@ (8009628 <prvSampleTimeNow+0x3c>)
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800961c:	68fb      	ldr	r3, [r7, #12]
}
 800961e:	4618      	mov	r0, r3
 8009620:	3710      	adds	r7, #16
 8009622:	46bd      	mov	sp, r7
 8009624:	bd80      	pop	{r7, pc}
 8009626:	bf00      	nop
 8009628:	200015f8 	.word	0x200015f8

0800962c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800962c:	b580      	push	{r7, lr}
 800962e:	b086      	sub	sp, #24
 8009630:	af00      	add	r7, sp, #0
 8009632:	60f8      	str	r0, [r7, #12]
 8009634:	60b9      	str	r1, [r7, #8]
 8009636:	607a      	str	r2, [r7, #4]
 8009638:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800963a:	2300      	movs	r3, #0
 800963c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	68ba      	ldr	r2, [r7, #8]
 8009642:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	68fa      	ldr	r2, [r7, #12]
 8009648:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800964a:	68ba      	ldr	r2, [r7, #8]
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	429a      	cmp	r2, r3
 8009650:	d812      	bhi.n	8009678 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009652:	687a      	ldr	r2, [r7, #4]
 8009654:	683b      	ldr	r3, [r7, #0]
 8009656:	1ad2      	subs	r2, r2, r3
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	699b      	ldr	r3, [r3, #24]
 800965c:	429a      	cmp	r2, r3
 800965e:	d302      	bcc.n	8009666 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009660:	2301      	movs	r3, #1
 8009662:	617b      	str	r3, [r7, #20]
 8009664:	e01b      	b.n	800969e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009666:	4b10      	ldr	r3, [pc, #64]	@ (80096a8 <prvInsertTimerInActiveList+0x7c>)
 8009668:	681a      	ldr	r2, [r3, #0]
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	3304      	adds	r3, #4
 800966e:	4619      	mov	r1, r3
 8009670:	4610      	mov	r0, r2
 8009672:	f7fd fee2 	bl	800743a <vListInsert>
 8009676:	e012      	b.n	800969e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009678:	687a      	ldr	r2, [r7, #4]
 800967a:	683b      	ldr	r3, [r7, #0]
 800967c:	429a      	cmp	r2, r3
 800967e:	d206      	bcs.n	800968e <prvInsertTimerInActiveList+0x62>
 8009680:	68ba      	ldr	r2, [r7, #8]
 8009682:	683b      	ldr	r3, [r7, #0]
 8009684:	429a      	cmp	r2, r3
 8009686:	d302      	bcc.n	800968e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009688:	2301      	movs	r3, #1
 800968a:	617b      	str	r3, [r7, #20]
 800968c:	e007      	b.n	800969e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800968e:	4b07      	ldr	r3, [pc, #28]	@ (80096ac <prvInsertTimerInActiveList+0x80>)
 8009690:	681a      	ldr	r2, [r3, #0]
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	3304      	adds	r3, #4
 8009696:	4619      	mov	r1, r3
 8009698:	4610      	mov	r0, r2
 800969a:	f7fd fece 	bl	800743a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800969e:	697b      	ldr	r3, [r7, #20]
}
 80096a0:	4618      	mov	r0, r3
 80096a2:	3718      	adds	r7, #24
 80096a4:	46bd      	mov	sp, r7
 80096a6:	bd80      	pop	{r7, pc}
 80096a8:	200015ec 	.word	0x200015ec
 80096ac:	200015e8 	.word	0x200015e8

080096b0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80096b0:	b580      	push	{r7, lr}
 80096b2:	b08e      	sub	sp, #56	@ 0x38
 80096b4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80096b6:	e0ce      	b.n	8009856 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	da19      	bge.n	80096f2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80096be:	1d3b      	adds	r3, r7, #4
 80096c0:	3304      	adds	r3, #4
 80096c2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80096c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d10b      	bne.n	80096e2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80096ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096ce:	f383 8811 	msr	BASEPRI, r3
 80096d2:	f3bf 8f6f 	isb	sy
 80096d6:	f3bf 8f4f 	dsb	sy
 80096da:	61fb      	str	r3, [r7, #28]
}
 80096dc:	bf00      	nop
 80096de:	bf00      	nop
 80096e0:	e7fd      	b.n	80096de <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80096e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80096e8:	6850      	ldr	r0, [r2, #4]
 80096ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80096ec:	6892      	ldr	r2, [r2, #8]
 80096ee:	4611      	mov	r1, r2
 80096f0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	f2c0 80ae 	blt.w	8009856 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80096fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009700:	695b      	ldr	r3, [r3, #20]
 8009702:	2b00      	cmp	r3, #0
 8009704:	d004      	beq.n	8009710 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009708:	3304      	adds	r3, #4
 800970a:	4618      	mov	r0, r3
 800970c:	f7fd fece 	bl	80074ac <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009710:	463b      	mov	r3, r7
 8009712:	4618      	mov	r0, r3
 8009714:	f7ff ff6a 	bl	80095ec <prvSampleTimeNow>
 8009718:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	2b09      	cmp	r3, #9
 800971e:	f200 8097 	bhi.w	8009850 <prvProcessReceivedCommands+0x1a0>
 8009722:	a201      	add	r2, pc, #4	@ (adr r2, 8009728 <prvProcessReceivedCommands+0x78>)
 8009724:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009728:	08009751 	.word	0x08009751
 800972c:	08009751 	.word	0x08009751
 8009730:	08009751 	.word	0x08009751
 8009734:	080097c7 	.word	0x080097c7
 8009738:	080097db 	.word	0x080097db
 800973c:	08009827 	.word	0x08009827
 8009740:	08009751 	.word	0x08009751
 8009744:	08009751 	.word	0x08009751
 8009748:	080097c7 	.word	0x080097c7
 800974c:	080097db 	.word	0x080097db
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009750:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009752:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009756:	f043 0301 	orr.w	r3, r3, #1
 800975a:	b2da      	uxtb	r2, r3
 800975c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800975e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009762:	68ba      	ldr	r2, [r7, #8]
 8009764:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009766:	699b      	ldr	r3, [r3, #24]
 8009768:	18d1      	adds	r1, r2, r3
 800976a:	68bb      	ldr	r3, [r7, #8]
 800976c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800976e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009770:	f7ff ff5c 	bl	800962c <prvInsertTimerInActiveList>
 8009774:	4603      	mov	r3, r0
 8009776:	2b00      	cmp	r3, #0
 8009778:	d06c      	beq.n	8009854 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800977a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800977c:	6a1b      	ldr	r3, [r3, #32]
 800977e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009780:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009782:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009784:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009788:	f003 0304 	and.w	r3, r3, #4
 800978c:	2b00      	cmp	r3, #0
 800978e:	d061      	beq.n	8009854 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009790:	68ba      	ldr	r2, [r7, #8]
 8009792:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009794:	699b      	ldr	r3, [r3, #24]
 8009796:	441a      	add	r2, r3
 8009798:	2300      	movs	r3, #0
 800979a:	9300      	str	r3, [sp, #0]
 800979c:	2300      	movs	r3, #0
 800979e:	2100      	movs	r1, #0
 80097a0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80097a2:	f7ff fe01 	bl	80093a8 <xTimerGenericCommand>
 80097a6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80097a8:	6a3b      	ldr	r3, [r7, #32]
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d152      	bne.n	8009854 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80097ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097b2:	f383 8811 	msr	BASEPRI, r3
 80097b6:	f3bf 8f6f 	isb	sy
 80097ba:	f3bf 8f4f 	dsb	sy
 80097be:	61bb      	str	r3, [r7, #24]
}
 80097c0:	bf00      	nop
 80097c2:	bf00      	nop
 80097c4:	e7fd      	b.n	80097c2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80097c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097c8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80097cc:	f023 0301 	bic.w	r3, r3, #1
 80097d0:	b2da      	uxtb	r2, r3
 80097d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097d4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80097d8:	e03d      	b.n	8009856 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80097da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097dc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80097e0:	f043 0301 	orr.w	r3, r3, #1
 80097e4:	b2da      	uxtb	r2, r3
 80097e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097e8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80097ec:	68ba      	ldr	r2, [r7, #8]
 80097ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097f0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80097f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097f4:	699b      	ldr	r3, [r3, #24]
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d10b      	bne.n	8009812 <prvProcessReceivedCommands+0x162>
	__asm volatile
 80097fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097fe:	f383 8811 	msr	BASEPRI, r3
 8009802:	f3bf 8f6f 	isb	sy
 8009806:	f3bf 8f4f 	dsb	sy
 800980a:	617b      	str	r3, [r7, #20]
}
 800980c:	bf00      	nop
 800980e:	bf00      	nop
 8009810:	e7fd      	b.n	800980e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009814:	699a      	ldr	r2, [r3, #24]
 8009816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009818:	18d1      	adds	r1, r2, r3
 800981a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800981c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800981e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009820:	f7ff ff04 	bl	800962c <prvInsertTimerInActiveList>
					break;
 8009824:	e017      	b.n	8009856 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009826:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009828:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800982c:	f003 0302 	and.w	r3, r3, #2
 8009830:	2b00      	cmp	r3, #0
 8009832:	d103      	bne.n	800983c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8009834:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009836:	f000 fbe7 	bl	800a008 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800983a:	e00c      	b.n	8009856 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800983c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800983e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009842:	f023 0301 	bic.w	r3, r3, #1
 8009846:	b2da      	uxtb	r2, r3
 8009848:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800984a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800984e:	e002      	b.n	8009856 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8009850:	bf00      	nop
 8009852:	e000      	b.n	8009856 <prvProcessReceivedCommands+0x1a6>
					break;
 8009854:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009856:	4b08      	ldr	r3, [pc, #32]	@ (8009878 <prvProcessReceivedCommands+0x1c8>)
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	1d39      	adds	r1, r7, #4
 800985c:	2200      	movs	r2, #0
 800985e:	4618      	mov	r0, r3
 8009860:	f7fe f934 	bl	8007acc <xQueueReceive>
 8009864:	4603      	mov	r3, r0
 8009866:	2b00      	cmp	r3, #0
 8009868:	f47f af26 	bne.w	80096b8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800986c:	bf00      	nop
 800986e:	bf00      	nop
 8009870:	3730      	adds	r7, #48	@ 0x30
 8009872:	46bd      	mov	sp, r7
 8009874:	bd80      	pop	{r7, pc}
 8009876:	bf00      	nop
 8009878:	200015f0 	.word	0x200015f0

0800987c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800987c:	b580      	push	{r7, lr}
 800987e:	b088      	sub	sp, #32
 8009880:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009882:	e049      	b.n	8009918 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009884:	4b2e      	ldr	r3, [pc, #184]	@ (8009940 <prvSwitchTimerLists+0xc4>)
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	68db      	ldr	r3, [r3, #12]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800988e:	4b2c      	ldr	r3, [pc, #176]	@ (8009940 <prvSwitchTimerLists+0xc4>)
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	68db      	ldr	r3, [r3, #12]
 8009894:	68db      	ldr	r3, [r3, #12]
 8009896:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	3304      	adds	r3, #4
 800989c:	4618      	mov	r0, r3
 800989e:	f7fd fe05 	bl	80074ac <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	6a1b      	ldr	r3, [r3, #32]
 80098a6:	68f8      	ldr	r0, [r7, #12]
 80098a8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80098b0:	f003 0304 	and.w	r3, r3, #4
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d02f      	beq.n	8009918 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	699b      	ldr	r3, [r3, #24]
 80098bc:	693a      	ldr	r2, [r7, #16]
 80098be:	4413      	add	r3, r2
 80098c0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80098c2:	68ba      	ldr	r2, [r7, #8]
 80098c4:	693b      	ldr	r3, [r7, #16]
 80098c6:	429a      	cmp	r2, r3
 80098c8:	d90e      	bls.n	80098e8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	68ba      	ldr	r2, [r7, #8]
 80098ce:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	68fa      	ldr	r2, [r7, #12]
 80098d4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80098d6:	4b1a      	ldr	r3, [pc, #104]	@ (8009940 <prvSwitchTimerLists+0xc4>)
 80098d8:	681a      	ldr	r2, [r3, #0]
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	3304      	adds	r3, #4
 80098de:	4619      	mov	r1, r3
 80098e0:	4610      	mov	r0, r2
 80098e2:	f7fd fdaa 	bl	800743a <vListInsert>
 80098e6:	e017      	b.n	8009918 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80098e8:	2300      	movs	r3, #0
 80098ea:	9300      	str	r3, [sp, #0]
 80098ec:	2300      	movs	r3, #0
 80098ee:	693a      	ldr	r2, [r7, #16]
 80098f0:	2100      	movs	r1, #0
 80098f2:	68f8      	ldr	r0, [r7, #12]
 80098f4:	f7ff fd58 	bl	80093a8 <xTimerGenericCommand>
 80098f8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d10b      	bne.n	8009918 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8009900:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009904:	f383 8811 	msr	BASEPRI, r3
 8009908:	f3bf 8f6f 	isb	sy
 800990c:	f3bf 8f4f 	dsb	sy
 8009910:	603b      	str	r3, [r7, #0]
}
 8009912:	bf00      	nop
 8009914:	bf00      	nop
 8009916:	e7fd      	b.n	8009914 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009918:	4b09      	ldr	r3, [pc, #36]	@ (8009940 <prvSwitchTimerLists+0xc4>)
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	2b00      	cmp	r3, #0
 8009920:	d1b0      	bne.n	8009884 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009922:	4b07      	ldr	r3, [pc, #28]	@ (8009940 <prvSwitchTimerLists+0xc4>)
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009928:	4b06      	ldr	r3, [pc, #24]	@ (8009944 <prvSwitchTimerLists+0xc8>)
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	4a04      	ldr	r2, [pc, #16]	@ (8009940 <prvSwitchTimerLists+0xc4>)
 800992e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009930:	4a04      	ldr	r2, [pc, #16]	@ (8009944 <prvSwitchTimerLists+0xc8>)
 8009932:	697b      	ldr	r3, [r7, #20]
 8009934:	6013      	str	r3, [r2, #0]
}
 8009936:	bf00      	nop
 8009938:	3718      	adds	r7, #24
 800993a:	46bd      	mov	sp, r7
 800993c:	bd80      	pop	{r7, pc}
 800993e:	bf00      	nop
 8009940:	200015e8 	.word	0x200015e8
 8009944:	200015ec 	.word	0x200015ec

08009948 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009948:	b580      	push	{r7, lr}
 800994a:	b082      	sub	sp, #8
 800994c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800994e:	f000 f96b 	bl	8009c28 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009952:	4b15      	ldr	r3, [pc, #84]	@ (80099a8 <prvCheckForValidListAndQueue+0x60>)
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	2b00      	cmp	r3, #0
 8009958:	d120      	bne.n	800999c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800995a:	4814      	ldr	r0, [pc, #80]	@ (80099ac <prvCheckForValidListAndQueue+0x64>)
 800995c:	f7fd fd1c 	bl	8007398 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009960:	4813      	ldr	r0, [pc, #76]	@ (80099b0 <prvCheckForValidListAndQueue+0x68>)
 8009962:	f7fd fd19 	bl	8007398 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009966:	4b13      	ldr	r3, [pc, #76]	@ (80099b4 <prvCheckForValidListAndQueue+0x6c>)
 8009968:	4a10      	ldr	r2, [pc, #64]	@ (80099ac <prvCheckForValidListAndQueue+0x64>)
 800996a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800996c:	4b12      	ldr	r3, [pc, #72]	@ (80099b8 <prvCheckForValidListAndQueue+0x70>)
 800996e:	4a10      	ldr	r2, [pc, #64]	@ (80099b0 <prvCheckForValidListAndQueue+0x68>)
 8009970:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009972:	2300      	movs	r3, #0
 8009974:	9300      	str	r3, [sp, #0]
 8009976:	4b11      	ldr	r3, [pc, #68]	@ (80099bc <prvCheckForValidListAndQueue+0x74>)
 8009978:	4a11      	ldr	r2, [pc, #68]	@ (80099c0 <prvCheckForValidListAndQueue+0x78>)
 800997a:	2110      	movs	r1, #16
 800997c:	200a      	movs	r0, #10
 800997e:	f7fd fe29 	bl	80075d4 <xQueueGenericCreateStatic>
 8009982:	4603      	mov	r3, r0
 8009984:	4a08      	ldr	r2, [pc, #32]	@ (80099a8 <prvCheckForValidListAndQueue+0x60>)
 8009986:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009988:	4b07      	ldr	r3, [pc, #28]	@ (80099a8 <prvCheckForValidListAndQueue+0x60>)
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	2b00      	cmp	r3, #0
 800998e:	d005      	beq.n	800999c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009990:	4b05      	ldr	r3, [pc, #20]	@ (80099a8 <prvCheckForValidListAndQueue+0x60>)
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	490b      	ldr	r1, [pc, #44]	@ (80099c4 <prvCheckForValidListAndQueue+0x7c>)
 8009996:	4618      	mov	r0, r3
 8009998:	f7fe fb0c 	bl	8007fb4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800999c:	f000 f976 	bl	8009c8c <vPortExitCritical>
}
 80099a0:	bf00      	nop
 80099a2:	46bd      	mov	sp, r7
 80099a4:	bd80      	pop	{r7, pc}
 80099a6:	bf00      	nop
 80099a8:	200015f0 	.word	0x200015f0
 80099ac:	200015c0 	.word	0x200015c0
 80099b0:	200015d4 	.word	0x200015d4
 80099b4:	200015e8 	.word	0x200015e8
 80099b8:	200015ec 	.word	0x200015ec
 80099bc:	2000169c 	.word	0x2000169c
 80099c0:	200015fc 	.word	0x200015fc
 80099c4:	0800b990 	.word	0x0800b990

080099c8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80099c8:	b480      	push	{r7}
 80099ca:	b085      	sub	sp, #20
 80099cc:	af00      	add	r7, sp, #0
 80099ce:	60f8      	str	r0, [r7, #12]
 80099d0:	60b9      	str	r1, [r7, #8]
 80099d2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	3b04      	subs	r3, #4
 80099d8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80099e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	3b04      	subs	r3, #4
 80099e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80099e8:	68bb      	ldr	r3, [r7, #8]
 80099ea:	f023 0201 	bic.w	r2, r3, #1
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	3b04      	subs	r3, #4
 80099f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80099f8:	4a0c      	ldr	r2, [pc, #48]	@ (8009a2c <pxPortInitialiseStack+0x64>)
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	3b14      	subs	r3, #20
 8009a02:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009a04:	687a      	ldr	r2, [r7, #4]
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	3b04      	subs	r3, #4
 8009a0e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	f06f 0202 	mvn.w	r2, #2
 8009a16:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	3b20      	subs	r3, #32
 8009a1c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009a1e:	68fb      	ldr	r3, [r7, #12]
}
 8009a20:	4618      	mov	r0, r3
 8009a22:	3714      	adds	r7, #20
 8009a24:	46bd      	mov	sp, r7
 8009a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a2a:	4770      	bx	lr
 8009a2c:	08009a31 	.word	0x08009a31

08009a30 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009a30:	b480      	push	{r7}
 8009a32:	b085      	sub	sp, #20
 8009a34:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009a36:	2300      	movs	r3, #0
 8009a38:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009a3a:	4b13      	ldr	r3, [pc, #76]	@ (8009a88 <prvTaskExitError+0x58>)
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a42:	d00b      	beq.n	8009a5c <prvTaskExitError+0x2c>
	__asm volatile
 8009a44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a48:	f383 8811 	msr	BASEPRI, r3
 8009a4c:	f3bf 8f6f 	isb	sy
 8009a50:	f3bf 8f4f 	dsb	sy
 8009a54:	60fb      	str	r3, [r7, #12]
}
 8009a56:	bf00      	nop
 8009a58:	bf00      	nop
 8009a5a:	e7fd      	b.n	8009a58 <prvTaskExitError+0x28>
	__asm volatile
 8009a5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a60:	f383 8811 	msr	BASEPRI, r3
 8009a64:	f3bf 8f6f 	isb	sy
 8009a68:	f3bf 8f4f 	dsb	sy
 8009a6c:	60bb      	str	r3, [r7, #8]
}
 8009a6e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009a70:	bf00      	nop
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d0fc      	beq.n	8009a72 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009a78:	bf00      	nop
 8009a7a:	bf00      	nop
 8009a7c:	3714      	adds	r7, #20
 8009a7e:	46bd      	mov	sp, r7
 8009a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a84:	4770      	bx	lr
 8009a86:	bf00      	nop
 8009a88:	20000040 	.word	0x20000040
 8009a8c:	00000000 	.word	0x00000000

08009a90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009a90:	4b07      	ldr	r3, [pc, #28]	@ (8009ab0 <pxCurrentTCBConst2>)
 8009a92:	6819      	ldr	r1, [r3, #0]
 8009a94:	6808      	ldr	r0, [r1, #0]
 8009a96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a9a:	f380 8809 	msr	PSP, r0
 8009a9e:	f3bf 8f6f 	isb	sy
 8009aa2:	f04f 0000 	mov.w	r0, #0
 8009aa6:	f380 8811 	msr	BASEPRI, r0
 8009aaa:	4770      	bx	lr
 8009aac:	f3af 8000 	nop.w

08009ab0 <pxCurrentTCBConst2>:
 8009ab0:	200010c0 	.word	0x200010c0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009ab4:	bf00      	nop
 8009ab6:	bf00      	nop

08009ab8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009ab8:	4808      	ldr	r0, [pc, #32]	@ (8009adc <prvPortStartFirstTask+0x24>)
 8009aba:	6800      	ldr	r0, [r0, #0]
 8009abc:	6800      	ldr	r0, [r0, #0]
 8009abe:	f380 8808 	msr	MSP, r0
 8009ac2:	f04f 0000 	mov.w	r0, #0
 8009ac6:	f380 8814 	msr	CONTROL, r0
 8009aca:	b662      	cpsie	i
 8009acc:	b661      	cpsie	f
 8009ace:	f3bf 8f4f 	dsb	sy
 8009ad2:	f3bf 8f6f 	isb	sy
 8009ad6:	df00      	svc	0
 8009ad8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009ada:	bf00      	nop
 8009adc:	e000ed08 	.word	0xe000ed08

08009ae0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009ae0:	b580      	push	{r7, lr}
 8009ae2:	b086      	sub	sp, #24
 8009ae4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009ae6:	4b47      	ldr	r3, [pc, #284]	@ (8009c04 <xPortStartScheduler+0x124>)
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	4a47      	ldr	r2, [pc, #284]	@ (8009c08 <xPortStartScheduler+0x128>)
 8009aec:	4293      	cmp	r3, r2
 8009aee:	d10b      	bne.n	8009b08 <xPortStartScheduler+0x28>
	__asm volatile
 8009af0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009af4:	f383 8811 	msr	BASEPRI, r3
 8009af8:	f3bf 8f6f 	isb	sy
 8009afc:	f3bf 8f4f 	dsb	sy
 8009b00:	60fb      	str	r3, [r7, #12]
}
 8009b02:	bf00      	nop
 8009b04:	bf00      	nop
 8009b06:	e7fd      	b.n	8009b04 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009b08:	4b3e      	ldr	r3, [pc, #248]	@ (8009c04 <xPortStartScheduler+0x124>)
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	4a3f      	ldr	r2, [pc, #252]	@ (8009c0c <xPortStartScheduler+0x12c>)
 8009b0e:	4293      	cmp	r3, r2
 8009b10:	d10b      	bne.n	8009b2a <xPortStartScheduler+0x4a>
	__asm volatile
 8009b12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b16:	f383 8811 	msr	BASEPRI, r3
 8009b1a:	f3bf 8f6f 	isb	sy
 8009b1e:	f3bf 8f4f 	dsb	sy
 8009b22:	613b      	str	r3, [r7, #16]
}
 8009b24:	bf00      	nop
 8009b26:	bf00      	nop
 8009b28:	e7fd      	b.n	8009b26 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009b2a:	4b39      	ldr	r3, [pc, #228]	@ (8009c10 <xPortStartScheduler+0x130>)
 8009b2c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009b2e:	697b      	ldr	r3, [r7, #20]
 8009b30:	781b      	ldrb	r3, [r3, #0]
 8009b32:	b2db      	uxtb	r3, r3
 8009b34:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009b36:	697b      	ldr	r3, [r7, #20]
 8009b38:	22ff      	movs	r2, #255	@ 0xff
 8009b3a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009b3c:	697b      	ldr	r3, [r7, #20]
 8009b3e:	781b      	ldrb	r3, [r3, #0]
 8009b40:	b2db      	uxtb	r3, r3
 8009b42:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009b44:	78fb      	ldrb	r3, [r7, #3]
 8009b46:	b2db      	uxtb	r3, r3
 8009b48:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009b4c:	b2da      	uxtb	r2, r3
 8009b4e:	4b31      	ldr	r3, [pc, #196]	@ (8009c14 <xPortStartScheduler+0x134>)
 8009b50:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009b52:	4b31      	ldr	r3, [pc, #196]	@ (8009c18 <xPortStartScheduler+0x138>)
 8009b54:	2207      	movs	r2, #7
 8009b56:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009b58:	e009      	b.n	8009b6e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8009b5a:	4b2f      	ldr	r3, [pc, #188]	@ (8009c18 <xPortStartScheduler+0x138>)
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	3b01      	subs	r3, #1
 8009b60:	4a2d      	ldr	r2, [pc, #180]	@ (8009c18 <xPortStartScheduler+0x138>)
 8009b62:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009b64:	78fb      	ldrb	r3, [r7, #3]
 8009b66:	b2db      	uxtb	r3, r3
 8009b68:	005b      	lsls	r3, r3, #1
 8009b6a:	b2db      	uxtb	r3, r3
 8009b6c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009b6e:	78fb      	ldrb	r3, [r7, #3]
 8009b70:	b2db      	uxtb	r3, r3
 8009b72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009b76:	2b80      	cmp	r3, #128	@ 0x80
 8009b78:	d0ef      	beq.n	8009b5a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009b7a:	4b27      	ldr	r3, [pc, #156]	@ (8009c18 <xPortStartScheduler+0x138>)
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	f1c3 0307 	rsb	r3, r3, #7
 8009b82:	2b04      	cmp	r3, #4
 8009b84:	d00b      	beq.n	8009b9e <xPortStartScheduler+0xbe>
	__asm volatile
 8009b86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b8a:	f383 8811 	msr	BASEPRI, r3
 8009b8e:	f3bf 8f6f 	isb	sy
 8009b92:	f3bf 8f4f 	dsb	sy
 8009b96:	60bb      	str	r3, [r7, #8]
}
 8009b98:	bf00      	nop
 8009b9a:	bf00      	nop
 8009b9c:	e7fd      	b.n	8009b9a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009b9e:	4b1e      	ldr	r3, [pc, #120]	@ (8009c18 <xPortStartScheduler+0x138>)
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	021b      	lsls	r3, r3, #8
 8009ba4:	4a1c      	ldr	r2, [pc, #112]	@ (8009c18 <xPortStartScheduler+0x138>)
 8009ba6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009ba8:	4b1b      	ldr	r3, [pc, #108]	@ (8009c18 <xPortStartScheduler+0x138>)
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009bb0:	4a19      	ldr	r2, [pc, #100]	@ (8009c18 <xPortStartScheduler+0x138>)
 8009bb2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	b2da      	uxtb	r2, r3
 8009bb8:	697b      	ldr	r3, [r7, #20]
 8009bba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009bbc:	4b17      	ldr	r3, [pc, #92]	@ (8009c1c <xPortStartScheduler+0x13c>)
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	4a16      	ldr	r2, [pc, #88]	@ (8009c1c <xPortStartScheduler+0x13c>)
 8009bc2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009bc6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009bc8:	4b14      	ldr	r3, [pc, #80]	@ (8009c1c <xPortStartScheduler+0x13c>)
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	4a13      	ldr	r2, [pc, #76]	@ (8009c1c <xPortStartScheduler+0x13c>)
 8009bce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009bd2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009bd4:	f000 f8da 	bl	8009d8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009bd8:	4b11      	ldr	r3, [pc, #68]	@ (8009c20 <xPortStartScheduler+0x140>)
 8009bda:	2200      	movs	r2, #0
 8009bdc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009bde:	f000 f8f9 	bl	8009dd4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009be2:	4b10      	ldr	r3, [pc, #64]	@ (8009c24 <xPortStartScheduler+0x144>)
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	4a0f      	ldr	r2, [pc, #60]	@ (8009c24 <xPortStartScheduler+0x144>)
 8009be8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8009bec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009bee:	f7ff ff63 	bl	8009ab8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009bf2:	f7fe fe17 	bl	8008824 <vTaskSwitchContext>
	prvTaskExitError();
 8009bf6:	f7ff ff1b 	bl	8009a30 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009bfa:	2300      	movs	r3, #0
}
 8009bfc:	4618      	mov	r0, r3
 8009bfe:	3718      	adds	r7, #24
 8009c00:	46bd      	mov	sp, r7
 8009c02:	bd80      	pop	{r7, pc}
 8009c04:	e000ed00 	.word	0xe000ed00
 8009c08:	410fc271 	.word	0x410fc271
 8009c0c:	410fc270 	.word	0x410fc270
 8009c10:	e000e400 	.word	0xe000e400
 8009c14:	200016ec 	.word	0x200016ec
 8009c18:	200016f0 	.word	0x200016f0
 8009c1c:	e000ed20 	.word	0xe000ed20
 8009c20:	20000040 	.word	0x20000040
 8009c24:	e000ef34 	.word	0xe000ef34

08009c28 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009c28:	b480      	push	{r7}
 8009c2a:	b083      	sub	sp, #12
 8009c2c:	af00      	add	r7, sp, #0
	__asm volatile
 8009c2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c32:	f383 8811 	msr	BASEPRI, r3
 8009c36:	f3bf 8f6f 	isb	sy
 8009c3a:	f3bf 8f4f 	dsb	sy
 8009c3e:	607b      	str	r3, [r7, #4]
}
 8009c40:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009c42:	4b10      	ldr	r3, [pc, #64]	@ (8009c84 <vPortEnterCritical+0x5c>)
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	3301      	adds	r3, #1
 8009c48:	4a0e      	ldr	r2, [pc, #56]	@ (8009c84 <vPortEnterCritical+0x5c>)
 8009c4a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009c4c:	4b0d      	ldr	r3, [pc, #52]	@ (8009c84 <vPortEnterCritical+0x5c>)
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	2b01      	cmp	r3, #1
 8009c52:	d110      	bne.n	8009c76 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009c54:	4b0c      	ldr	r3, [pc, #48]	@ (8009c88 <vPortEnterCritical+0x60>)
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	b2db      	uxtb	r3, r3
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d00b      	beq.n	8009c76 <vPortEnterCritical+0x4e>
	__asm volatile
 8009c5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c62:	f383 8811 	msr	BASEPRI, r3
 8009c66:	f3bf 8f6f 	isb	sy
 8009c6a:	f3bf 8f4f 	dsb	sy
 8009c6e:	603b      	str	r3, [r7, #0]
}
 8009c70:	bf00      	nop
 8009c72:	bf00      	nop
 8009c74:	e7fd      	b.n	8009c72 <vPortEnterCritical+0x4a>
	}
}
 8009c76:	bf00      	nop
 8009c78:	370c      	adds	r7, #12
 8009c7a:	46bd      	mov	sp, r7
 8009c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c80:	4770      	bx	lr
 8009c82:	bf00      	nop
 8009c84:	20000040 	.word	0x20000040
 8009c88:	e000ed04 	.word	0xe000ed04

08009c8c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009c8c:	b480      	push	{r7}
 8009c8e:	b083      	sub	sp, #12
 8009c90:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009c92:	4b12      	ldr	r3, [pc, #72]	@ (8009cdc <vPortExitCritical+0x50>)
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d10b      	bne.n	8009cb2 <vPortExitCritical+0x26>
	__asm volatile
 8009c9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c9e:	f383 8811 	msr	BASEPRI, r3
 8009ca2:	f3bf 8f6f 	isb	sy
 8009ca6:	f3bf 8f4f 	dsb	sy
 8009caa:	607b      	str	r3, [r7, #4]
}
 8009cac:	bf00      	nop
 8009cae:	bf00      	nop
 8009cb0:	e7fd      	b.n	8009cae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009cb2:	4b0a      	ldr	r3, [pc, #40]	@ (8009cdc <vPortExitCritical+0x50>)
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	3b01      	subs	r3, #1
 8009cb8:	4a08      	ldr	r2, [pc, #32]	@ (8009cdc <vPortExitCritical+0x50>)
 8009cba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009cbc:	4b07      	ldr	r3, [pc, #28]	@ (8009cdc <vPortExitCritical+0x50>)
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d105      	bne.n	8009cd0 <vPortExitCritical+0x44>
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009cc8:	683b      	ldr	r3, [r7, #0]
 8009cca:	f383 8811 	msr	BASEPRI, r3
}
 8009cce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009cd0:	bf00      	nop
 8009cd2:	370c      	adds	r7, #12
 8009cd4:	46bd      	mov	sp, r7
 8009cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cda:	4770      	bx	lr
 8009cdc:	20000040 	.word	0x20000040

08009ce0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009ce0:	f3ef 8009 	mrs	r0, PSP
 8009ce4:	f3bf 8f6f 	isb	sy
 8009ce8:	4b15      	ldr	r3, [pc, #84]	@ (8009d40 <pxCurrentTCBConst>)
 8009cea:	681a      	ldr	r2, [r3, #0]
 8009cec:	f01e 0f10 	tst.w	lr, #16
 8009cf0:	bf08      	it	eq
 8009cf2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009cf6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cfa:	6010      	str	r0, [r2, #0]
 8009cfc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009d00:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009d04:	f380 8811 	msr	BASEPRI, r0
 8009d08:	f3bf 8f4f 	dsb	sy
 8009d0c:	f3bf 8f6f 	isb	sy
 8009d10:	f7fe fd88 	bl	8008824 <vTaskSwitchContext>
 8009d14:	f04f 0000 	mov.w	r0, #0
 8009d18:	f380 8811 	msr	BASEPRI, r0
 8009d1c:	bc09      	pop	{r0, r3}
 8009d1e:	6819      	ldr	r1, [r3, #0]
 8009d20:	6808      	ldr	r0, [r1, #0]
 8009d22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d26:	f01e 0f10 	tst.w	lr, #16
 8009d2a:	bf08      	it	eq
 8009d2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009d30:	f380 8809 	msr	PSP, r0
 8009d34:	f3bf 8f6f 	isb	sy
 8009d38:	4770      	bx	lr
 8009d3a:	bf00      	nop
 8009d3c:	f3af 8000 	nop.w

08009d40 <pxCurrentTCBConst>:
 8009d40:	200010c0 	.word	0x200010c0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009d44:	bf00      	nop
 8009d46:	bf00      	nop

08009d48 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009d48:	b580      	push	{r7, lr}
 8009d4a:	b082      	sub	sp, #8
 8009d4c:	af00      	add	r7, sp, #0
	__asm volatile
 8009d4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d52:	f383 8811 	msr	BASEPRI, r3
 8009d56:	f3bf 8f6f 	isb	sy
 8009d5a:	f3bf 8f4f 	dsb	sy
 8009d5e:	607b      	str	r3, [r7, #4]
}
 8009d60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009d62:	f7fe fca5 	bl	80086b0 <xTaskIncrementTick>
 8009d66:	4603      	mov	r3, r0
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d003      	beq.n	8009d74 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009d6c:	4b06      	ldr	r3, [pc, #24]	@ (8009d88 <xPortSysTickHandler+0x40>)
 8009d6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009d72:	601a      	str	r2, [r3, #0]
 8009d74:	2300      	movs	r3, #0
 8009d76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009d78:	683b      	ldr	r3, [r7, #0]
 8009d7a:	f383 8811 	msr	BASEPRI, r3
}
 8009d7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009d80:	bf00      	nop
 8009d82:	3708      	adds	r7, #8
 8009d84:	46bd      	mov	sp, r7
 8009d86:	bd80      	pop	{r7, pc}
 8009d88:	e000ed04 	.word	0xe000ed04

08009d8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009d8c:	b480      	push	{r7}
 8009d8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009d90:	4b0b      	ldr	r3, [pc, #44]	@ (8009dc0 <vPortSetupTimerInterrupt+0x34>)
 8009d92:	2200      	movs	r2, #0
 8009d94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009d96:	4b0b      	ldr	r3, [pc, #44]	@ (8009dc4 <vPortSetupTimerInterrupt+0x38>)
 8009d98:	2200      	movs	r2, #0
 8009d9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009d9c:	4b0a      	ldr	r3, [pc, #40]	@ (8009dc8 <vPortSetupTimerInterrupt+0x3c>)
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	4a0a      	ldr	r2, [pc, #40]	@ (8009dcc <vPortSetupTimerInterrupt+0x40>)
 8009da2:	fba2 2303 	umull	r2, r3, r2, r3
 8009da6:	099b      	lsrs	r3, r3, #6
 8009da8:	4a09      	ldr	r2, [pc, #36]	@ (8009dd0 <vPortSetupTimerInterrupt+0x44>)
 8009daa:	3b01      	subs	r3, #1
 8009dac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009dae:	4b04      	ldr	r3, [pc, #16]	@ (8009dc0 <vPortSetupTimerInterrupt+0x34>)
 8009db0:	2207      	movs	r2, #7
 8009db2:	601a      	str	r2, [r3, #0]
}
 8009db4:	bf00      	nop
 8009db6:	46bd      	mov	sp, r7
 8009db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dbc:	4770      	bx	lr
 8009dbe:	bf00      	nop
 8009dc0:	e000e010 	.word	0xe000e010
 8009dc4:	e000e018 	.word	0xe000e018
 8009dc8:	20000000 	.word	0x20000000
 8009dcc:	10624dd3 	.word	0x10624dd3
 8009dd0:	e000e014 	.word	0xe000e014

08009dd4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009dd4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009de4 <vPortEnableVFP+0x10>
 8009dd8:	6801      	ldr	r1, [r0, #0]
 8009dda:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8009dde:	6001      	str	r1, [r0, #0]
 8009de0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009de2:	bf00      	nop
 8009de4:	e000ed88 	.word	0xe000ed88

08009de8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009de8:	b480      	push	{r7}
 8009dea:	b085      	sub	sp, #20
 8009dec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009dee:	f3ef 8305 	mrs	r3, IPSR
 8009df2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	2b0f      	cmp	r3, #15
 8009df8:	d915      	bls.n	8009e26 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009dfa:	4a18      	ldr	r2, [pc, #96]	@ (8009e5c <vPortValidateInterruptPriority+0x74>)
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	4413      	add	r3, r2
 8009e00:	781b      	ldrb	r3, [r3, #0]
 8009e02:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009e04:	4b16      	ldr	r3, [pc, #88]	@ (8009e60 <vPortValidateInterruptPriority+0x78>)
 8009e06:	781b      	ldrb	r3, [r3, #0]
 8009e08:	7afa      	ldrb	r2, [r7, #11]
 8009e0a:	429a      	cmp	r2, r3
 8009e0c:	d20b      	bcs.n	8009e26 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8009e0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e12:	f383 8811 	msr	BASEPRI, r3
 8009e16:	f3bf 8f6f 	isb	sy
 8009e1a:	f3bf 8f4f 	dsb	sy
 8009e1e:	607b      	str	r3, [r7, #4]
}
 8009e20:	bf00      	nop
 8009e22:	bf00      	nop
 8009e24:	e7fd      	b.n	8009e22 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009e26:	4b0f      	ldr	r3, [pc, #60]	@ (8009e64 <vPortValidateInterruptPriority+0x7c>)
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8009e2e:	4b0e      	ldr	r3, [pc, #56]	@ (8009e68 <vPortValidateInterruptPriority+0x80>)
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	429a      	cmp	r2, r3
 8009e34:	d90b      	bls.n	8009e4e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8009e36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e3a:	f383 8811 	msr	BASEPRI, r3
 8009e3e:	f3bf 8f6f 	isb	sy
 8009e42:	f3bf 8f4f 	dsb	sy
 8009e46:	603b      	str	r3, [r7, #0]
}
 8009e48:	bf00      	nop
 8009e4a:	bf00      	nop
 8009e4c:	e7fd      	b.n	8009e4a <vPortValidateInterruptPriority+0x62>
	}
 8009e4e:	bf00      	nop
 8009e50:	3714      	adds	r7, #20
 8009e52:	46bd      	mov	sp, r7
 8009e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e58:	4770      	bx	lr
 8009e5a:	bf00      	nop
 8009e5c:	e000e3f0 	.word	0xe000e3f0
 8009e60:	200016ec 	.word	0x200016ec
 8009e64:	e000ed0c 	.word	0xe000ed0c
 8009e68:	200016f0 	.word	0x200016f0

08009e6c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009e6c:	b580      	push	{r7, lr}
 8009e6e:	b08a      	sub	sp, #40	@ 0x28
 8009e70:	af00      	add	r7, sp, #0
 8009e72:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009e74:	2300      	movs	r3, #0
 8009e76:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009e78:	f7fe fb5e 	bl	8008538 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009e7c:	4b5c      	ldr	r3, [pc, #368]	@ (8009ff0 <pvPortMalloc+0x184>)
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d101      	bne.n	8009e88 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009e84:	f000 f924 	bl	800a0d0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009e88:	4b5a      	ldr	r3, [pc, #360]	@ (8009ff4 <pvPortMalloc+0x188>)
 8009e8a:	681a      	ldr	r2, [r3, #0]
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	4013      	ands	r3, r2
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	f040 8095 	bne.w	8009fc0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d01e      	beq.n	8009eda <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8009e9c:	2208      	movs	r2, #8
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	4413      	add	r3, r2
 8009ea2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	f003 0307 	and.w	r3, r3, #7
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d015      	beq.n	8009eda <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	f023 0307 	bic.w	r3, r3, #7
 8009eb4:	3308      	adds	r3, #8
 8009eb6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	f003 0307 	and.w	r3, r3, #7
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d00b      	beq.n	8009eda <pvPortMalloc+0x6e>
	__asm volatile
 8009ec2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ec6:	f383 8811 	msr	BASEPRI, r3
 8009eca:	f3bf 8f6f 	isb	sy
 8009ece:	f3bf 8f4f 	dsb	sy
 8009ed2:	617b      	str	r3, [r7, #20]
}
 8009ed4:	bf00      	nop
 8009ed6:	bf00      	nop
 8009ed8:	e7fd      	b.n	8009ed6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d06f      	beq.n	8009fc0 <pvPortMalloc+0x154>
 8009ee0:	4b45      	ldr	r3, [pc, #276]	@ (8009ff8 <pvPortMalloc+0x18c>)
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	687a      	ldr	r2, [r7, #4]
 8009ee6:	429a      	cmp	r2, r3
 8009ee8:	d86a      	bhi.n	8009fc0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009eea:	4b44      	ldr	r3, [pc, #272]	@ (8009ffc <pvPortMalloc+0x190>)
 8009eec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009eee:	4b43      	ldr	r3, [pc, #268]	@ (8009ffc <pvPortMalloc+0x190>)
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009ef4:	e004      	b.n	8009f00 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ef8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f02:	685b      	ldr	r3, [r3, #4]
 8009f04:	687a      	ldr	r2, [r7, #4]
 8009f06:	429a      	cmp	r2, r3
 8009f08:	d903      	bls.n	8009f12 <pvPortMalloc+0xa6>
 8009f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d1f1      	bne.n	8009ef6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009f12:	4b37      	ldr	r3, [pc, #220]	@ (8009ff0 <pvPortMalloc+0x184>)
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009f18:	429a      	cmp	r2, r3
 8009f1a:	d051      	beq.n	8009fc0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009f1c:	6a3b      	ldr	r3, [r7, #32]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	2208      	movs	r2, #8
 8009f22:	4413      	add	r3, r2
 8009f24:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f28:	681a      	ldr	r2, [r3, #0]
 8009f2a:	6a3b      	ldr	r3, [r7, #32]
 8009f2c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f30:	685a      	ldr	r2, [r3, #4]
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	1ad2      	subs	r2, r2, r3
 8009f36:	2308      	movs	r3, #8
 8009f38:	005b      	lsls	r3, r3, #1
 8009f3a:	429a      	cmp	r2, r3
 8009f3c:	d920      	bls.n	8009f80 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009f3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	4413      	add	r3, r2
 8009f44:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009f46:	69bb      	ldr	r3, [r7, #24]
 8009f48:	f003 0307 	and.w	r3, r3, #7
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d00b      	beq.n	8009f68 <pvPortMalloc+0xfc>
	__asm volatile
 8009f50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f54:	f383 8811 	msr	BASEPRI, r3
 8009f58:	f3bf 8f6f 	isb	sy
 8009f5c:	f3bf 8f4f 	dsb	sy
 8009f60:	613b      	str	r3, [r7, #16]
}
 8009f62:	bf00      	nop
 8009f64:	bf00      	nop
 8009f66:	e7fd      	b.n	8009f64 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f6a:	685a      	ldr	r2, [r3, #4]
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	1ad2      	subs	r2, r2, r3
 8009f70:	69bb      	ldr	r3, [r7, #24]
 8009f72:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f76:	687a      	ldr	r2, [r7, #4]
 8009f78:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009f7a:	69b8      	ldr	r0, [r7, #24]
 8009f7c:	f000 f90a 	bl	800a194 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009f80:	4b1d      	ldr	r3, [pc, #116]	@ (8009ff8 <pvPortMalloc+0x18c>)
 8009f82:	681a      	ldr	r2, [r3, #0]
 8009f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f86:	685b      	ldr	r3, [r3, #4]
 8009f88:	1ad3      	subs	r3, r2, r3
 8009f8a:	4a1b      	ldr	r2, [pc, #108]	@ (8009ff8 <pvPortMalloc+0x18c>)
 8009f8c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009f8e:	4b1a      	ldr	r3, [pc, #104]	@ (8009ff8 <pvPortMalloc+0x18c>)
 8009f90:	681a      	ldr	r2, [r3, #0]
 8009f92:	4b1b      	ldr	r3, [pc, #108]	@ (800a000 <pvPortMalloc+0x194>)
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	429a      	cmp	r2, r3
 8009f98:	d203      	bcs.n	8009fa2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009f9a:	4b17      	ldr	r3, [pc, #92]	@ (8009ff8 <pvPortMalloc+0x18c>)
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	4a18      	ldr	r2, [pc, #96]	@ (800a000 <pvPortMalloc+0x194>)
 8009fa0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fa4:	685a      	ldr	r2, [r3, #4]
 8009fa6:	4b13      	ldr	r3, [pc, #76]	@ (8009ff4 <pvPortMalloc+0x188>)
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	431a      	orrs	r2, r3
 8009fac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fb2:	2200      	movs	r2, #0
 8009fb4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009fb6:	4b13      	ldr	r3, [pc, #76]	@ (800a004 <pvPortMalloc+0x198>)
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	3301      	adds	r3, #1
 8009fbc:	4a11      	ldr	r2, [pc, #68]	@ (800a004 <pvPortMalloc+0x198>)
 8009fbe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009fc0:	f7fe fac8 	bl	8008554 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009fc4:	69fb      	ldr	r3, [r7, #28]
 8009fc6:	f003 0307 	and.w	r3, r3, #7
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d00b      	beq.n	8009fe6 <pvPortMalloc+0x17a>
	__asm volatile
 8009fce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fd2:	f383 8811 	msr	BASEPRI, r3
 8009fd6:	f3bf 8f6f 	isb	sy
 8009fda:	f3bf 8f4f 	dsb	sy
 8009fde:	60fb      	str	r3, [r7, #12]
}
 8009fe0:	bf00      	nop
 8009fe2:	bf00      	nop
 8009fe4:	e7fd      	b.n	8009fe2 <pvPortMalloc+0x176>
	return pvReturn;
 8009fe6:	69fb      	ldr	r3, [r7, #28]
}
 8009fe8:	4618      	mov	r0, r3
 8009fea:	3728      	adds	r7, #40	@ 0x28
 8009fec:	46bd      	mov	sp, r7
 8009fee:	bd80      	pop	{r7, pc}
 8009ff0:	20003a24 	.word	0x20003a24
 8009ff4:	20003a38 	.word	0x20003a38
 8009ff8:	20003a28 	.word	0x20003a28
 8009ffc:	20003a1c 	.word	0x20003a1c
 800a000:	20003a2c 	.word	0x20003a2c
 800a004:	20003a30 	.word	0x20003a30

0800a008 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a008:	b580      	push	{r7, lr}
 800a00a:	b086      	sub	sp, #24
 800a00c:	af00      	add	r7, sp, #0
 800a00e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	2b00      	cmp	r3, #0
 800a018:	d04f      	beq.n	800a0ba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a01a:	2308      	movs	r3, #8
 800a01c:	425b      	negs	r3, r3
 800a01e:	697a      	ldr	r2, [r7, #20]
 800a020:	4413      	add	r3, r2
 800a022:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a024:	697b      	ldr	r3, [r7, #20]
 800a026:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a028:	693b      	ldr	r3, [r7, #16]
 800a02a:	685a      	ldr	r2, [r3, #4]
 800a02c:	4b25      	ldr	r3, [pc, #148]	@ (800a0c4 <vPortFree+0xbc>)
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	4013      	ands	r3, r2
 800a032:	2b00      	cmp	r3, #0
 800a034:	d10b      	bne.n	800a04e <vPortFree+0x46>
	__asm volatile
 800a036:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a03a:	f383 8811 	msr	BASEPRI, r3
 800a03e:	f3bf 8f6f 	isb	sy
 800a042:	f3bf 8f4f 	dsb	sy
 800a046:	60fb      	str	r3, [r7, #12]
}
 800a048:	bf00      	nop
 800a04a:	bf00      	nop
 800a04c:	e7fd      	b.n	800a04a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a04e:	693b      	ldr	r3, [r7, #16]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	2b00      	cmp	r3, #0
 800a054:	d00b      	beq.n	800a06e <vPortFree+0x66>
	__asm volatile
 800a056:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a05a:	f383 8811 	msr	BASEPRI, r3
 800a05e:	f3bf 8f6f 	isb	sy
 800a062:	f3bf 8f4f 	dsb	sy
 800a066:	60bb      	str	r3, [r7, #8]
}
 800a068:	bf00      	nop
 800a06a:	bf00      	nop
 800a06c:	e7fd      	b.n	800a06a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a06e:	693b      	ldr	r3, [r7, #16]
 800a070:	685a      	ldr	r2, [r3, #4]
 800a072:	4b14      	ldr	r3, [pc, #80]	@ (800a0c4 <vPortFree+0xbc>)
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	4013      	ands	r3, r2
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d01e      	beq.n	800a0ba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a07c:	693b      	ldr	r3, [r7, #16]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	2b00      	cmp	r3, #0
 800a082:	d11a      	bne.n	800a0ba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a084:	693b      	ldr	r3, [r7, #16]
 800a086:	685a      	ldr	r2, [r3, #4]
 800a088:	4b0e      	ldr	r3, [pc, #56]	@ (800a0c4 <vPortFree+0xbc>)
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	43db      	mvns	r3, r3
 800a08e:	401a      	ands	r2, r3
 800a090:	693b      	ldr	r3, [r7, #16]
 800a092:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a094:	f7fe fa50 	bl	8008538 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a098:	693b      	ldr	r3, [r7, #16]
 800a09a:	685a      	ldr	r2, [r3, #4]
 800a09c:	4b0a      	ldr	r3, [pc, #40]	@ (800a0c8 <vPortFree+0xc0>)
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	4413      	add	r3, r2
 800a0a2:	4a09      	ldr	r2, [pc, #36]	@ (800a0c8 <vPortFree+0xc0>)
 800a0a4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a0a6:	6938      	ldr	r0, [r7, #16]
 800a0a8:	f000 f874 	bl	800a194 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a0ac:	4b07      	ldr	r3, [pc, #28]	@ (800a0cc <vPortFree+0xc4>)
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	3301      	adds	r3, #1
 800a0b2:	4a06      	ldr	r2, [pc, #24]	@ (800a0cc <vPortFree+0xc4>)
 800a0b4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a0b6:	f7fe fa4d 	bl	8008554 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a0ba:	bf00      	nop
 800a0bc:	3718      	adds	r7, #24
 800a0be:	46bd      	mov	sp, r7
 800a0c0:	bd80      	pop	{r7, pc}
 800a0c2:	bf00      	nop
 800a0c4:	20003a38 	.word	0x20003a38
 800a0c8:	20003a28 	.word	0x20003a28
 800a0cc:	20003a34 	.word	0x20003a34

0800a0d0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a0d0:	b480      	push	{r7}
 800a0d2:	b085      	sub	sp, #20
 800a0d4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a0d6:	f242 3328 	movw	r3, #9000	@ 0x2328
 800a0da:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a0dc:	4b27      	ldr	r3, [pc, #156]	@ (800a17c <prvHeapInit+0xac>)
 800a0de:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	f003 0307 	and.w	r3, r3, #7
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d00c      	beq.n	800a104 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	3307      	adds	r3, #7
 800a0ee:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	f023 0307 	bic.w	r3, r3, #7
 800a0f6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a0f8:	68ba      	ldr	r2, [r7, #8]
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	1ad3      	subs	r3, r2, r3
 800a0fe:	4a1f      	ldr	r2, [pc, #124]	@ (800a17c <prvHeapInit+0xac>)
 800a100:	4413      	add	r3, r2
 800a102:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a108:	4a1d      	ldr	r2, [pc, #116]	@ (800a180 <prvHeapInit+0xb0>)
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a10e:	4b1c      	ldr	r3, [pc, #112]	@ (800a180 <prvHeapInit+0xb0>)
 800a110:	2200      	movs	r2, #0
 800a112:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	68ba      	ldr	r2, [r7, #8]
 800a118:	4413      	add	r3, r2
 800a11a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a11c:	2208      	movs	r2, #8
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	1a9b      	subs	r3, r3, r2
 800a122:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	f023 0307 	bic.w	r3, r3, #7
 800a12a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	4a15      	ldr	r2, [pc, #84]	@ (800a184 <prvHeapInit+0xb4>)
 800a130:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a132:	4b14      	ldr	r3, [pc, #80]	@ (800a184 <prvHeapInit+0xb4>)
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	2200      	movs	r2, #0
 800a138:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a13a:	4b12      	ldr	r3, [pc, #72]	@ (800a184 <prvHeapInit+0xb4>)
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	2200      	movs	r2, #0
 800a140:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a146:	683b      	ldr	r3, [r7, #0]
 800a148:	68fa      	ldr	r2, [r7, #12]
 800a14a:	1ad2      	subs	r2, r2, r3
 800a14c:	683b      	ldr	r3, [r7, #0]
 800a14e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a150:	4b0c      	ldr	r3, [pc, #48]	@ (800a184 <prvHeapInit+0xb4>)
 800a152:	681a      	ldr	r2, [r3, #0]
 800a154:	683b      	ldr	r3, [r7, #0]
 800a156:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a158:	683b      	ldr	r3, [r7, #0]
 800a15a:	685b      	ldr	r3, [r3, #4]
 800a15c:	4a0a      	ldr	r2, [pc, #40]	@ (800a188 <prvHeapInit+0xb8>)
 800a15e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a160:	683b      	ldr	r3, [r7, #0]
 800a162:	685b      	ldr	r3, [r3, #4]
 800a164:	4a09      	ldr	r2, [pc, #36]	@ (800a18c <prvHeapInit+0xbc>)
 800a166:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a168:	4b09      	ldr	r3, [pc, #36]	@ (800a190 <prvHeapInit+0xc0>)
 800a16a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a16e:	601a      	str	r2, [r3, #0]
}
 800a170:	bf00      	nop
 800a172:	3714      	adds	r7, #20
 800a174:	46bd      	mov	sp, r7
 800a176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a17a:	4770      	bx	lr
 800a17c:	200016f4 	.word	0x200016f4
 800a180:	20003a1c 	.word	0x20003a1c
 800a184:	20003a24 	.word	0x20003a24
 800a188:	20003a2c 	.word	0x20003a2c
 800a18c:	20003a28 	.word	0x20003a28
 800a190:	20003a38 	.word	0x20003a38

0800a194 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a194:	b480      	push	{r7}
 800a196:	b085      	sub	sp, #20
 800a198:	af00      	add	r7, sp, #0
 800a19a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a19c:	4b28      	ldr	r3, [pc, #160]	@ (800a240 <prvInsertBlockIntoFreeList+0xac>)
 800a19e:	60fb      	str	r3, [r7, #12]
 800a1a0:	e002      	b.n	800a1a8 <prvInsertBlockIntoFreeList+0x14>
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	60fb      	str	r3, [r7, #12]
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	687a      	ldr	r2, [r7, #4]
 800a1ae:	429a      	cmp	r2, r3
 800a1b0:	d8f7      	bhi.n	800a1a2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	685b      	ldr	r3, [r3, #4]
 800a1ba:	68ba      	ldr	r2, [r7, #8]
 800a1bc:	4413      	add	r3, r2
 800a1be:	687a      	ldr	r2, [r7, #4]
 800a1c0:	429a      	cmp	r2, r3
 800a1c2:	d108      	bne.n	800a1d6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	685a      	ldr	r2, [r3, #4]
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	685b      	ldr	r3, [r3, #4]
 800a1cc:	441a      	add	r2, r3
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	685b      	ldr	r3, [r3, #4]
 800a1de:	68ba      	ldr	r2, [r7, #8]
 800a1e0:	441a      	add	r2, r3
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	429a      	cmp	r2, r3
 800a1e8:	d118      	bne.n	800a21c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	681a      	ldr	r2, [r3, #0]
 800a1ee:	4b15      	ldr	r3, [pc, #84]	@ (800a244 <prvInsertBlockIntoFreeList+0xb0>)
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	429a      	cmp	r2, r3
 800a1f4:	d00d      	beq.n	800a212 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	685a      	ldr	r2, [r3, #4]
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	685b      	ldr	r3, [r3, #4]
 800a200:	441a      	add	r2, r3
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	681a      	ldr	r2, [r3, #0]
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	601a      	str	r2, [r3, #0]
 800a210:	e008      	b.n	800a224 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a212:	4b0c      	ldr	r3, [pc, #48]	@ (800a244 <prvInsertBlockIntoFreeList+0xb0>)
 800a214:	681a      	ldr	r2, [r3, #0]
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	601a      	str	r2, [r3, #0]
 800a21a:	e003      	b.n	800a224 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	681a      	ldr	r2, [r3, #0]
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a224:	68fa      	ldr	r2, [r7, #12]
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	429a      	cmp	r2, r3
 800a22a:	d002      	beq.n	800a232 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	687a      	ldr	r2, [r7, #4]
 800a230:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a232:	bf00      	nop
 800a234:	3714      	adds	r7, #20
 800a236:	46bd      	mov	sp, r7
 800a238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a23c:	4770      	bx	lr
 800a23e:	bf00      	nop
 800a240:	20003a1c 	.word	0x20003a1c
 800a244:	20003a24 	.word	0x20003a24

0800a248 <std>:
 800a248:	2300      	movs	r3, #0
 800a24a:	b510      	push	{r4, lr}
 800a24c:	4604      	mov	r4, r0
 800a24e:	e9c0 3300 	strd	r3, r3, [r0]
 800a252:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a256:	6083      	str	r3, [r0, #8]
 800a258:	8181      	strh	r1, [r0, #12]
 800a25a:	6643      	str	r3, [r0, #100]	@ 0x64
 800a25c:	81c2      	strh	r2, [r0, #14]
 800a25e:	6183      	str	r3, [r0, #24]
 800a260:	4619      	mov	r1, r3
 800a262:	2208      	movs	r2, #8
 800a264:	305c      	adds	r0, #92	@ 0x5c
 800a266:	f000 fa49 	bl	800a6fc <memset>
 800a26a:	4b0d      	ldr	r3, [pc, #52]	@ (800a2a0 <std+0x58>)
 800a26c:	6263      	str	r3, [r4, #36]	@ 0x24
 800a26e:	4b0d      	ldr	r3, [pc, #52]	@ (800a2a4 <std+0x5c>)
 800a270:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a272:	4b0d      	ldr	r3, [pc, #52]	@ (800a2a8 <std+0x60>)
 800a274:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a276:	4b0d      	ldr	r3, [pc, #52]	@ (800a2ac <std+0x64>)
 800a278:	6323      	str	r3, [r4, #48]	@ 0x30
 800a27a:	4b0d      	ldr	r3, [pc, #52]	@ (800a2b0 <std+0x68>)
 800a27c:	6224      	str	r4, [r4, #32]
 800a27e:	429c      	cmp	r4, r3
 800a280:	d006      	beq.n	800a290 <std+0x48>
 800a282:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a286:	4294      	cmp	r4, r2
 800a288:	d002      	beq.n	800a290 <std+0x48>
 800a28a:	33d0      	adds	r3, #208	@ 0xd0
 800a28c:	429c      	cmp	r4, r3
 800a28e:	d105      	bne.n	800a29c <std+0x54>
 800a290:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a294:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a298:	f000 bb06 	b.w	800a8a8 <__retarget_lock_init_recursive>
 800a29c:	bd10      	pop	{r4, pc}
 800a29e:	bf00      	nop
 800a2a0:	0800a519 	.word	0x0800a519
 800a2a4:	0800a53b 	.word	0x0800a53b
 800a2a8:	0800a573 	.word	0x0800a573
 800a2ac:	0800a597 	.word	0x0800a597
 800a2b0:	20003a3c 	.word	0x20003a3c

0800a2b4 <stdio_exit_handler>:
 800a2b4:	4a02      	ldr	r2, [pc, #8]	@ (800a2c0 <stdio_exit_handler+0xc>)
 800a2b6:	4903      	ldr	r1, [pc, #12]	@ (800a2c4 <stdio_exit_handler+0x10>)
 800a2b8:	4803      	ldr	r0, [pc, #12]	@ (800a2c8 <stdio_exit_handler+0x14>)
 800a2ba:	f000 b869 	b.w	800a390 <_fwalk_sglue>
 800a2be:	bf00      	nop
 800a2c0:	20000044 	.word	0x20000044
 800a2c4:	0800b411 	.word	0x0800b411
 800a2c8:	20000054 	.word	0x20000054

0800a2cc <cleanup_stdio>:
 800a2cc:	6841      	ldr	r1, [r0, #4]
 800a2ce:	4b0c      	ldr	r3, [pc, #48]	@ (800a300 <cleanup_stdio+0x34>)
 800a2d0:	4299      	cmp	r1, r3
 800a2d2:	b510      	push	{r4, lr}
 800a2d4:	4604      	mov	r4, r0
 800a2d6:	d001      	beq.n	800a2dc <cleanup_stdio+0x10>
 800a2d8:	f001 f89a 	bl	800b410 <_fflush_r>
 800a2dc:	68a1      	ldr	r1, [r4, #8]
 800a2de:	4b09      	ldr	r3, [pc, #36]	@ (800a304 <cleanup_stdio+0x38>)
 800a2e0:	4299      	cmp	r1, r3
 800a2e2:	d002      	beq.n	800a2ea <cleanup_stdio+0x1e>
 800a2e4:	4620      	mov	r0, r4
 800a2e6:	f001 f893 	bl	800b410 <_fflush_r>
 800a2ea:	68e1      	ldr	r1, [r4, #12]
 800a2ec:	4b06      	ldr	r3, [pc, #24]	@ (800a308 <cleanup_stdio+0x3c>)
 800a2ee:	4299      	cmp	r1, r3
 800a2f0:	d004      	beq.n	800a2fc <cleanup_stdio+0x30>
 800a2f2:	4620      	mov	r0, r4
 800a2f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a2f8:	f001 b88a 	b.w	800b410 <_fflush_r>
 800a2fc:	bd10      	pop	{r4, pc}
 800a2fe:	bf00      	nop
 800a300:	20003a3c 	.word	0x20003a3c
 800a304:	20003aa4 	.word	0x20003aa4
 800a308:	20003b0c 	.word	0x20003b0c

0800a30c <global_stdio_init.part.0>:
 800a30c:	b510      	push	{r4, lr}
 800a30e:	4b0b      	ldr	r3, [pc, #44]	@ (800a33c <global_stdio_init.part.0+0x30>)
 800a310:	4c0b      	ldr	r4, [pc, #44]	@ (800a340 <global_stdio_init.part.0+0x34>)
 800a312:	4a0c      	ldr	r2, [pc, #48]	@ (800a344 <global_stdio_init.part.0+0x38>)
 800a314:	601a      	str	r2, [r3, #0]
 800a316:	4620      	mov	r0, r4
 800a318:	2200      	movs	r2, #0
 800a31a:	2104      	movs	r1, #4
 800a31c:	f7ff ff94 	bl	800a248 <std>
 800a320:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a324:	2201      	movs	r2, #1
 800a326:	2109      	movs	r1, #9
 800a328:	f7ff ff8e 	bl	800a248 <std>
 800a32c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a330:	2202      	movs	r2, #2
 800a332:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a336:	2112      	movs	r1, #18
 800a338:	f7ff bf86 	b.w	800a248 <std>
 800a33c:	20003b74 	.word	0x20003b74
 800a340:	20003a3c 	.word	0x20003a3c
 800a344:	0800a2b5 	.word	0x0800a2b5

0800a348 <__sfp_lock_acquire>:
 800a348:	4801      	ldr	r0, [pc, #4]	@ (800a350 <__sfp_lock_acquire+0x8>)
 800a34a:	f000 baae 	b.w	800a8aa <__retarget_lock_acquire_recursive>
 800a34e:	bf00      	nop
 800a350:	20003b7d 	.word	0x20003b7d

0800a354 <__sfp_lock_release>:
 800a354:	4801      	ldr	r0, [pc, #4]	@ (800a35c <__sfp_lock_release+0x8>)
 800a356:	f000 baa9 	b.w	800a8ac <__retarget_lock_release_recursive>
 800a35a:	bf00      	nop
 800a35c:	20003b7d 	.word	0x20003b7d

0800a360 <__sinit>:
 800a360:	b510      	push	{r4, lr}
 800a362:	4604      	mov	r4, r0
 800a364:	f7ff fff0 	bl	800a348 <__sfp_lock_acquire>
 800a368:	6a23      	ldr	r3, [r4, #32]
 800a36a:	b11b      	cbz	r3, 800a374 <__sinit+0x14>
 800a36c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a370:	f7ff bff0 	b.w	800a354 <__sfp_lock_release>
 800a374:	4b04      	ldr	r3, [pc, #16]	@ (800a388 <__sinit+0x28>)
 800a376:	6223      	str	r3, [r4, #32]
 800a378:	4b04      	ldr	r3, [pc, #16]	@ (800a38c <__sinit+0x2c>)
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d1f5      	bne.n	800a36c <__sinit+0xc>
 800a380:	f7ff ffc4 	bl	800a30c <global_stdio_init.part.0>
 800a384:	e7f2      	b.n	800a36c <__sinit+0xc>
 800a386:	bf00      	nop
 800a388:	0800a2cd 	.word	0x0800a2cd
 800a38c:	20003b74 	.word	0x20003b74

0800a390 <_fwalk_sglue>:
 800a390:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a394:	4607      	mov	r7, r0
 800a396:	4688      	mov	r8, r1
 800a398:	4614      	mov	r4, r2
 800a39a:	2600      	movs	r6, #0
 800a39c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a3a0:	f1b9 0901 	subs.w	r9, r9, #1
 800a3a4:	d505      	bpl.n	800a3b2 <_fwalk_sglue+0x22>
 800a3a6:	6824      	ldr	r4, [r4, #0]
 800a3a8:	2c00      	cmp	r4, #0
 800a3aa:	d1f7      	bne.n	800a39c <_fwalk_sglue+0xc>
 800a3ac:	4630      	mov	r0, r6
 800a3ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a3b2:	89ab      	ldrh	r3, [r5, #12]
 800a3b4:	2b01      	cmp	r3, #1
 800a3b6:	d907      	bls.n	800a3c8 <_fwalk_sglue+0x38>
 800a3b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a3bc:	3301      	adds	r3, #1
 800a3be:	d003      	beq.n	800a3c8 <_fwalk_sglue+0x38>
 800a3c0:	4629      	mov	r1, r5
 800a3c2:	4638      	mov	r0, r7
 800a3c4:	47c0      	blx	r8
 800a3c6:	4306      	orrs	r6, r0
 800a3c8:	3568      	adds	r5, #104	@ 0x68
 800a3ca:	e7e9      	b.n	800a3a0 <_fwalk_sglue+0x10>

0800a3cc <iprintf>:
 800a3cc:	b40f      	push	{r0, r1, r2, r3}
 800a3ce:	b507      	push	{r0, r1, r2, lr}
 800a3d0:	4906      	ldr	r1, [pc, #24]	@ (800a3ec <iprintf+0x20>)
 800a3d2:	ab04      	add	r3, sp, #16
 800a3d4:	6808      	ldr	r0, [r1, #0]
 800a3d6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a3da:	6881      	ldr	r1, [r0, #8]
 800a3dc:	9301      	str	r3, [sp, #4]
 800a3de:	f000 fcef 	bl	800adc0 <_vfiprintf_r>
 800a3e2:	b003      	add	sp, #12
 800a3e4:	f85d eb04 	ldr.w	lr, [sp], #4
 800a3e8:	b004      	add	sp, #16
 800a3ea:	4770      	bx	lr
 800a3ec:	20000050 	.word	0x20000050

0800a3f0 <_puts_r>:
 800a3f0:	6a03      	ldr	r3, [r0, #32]
 800a3f2:	b570      	push	{r4, r5, r6, lr}
 800a3f4:	6884      	ldr	r4, [r0, #8]
 800a3f6:	4605      	mov	r5, r0
 800a3f8:	460e      	mov	r6, r1
 800a3fa:	b90b      	cbnz	r3, 800a400 <_puts_r+0x10>
 800a3fc:	f7ff ffb0 	bl	800a360 <__sinit>
 800a400:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a402:	07db      	lsls	r3, r3, #31
 800a404:	d405      	bmi.n	800a412 <_puts_r+0x22>
 800a406:	89a3      	ldrh	r3, [r4, #12]
 800a408:	0598      	lsls	r0, r3, #22
 800a40a:	d402      	bmi.n	800a412 <_puts_r+0x22>
 800a40c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a40e:	f000 fa4c 	bl	800a8aa <__retarget_lock_acquire_recursive>
 800a412:	89a3      	ldrh	r3, [r4, #12]
 800a414:	0719      	lsls	r1, r3, #28
 800a416:	d502      	bpl.n	800a41e <_puts_r+0x2e>
 800a418:	6923      	ldr	r3, [r4, #16]
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d135      	bne.n	800a48a <_puts_r+0x9a>
 800a41e:	4621      	mov	r1, r4
 800a420:	4628      	mov	r0, r5
 800a422:	f000 f8fb 	bl	800a61c <__swsetup_r>
 800a426:	b380      	cbz	r0, 800a48a <_puts_r+0x9a>
 800a428:	f04f 35ff 	mov.w	r5, #4294967295
 800a42c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a42e:	07da      	lsls	r2, r3, #31
 800a430:	d405      	bmi.n	800a43e <_puts_r+0x4e>
 800a432:	89a3      	ldrh	r3, [r4, #12]
 800a434:	059b      	lsls	r3, r3, #22
 800a436:	d402      	bmi.n	800a43e <_puts_r+0x4e>
 800a438:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a43a:	f000 fa37 	bl	800a8ac <__retarget_lock_release_recursive>
 800a43e:	4628      	mov	r0, r5
 800a440:	bd70      	pop	{r4, r5, r6, pc}
 800a442:	2b00      	cmp	r3, #0
 800a444:	da04      	bge.n	800a450 <_puts_r+0x60>
 800a446:	69a2      	ldr	r2, [r4, #24]
 800a448:	429a      	cmp	r2, r3
 800a44a:	dc17      	bgt.n	800a47c <_puts_r+0x8c>
 800a44c:	290a      	cmp	r1, #10
 800a44e:	d015      	beq.n	800a47c <_puts_r+0x8c>
 800a450:	6823      	ldr	r3, [r4, #0]
 800a452:	1c5a      	adds	r2, r3, #1
 800a454:	6022      	str	r2, [r4, #0]
 800a456:	7019      	strb	r1, [r3, #0]
 800a458:	68a3      	ldr	r3, [r4, #8]
 800a45a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a45e:	3b01      	subs	r3, #1
 800a460:	60a3      	str	r3, [r4, #8]
 800a462:	2900      	cmp	r1, #0
 800a464:	d1ed      	bne.n	800a442 <_puts_r+0x52>
 800a466:	2b00      	cmp	r3, #0
 800a468:	da11      	bge.n	800a48e <_puts_r+0x9e>
 800a46a:	4622      	mov	r2, r4
 800a46c:	210a      	movs	r1, #10
 800a46e:	4628      	mov	r0, r5
 800a470:	f000 f895 	bl	800a59e <__swbuf_r>
 800a474:	3001      	adds	r0, #1
 800a476:	d0d7      	beq.n	800a428 <_puts_r+0x38>
 800a478:	250a      	movs	r5, #10
 800a47a:	e7d7      	b.n	800a42c <_puts_r+0x3c>
 800a47c:	4622      	mov	r2, r4
 800a47e:	4628      	mov	r0, r5
 800a480:	f000 f88d 	bl	800a59e <__swbuf_r>
 800a484:	3001      	adds	r0, #1
 800a486:	d1e7      	bne.n	800a458 <_puts_r+0x68>
 800a488:	e7ce      	b.n	800a428 <_puts_r+0x38>
 800a48a:	3e01      	subs	r6, #1
 800a48c:	e7e4      	b.n	800a458 <_puts_r+0x68>
 800a48e:	6823      	ldr	r3, [r4, #0]
 800a490:	1c5a      	adds	r2, r3, #1
 800a492:	6022      	str	r2, [r4, #0]
 800a494:	220a      	movs	r2, #10
 800a496:	701a      	strb	r2, [r3, #0]
 800a498:	e7ee      	b.n	800a478 <_puts_r+0x88>
	...

0800a49c <puts>:
 800a49c:	4b02      	ldr	r3, [pc, #8]	@ (800a4a8 <puts+0xc>)
 800a49e:	4601      	mov	r1, r0
 800a4a0:	6818      	ldr	r0, [r3, #0]
 800a4a2:	f7ff bfa5 	b.w	800a3f0 <_puts_r>
 800a4a6:	bf00      	nop
 800a4a8:	20000050 	.word	0x20000050

0800a4ac <sniprintf>:
 800a4ac:	b40c      	push	{r2, r3}
 800a4ae:	b530      	push	{r4, r5, lr}
 800a4b0:	4b18      	ldr	r3, [pc, #96]	@ (800a514 <sniprintf+0x68>)
 800a4b2:	1e0c      	subs	r4, r1, #0
 800a4b4:	681d      	ldr	r5, [r3, #0]
 800a4b6:	b09d      	sub	sp, #116	@ 0x74
 800a4b8:	da08      	bge.n	800a4cc <sniprintf+0x20>
 800a4ba:	238b      	movs	r3, #139	@ 0x8b
 800a4bc:	602b      	str	r3, [r5, #0]
 800a4be:	f04f 30ff 	mov.w	r0, #4294967295
 800a4c2:	b01d      	add	sp, #116	@ 0x74
 800a4c4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a4c8:	b002      	add	sp, #8
 800a4ca:	4770      	bx	lr
 800a4cc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a4d0:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a4d4:	f04f 0300 	mov.w	r3, #0
 800a4d8:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a4da:	bf14      	ite	ne
 800a4dc:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a4e0:	4623      	moveq	r3, r4
 800a4e2:	9304      	str	r3, [sp, #16]
 800a4e4:	9307      	str	r3, [sp, #28]
 800a4e6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a4ea:	9002      	str	r0, [sp, #8]
 800a4ec:	9006      	str	r0, [sp, #24]
 800a4ee:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a4f2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a4f4:	ab21      	add	r3, sp, #132	@ 0x84
 800a4f6:	a902      	add	r1, sp, #8
 800a4f8:	4628      	mov	r0, r5
 800a4fa:	9301      	str	r3, [sp, #4]
 800a4fc:	f000 fb3a 	bl	800ab74 <_svfiprintf_r>
 800a500:	1c43      	adds	r3, r0, #1
 800a502:	bfbc      	itt	lt
 800a504:	238b      	movlt	r3, #139	@ 0x8b
 800a506:	602b      	strlt	r3, [r5, #0]
 800a508:	2c00      	cmp	r4, #0
 800a50a:	d0da      	beq.n	800a4c2 <sniprintf+0x16>
 800a50c:	9b02      	ldr	r3, [sp, #8]
 800a50e:	2200      	movs	r2, #0
 800a510:	701a      	strb	r2, [r3, #0]
 800a512:	e7d6      	b.n	800a4c2 <sniprintf+0x16>
 800a514:	20000050 	.word	0x20000050

0800a518 <__sread>:
 800a518:	b510      	push	{r4, lr}
 800a51a:	460c      	mov	r4, r1
 800a51c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a520:	f000 f974 	bl	800a80c <_read_r>
 800a524:	2800      	cmp	r0, #0
 800a526:	bfab      	itete	ge
 800a528:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a52a:	89a3      	ldrhlt	r3, [r4, #12]
 800a52c:	181b      	addge	r3, r3, r0
 800a52e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a532:	bfac      	ite	ge
 800a534:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a536:	81a3      	strhlt	r3, [r4, #12]
 800a538:	bd10      	pop	{r4, pc}

0800a53a <__swrite>:
 800a53a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a53e:	461f      	mov	r7, r3
 800a540:	898b      	ldrh	r3, [r1, #12]
 800a542:	05db      	lsls	r3, r3, #23
 800a544:	4605      	mov	r5, r0
 800a546:	460c      	mov	r4, r1
 800a548:	4616      	mov	r6, r2
 800a54a:	d505      	bpl.n	800a558 <__swrite+0x1e>
 800a54c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a550:	2302      	movs	r3, #2
 800a552:	2200      	movs	r2, #0
 800a554:	f000 f948 	bl	800a7e8 <_lseek_r>
 800a558:	89a3      	ldrh	r3, [r4, #12]
 800a55a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a55e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a562:	81a3      	strh	r3, [r4, #12]
 800a564:	4632      	mov	r2, r6
 800a566:	463b      	mov	r3, r7
 800a568:	4628      	mov	r0, r5
 800a56a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a56e:	f000 b95f 	b.w	800a830 <_write_r>

0800a572 <__sseek>:
 800a572:	b510      	push	{r4, lr}
 800a574:	460c      	mov	r4, r1
 800a576:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a57a:	f000 f935 	bl	800a7e8 <_lseek_r>
 800a57e:	1c43      	adds	r3, r0, #1
 800a580:	89a3      	ldrh	r3, [r4, #12]
 800a582:	bf15      	itete	ne
 800a584:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a586:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a58a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a58e:	81a3      	strheq	r3, [r4, #12]
 800a590:	bf18      	it	ne
 800a592:	81a3      	strhne	r3, [r4, #12]
 800a594:	bd10      	pop	{r4, pc}

0800a596 <__sclose>:
 800a596:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a59a:	f000 b8b7 	b.w	800a70c <_close_r>

0800a59e <__swbuf_r>:
 800a59e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5a0:	460e      	mov	r6, r1
 800a5a2:	4614      	mov	r4, r2
 800a5a4:	4605      	mov	r5, r0
 800a5a6:	b118      	cbz	r0, 800a5b0 <__swbuf_r+0x12>
 800a5a8:	6a03      	ldr	r3, [r0, #32]
 800a5aa:	b90b      	cbnz	r3, 800a5b0 <__swbuf_r+0x12>
 800a5ac:	f7ff fed8 	bl	800a360 <__sinit>
 800a5b0:	69a3      	ldr	r3, [r4, #24]
 800a5b2:	60a3      	str	r3, [r4, #8]
 800a5b4:	89a3      	ldrh	r3, [r4, #12]
 800a5b6:	071a      	lsls	r2, r3, #28
 800a5b8:	d501      	bpl.n	800a5be <__swbuf_r+0x20>
 800a5ba:	6923      	ldr	r3, [r4, #16]
 800a5bc:	b943      	cbnz	r3, 800a5d0 <__swbuf_r+0x32>
 800a5be:	4621      	mov	r1, r4
 800a5c0:	4628      	mov	r0, r5
 800a5c2:	f000 f82b 	bl	800a61c <__swsetup_r>
 800a5c6:	b118      	cbz	r0, 800a5d0 <__swbuf_r+0x32>
 800a5c8:	f04f 37ff 	mov.w	r7, #4294967295
 800a5cc:	4638      	mov	r0, r7
 800a5ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a5d0:	6823      	ldr	r3, [r4, #0]
 800a5d2:	6922      	ldr	r2, [r4, #16]
 800a5d4:	1a98      	subs	r0, r3, r2
 800a5d6:	6963      	ldr	r3, [r4, #20]
 800a5d8:	b2f6      	uxtb	r6, r6
 800a5da:	4283      	cmp	r3, r0
 800a5dc:	4637      	mov	r7, r6
 800a5de:	dc05      	bgt.n	800a5ec <__swbuf_r+0x4e>
 800a5e0:	4621      	mov	r1, r4
 800a5e2:	4628      	mov	r0, r5
 800a5e4:	f000 ff14 	bl	800b410 <_fflush_r>
 800a5e8:	2800      	cmp	r0, #0
 800a5ea:	d1ed      	bne.n	800a5c8 <__swbuf_r+0x2a>
 800a5ec:	68a3      	ldr	r3, [r4, #8]
 800a5ee:	3b01      	subs	r3, #1
 800a5f0:	60a3      	str	r3, [r4, #8]
 800a5f2:	6823      	ldr	r3, [r4, #0]
 800a5f4:	1c5a      	adds	r2, r3, #1
 800a5f6:	6022      	str	r2, [r4, #0]
 800a5f8:	701e      	strb	r6, [r3, #0]
 800a5fa:	6962      	ldr	r2, [r4, #20]
 800a5fc:	1c43      	adds	r3, r0, #1
 800a5fe:	429a      	cmp	r2, r3
 800a600:	d004      	beq.n	800a60c <__swbuf_r+0x6e>
 800a602:	89a3      	ldrh	r3, [r4, #12]
 800a604:	07db      	lsls	r3, r3, #31
 800a606:	d5e1      	bpl.n	800a5cc <__swbuf_r+0x2e>
 800a608:	2e0a      	cmp	r6, #10
 800a60a:	d1df      	bne.n	800a5cc <__swbuf_r+0x2e>
 800a60c:	4621      	mov	r1, r4
 800a60e:	4628      	mov	r0, r5
 800a610:	f000 fefe 	bl	800b410 <_fflush_r>
 800a614:	2800      	cmp	r0, #0
 800a616:	d0d9      	beq.n	800a5cc <__swbuf_r+0x2e>
 800a618:	e7d6      	b.n	800a5c8 <__swbuf_r+0x2a>
	...

0800a61c <__swsetup_r>:
 800a61c:	b538      	push	{r3, r4, r5, lr}
 800a61e:	4b29      	ldr	r3, [pc, #164]	@ (800a6c4 <__swsetup_r+0xa8>)
 800a620:	4605      	mov	r5, r0
 800a622:	6818      	ldr	r0, [r3, #0]
 800a624:	460c      	mov	r4, r1
 800a626:	b118      	cbz	r0, 800a630 <__swsetup_r+0x14>
 800a628:	6a03      	ldr	r3, [r0, #32]
 800a62a:	b90b      	cbnz	r3, 800a630 <__swsetup_r+0x14>
 800a62c:	f7ff fe98 	bl	800a360 <__sinit>
 800a630:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a634:	0719      	lsls	r1, r3, #28
 800a636:	d422      	bmi.n	800a67e <__swsetup_r+0x62>
 800a638:	06da      	lsls	r2, r3, #27
 800a63a:	d407      	bmi.n	800a64c <__swsetup_r+0x30>
 800a63c:	2209      	movs	r2, #9
 800a63e:	602a      	str	r2, [r5, #0]
 800a640:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a644:	81a3      	strh	r3, [r4, #12]
 800a646:	f04f 30ff 	mov.w	r0, #4294967295
 800a64a:	e033      	b.n	800a6b4 <__swsetup_r+0x98>
 800a64c:	0758      	lsls	r0, r3, #29
 800a64e:	d512      	bpl.n	800a676 <__swsetup_r+0x5a>
 800a650:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a652:	b141      	cbz	r1, 800a666 <__swsetup_r+0x4a>
 800a654:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a658:	4299      	cmp	r1, r3
 800a65a:	d002      	beq.n	800a662 <__swsetup_r+0x46>
 800a65c:	4628      	mov	r0, r5
 800a65e:	f000 f935 	bl	800a8cc <_free_r>
 800a662:	2300      	movs	r3, #0
 800a664:	6363      	str	r3, [r4, #52]	@ 0x34
 800a666:	89a3      	ldrh	r3, [r4, #12]
 800a668:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a66c:	81a3      	strh	r3, [r4, #12]
 800a66e:	2300      	movs	r3, #0
 800a670:	6063      	str	r3, [r4, #4]
 800a672:	6923      	ldr	r3, [r4, #16]
 800a674:	6023      	str	r3, [r4, #0]
 800a676:	89a3      	ldrh	r3, [r4, #12]
 800a678:	f043 0308 	orr.w	r3, r3, #8
 800a67c:	81a3      	strh	r3, [r4, #12]
 800a67e:	6923      	ldr	r3, [r4, #16]
 800a680:	b94b      	cbnz	r3, 800a696 <__swsetup_r+0x7a>
 800a682:	89a3      	ldrh	r3, [r4, #12]
 800a684:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a688:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a68c:	d003      	beq.n	800a696 <__swsetup_r+0x7a>
 800a68e:	4621      	mov	r1, r4
 800a690:	4628      	mov	r0, r5
 800a692:	f000 ff0b 	bl	800b4ac <__smakebuf_r>
 800a696:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a69a:	f013 0201 	ands.w	r2, r3, #1
 800a69e:	d00a      	beq.n	800a6b6 <__swsetup_r+0x9a>
 800a6a0:	2200      	movs	r2, #0
 800a6a2:	60a2      	str	r2, [r4, #8]
 800a6a4:	6962      	ldr	r2, [r4, #20]
 800a6a6:	4252      	negs	r2, r2
 800a6a8:	61a2      	str	r2, [r4, #24]
 800a6aa:	6922      	ldr	r2, [r4, #16]
 800a6ac:	b942      	cbnz	r2, 800a6c0 <__swsetup_r+0xa4>
 800a6ae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a6b2:	d1c5      	bne.n	800a640 <__swsetup_r+0x24>
 800a6b4:	bd38      	pop	{r3, r4, r5, pc}
 800a6b6:	0799      	lsls	r1, r3, #30
 800a6b8:	bf58      	it	pl
 800a6ba:	6962      	ldrpl	r2, [r4, #20]
 800a6bc:	60a2      	str	r2, [r4, #8]
 800a6be:	e7f4      	b.n	800a6aa <__swsetup_r+0x8e>
 800a6c0:	2000      	movs	r0, #0
 800a6c2:	e7f7      	b.n	800a6b4 <__swsetup_r+0x98>
 800a6c4:	20000050 	.word	0x20000050

0800a6c8 <memmove>:
 800a6c8:	4288      	cmp	r0, r1
 800a6ca:	b510      	push	{r4, lr}
 800a6cc:	eb01 0402 	add.w	r4, r1, r2
 800a6d0:	d902      	bls.n	800a6d8 <memmove+0x10>
 800a6d2:	4284      	cmp	r4, r0
 800a6d4:	4623      	mov	r3, r4
 800a6d6:	d807      	bhi.n	800a6e8 <memmove+0x20>
 800a6d8:	1e43      	subs	r3, r0, #1
 800a6da:	42a1      	cmp	r1, r4
 800a6dc:	d008      	beq.n	800a6f0 <memmove+0x28>
 800a6de:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a6e2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a6e6:	e7f8      	b.n	800a6da <memmove+0x12>
 800a6e8:	4402      	add	r2, r0
 800a6ea:	4601      	mov	r1, r0
 800a6ec:	428a      	cmp	r2, r1
 800a6ee:	d100      	bne.n	800a6f2 <memmove+0x2a>
 800a6f0:	bd10      	pop	{r4, pc}
 800a6f2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a6f6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a6fa:	e7f7      	b.n	800a6ec <memmove+0x24>

0800a6fc <memset>:
 800a6fc:	4402      	add	r2, r0
 800a6fe:	4603      	mov	r3, r0
 800a700:	4293      	cmp	r3, r2
 800a702:	d100      	bne.n	800a706 <memset+0xa>
 800a704:	4770      	bx	lr
 800a706:	f803 1b01 	strb.w	r1, [r3], #1
 800a70a:	e7f9      	b.n	800a700 <memset+0x4>

0800a70c <_close_r>:
 800a70c:	b538      	push	{r3, r4, r5, lr}
 800a70e:	4d06      	ldr	r5, [pc, #24]	@ (800a728 <_close_r+0x1c>)
 800a710:	2300      	movs	r3, #0
 800a712:	4604      	mov	r4, r0
 800a714:	4608      	mov	r0, r1
 800a716:	602b      	str	r3, [r5, #0]
 800a718:	f7f7 f947 	bl	80019aa <_close>
 800a71c:	1c43      	adds	r3, r0, #1
 800a71e:	d102      	bne.n	800a726 <_close_r+0x1a>
 800a720:	682b      	ldr	r3, [r5, #0]
 800a722:	b103      	cbz	r3, 800a726 <_close_r+0x1a>
 800a724:	6023      	str	r3, [r4, #0]
 800a726:	bd38      	pop	{r3, r4, r5, pc}
 800a728:	20003b78 	.word	0x20003b78

0800a72c <_reclaim_reent>:
 800a72c:	4b2d      	ldr	r3, [pc, #180]	@ (800a7e4 <_reclaim_reent+0xb8>)
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	4283      	cmp	r3, r0
 800a732:	b570      	push	{r4, r5, r6, lr}
 800a734:	4604      	mov	r4, r0
 800a736:	d053      	beq.n	800a7e0 <_reclaim_reent+0xb4>
 800a738:	69c3      	ldr	r3, [r0, #28]
 800a73a:	b31b      	cbz	r3, 800a784 <_reclaim_reent+0x58>
 800a73c:	68db      	ldr	r3, [r3, #12]
 800a73e:	b163      	cbz	r3, 800a75a <_reclaim_reent+0x2e>
 800a740:	2500      	movs	r5, #0
 800a742:	69e3      	ldr	r3, [r4, #28]
 800a744:	68db      	ldr	r3, [r3, #12]
 800a746:	5959      	ldr	r1, [r3, r5]
 800a748:	b9b1      	cbnz	r1, 800a778 <_reclaim_reent+0x4c>
 800a74a:	3504      	adds	r5, #4
 800a74c:	2d80      	cmp	r5, #128	@ 0x80
 800a74e:	d1f8      	bne.n	800a742 <_reclaim_reent+0x16>
 800a750:	69e3      	ldr	r3, [r4, #28]
 800a752:	4620      	mov	r0, r4
 800a754:	68d9      	ldr	r1, [r3, #12]
 800a756:	f000 f8b9 	bl	800a8cc <_free_r>
 800a75a:	69e3      	ldr	r3, [r4, #28]
 800a75c:	6819      	ldr	r1, [r3, #0]
 800a75e:	b111      	cbz	r1, 800a766 <_reclaim_reent+0x3a>
 800a760:	4620      	mov	r0, r4
 800a762:	f000 f8b3 	bl	800a8cc <_free_r>
 800a766:	69e3      	ldr	r3, [r4, #28]
 800a768:	689d      	ldr	r5, [r3, #8]
 800a76a:	b15d      	cbz	r5, 800a784 <_reclaim_reent+0x58>
 800a76c:	4629      	mov	r1, r5
 800a76e:	4620      	mov	r0, r4
 800a770:	682d      	ldr	r5, [r5, #0]
 800a772:	f000 f8ab 	bl	800a8cc <_free_r>
 800a776:	e7f8      	b.n	800a76a <_reclaim_reent+0x3e>
 800a778:	680e      	ldr	r6, [r1, #0]
 800a77a:	4620      	mov	r0, r4
 800a77c:	f000 f8a6 	bl	800a8cc <_free_r>
 800a780:	4631      	mov	r1, r6
 800a782:	e7e1      	b.n	800a748 <_reclaim_reent+0x1c>
 800a784:	6961      	ldr	r1, [r4, #20]
 800a786:	b111      	cbz	r1, 800a78e <_reclaim_reent+0x62>
 800a788:	4620      	mov	r0, r4
 800a78a:	f000 f89f 	bl	800a8cc <_free_r>
 800a78e:	69e1      	ldr	r1, [r4, #28]
 800a790:	b111      	cbz	r1, 800a798 <_reclaim_reent+0x6c>
 800a792:	4620      	mov	r0, r4
 800a794:	f000 f89a 	bl	800a8cc <_free_r>
 800a798:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800a79a:	b111      	cbz	r1, 800a7a2 <_reclaim_reent+0x76>
 800a79c:	4620      	mov	r0, r4
 800a79e:	f000 f895 	bl	800a8cc <_free_r>
 800a7a2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a7a4:	b111      	cbz	r1, 800a7ac <_reclaim_reent+0x80>
 800a7a6:	4620      	mov	r0, r4
 800a7a8:	f000 f890 	bl	800a8cc <_free_r>
 800a7ac:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800a7ae:	b111      	cbz	r1, 800a7b6 <_reclaim_reent+0x8a>
 800a7b0:	4620      	mov	r0, r4
 800a7b2:	f000 f88b 	bl	800a8cc <_free_r>
 800a7b6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800a7b8:	b111      	cbz	r1, 800a7c0 <_reclaim_reent+0x94>
 800a7ba:	4620      	mov	r0, r4
 800a7bc:	f000 f886 	bl	800a8cc <_free_r>
 800a7c0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800a7c2:	b111      	cbz	r1, 800a7ca <_reclaim_reent+0x9e>
 800a7c4:	4620      	mov	r0, r4
 800a7c6:	f000 f881 	bl	800a8cc <_free_r>
 800a7ca:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800a7cc:	b111      	cbz	r1, 800a7d4 <_reclaim_reent+0xa8>
 800a7ce:	4620      	mov	r0, r4
 800a7d0:	f000 f87c 	bl	800a8cc <_free_r>
 800a7d4:	6a23      	ldr	r3, [r4, #32]
 800a7d6:	b11b      	cbz	r3, 800a7e0 <_reclaim_reent+0xb4>
 800a7d8:	4620      	mov	r0, r4
 800a7da:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a7de:	4718      	bx	r3
 800a7e0:	bd70      	pop	{r4, r5, r6, pc}
 800a7e2:	bf00      	nop
 800a7e4:	20000050 	.word	0x20000050

0800a7e8 <_lseek_r>:
 800a7e8:	b538      	push	{r3, r4, r5, lr}
 800a7ea:	4d07      	ldr	r5, [pc, #28]	@ (800a808 <_lseek_r+0x20>)
 800a7ec:	4604      	mov	r4, r0
 800a7ee:	4608      	mov	r0, r1
 800a7f0:	4611      	mov	r1, r2
 800a7f2:	2200      	movs	r2, #0
 800a7f4:	602a      	str	r2, [r5, #0]
 800a7f6:	461a      	mov	r2, r3
 800a7f8:	f7f7 f8fe 	bl	80019f8 <_lseek>
 800a7fc:	1c43      	adds	r3, r0, #1
 800a7fe:	d102      	bne.n	800a806 <_lseek_r+0x1e>
 800a800:	682b      	ldr	r3, [r5, #0]
 800a802:	b103      	cbz	r3, 800a806 <_lseek_r+0x1e>
 800a804:	6023      	str	r3, [r4, #0]
 800a806:	bd38      	pop	{r3, r4, r5, pc}
 800a808:	20003b78 	.word	0x20003b78

0800a80c <_read_r>:
 800a80c:	b538      	push	{r3, r4, r5, lr}
 800a80e:	4d07      	ldr	r5, [pc, #28]	@ (800a82c <_read_r+0x20>)
 800a810:	4604      	mov	r4, r0
 800a812:	4608      	mov	r0, r1
 800a814:	4611      	mov	r1, r2
 800a816:	2200      	movs	r2, #0
 800a818:	602a      	str	r2, [r5, #0]
 800a81a:	461a      	mov	r2, r3
 800a81c:	f7f7 f8a8 	bl	8001970 <_read>
 800a820:	1c43      	adds	r3, r0, #1
 800a822:	d102      	bne.n	800a82a <_read_r+0x1e>
 800a824:	682b      	ldr	r3, [r5, #0]
 800a826:	b103      	cbz	r3, 800a82a <_read_r+0x1e>
 800a828:	6023      	str	r3, [r4, #0]
 800a82a:	bd38      	pop	{r3, r4, r5, pc}
 800a82c:	20003b78 	.word	0x20003b78

0800a830 <_write_r>:
 800a830:	b538      	push	{r3, r4, r5, lr}
 800a832:	4d07      	ldr	r5, [pc, #28]	@ (800a850 <_write_r+0x20>)
 800a834:	4604      	mov	r4, r0
 800a836:	4608      	mov	r0, r1
 800a838:	4611      	mov	r1, r2
 800a83a:	2200      	movs	r2, #0
 800a83c:	602a      	str	r2, [r5, #0]
 800a83e:	461a      	mov	r2, r3
 800a840:	f7f6 fb28 	bl	8000e94 <_write>
 800a844:	1c43      	adds	r3, r0, #1
 800a846:	d102      	bne.n	800a84e <_write_r+0x1e>
 800a848:	682b      	ldr	r3, [r5, #0]
 800a84a:	b103      	cbz	r3, 800a84e <_write_r+0x1e>
 800a84c:	6023      	str	r3, [r4, #0]
 800a84e:	bd38      	pop	{r3, r4, r5, pc}
 800a850:	20003b78 	.word	0x20003b78

0800a854 <__errno>:
 800a854:	4b01      	ldr	r3, [pc, #4]	@ (800a85c <__errno+0x8>)
 800a856:	6818      	ldr	r0, [r3, #0]
 800a858:	4770      	bx	lr
 800a85a:	bf00      	nop
 800a85c:	20000050 	.word	0x20000050

0800a860 <__libc_init_array>:
 800a860:	b570      	push	{r4, r5, r6, lr}
 800a862:	4d0d      	ldr	r5, [pc, #52]	@ (800a898 <__libc_init_array+0x38>)
 800a864:	4c0d      	ldr	r4, [pc, #52]	@ (800a89c <__libc_init_array+0x3c>)
 800a866:	1b64      	subs	r4, r4, r5
 800a868:	10a4      	asrs	r4, r4, #2
 800a86a:	2600      	movs	r6, #0
 800a86c:	42a6      	cmp	r6, r4
 800a86e:	d109      	bne.n	800a884 <__libc_init_array+0x24>
 800a870:	4d0b      	ldr	r5, [pc, #44]	@ (800a8a0 <__libc_init_array+0x40>)
 800a872:	4c0c      	ldr	r4, [pc, #48]	@ (800a8a4 <__libc_init_array+0x44>)
 800a874:	f000 febe 	bl	800b5f4 <_init>
 800a878:	1b64      	subs	r4, r4, r5
 800a87a:	10a4      	asrs	r4, r4, #2
 800a87c:	2600      	movs	r6, #0
 800a87e:	42a6      	cmp	r6, r4
 800a880:	d105      	bne.n	800a88e <__libc_init_array+0x2e>
 800a882:	bd70      	pop	{r4, r5, r6, pc}
 800a884:	f855 3b04 	ldr.w	r3, [r5], #4
 800a888:	4798      	blx	r3
 800a88a:	3601      	adds	r6, #1
 800a88c:	e7ee      	b.n	800a86c <__libc_init_array+0xc>
 800a88e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a892:	4798      	blx	r3
 800a894:	3601      	adds	r6, #1
 800a896:	e7f2      	b.n	800a87e <__libc_init_array+0x1e>
 800a898:	0800ba70 	.word	0x0800ba70
 800a89c:	0800ba70 	.word	0x0800ba70
 800a8a0:	0800ba70 	.word	0x0800ba70
 800a8a4:	0800ba74 	.word	0x0800ba74

0800a8a8 <__retarget_lock_init_recursive>:
 800a8a8:	4770      	bx	lr

0800a8aa <__retarget_lock_acquire_recursive>:
 800a8aa:	4770      	bx	lr

0800a8ac <__retarget_lock_release_recursive>:
 800a8ac:	4770      	bx	lr

0800a8ae <memcpy>:
 800a8ae:	440a      	add	r2, r1
 800a8b0:	4291      	cmp	r1, r2
 800a8b2:	f100 33ff 	add.w	r3, r0, #4294967295
 800a8b6:	d100      	bne.n	800a8ba <memcpy+0xc>
 800a8b8:	4770      	bx	lr
 800a8ba:	b510      	push	{r4, lr}
 800a8bc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a8c0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a8c4:	4291      	cmp	r1, r2
 800a8c6:	d1f9      	bne.n	800a8bc <memcpy+0xe>
 800a8c8:	bd10      	pop	{r4, pc}
	...

0800a8cc <_free_r>:
 800a8cc:	b538      	push	{r3, r4, r5, lr}
 800a8ce:	4605      	mov	r5, r0
 800a8d0:	2900      	cmp	r1, #0
 800a8d2:	d041      	beq.n	800a958 <_free_r+0x8c>
 800a8d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a8d8:	1f0c      	subs	r4, r1, #4
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	bfb8      	it	lt
 800a8de:	18e4      	addlt	r4, r4, r3
 800a8e0:	f000 f8e0 	bl	800aaa4 <__malloc_lock>
 800a8e4:	4a1d      	ldr	r2, [pc, #116]	@ (800a95c <_free_r+0x90>)
 800a8e6:	6813      	ldr	r3, [r2, #0]
 800a8e8:	b933      	cbnz	r3, 800a8f8 <_free_r+0x2c>
 800a8ea:	6063      	str	r3, [r4, #4]
 800a8ec:	6014      	str	r4, [r2, #0]
 800a8ee:	4628      	mov	r0, r5
 800a8f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a8f4:	f000 b8dc 	b.w	800aab0 <__malloc_unlock>
 800a8f8:	42a3      	cmp	r3, r4
 800a8fa:	d908      	bls.n	800a90e <_free_r+0x42>
 800a8fc:	6820      	ldr	r0, [r4, #0]
 800a8fe:	1821      	adds	r1, r4, r0
 800a900:	428b      	cmp	r3, r1
 800a902:	bf01      	itttt	eq
 800a904:	6819      	ldreq	r1, [r3, #0]
 800a906:	685b      	ldreq	r3, [r3, #4]
 800a908:	1809      	addeq	r1, r1, r0
 800a90a:	6021      	streq	r1, [r4, #0]
 800a90c:	e7ed      	b.n	800a8ea <_free_r+0x1e>
 800a90e:	461a      	mov	r2, r3
 800a910:	685b      	ldr	r3, [r3, #4]
 800a912:	b10b      	cbz	r3, 800a918 <_free_r+0x4c>
 800a914:	42a3      	cmp	r3, r4
 800a916:	d9fa      	bls.n	800a90e <_free_r+0x42>
 800a918:	6811      	ldr	r1, [r2, #0]
 800a91a:	1850      	adds	r0, r2, r1
 800a91c:	42a0      	cmp	r0, r4
 800a91e:	d10b      	bne.n	800a938 <_free_r+0x6c>
 800a920:	6820      	ldr	r0, [r4, #0]
 800a922:	4401      	add	r1, r0
 800a924:	1850      	adds	r0, r2, r1
 800a926:	4283      	cmp	r3, r0
 800a928:	6011      	str	r1, [r2, #0]
 800a92a:	d1e0      	bne.n	800a8ee <_free_r+0x22>
 800a92c:	6818      	ldr	r0, [r3, #0]
 800a92e:	685b      	ldr	r3, [r3, #4]
 800a930:	6053      	str	r3, [r2, #4]
 800a932:	4408      	add	r0, r1
 800a934:	6010      	str	r0, [r2, #0]
 800a936:	e7da      	b.n	800a8ee <_free_r+0x22>
 800a938:	d902      	bls.n	800a940 <_free_r+0x74>
 800a93a:	230c      	movs	r3, #12
 800a93c:	602b      	str	r3, [r5, #0]
 800a93e:	e7d6      	b.n	800a8ee <_free_r+0x22>
 800a940:	6820      	ldr	r0, [r4, #0]
 800a942:	1821      	adds	r1, r4, r0
 800a944:	428b      	cmp	r3, r1
 800a946:	bf04      	itt	eq
 800a948:	6819      	ldreq	r1, [r3, #0]
 800a94a:	685b      	ldreq	r3, [r3, #4]
 800a94c:	6063      	str	r3, [r4, #4]
 800a94e:	bf04      	itt	eq
 800a950:	1809      	addeq	r1, r1, r0
 800a952:	6021      	streq	r1, [r4, #0]
 800a954:	6054      	str	r4, [r2, #4]
 800a956:	e7ca      	b.n	800a8ee <_free_r+0x22>
 800a958:	bd38      	pop	{r3, r4, r5, pc}
 800a95a:	bf00      	nop
 800a95c:	20003b84 	.word	0x20003b84

0800a960 <sbrk_aligned>:
 800a960:	b570      	push	{r4, r5, r6, lr}
 800a962:	4e0f      	ldr	r6, [pc, #60]	@ (800a9a0 <sbrk_aligned+0x40>)
 800a964:	460c      	mov	r4, r1
 800a966:	6831      	ldr	r1, [r6, #0]
 800a968:	4605      	mov	r5, r0
 800a96a:	b911      	cbnz	r1, 800a972 <sbrk_aligned+0x12>
 800a96c:	f000 fdfc 	bl	800b568 <_sbrk_r>
 800a970:	6030      	str	r0, [r6, #0]
 800a972:	4621      	mov	r1, r4
 800a974:	4628      	mov	r0, r5
 800a976:	f000 fdf7 	bl	800b568 <_sbrk_r>
 800a97a:	1c43      	adds	r3, r0, #1
 800a97c:	d103      	bne.n	800a986 <sbrk_aligned+0x26>
 800a97e:	f04f 34ff 	mov.w	r4, #4294967295
 800a982:	4620      	mov	r0, r4
 800a984:	bd70      	pop	{r4, r5, r6, pc}
 800a986:	1cc4      	adds	r4, r0, #3
 800a988:	f024 0403 	bic.w	r4, r4, #3
 800a98c:	42a0      	cmp	r0, r4
 800a98e:	d0f8      	beq.n	800a982 <sbrk_aligned+0x22>
 800a990:	1a21      	subs	r1, r4, r0
 800a992:	4628      	mov	r0, r5
 800a994:	f000 fde8 	bl	800b568 <_sbrk_r>
 800a998:	3001      	adds	r0, #1
 800a99a:	d1f2      	bne.n	800a982 <sbrk_aligned+0x22>
 800a99c:	e7ef      	b.n	800a97e <sbrk_aligned+0x1e>
 800a99e:	bf00      	nop
 800a9a0:	20003b80 	.word	0x20003b80

0800a9a4 <_malloc_r>:
 800a9a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a9a8:	1ccd      	adds	r5, r1, #3
 800a9aa:	f025 0503 	bic.w	r5, r5, #3
 800a9ae:	3508      	adds	r5, #8
 800a9b0:	2d0c      	cmp	r5, #12
 800a9b2:	bf38      	it	cc
 800a9b4:	250c      	movcc	r5, #12
 800a9b6:	2d00      	cmp	r5, #0
 800a9b8:	4606      	mov	r6, r0
 800a9ba:	db01      	blt.n	800a9c0 <_malloc_r+0x1c>
 800a9bc:	42a9      	cmp	r1, r5
 800a9be:	d904      	bls.n	800a9ca <_malloc_r+0x26>
 800a9c0:	230c      	movs	r3, #12
 800a9c2:	6033      	str	r3, [r6, #0]
 800a9c4:	2000      	movs	r0, #0
 800a9c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a9ca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800aaa0 <_malloc_r+0xfc>
 800a9ce:	f000 f869 	bl	800aaa4 <__malloc_lock>
 800a9d2:	f8d8 3000 	ldr.w	r3, [r8]
 800a9d6:	461c      	mov	r4, r3
 800a9d8:	bb44      	cbnz	r4, 800aa2c <_malloc_r+0x88>
 800a9da:	4629      	mov	r1, r5
 800a9dc:	4630      	mov	r0, r6
 800a9de:	f7ff ffbf 	bl	800a960 <sbrk_aligned>
 800a9e2:	1c43      	adds	r3, r0, #1
 800a9e4:	4604      	mov	r4, r0
 800a9e6:	d158      	bne.n	800aa9a <_malloc_r+0xf6>
 800a9e8:	f8d8 4000 	ldr.w	r4, [r8]
 800a9ec:	4627      	mov	r7, r4
 800a9ee:	2f00      	cmp	r7, #0
 800a9f0:	d143      	bne.n	800aa7a <_malloc_r+0xd6>
 800a9f2:	2c00      	cmp	r4, #0
 800a9f4:	d04b      	beq.n	800aa8e <_malloc_r+0xea>
 800a9f6:	6823      	ldr	r3, [r4, #0]
 800a9f8:	4639      	mov	r1, r7
 800a9fa:	4630      	mov	r0, r6
 800a9fc:	eb04 0903 	add.w	r9, r4, r3
 800aa00:	f000 fdb2 	bl	800b568 <_sbrk_r>
 800aa04:	4581      	cmp	r9, r0
 800aa06:	d142      	bne.n	800aa8e <_malloc_r+0xea>
 800aa08:	6821      	ldr	r1, [r4, #0]
 800aa0a:	1a6d      	subs	r5, r5, r1
 800aa0c:	4629      	mov	r1, r5
 800aa0e:	4630      	mov	r0, r6
 800aa10:	f7ff ffa6 	bl	800a960 <sbrk_aligned>
 800aa14:	3001      	adds	r0, #1
 800aa16:	d03a      	beq.n	800aa8e <_malloc_r+0xea>
 800aa18:	6823      	ldr	r3, [r4, #0]
 800aa1a:	442b      	add	r3, r5
 800aa1c:	6023      	str	r3, [r4, #0]
 800aa1e:	f8d8 3000 	ldr.w	r3, [r8]
 800aa22:	685a      	ldr	r2, [r3, #4]
 800aa24:	bb62      	cbnz	r2, 800aa80 <_malloc_r+0xdc>
 800aa26:	f8c8 7000 	str.w	r7, [r8]
 800aa2a:	e00f      	b.n	800aa4c <_malloc_r+0xa8>
 800aa2c:	6822      	ldr	r2, [r4, #0]
 800aa2e:	1b52      	subs	r2, r2, r5
 800aa30:	d420      	bmi.n	800aa74 <_malloc_r+0xd0>
 800aa32:	2a0b      	cmp	r2, #11
 800aa34:	d917      	bls.n	800aa66 <_malloc_r+0xc2>
 800aa36:	1961      	adds	r1, r4, r5
 800aa38:	42a3      	cmp	r3, r4
 800aa3a:	6025      	str	r5, [r4, #0]
 800aa3c:	bf18      	it	ne
 800aa3e:	6059      	strne	r1, [r3, #4]
 800aa40:	6863      	ldr	r3, [r4, #4]
 800aa42:	bf08      	it	eq
 800aa44:	f8c8 1000 	streq.w	r1, [r8]
 800aa48:	5162      	str	r2, [r4, r5]
 800aa4a:	604b      	str	r3, [r1, #4]
 800aa4c:	4630      	mov	r0, r6
 800aa4e:	f000 f82f 	bl	800aab0 <__malloc_unlock>
 800aa52:	f104 000b 	add.w	r0, r4, #11
 800aa56:	1d23      	adds	r3, r4, #4
 800aa58:	f020 0007 	bic.w	r0, r0, #7
 800aa5c:	1ac2      	subs	r2, r0, r3
 800aa5e:	bf1c      	itt	ne
 800aa60:	1a1b      	subne	r3, r3, r0
 800aa62:	50a3      	strne	r3, [r4, r2]
 800aa64:	e7af      	b.n	800a9c6 <_malloc_r+0x22>
 800aa66:	6862      	ldr	r2, [r4, #4]
 800aa68:	42a3      	cmp	r3, r4
 800aa6a:	bf0c      	ite	eq
 800aa6c:	f8c8 2000 	streq.w	r2, [r8]
 800aa70:	605a      	strne	r2, [r3, #4]
 800aa72:	e7eb      	b.n	800aa4c <_malloc_r+0xa8>
 800aa74:	4623      	mov	r3, r4
 800aa76:	6864      	ldr	r4, [r4, #4]
 800aa78:	e7ae      	b.n	800a9d8 <_malloc_r+0x34>
 800aa7a:	463c      	mov	r4, r7
 800aa7c:	687f      	ldr	r7, [r7, #4]
 800aa7e:	e7b6      	b.n	800a9ee <_malloc_r+0x4a>
 800aa80:	461a      	mov	r2, r3
 800aa82:	685b      	ldr	r3, [r3, #4]
 800aa84:	42a3      	cmp	r3, r4
 800aa86:	d1fb      	bne.n	800aa80 <_malloc_r+0xdc>
 800aa88:	2300      	movs	r3, #0
 800aa8a:	6053      	str	r3, [r2, #4]
 800aa8c:	e7de      	b.n	800aa4c <_malloc_r+0xa8>
 800aa8e:	230c      	movs	r3, #12
 800aa90:	6033      	str	r3, [r6, #0]
 800aa92:	4630      	mov	r0, r6
 800aa94:	f000 f80c 	bl	800aab0 <__malloc_unlock>
 800aa98:	e794      	b.n	800a9c4 <_malloc_r+0x20>
 800aa9a:	6005      	str	r5, [r0, #0]
 800aa9c:	e7d6      	b.n	800aa4c <_malloc_r+0xa8>
 800aa9e:	bf00      	nop
 800aaa0:	20003b84 	.word	0x20003b84

0800aaa4 <__malloc_lock>:
 800aaa4:	4801      	ldr	r0, [pc, #4]	@ (800aaac <__malloc_lock+0x8>)
 800aaa6:	f7ff bf00 	b.w	800a8aa <__retarget_lock_acquire_recursive>
 800aaaa:	bf00      	nop
 800aaac:	20003b7c 	.word	0x20003b7c

0800aab0 <__malloc_unlock>:
 800aab0:	4801      	ldr	r0, [pc, #4]	@ (800aab8 <__malloc_unlock+0x8>)
 800aab2:	f7ff befb 	b.w	800a8ac <__retarget_lock_release_recursive>
 800aab6:	bf00      	nop
 800aab8:	20003b7c 	.word	0x20003b7c

0800aabc <__ssputs_r>:
 800aabc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aac0:	688e      	ldr	r6, [r1, #8]
 800aac2:	461f      	mov	r7, r3
 800aac4:	42be      	cmp	r6, r7
 800aac6:	680b      	ldr	r3, [r1, #0]
 800aac8:	4682      	mov	sl, r0
 800aaca:	460c      	mov	r4, r1
 800aacc:	4690      	mov	r8, r2
 800aace:	d82d      	bhi.n	800ab2c <__ssputs_r+0x70>
 800aad0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aad4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800aad8:	d026      	beq.n	800ab28 <__ssputs_r+0x6c>
 800aada:	6965      	ldr	r5, [r4, #20]
 800aadc:	6909      	ldr	r1, [r1, #16]
 800aade:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800aae2:	eba3 0901 	sub.w	r9, r3, r1
 800aae6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800aaea:	1c7b      	adds	r3, r7, #1
 800aaec:	444b      	add	r3, r9
 800aaee:	106d      	asrs	r5, r5, #1
 800aaf0:	429d      	cmp	r5, r3
 800aaf2:	bf38      	it	cc
 800aaf4:	461d      	movcc	r5, r3
 800aaf6:	0553      	lsls	r3, r2, #21
 800aaf8:	d527      	bpl.n	800ab4a <__ssputs_r+0x8e>
 800aafa:	4629      	mov	r1, r5
 800aafc:	f7ff ff52 	bl	800a9a4 <_malloc_r>
 800ab00:	4606      	mov	r6, r0
 800ab02:	b360      	cbz	r0, 800ab5e <__ssputs_r+0xa2>
 800ab04:	6921      	ldr	r1, [r4, #16]
 800ab06:	464a      	mov	r2, r9
 800ab08:	f7ff fed1 	bl	800a8ae <memcpy>
 800ab0c:	89a3      	ldrh	r3, [r4, #12]
 800ab0e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ab12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ab16:	81a3      	strh	r3, [r4, #12]
 800ab18:	6126      	str	r6, [r4, #16]
 800ab1a:	6165      	str	r5, [r4, #20]
 800ab1c:	444e      	add	r6, r9
 800ab1e:	eba5 0509 	sub.w	r5, r5, r9
 800ab22:	6026      	str	r6, [r4, #0]
 800ab24:	60a5      	str	r5, [r4, #8]
 800ab26:	463e      	mov	r6, r7
 800ab28:	42be      	cmp	r6, r7
 800ab2a:	d900      	bls.n	800ab2e <__ssputs_r+0x72>
 800ab2c:	463e      	mov	r6, r7
 800ab2e:	6820      	ldr	r0, [r4, #0]
 800ab30:	4632      	mov	r2, r6
 800ab32:	4641      	mov	r1, r8
 800ab34:	f7ff fdc8 	bl	800a6c8 <memmove>
 800ab38:	68a3      	ldr	r3, [r4, #8]
 800ab3a:	1b9b      	subs	r3, r3, r6
 800ab3c:	60a3      	str	r3, [r4, #8]
 800ab3e:	6823      	ldr	r3, [r4, #0]
 800ab40:	4433      	add	r3, r6
 800ab42:	6023      	str	r3, [r4, #0]
 800ab44:	2000      	movs	r0, #0
 800ab46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab4a:	462a      	mov	r2, r5
 800ab4c:	f000 fd1c 	bl	800b588 <_realloc_r>
 800ab50:	4606      	mov	r6, r0
 800ab52:	2800      	cmp	r0, #0
 800ab54:	d1e0      	bne.n	800ab18 <__ssputs_r+0x5c>
 800ab56:	6921      	ldr	r1, [r4, #16]
 800ab58:	4650      	mov	r0, sl
 800ab5a:	f7ff feb7 	bl	800a8cc <_free_r>
 800ab5e:	230c      	movs	r3, #12
 800ab60:	f8ca 3000 	str.w	r3, [sl]
 800ab64:	89a3      	ldrh	r3, [r4, #12]
 800ab66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ab6a:	81a3      	strh	r3, [r4, #12]
 800ab6c:	f04f 30ff 	mov.w	r0, #4294967295
 800ab70:	e7e9      	b.n	800ab46 <__ssputs_r+0x8a>
	...

0800ab74 <_svfiprintf_r>:
 800ab74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab78:	4698      	mov	r8, r3
 800ab7a:	898b      	ldrh	r3, [r1, #12]
 800ab7c:	061b      	lsls	r3, r3, #24
 800ab7e:	b09d      	sub	sp, #116	@ 0x74
 800ab80:	4607      	mov	r7, r0
 800ab82:	460d      	mov	r5, r1
 800ab84:	4614      	mov	r4, r2
 800ab86:	d510      	bpl.n	800abaa <_svfiprintf_r+0x36>
 800ab88:	690b      	ldr	r3, [r1, #16]
 800ab8a:	b973      	cbnz	r3, 800abaa <_svfiprintf_r+0x36>
 800ab8c:	2140      	movs	r1, #64	@ 0x40
 800ab8e:	f7ff ff09 	bl	800a9a4 <_malloc_r>
 800ab92:	6028      	str	r0, [r5, #0]
 800ab94:	6128      	str	r0, [r5, #16]
 800ab96:	b930      	cbnz	r0, 800aba6 <_svfiprintf_r+0x32>
 800ab98:	230c      	movs	r3, #12
 800ab9a:	603b      	str	r3, [r7, #0]
 800ab9c:	f04f 30ff 	mov.w	r0, #4294967295
 800aba0:	b01d      	add	sp, #116	@ 0x74
 800aba2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aba6:	2340      	movs	r3, #64	@ 0x40
 800aba8:	616b      	str	r3, [r5, #20]
 800abaa:	2300      	movs	r3, #0
 800abac:	9309      	str	r3, [sp, #36]	@ 0x24
 800abae:	2320      	movs	r3, #32
 800abb0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800abb4:	f8cd 800c 	str.w	r8, [sp, #12]
 800abb8:	2330      	movs	r3, #48	@ 0x30
 800abba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ad58 <_svfiprintf_r+0x1e4>
 800abbe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800abc2:	f04f 0901 	mov.w	r9, #1
 800abc6:	4623      	mov	r3, r4
 800abc8:	469a      	mov	sl, r3
 800abca:	f813 2b01 	ldrb.w	r2, [r3], #1
 800abce:	b10a      	cbz	r2, 800abd4 <_svfiprintf_r+0x60>
 800abd0:	2a25      	cmp	r2, #37	@ 0x25
 800abd2:	d1f9      	bne.n	800abc8 <_svfiprintf_r+0x54>
 800abd4:	ebba 0b04 	subs.w	fp, sl, r4
 800abd8:	d00b      	beq.n	800abf2 <_svfiprintf_r+0x7e>
 800abda:	465b      	mov	r3, fp
 800abdc:	4622      	mov	r2, r4
 800abde:	4629      	mov	r1, r5
 800abe0:	4638      	mov	r0, r7
 800abe2:	f7ff ff6b 	bl	800aabc <__ssputs_r>
 800abe6:	3001      	adds	r0, #1
 800abe8:	f000 80a7 	beq.w	800ad3a <_svfiprintf_r+0x1c6>
 800abec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800abee:	445a      	add	r2, fp
 800abf0:	9209      	str	r2, [sp, #36]	@ 0x24
 800abf2:	f89a 3000 	ldrb.w	r3, [sl]
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	f000 809f 	beq.w	800ad3a <_svfiprintf_r+0x1c6>
 800abfc:	2300      	movs	r3, #0
 800abfe:	f04f 32ff 	mov.w	r2, #4294967295
 800ac02:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ac06:	f10a 0a01 	add.w	sl, sl, #1
 800ac0a:	9304      	str	r3, [sp, #16]
 800ac0c:	9307      	str	r3, [sp, #28]
 800ac0e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ac12:	931a      	str	r3, [sp, #104]	@ 0x68
 800ac14:	4654      	mov	r4, sl
 800ac16:	2205      	movs	r2, #5
 800ac18:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac1c:	484e      	ldr	r0, [pc, #312]	@ (800ad58 <_svfiprintf_r+0x1e4>)
 800ac1e:	f7f5 fad7 	bl	80001d0 <memchr>
 800ac22:	9a04      	ldr	r2, [sp, #16]
 800ac24:	b9d8      	cbnz	r0, 800ac5e <_svfiprintf_r+0xea>
 800ac26:	06d0      	lsls	r0, r2, #27
 800ac28:	bf44      	itt	mi
 800ac2a:	2320      	movmi	r3, #32
 800ac2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ac30:	0711      	lsls	r1, r2, #28
 800ac32:	bf44      	itt	mi
 800ac34:	232b      	movmi	r3, #43	@ 0x2b
 800ac36:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ac3a:	f89a 3000 	ldrb.w	r3, [sl]
 800ac3e:	2b2a      	cmp	r3, #42	@ 0x2a
 800ac40:	d015      	beq.n	800ac6e <_svfiprintf_r+0xfa>
 800ac42:	9a07      	ldr	r2, [sp, #28]
 800ac44:	4654      	mov	r4, sl
 800ac46:	2000      	movs	r0, #0
 800ac48:	f04f 0c0a 	mov.w	ip, #10
 800ac4c:	4621      	mov	r1, r4
 800ac4e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ac52:	3b30      	subs	r3, #48	@ 0x30
 800ac54:	2b09      	cmp	r3, #9
 800ac56:	d94b      	bls.n	800acf0 <_svfiprintf_r+0x17c>
 800ac58:	b1b0      	cbz	r0, 800ac88 <_svfiprintf_r+0x114>
 800ac5a:	9207      	str	r2, [sp, #28]
 800ac5c:	e014      	b.n	800ac88 <_svfiprintf_r+0x114>
 800ac5e:	eba0 0308 	sub.w	r3, r0, r8
 800ac62:	fa09 f303 	lsl.w	r3, r9, r3
 800ac66:	4313      	orrs	r3, r2
 800ac68:	9304      	str	r3, [sp, #16]
 800ac6a:	46a2      	mov	sl, r4
 800ac6c:	e7d2      	b.n	800ac14 <_svfiprintf_r+0xa0>
 800ac6e:	9b03      	ldr	r3, [sp, #12]
 800ac70:	1d19      	adds	r1, r3, #4
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	9103      	str	r1, [sp, #12]
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	bfbb      	ittet	lt
 800ac7a:	425b      	neglt	r3, r3
 800ac7c:	f042 0202 	orrlt.w	r2, r2, #2
 800ac80:	9307      	strge	r3, [sp, #28]
 800ac82:	9307      	strlt	r3, [sp, #28]
 800ac84:	bfb8      	it	lt
 800ac86:	9204      	strlt	r2, [sp, #16]
 800ac88:	7823      	ldrb	r3, [r4, #0]
 800ac8a:	2b2e      	cmp	r3, #46	@ 0x2e
 800ac8c:	d10a      	bne.n	800aca4 <_svfiprintf_r+0x130>
 800ac8e:	7863      	ldrb	r3, [r4, #1]
 800ac90:	2b2a      	cmp	r3, #42	@ 0x2a
 800ac92:	d132      	bne.n	800acfa <_svfiprintf_r+0x186>
 800ac94:	9b03      	ldr	r3, [sp, #12]
 800ac96:	1d1a      	adds	r2, r3, #4
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	9203      	str	r2, [sp, #12]
 800ac9c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800aca0:	3402      	adds	r4, #2
 800aca2:	9305      	str	r3, [sp, #20]
 800aca4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ad68 <_svfiprintf_r+0x1f4>
 800aca8:	7821      	ldrb	r1, [r4, #0]
 800acaa:	2203      	movs	r2, #3
 800acac:	4650      	mov	r0, sl
 800acae:	f7f5 fa8f 	bl	80001d0 <memchr>
 800acb2:	b138      	cbz	r0, 800acc4 <_svfiprintf_r+0x150>
 800acb4:	9b04      	ldr	r3, [sp, #16]
 800acb6:	eba0 000a 	sub.w	r0, r0, sl
 800acba:	2240      	movs	r2, #64	@ 0x40
 800acbc:	4082      	lsls	r2, r0
 800acbe:	4313      	orrs	r3, r2
 800acc0:	3401      	adds	r4, #1
 800acc2:	9304      	str	r3, [sp, #16]
 800acc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800acc8:	4824      	ldr	r0, [pc, #144]	@ (800ad5c <_svfiprintf_r+0x1e8>)
 800acca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800acce:	2206      	movs	r2, #6
 800acd0:	f7f5 fa7e 	bl	80001d0 <memchr>
 800acd4:	2800      	cmp	r0, #0
 800acd6:	d036      	beq.n	800ad46 <_svfiprintf_r+0x1d2>
 800acd8:	4b21      	ldr	r3, [pc, #132]	@ (800ad60 <_svfiprintf_r+0x1ec>)
 800acda:	bb1b      	cbnz	r3, 800ad24 <_svfiprintf_r+0x1b0>
 800acdc:	9b03      	ldr	r3, [sp, #12]
 800acde:	3307      	adds	r3, #7
 800ace0:	f023 0307 	bic.w	r3, r3, #7
 800ace4:	3308      	adds	r3, #8
 800ace6:	9303      	str	r3, [sp, #12]
 800ace8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800acea:	4433      	add	r3, r6
 800acec:	9309      	str	r3, [sp, #36]	@ 0x24
 800acee:	e76a      	b.n	800abc6 <_svfiprintf_r+0x52>
 800acf0:	fb0c 3202 	mla	r2, ip, r2, r3
 800acf4:	460c      	mov	r4, r1
 800acf6:	2001      	movs	r0, #1
 800acf8:	e7a8      	b.n	800ac4c <_svfiprintf_r+0xd8>
 800acfa:	2300      	movs	r3, #0
 800acfc:	3401      	adds	r4, #1
 800acfe:	9305      	str	r3, [sp, #20]
 800ad00:	4619      	mov	r1, r3
 800ad02:	f04f 0c0a 	mov.w	ip, #10
 800ad06:	4620      	mov	r0, r4
 800ad08:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ad0c:	3a30      	subs	r2, #48	@ 0x30
 800ad0e:	2a09      	cmp	r2, #9
 800ad10:	d903      	bls.n	800ad1a <_svfiprintf_r+0x1a6>
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d0c6      	beq.n	800aca4 <_svfiprintf_r+0x130>
 800ad16:	9105      	str	r1, [sp, #20]
 800ad18:	e7c4      	b.n	800aca4 <_svfiprintf_r+0x130>
 800ad1a:	fb0c 2101 	mla	r1, ip, r1, r2
 800ad1e:	4604      	mov	r4, r0
 800ad20:	2301      	movs	r3, #1
 800ad22:	e7f0      	b.n	800ad06 <_svfiprintf_r+0x192>
 800ad24:	ab03      	add	r3, sp, #12
 800ad26:	9300      	str	r3, [sp, #0]
 800ad28:	462a      	mov	r2, r5
 800ad2a:	4b0e      	ldr	r3, [pc, #56]	@ (800ad64 <_svfiprintf_r+0x1f0>)
 800ad2c:	a904      	add	r1, sp, #16
 800ad2e:	4638      	mov	r0, r7
 800ad30:	f3af 8000 	nop.w
 800ad34:	1c42      	adds	r2, r0, #1
 800ad36:	4606      	mov	r6, r0
 800ad38:	d1d6      	bne.n	800ace8 <_svfiprintf_r+0x174>
 800ad3a:	89ab      	ldrh	r3, [r5, #12]
 800ad3c:	065b      	lsls	r3, r3, #25
 800ad3e:	f53f af2d 	bmi.w	800ab9c <_svfiprintf_r+0x28>
 800ad42:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ad44:	e72c      	b.n	800aba0 <_svfiprintf_r+0x2c>
 800ad46:	ab03      	add	r3, sp, #12
 800ad48:	9300      	str	r3, [sp, #0]
 800ad4a:	462a      	mov	r2, r5
 800ad4c:	4b05      	ldr	r3, [pc, #20]	@ (800ad64 <_svfiprintf_r+0x1f0>)
 800ad4e:	a904      	add	r1, sp, #16
 800ad50:	4638      	mov	r0, r7
 800ad52:	f000 f9bb 	bl	800b0cc <_printf_i>
 800ad56:	e7ed      	b.n	800ad34 <_svfiprintf_r+0x1c0>
 800ad58:	0800ba34 	.word	0x0800ba34
 800ad5c:	0800ba3e 	.word	0x0800ba3e
 800ad60:	00000000 	.word	0x00000000
 800ad64:	0800aabd 	.word	0x0800aabd
 800ad68:	0800ba3a 	.word	0x0800ba3a

0800ad6c <__sfputc_r>:
 800ad6c:	6893      	ldr	r3, [r2, #8]
 800ad6e:	3b01      	subs	r3, #1
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	b410      	push	{r4}
 800ad74:	6093      	str	r3, [r2, #8]
 800ad76:	da08      	bge.n	800ad8a <__sfputc_r+0x1e>
 800ad78:	6994      	ldr	r4, [r2, #24]
 800ad7a:	42a3      	cmp	r3, r4
 800ad7c:	db01      	blt.n	800ad82 <__sfputc_r+0x16>
 800ad7e:	290a      	cmp	r1, #10
 800ad80:	d103      	bne.n	800ad8a <__sfputc_r+0x1e>
 800ad82:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ad86:	f7ff bc0a 	b.w	800a59e <__swbuf_r>
 800ad8a:	6813      	ldr	r3, [r2, #0]
 800ad8c:	1c58      	adds	r0, r3, #1
 800ad8e:	6010      	str	r0, [r2, #0]
 800ad90:	7019      	strb	r1, [r3, #0]
 800ad92:	4608      	mov	r0, r1
 800ad94:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ad98:	4770      	bx	lr

0800ad9a <__sfputs_r>:
 800ad9a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad9c:	4606      	mov	r6, r0
 800ad9e:	460f      	mov	r7, r1
 800ada0:	4614      	mov	r4, r2
 800ada2:	18d5      	adds	r5, r2, r3
 800ada4:	42ac      	cmp	r4, r5
 800ada6:	d101      	bne.n	800adac <__sfputs_r+0x12>
 800ada8:	2000      	movs	r0, #0
 800adaa:	e007      	b.n	800adbc <__sfputs_r+0x22>
 800adac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800adb0:	463a      	mov	r2, r7
 800adb2:	4630      	mov	r0, r6
 800adb4:	f7ff ffda 	bl	800ad6c <__sfputc_r>
 800adb8:	1c43      	adds	r3, r0, #1
 800adba:	d1f3      	bne.n	800ada4 <__sfputs_r+0xa>
 800adbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800adc0 <_vfiprintf_r>:
 800adc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adc4:	460d      	mov	r5, r1
 800adc6:	b09d      	sub	sp, #116	@ 0x74
 800adc8:	4614      	mov	r4, r2
 800adca:	4698      	mov	r8, r3
 800adcc:	4606      	mov	r6, r0
 800adce:	b118      	cbz	r0, 800add8 <_vfiprintf_r+0x18>
 800add0:	6a03      	ldr	r3, [r0, #32]
 800add2:	b90b      	cbnz	r3, 800add8 <_vfiprintf_r+0x18>
 800add4:	f7ff fac4 	bl	800a360 <__sinit>
 800add8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800adda:	07d9      	lsls	r1, r3, #31
 800addc:	d405      	bmi.n	800adea <_vfiprintf_r+0x2a>
 800adde:	89ab      	ldrh	r3, [r5, #12]
 800ade0:	059a      	lsls	r2, r3, #22
 800ade2:	d402      	bmi.n	800adea <_vfiprintf_r+0x2a>
 800ade4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ade6:	f7ff fd60 	bl	800a8aa <__retarget_lock_acquire_recursive>
 800adea:	89ab      	ldrh	r3, [r5, #12]
 800adec:	071b      	lsls	r3, r3, #28
 800adee:	d501      	bpl.n	800adf4 <_vfiprintf_r+0x34>
 800adf0:	692b      	ldr	r3, [r5, #16]
 800adf2:	b99b      	cbnz	r3, 800ae1c <_vfiprintf_r+0x5c>
 800adf4:	4629      	mov	r1, r5
 800adf6:	4630      	mov	r0, r6
 800adf8:	f7ff fc10 	bl	800a61c <__swsetup_r>
 800adfc:	b170      	cbz	r0, 800ae1c <_vfiprintf_r+0x5c>
 800adfe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ae00:	07dc      	lsls	r4, r3, #31
 800ae02:	d504      	bpl.n	800ae0e <_vfiprintf_r+0x4e>
 800ae04:	f04f 30ff 	mov.w	r0, #4294967295
 800ae08:	b01d      	add	sp, #116	@ 0x74
 800ae0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae0e:	89ab      	ldrh	r3, [r5, #12]
 800ae10:	0598      	lsls	r0, r3, #22
 800ae12:	d4f7      	bmi.n	800ae04 <_vfiprintf_r+0x44>
 800ae14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ae16:	f7ff fd49 	bl	800a8ac <__retarget_lock_release_recursive>
 800ae1a:	e7f3      	b.n	800ae04 <_vfiprintf_r+0x44>
 800ae1c:	2300      	movs	r3, #0
 800ae1e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae20:	2320      	movs	r3, #32
 800ae22:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ae26:	f8cd 800c 	str.w	r8, [sp, #12]
 800ae2a:	2330      	movs	r3, #48	@ 0x30
 800ae2c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800afdc <_vfiprintf_r+0x21c>
 800ae30:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ae34:	f04f 0901 	mov.w	r9, #1
 800ae38:	4623      	mov	r3, r4
 800ae3a:	469a      	mov	sl, r3
 800ae3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ae40:	b10a      	cbz	r2, 800ae46 <_vfiprintf_r+0x86>
 800ae42:	2a25      	cmp	r2, #37	@ 0x25
 800ae44:	d1f9      	bne.n	800ae3a <_vfiprintf_r+0x7a>
 800ae46:	ebba 0b04 	subs.w	fp, sl, r4
 800ae4a:	d00b      	beq.n	800ae64 <_vfiprintf_r+0xa4>
 800ae4c:	465b      	mov	r3, fp
 800ae4e:	4622      	mov	r2, r4
 800ae50:	4629      	mov	r1, r5
 800ae52:	4630      	mov	r0, r6
 800ae54:	f7ff ffa1 	bl	800ad9a <__sfputs_r>
 800ae58:	3001      	adds	r0, #1
 800ae5a:	f000 80a7 	beq.w	800afac <_vfiprintf_r+0x1ec>
 800ae5e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ae60:	445a      	add	r2, fp
 800ae62:	9209      	str	r2, [sp, #36]	@ 0x24
 800ae64:	f89a 3000 	ldrb.w	r3, [sl]
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	f000 809f 	beq.w	800afac <_vfiprintf_r+0x1ec>
 800ae6e:	2300      	movs	r3, #0
 800ae70:	f04f 32ff 	mov.w	r2, #4294967295
 800ae74:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ae78:	f10a 0a01 	add.w	sl, sl, #1
 800ae7c:	9304      	str	r3, [sp, #16]
 800ae7e:	9307      	str	r3, [sp, #28]
 800ae80:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ae84:	931a      	str	r3, [sp, #104]	@ 0x68
 800ae86:	4654      	mov	r4, sl
 800ae88:	2205      	movs	r2, #5
 800ae8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae8e:	4853      	ldr	r0, [pc, #332]	@ (800afdc <_vfiprintf_r+0x21c>)
 800ae90:	f7f5 f99e 	bl	80001d0 <memchr>
 800ae94:	9a04      	ldr	r2, [sp, #16]
 800ae96:	b9d8      	cbnz	r0, 800aed0 <_vfiprintf_r+0x110>
 800ae98:	06d1      	lsls	r1, r2, #27
 800ae9a:	bf44      	itt	mi
 800ae9c:	2320      	movmi	r3, #32
 800ae9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aea2:	0713      	lsls	r3, r2, #28
 800aea4:	bf44      	itt	mi
 800aea6:	232b      	movmi	r3, #43	@ 0x2b
 800aea8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aeac:	f89a 3000 	ldrb.w	r3, [sl]
 800aeb0:	2b2a      	cmp	r3, #42	@ 0x2a
 800aeb2:	d015      	beq.n	800aee0 <_vfiprintf_r+0x120>
 800aeb4:	9a07      	ldr	r2, [sp, #28]
 800aeb6:	4654      	mov	r4, sl
 800aeb8:	2000      	movs	r0, #0
 800aeba:	f04f 0c0a 	mov.w	ip, #10
 800aebe:	4621      	mov	r1, r4
 800aec0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aec4:	3b30      	subs	r3, #48	@ 0x30
 800aec6:	2b09      	cmp	r3, #9
 800aec8:	d94b      	bls.n	800af62 <_vfiprintf_r+0x1a2>
 800aeca:	b1b0      	cbz	r0, 800aefa <_vfiprintf_r+0x13a>
 800aecc:	9207      	str	r2, [sp, #28]
 800aece:	e014      	b.n	800aefa <_vfiprintf_r+0x13a>
 800aed0:	eba0 0308 	sub.w	r3, r0, r8
 800aed4:	fa09 f303 	lsl.w	r3, r9, r3
 800aed8:	4313      	orrs	r3, r2
 800aeda:	9304      	str	r3, [sp, #16]
 800aedc:	46a2      	mov	sl, r4
 800aede:	e7d2      	b.n	800ae86 <_vfiprintf_r+0xc6>
 800aee0:	9b03      	ldr	r3, [sp, #12]
 800aee2:	1d19      	adds	r1, r3, #4
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	9103      	str	r1, [sp, #12]
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	bfbb      	ittet	lt
 800aeec:	425b      	neglt	r3, r3
 800aeee:	f042 0202 	orrlt.w	r2, r2, #2
 800aef2:	9307      	strge	r3, [sp, #28]
 800aef4:	9307      	strlt	r3, [sp, #28]
 800aef6:	bfb8      	it	lt
 800aef8:	9204      	strlt	r2, [sp, #16]
 800aefa:	7823      	ldrb	r3, [r4, #0]
 800aefc:	2b2e      	cmp	r3, #46	@ 0x2e
 800aefe:	d10a      	bne.n	800af16 <_vfiprintf_r+0x156>
 800af00:	7863      	ldrb	r3, [r4, #1]
 800af02:	2b2a      	cmp	r3, #42	@ 0x2a
 800af04:	d132      	bne.n	800af6c <_vfiprintf_r+0x1ac>
 800af06:	9b03      	ldr	r3, [sp, #12]
 800af08:	1d1a      	adds	r2, r3, #4
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	9203      	str	r2, [sp, #12]
 800af0e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800af12:	3402      	adds	r4, #2
 800af14:	9305      	str	r3, [sp, #20]
 800af16:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800afec <_vfiprintf_r+0x22c>
 800af1a:	7821      	ldrb	r1, [r4, #0]
 800af1c:	2203      	movs	r2, #3
 800af1e:	4650      	mov	r0, sl
 800af20:	f7f5 f956 	bl	80001d0 <memchr>
 800af24:	b138      	cbz	r0, 800af36 <_vfiprintf_r+0x176>
 800af26:	9b04      	ldr	r3, [sp, #16]
 800af28:	eba0 000a 	sub.w	r0, r0, sl
 800af2c:	2240      	movs	r2, #64	@ 0x40
 800af2e:	4082      	lsls	r2, r0
 800af30:	4313      	orrs	r3, r2
 800af32:	3401      	adds	r4, #1
 800af34:	9304      	str	r3, [sp, #16]
 800af36:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af3a:	4829      	ldr	r0, [pc, #164]	@ (800afe0 <_vfiprintf_r+0x220>)
 800af3c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800af40:	2206      	movs	r2, #6
 800af42:	f7f5 f945 	bl	80001d0 <memchr>
 800af46:	2800      	cmp	r0, #0
 800af48:	d03f      	beq.n	800afca <_vfiprintf_r+0x20a>
 800af4a:	4b26      	ldr	r3, [pc, #152]	@ (800afe4 <_vfiprintf_r+0x224>)
 800af4c:	bb1b      	cbnz	r3, 800af96 <_vfiprintf_r+0x1d6>
 800af4e:	9b03      	ldr	r3, [sp, #12]
 800af50:	3307      	adds	r3, #7
 800af52:	f023 0307 	bic.w	r3, r3, #7
 800af56:	3308      	adds	r3, #8
 800af58:	9303      	str	r3, [sp, #12]
 800af5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af5c:	443b      	add	r3, r7
 800af5e:	9309      	str	r3, [sp, #36]	@ 0x24
 800af60:	e76a      	b.n	800ae38 <_vfiprintf_r+0x78>
 800af62:	fb0c 3202 	mla	r2, ip, r2, r3
 800af66:	460c      	mov	r4, r1
 800af68:	2001      	movs	r0, #1
 800af6a:	e7a8      	b.n	800aebe <_vfiprintf_r+0xfe>
 800af6c:	2300      	movs	r3, #0
 800af6e:	3401      	adds	r4, #1
 800af70:	9305      	str	r3, [sp, #20]
 800af72:	4619      	mov	r1, r3
 800af74:	f04f 0c0a 	mov.w	ip, #10
 800af78:	4620      	mov	r0, r4
 800af7a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800af7e:	3a30      	subs	r2, #48	@ 0x30
 800af80:	2a09      	cmp	r2, #9
 800af82:	d903      	bls.n	800af8c <_vfiprintf_r+0x1cc>
 800af84:	2b00      	cmp	r3, #0
 800af86:	d0c6      	beq.n	800af16 <_vfiprintf_r+0x156>
 800af88:	9105      	str	r1, [sp, #20]
 800af8a:	e7c4      	b.n	800af16 <_vfiprintf_r+0x156>
 800af8c:	fb0c 2101 	mla	r1, ip, r1, r2
 800af90:	4604      	mov	r4, r0
 800af92:	2301      	movs	r3, #1
 800af94:	e7f0      	b.n	800af78 <_vfiprintf_r+0x1b8>
 800af96:	ab03      	add	r3, sp, #12
 800af98:	9300      	str	r3, [sp, #0]
 800af9a:	462a      	mov	r2, r5
 800af9c:	4b12      	ldr	r3, [pc, #72]	@ (800afe8 <_vfiprintf_r+0x228>)
 800af9e:	a904      	add	r1, sp, #16
 800afa0:	4630      	mov	r0, r6
 800afa2:	f3af 8000 	nop.w
 800afa6:	4607      	mov	r7, r0
 800afa8:	1c78      	adds	r0, r7, #1
 800afaa:	d1d6      	bne.n	800af5a <_vfiprintf_r+0x19a>
 800afac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800afae:	07d9      	lsls	r1, r3, #31
 800afb0:	d405      	bmi.n	800afbe <_vfiprintf_r+0x1fe>
 800afb2:	89ab      	ldrh	r3, [r5, #12]
 800afb4:	059a      	lsls	r2, r3, #22
 800afb6:	d402      	bmi.n	800afbe <_vfiprintf_r+0x1fe>
 800afb8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800afba:	f7ff fc77 	bl	800a8ac <__retarget_lock_release_recursive>
 800afbe:	89ab      	ldrh	r3, [r5, #12]
 800afc0:	065b      	lsls	r3, r3, #25
 800afc2:	f53f af1f 	bmi.w	800ae04 <_vfiprintf_r+0x44>
 800afc6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800afc8:	e71e      	b.n	800ae08 <_vfiprintf_r+0x48>
 800afca:	ab03      	add	r3, sp, #12
 800afcc:	9300      	str	r3, [sp, #0]
 800afce:	462a      	mov	r2, r5
 800afd0:	4b05      	ldr	r3, [pc, #20]	@ (800afe8 <_vfiprintf_r+0x228>)
 800afd2:	a904      	add	r1, sp, #16
 800afd4:	4630      	mov	r0, r6
 800afd6:	f000 f879 	bl	800b0cc <_printf_i>
 800afda:	e7e4      	b.n	800afa6 <_vfiprintf_r+0x1e6>
 800afdc:	0800ba34 	.word	0x0800ba34
 800afe0:	0800ba3e 	.word	0x0800ba3e
 800afe4:	00000000 	.word	0x00000000
 800afe8:	0800ad9b 	.word	0x0800ad9b
 800afec:	0800ba3a 	.word	0x0800ba3a

0800aff0 <_printf_common>:
 800aff0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aff4:	4616      	mov	r6, r2
 800aff6:	4698      	mov	r8, r3
 800aff8:	688a      	ldr	r2, [r1, #8]
 800affa:	690b      	ldr	r3, [r1, #16]
 800affc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b000:	4293      	cmp	r3, r2
 800b002:	bfb8      	it	lt
 800b004:	4613      	movlt	r3, r2
 800b006:	6033      	str	r3, [r6, #0]
 800b008:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b00c:	4607      	mov	r7, r0
 800b00e:	460c      	mov	r4, r1
 800b010:	b10a      	cbz	r2, 800b016 <_printf_common+0x26>
 800b012:	3301      	adds	r3, #1
 800b014:	6033      	str	r3, [r6, #0]
 800b016:	6823      	ldr	r3, [r4, #0]
 800b018:	0699      	lsls	r1, r3, #26
 800b01a:	bf42      	ittt	mi
 800b01c:	6833      	ldrmi	r3, [r6, #0]
 800b01e:	3302      	addmi	r3, #2
 800b020:	6033      	strmi	r3, [r6, #0]
 800b022:	6825      	ldr	r5, [r4, #0]
 800b024:	f015 0506 	ands.w	r5, r5, #6
 800b028:	d106      	bne.n	800b038 <_printf_common+0x48>
 800b02a:	f104 0a19 	add.w	sl, r4, #25
 800b02e:	68e3      	ldr	r3, [r4, #12]
 800b030:	6832      	ldr	r2, [r6, #0]
 800b032:	1a9b      	subs	r3, r3, r2
 800b034:	42ab      	cmp	r3, r5
 800b036:	dc26      	bgt.n	800b086 <_printf_common+0x96>
 800b038:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b03c:	6822      	ldr	r2, [r4, #0]
 800b03e:	3b00      	subs	r3, #0
 800b040:	bf18      	it	ne
 800b042:	2301      	movne	r3, #1
 800b044:	0692      	lsls	r2, r2, #26
 800b046:	d42b      	bmi.n	800b0a0 <_printf_common+0xb0>
 800b048:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b04c:	4641      	mov	r1, r8
 800b04e:	4638      	mov	r0, r7
 800b050:	47c8      	blx	r9
 800b052:	3001      	adds	r0, #1
 800b054:	d01e      	beq.n	800b094 <_printf_common+0xa4>
 800b056:	6823      	ldr	r3, [r4, #0]
 800b058:	6922      	ldr	r2, [r4, #16]
 800b05a:	f003 0306 	and.w	r3, r3, #6
 800b05e:	2b04      	cmp	r3, #4
 800b060:	bf02      	ittt	eq
 800b062:	68e5      	ldreq	r5, [r4, #12]
 800b064:	6833      	ldreq	r3, [r6, #0]
 800b066:	1aed      	subeq	r5, r5, r3
 800b068:	68a3      	ldr	r3, [r4, #8]
 800b06a:	bf0c      	ite	eq
 800b06c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b070:	2500      	movne	r5, #0
 800b072:	4293      	cmp	r3, r2
 800b074:	bfc4      	itt	gt
 800b076:	1a9b      	subgt	r3, r3, r2
 800b078:	18ed      	addgt	r5, r5, r3
 800b07a:	2600      	movs	r6, #0
 800b07c:	341a      	adds	r4, #26
 800b07e:	42b5      	cmp	r5, r6
 800b080:	d11a      	bne.n	800b0b8 <_printf_common+0xc8>
 800b082:	2000      	movs	r0, #0
 800b084:	e008      	b.n	800b098 <_printf_common+0xa8>
 800b086:	2301      	movs	r3, #1
 800b088:	4652      	mov	r2, sl
 800b08a:	4641      	mov	r1, r8
 800b08c:	4638      	mov	r0, r7
 800b08e:	47c8      	blx	r9
 800b090:	3001      	adds	r0, #1
 800b092:	d103      	bne.n	800b09c <_printf_common+0xac>
 800b094:	f04f 30ff 	mov.w	r0, #4294967295
 800b098:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b09c:	3501      	adds	r5, #1
 800b09e:	e7c6      	b.n	800b02e <_printf_common+0x3e>
 800b0a0:	18e1      	adds	r1, r4, r3
 800b0a2:	1c5a      	adds	r2, r3, #1
 800b0a4:	2030      	movs	r0, #48	@ 0x30
 800b0a6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b0aa:	4422      	add	r2, r4
 800b0ac:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b0b0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b0b4:	3302      	adds	r3, #2
 800b0b6:	e7c7      	b.n	800b048 <_printf_common+0x58>
 800b0b8:	2301      	movs	r3, #1
 800b0ba:	4622      	mov	r2, r4
 800b0bc:	4641      	mov	r1, r8
 800b0be:	4638      	mov	r0, r7
 800b0c0:	47c8      	blx	r9
 800b0c2:	3001      	adds	r0, #1
 800b0c4:	d0e6      	beq.n	800b094 <_printf_common+0xa4>
 800b0c6:	3601      	adds	r6, #1
 800b0c8:	e7d9      	b.n	800b07e <_printf_common+0x8e>
	...

0800b0cc <_printf_i>:
 800b0cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b0d0:	7e0f      	ldrb	r7, [r1, #24]
 800b0d2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b0d4:	2f78      	cmp	r7, #120	@ 0x78
 800b0d6:	4691      	mov	r9, r2
 800b0d8:	4680      	mov	r8, r0
 800b0da:	460c      	mov	r4, r1
 800b0dc:	469a      	mov	sl, r3
 800b0de:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b0e2:	d807      	bhi.n	800b0f4 <_printf_i+0x28>
 800b0e4:	2f62      	cmp	r7, #98	@ 0x62
 800b0e6:	d80a      	bhi.n	800b0fe <_printf_i+0x32>
 800b0e8:	2f00      	cmp	r7, #0
 800b0ea:	f000 80d1 	beq.w	800b290 <_printf_i+0x1c4>
 800b0ee:	2f58      	cmp	r7, #88	@ 0x58
 800b0f0:	f000 80b8 	beq.w	800b264 <_printf_i+0x198>
 800b0f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b0f8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b0fc:	e03a      	b.n	800b174 <_printf_i+0xa8>
 800b0fe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b102:	2b15      	cmp	r3, #21
 800b104:	d8f6      	bhi.n	800b0f4 <_printf_i+0x28>
 800b106:	a101      	add	r1, pc, #4	@ (adr r1, 800b10c <_printf_i+0x40>)
 800b108:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b10c:	0800b165 	.word	0x0800b165
 800b110:	0800b179 	.word	0x0800b179
 800b114:	0800b0f5 	.word	0x0800b0f5
 800b118:	0800b0f5 	.word	0x0800b0f5
 800b11c:	0800b0f5 	.word	0x0800b0f5
 800b120:	0800b0f5 	.word	0x0800b0f5
 800b124:	0800b179 	.word	0x0800b179
 800b128:	0800b0f5 	.word	0x0800b0f5
 800b12c:	0800b0f5 	.word	0x0800b0f5
 800b130:	0800b0f5 	.word	0x0800b0f5
 800b134:	0800b0f5 	.word	0x0800b0f5
 800b138:	0800b277 	.word	0x0800b277
 800b13c:	0800b1a3 	.word	0x0800b1a3
 800b140:	0800b231 	.word	0x0800b231
 800b144:	0800b0f5 	.word	0x0800b0f5
 800b148:	0800b0f5 	.word	0x0800b0f5
 800b14c:	0800b299 	.word	0x0800b299
 800b150:	0800b0f5 	.word	0x0800b0f5
 800b154:	0800b1a3 	.word	0x0800b1a3
 800b158:	0800b0f5 	.word	0x0800b0f5
 800b15c:	0800b0f5 	.word	0x0800b0f5
 800b160:	0800b239 	.word	0x0800b239
 800b164:	6833      	ldr	r3, [r6, #0]
 800b166:	1d1a      	adds	r2, r3, #4
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	6032      	str	r2, [r6, #0]
 800b16c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b170:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b174:	2301      	movs	r3, #1
 800b176:	e09c      	b.n	800b2b2 <_printf_i+0x1e6>
 800b178:	6833      	ldr	r3, [r6, #0]
 800b17a:	6820      	ldr	r0, [r4, #0]
 800b17c:	1d19      	adds	r1, r3, #4
 800b17e:	6031      	str	r1, [r6, #0]
 800b180:	0606      	lsls	r6, r0, #24
 800b182:	d501      	bpl.n	800b188 <_printf_i+0xbc>
 800b184:	681d      	ldr	r5, [r3, #0]
 800b186:	e003      	b.n	800b190 <_printf_i+0xc4>
 800b188:	0645      	lsls	r5, r0, #25
 800b18a:	d5fb      	bpl.n	800b184 <_printf_i+0xb8>
 800b18c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b190:	2d00      	cmp	r5, #0
 800b192:	da03      	bge.n	800b19c <_printf_i+0xd0>
 800b194:	232d      	movs	r3, #45	@ 0x2d
 800b196:	426d      	negs	r5, r5
 800b198:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b19c:	4858      	ldr	r0, [pc, #352]	@ (800b300 <_printf_i+0x234>)
 800b19e:	230a      	movs	r3, #10
 800b1a0:	e011      	b.n	800b1c6 <_printf_i+0xfa>
 800b1a2:	6821      	ldr	r1, [r4, #0]
 800b1a4:	6833      	ldr	r3, [r6, #0]
 800b1a6:	0608      	lsls	r0, r1, #24
 800b1a8:	f853 5b04 	ldr.w	r5, [r3], #4
 800b1ac:	d402      	bmi.n	800b1b4 <_printf_i+0xe8>
 800b1ae:	0649      	lsls	r1, r1, #25
 800b1b0:	bf48      	it	mi
 800b1b2:	b2ad      	uxthmi	r5, r5
 800b1b4:	2f6f      	cmp	r7, #111	@ 0x6f
 800b1b6:	4852      	ldr	r0, [pc, #328]	@ (800b300 <_printf_i+0x234>)
 800b1b8:	6033      	str	r3, [r6, #0]
 800b1ba:	bf14      	ite	ne
 800b1bc:	230a      	movne	r3, #10
 800b1be:	2308      	moveq	r3, #8
 800b1c0:	2100      	movs	r1, #0
 800b1c2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b1c6:	6866      	ldr	r6, [r4, #4]
 800b1c8:	60a6      	str	r6, [r4, #8]
 800b1ca:	2e00      	cmp	r6, #0
 800b1cc:	db05      	blt.n	800b1da <_printf_i+0x10e>
 800b1ce:	6821      	ldr	r1, [r4, #0]
 800b1d0:	432e      	orrs	r6, r5
 800b1d2:	f021 0104 	bic.w	r1, r1, #4
 800b1d6:	6021      	str	r1, [r4, #0]
 800b1d8:	d04b      	beq.n	800b272 <_printf_i+0x1a6>
 800b1da:	4616      	mov	r6, r2
 800b1dc:	fbb5 f1f3 	udiv	r1, r5, r3
 800b1e0:	fb03 5711 	mls	r7, r3, r1, r5
 800b1e4:	5dc7      	ldrb	r7, [r0, r7]
 800b1e6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b1ea:	462f      	mov	r7, r5
 800b1ec:	42bb      	cmp	r3, r7
 800b1ee:	460d      	mov	r5, r1
 800b1f0:	d9f4      	bls.n	800b1dc <_printf_i+0x110>
 800b1f2:	2b08      	cmp	r3, #8
 800b1f4:	d10b      	bne.n	800b20e <_printf_i+0x142>
 800b1f6:	6823      	ldr	r3, [r4, #0]
 800b1f8:	07df      	lsls	r7, r3, #31
 800b1fa:	d508      	bpl.n	800b20e <_printf_i+0x142>
 800b1fc:	6923      	ldr	r3, [r4, #16]
 800b1fe:	6861      	ldr	r1, [r4, #4]
 800b200:	4299      	cmp	r1, r3
 800b202:	bfde      	ittt	le
 800b204:	2330      	movle	r3, #48	@ 0x30
 800b206:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b20a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b20e:	1b92      	subs	r2, r2, r6
 800b210:	6122      	str	r2, [r4, #16]
 800b212:	f8cd a000 	str.w	sl, [sp]
 800b216:	464b      	mov	r3, r9
 800b218:	aa03      	add	r2, sp, #12
 800b21a:	4621      	mov	r1, r4
 800b21c:	4640      	mov	r0, r8
 800b21e:	f7ff fee7 	bl	800aff0 <_printf_common>
 800b222:	3001      	adds	r0, #1
 800b224:	d14a      	bne.n	800b2bc <_printf_i+0x1f0>
 800b226:	f04f 30ff 	mov.w	r0, #4294967295
 800b22a:	b004      	add	sp, #16
 800b22c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b230:	6823      	ldr	r3, [r4, #0]
 800b232:	f043 0320 	orr.w	r3, r3, #32
 800b236:	6023      	str	r3, [r4, #0]
 800b238:	4832      	ldr	r0, [pc, #200]	@ (800b304 <_printf_i+0x238>)
 800b23a:	2778      	movs	r7, #120	@ 0x78
 800b23c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b240:	6823      	ldr	r3, [r4, #0]
 800b242:	6831      	ldr	r1, [r6, #0]
 800b244:	061f      	lsls	r7, r3, #24
 800b246:	f851 5b04 	ldr.w	r5, [r1], #4
 800b24a:	d402      	bmi.n	800b252 <_printf_i+0x186>
 800b24c:	065f      	lsls	r7, r3, #25
 800b24e:	bf48      	it	mi
 800b250:	b2ad      	uxthmi	r5, r5
 800b252:	6031      	str	r1, [r6, #0]
 800b254:	07d9      	lsls	r1, r3, #31
 800b256:	bf44      	itt	mi
 800b258:	f043 0320 	orrmi.w	r3, r3, #32
 800b25c:	6023      	strmi	r3, [r4, #0]
 800b25e:	b11d      	cbz	r5, 800b268 <_printf_i+0x19c>
 800b260:	2310      	movs	r3, #16
 800b262:	e7ad      	b.n	800b1c0 <_printf_i+0xf4>
 800b264:	4826      	ldr	r0, [pc, #152]	@ (800b300 <_printf_i+0x234>)
 800b266:	e7e9      	b.n	800b23c <_printf_i+0x170>
 800b268:	6823      	ldr	r3, [r4, #0]
 800b26a:	f023 0320 	bic.w	r3, r3, #32
 800b26e:	6023      	str	r3, [r4, #0]
 800b270:	e7f6      	b.n	800b260 <_printf_i+0x194>
 800b272:	4616      	mov	r6, r2
 800b274:	e7bd      	b.n	800b1f2 <_printf_i+0x126>
 800b276:	6833      	ldr	r3, [r6, #0]
 800b278:	6825      	ldr	r5, [r4, #0]
 800b27a:	6961      	ldr	r1, [r4, #20]
 800b27c:	1d18      	adds	r0, r3, #4
 800b27e:	6030      	str	r0, [r6, #0]
 800b280:	062e      	lsls	r6, r5, #24
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	d501      	bpl.n	800b28a <_printf_i+0x1be>
 800b286:	6019      	str	r1, [r3, #0]
 800b288:	e002      	b.n	800b290 <_printf_i+0x1c4>
 800b28a:	0668      	lsls	r0, r5, #25
 800b28c:	d5fb      	bpl.n	800b286 <_printf_i+0x1ba>
 800b28e:	8019      	strh	r1, [r3, #0]
 800b290:	2300      	movs	r3, #0
 800b292:	6123      	str	r3, [r4, #16]
 800b294:	4616      	mov	r6, r2
 800b296:	e7bc      	b.n	800b212 <_printf_i+0x146>
 800b298:	6833      	ldr	r3, [r6, #0]
 800b29a:	1d1a      	adds	r2, r3, #4
 800b29c:	6032      	str	r2, [r6, #0]
 800b29e:	681e      	ldr	r6, [r3, #0]
 800b2a0:	6862      	ldr	r2, [r4, #4]
 800b2a2:	2100      	movs	r1, #0
 800b2a4:	4630      	mov	r0, r6
 800b2a6:	f7f4 ff93 	bl	80001d0 <memchr>
 800b2aa:	b108      	cbz	r0, 800b2b0 <_printf_i+0x1e4>
 800b2ac:	1b80      	subs	r0, r0, r6
 800b2ae:	6060      	str	r0, [r4, #4]
 800b2b0:	6863      	ldr	r3, [r4, #4]
 800b2b2:	6123      	str	r3, [r4, #16]
 800b2b4:	2300      	movs	r3, #0
 800b2b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b2ba:	e7aa      	b.n	800b212 <_printf_i+0x146>
 800b2bc:	6923      	ldr	r3, [r4, #16]
 800b2be:	4632      	mov	r2, r6
 800b2c0:	4649      	mov	r1, r9
 800b2c2:	4640      	mov	r0, r8
 800b2c4:	47d0      	blx	sl
 800b2c6:	3001      	adds	r0, #1
 800b2c8:	d0ad      	beq.n	800b226 <_printf_i+0x15a>
 800b2ca:	6823      	ldr	r3, [r4, #0]
 800b2cc:	079b      	lsls	r3, r3, #30
 800b2ce:	d413      	bmi.n	800b2f8 <_printf_i+0x22c>
 800b2d0:	68e0      	ldr	r0, [r4, #12]
 800b2d2:	9b03      	ldr	r3, [sp, #12]
 800b2d4:	4298      	cmp	r0, r3
 800b2d6:	bfb8      	it	lt
 800b2d8:	4618      	movlt	r0, r3
 800b2da:	e7a6      	b.n	800b22a <_printf_i+0x15e>
 800b2dc:	2301      	movs	r3, #1
 800b2de:	4632      	mov	r2, r6
 800b2e0:	4649      	mov	r1, r9
 800b2e2:	4640      	mov	r0, r8
 800b2e4:	47d0      	blx	sl
 800b2e6:	3001      	adds	r0, #1
 800b2e8:	d09d      	beq.n	800b226 <_printf_i+0x15a>
 800b2ea:	3501      	adds	r5, #1
 800b2ec:	68e3      	ldr	r3, [r4, #12]
 800b2ee:	9903      	ldr	r1, [sp, #12]
 800b2f0:	1a5b      	subs	r3, r3, r1
 800b2f2:	42ab      	cmp	r3, r5
 800b2f4:	dcf2      	bgt.n	800b2dc <_printf_i+0x210>
 800b2f6:	e7eb      	b.n	800b2d0 <_printf_i+0x204>
 800b2f8:	2500      	movs	r5, #0
 800b2fa:	f104 0619 	add.w	r6, r4, #25
 800b2fe:	e7f5      	b.n	800b2ec <_printf_i+0x220>
 800b300:	0800ba45 	.word	0x0800ba45
 800b304:	0800ba56 	.word	0x0800ba56

0800b308 <__sflush_r>:
 800b308:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b30c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b310:	0716      	lsls	r6, r2, #28
 800b312:	4605      	mov	r5, r0
 800b314:	460c      	mov	r4, r1
 800b316:	d454      	bmi.n	800b3c2 <__sflush_r+0xba>
 800b318:	684b      	ldr	r3, [r1, #4]
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	dc02      	bgt.n	800b324 <__sflush_r+0x1c>
 800b31e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b320:	2b00      	cmp	r3, #0
 800b322:	dd48      	ble.n	800b3b6 <__sflush_r+0xae>
 800b324:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b326:	2e00      	cmp	r6, #0
 800b328:	d045      	beq.n	800b3b6 <__sflush_r+0xae>
 800b32a:	2300      	movs	r3, #0
 800b32c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b330:	682f      	ldr	r7, [r5, #0]
 800b332:	6a21      	ldr	r1, [r4, #32]
 800b334:	602b      	str	r3, [r5, #0]
 800b336:	d030      	beq.n	800b39a <__sflush_r+0x92>
 800b338:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b33a:	89a3      	ldrh	r3, [r4, #12]
 800b33c:	0759      	lsls	r1, r3, #29
 800b33e:	d505      	bpl.n	800b34c <__sflush_r+0x44>
 800b340:	6863      	ldr	r3, [r4, #4]
 800b342:	1ad2      	subs	r2, r2, r3
 800b344:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b346:	b10b      	cbz	r3, 800b34c <__sflush_r+0x44>
 800b348:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b34a:	1ad2      	subs	r2, r2, r3
 800b34c:	2300      	movs	r3, #0
 800b34e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b350:	6a21      	ldr	r1, [r4, #32]
 800b352:	4628      	mov	r0, r5
 800b354:	47b0      	blx	r6
 800b356:	1c43      	adds	r3, r0, #1
 800b358:	89a3      	ldrh	r3, [r4, #12]
 800b35a:	d106      	bne.n	800b36a <__sflush_r+0x62>
 800b35c:	6829      	ldr	r1, [r5, #0]
 800b35e:	291d      	cmp	r1, #29
 800b360:	d82b      	bhi.n	800b3ba <__sflush_r+0xb2>
 800b362:	4a2a      	ldr	r2, [pc, #168]	@ (800b40c <__sflush_r+0x104>)
 800b364:	40ca      	lsrs	r2, r1
 800b366:	07d6      	lsls	r6, r2, #31
 800b368:	d527      	bpl.n	800b3ba <__sflush_r+0xb2>
 800b36a:	2200      	movs	r2, #0
 800b36c:	6062      	str	r2, [r4, #4]
 800b36e:	04d9      	lsls	r1, r3, #19
 800b370:	6922      	ldr	r2, [r4, #16]
 800b372:	6022      	str	r2, [r4, #0]
 800b374:	d504      	bpl.n	800b380 <__sflush_r+0x78>
 800b376:	1c42      	adds	r2, r0, #1
 800b378:	d101      	bne.n	800b37e <__sflush_r+0x76>
 800b37a:	682b      	ldr	r3, [r5, #0]
 800b37c:	b903      	cbnz	r3, 800b380 <__sflush_r+0x78>
 800b37e:	6560      	str	r0, [r4, #84]	@ 0x54
 800b380:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b382:	602f      	str	r7, [r5, #0]
 800b384:	b1b9      	cbz	r1, 800b3b6 <__sflush_r+0xae>
 800b386:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b38a:	4299      	cmp	r1, r3
 800b38c:	d002      	beq.n	800b394 <__sflush_r+0x8c>
 800b38e:	4628      	mov	r0, r5
 800b390:	f7ff fa9c 	bl	800a8cc <_free_r>
 800b394:	2300      	movs	r3, #0
 800b396:	6363      	str	r3, [r4, #52]	@ 0x34
 800b398:	e00d      	b.n	800b3b6 <__sflush_r+0xae>
 800b39a:	2301      	movs	r3, #1
 800b39c:	4628      	mov	r0, r5
 800b39e:	47b0      	blx	r6
 800b3a0:	4602      	mov	r2, r0
 800b3a2:	1c50      	adds	r0, r2, #1
 800b3a4:	d1c9      	bne.n	800b33a <__sflush_r+0x32>
 800b3a6:	682b      	ldr	r3, [r5, #0]
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d0c6      	beq.n	800b33a <__sflush_r+0x32>
 800b3ac:	2b1d      	cmp	r3, #29
 800b3ae:	d001      	beq.n	800b3b4 <__sflush_r+0xac>
 800b3b0:	2b16      	cmp	r3, #22
 800b3b2:	d11e      	bne.n	800b3f2 <__sflush_r+0xea>
 800b3b4:	602f      	str	r7, [r5, #0]
 800b3b6:	2000      	movs	r0, #0
 800b3b8:	e022      	b.n	800b400 <__sflush_r+0xf8>
 800b3ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b3be:	b21b      	sxth	r3, r3
 800b3c0:	e01b      	b.n	800b3fa <__sflush_r+0xf2>
 800b3c2:	690f      	ldr	r7, [r1, #16]
 800b3c4:	2f00      	cmp	r7, #0
 800b3c6:	d0f6      	beq.n	800b3b6 <__sflush_r+0xae>
 800b3c8:	0793      	lsls	r3, r2, #30
 800b3ca:	680e      	ldr	r6, [r1, #0]
 800b3cc:	bf08      	it	eq
 800b3ce:	694b      	ldreq	r3, [r1, #20]
 800b3d0:	600f      	str	r7, [r1, #0]
 800b3d2:	bf18      	it	ne
 800b3d4:	2300      	movne	r3, #0
 800b3d6:	eba6 0807 	sub.w	r8, r6, r7
 800b3da:	608b      	str	r3, [r1, #8]
 800b3dc:	f1b8 0f00 	cmp.w	r8, #0
 800b3e0:	dde9      	ble.n	800b3b6 <__sflush_r+0xae>
 800b3e2:	6a21      	ldr	r1, [r4, #32]
 800b3e4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b3e6:	4643      	mov	r3, r8
 800b3e8:	463a      	mov	r2, r7
 800b3ea:	4628      	mov	r0, r5
 800b3ec:	47b0      	blx	r6
 800b3ee:	2800      	cmp	r0, #0
 800b3f0:	dc08      	bgt.n	800b404 <__sflush_r+0xfc>
 800b3f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b3f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b3fa:	81a3      	strh	r3, [r4, #12]
 800b3fc:	f04f 30ff 	mov.w	r0, #4294967295
 800b400:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b404:	4407      	add	r7, r0
 800b406:	eba8 0800 	sub.w	r8, r8, r0
 800b40a:	e7e7      	b.n	800b3dc <__sflush_r+0xd4>
 800b40c:	20400001 	.word	0x20400001

0800b410 <_fflush_r>:
 800b410:	b538      	push	{r3, r4, r5, lr}
 800b412:	690b      	ldr	r3, [r1, #16]
 800b414:	4605      	mov	r5, r0
 800b416:	460c      	mov	r4, r1
 800b418:	b913      	cbnz	r3, 800b420 <_fflush_r+0x10>
 800b41a:	2500      	movs	r5, #0
 800b41c:	4628      	mov	r0, r5
 800b41e:	bd38      	pop	{r3, r4, r5, pc}
 800b420:	b118      	cbz	r0, 800b42a <_fflush_r+0x1a>
 800b422:	6a03      	ldr	r3, [r0, #32]
 800b424:	b90b      	cbnz	r3, 800b42a <_fflush_r+0x1a>
 800b426:	f7fe ff9b 	bl	800a360 <__sinit>
 800b42a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d0f3      	beq.n	800b41a <_fflush_r+0xa>
 800b432:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b434:	07d0      	lsls	r0, r2, #31
 800b436:	d404      	bmi.n	800b442 <_fflush_r+0x32>
 800b438:	0599      	lsls	r1, r3, #22
 800b43a:	d402      	bmi.n	800b442 <_fflush_r+0x32>
 800b43c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b43e:	f7ff fa34 	bl	800a8aa <__retarget_lock_acquire_recursive>
 800b442:	4628      	mov	r0, r5
 800b444:	4621      	mov	r1, r4
 800b446:	f7ff ff5f 	bl	800b308 <__sflush_r>
 800b44a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b44c:	07da      	lsls	r2, r3, #31
 800b44e:	4605      	mov	r5, r0
 800b450:	d4e4      	bmi.n	800b41c <_fflush_r+0xc>
 800b452:	89a3      	ldrh	r3, [r4, #12]
 800b454:	059b      	lsls	r3, r3, #22
 800b456:	d4e1      	bmi.n	800b41c <_fflush_r+0xc>
 800b458:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b45a:	f7ff fa27 	bl	800a8ac <__retarget_lock_release_recursive>
 800b45e:	e7dd      	b.n	800b41c <_fflush_r+0xc>

0800b460 <__swhatbuf_r>:
 800b460:	b570      	push	{r4, r5, r6, lr}
 800b462:	460c      	mov	r4, r1
 800b464:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b468:	2900      	cmp	r1, #0
 800b46a:	b096      	sub	sp, #88	@ 0x58
 800b46c:	4615      	mov	r5, r2
 800b46e:	461e      	mov	r6, r3
 800b470:	da0d      	bge.n	800b48e <__swhatbuf_r+0x2e>
 800b472:	89a3      	ldrh	r3, [r4, #12]
 800b474:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b478:	f04f 0100 	mov.w	r1, #0
 800b47c:	bf14      	ite	ne
 800b47e:	2340      	movne	r3, #64	@ 0x40
 800b480:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b484:	2000      	movs	r0, #0
 800b486:	6031      	str	r1, [r6, #0]
 800b488:	602b      	str	r3, [r5, #0]
 800b48a:	b016      	add	sp, #88	@ 0x58
 800b48c:	bd70      	pop	{r4, r5, r6, pc}
 800b48e:	466a      	mov	r2, sp
 800b490:	f000 f848 	bl	800b524 <_fstat_r>
 800b494:	2800      	cmp	r0, #0
 800b496:	dbec      	blt.n	800b472 <__swhatbuf_r+0x12>
 800b498:	9901      	ldr	r1, [sp, #4]
 800b49a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b49e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b4a2:	4259      	negs	r1, r3
 800b4a4:	4159      	adcs	r1, r3
 800b4a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b4aa:	e7eb      	b.n	800b484 <__swhatbuf_r+0x24>

0800b4ac <__smakebuf_r>:
 800b4ac:	898b      	ldrh	r3, [r1, #12]
 800b4ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b4b0:	079d      	lsls	r5, r3, #30
 800b4b2:	4606      	mov	r6, r0
 800b4b4:	460c      	mov	r4, r1
 800b4b6:	d507      	bpl.n	800b4c8 <__smakebuf_r+0x1c>
 800b4b8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b4bc:	6023      	str	r3, [r4, #0]
 800b4be:	6123      	str	r3, [r4, #16]
 800b4c0:	2301      	movs	r3, #1
 800b4c2:	6163      	str	r3, [r4, #20]
 800b4c4:	b003      	add	sp, #12
 800b4c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b4c8:	ab01      	add	r3, sp, #4
 800b4ca:	466a      	mov	r2, sp
 800b4cc:	f7ff ffc8 	bl	800b460 <__swhatbuf_r>
 800b4d0:	9f00      	ldr	r7, [sp, #0]
 800b4d2:	4605      	mov	r5, r0
 800b4d4:	4639      	mov	r1, r7
 800b4d6:	4630      	mov	r0, r6
 800b4d8:	f7ff fa64 	bl	800a9a4 <_malloc_r>
 800b4dc:	b948      	cbnz	r0, 800b4f2 <__smakebuf_r+0x46>
 800b4de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b4e2:	059a      	lsls	r2, r3, #22
 800b4e4:	d4ee      	bmi.n	800b4c4 <__smakebuf_r+0x18>
 800b4e6:	f023 0303 	bic.w	r3, r3, #3
 800b4ea:	f043 0302 	orr.w	r3, r3, #2
 800b4ee:	81a3      	strh	r3, [r4, #12]
 800b4f0:	e7e2      	b.n	800b4b8 <__smakebuf_r+0xc>
 800b4f2:	89a3      	ldrh	r3, [r4, #12]
 800b4f4:	6020      	str	r0, [r4, #0]
 800b4f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b4fa:	81a3      	strh	r3, [r4, #12]
 800b4fc:	9b01      	ldr	r3, [sp, #4]
 800b4fe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b502:	b15b      	cbz	r3, 800b51c <__smakebuf_r+0x70>
 800b504:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b508:	4630      	mov	r0, r6
 800b50a:	f000 f81d 	bl	800b548 <_isatty_r>
 800b50e:	b128      	cbz	r0, 800b51c <__smakebuf_r+0x70>
 800b510:	89a3      	ldrh	r3, [r4, #12]
 800b512:	f023 0303 	bic.w	r3, r3, #3
 800b516:	f043 0301 	orr.w	r3, r3, #1
 800b51a:	81a3      	strh	r3, [r4, #12]
 800b51c:	89a3      	ldrh	r3, [r4, #12]
 800b51e:	431d      	orrs	r5, r3
 800b520:	81a5      	strh	r5, [r4, #12]
 800b522:	e7cf      	b.n	800b4c4 <__smakebuf_r+0x18>

0800b524 <_fstat_r>:
 800b524:	b538      	push	{r3, r4, r5, lr}
 800b526:	4d07      	ldr	r5, [pc, #28]	@ (800b544 <_fstat_r+0x20>)
 800b528:	2300      	movs	r3, #0
 800b52a:	4604      	mov	r4, r0
 800b52c:	4608      	mov	r0, r1
 800b52e:	4611      	mov	r1, r2
 800b530:	602b      	str	r3, [r5, #0]
 800b532:	f7f6 fa46 	bl	80019c2 <_fstat>
 800b536:	1c43      	adds	r3, r0, #1
 800b538:	d102      	bne.n	800b540 <_fstat_r+0x1c>
 800b53a:	682b      	ldr	r3, [r5, #0]
 800b53c:	b103      	cbz	r3, 800b540 <_fstat_r+0x1c>
 800b53e:	6023      	str	r3, [r4, #0]
 800b540:	bd38      	pop	{r3, r4, r5, pc}
 800b542:	bf00      	nop
 800b544:	20003b78 	.word	0x20003b78

0800b548 <_isatty_r>:
 800b548:	b538      	push	{r3, r4, r5, lr}
 800b54a:	4d06      	ldr	r5, [pc, #24]	@ (800b564 <_isatty_r+0x1c>)
 800b54c:	2300      	movs	r3, #0
 800b54e:	4604      	mov	r4, r0
 800b550:	4608      	mov	r0, r1
 800b552:	602b      	str	r3, [r5, #0]
 800b554:	f7f6 fa45 	bl	80019e2 <_isatty>
 800b558:	1c43      	adds	r3, r0, #1
 800b55a:	d102      	bne.n	800b562 <_isatty_r+0x1a>
 800b55c:	682b      	ldr	r3, [r5, #0]
 800b55e:	b103      	cbz	r3, 800b562 <_isatty_r+0x1a>
 800b560:	6023      	str	r3, [r4, #0]
 800b562:	bd38      	pop	{r3, r4, r5, pc}
 800b564:	20003b78 	.word	0x20003b78

0800b568 <_sbrk_r>:
 800b568:	b538      	push	{r3, r4, r5, lr}
 800b56a:	4d06      	ldr	r5, [pc, #24]	@ (800b584 <_sbrk_r+0x1c>)
 800b56c:	2300      	movs	r3, #0
 800b56e:	4604      	mov	r4, r0
 800b570:	4608      	mov	r0, r1
 800b572:	602b      	str	r3, [r5, #0]
 800b574:	f7f6 fa4e 	bl	8001a14 <_sbrk>
 800b578:	1c43      	adds	r3, r0, #1
 800b57a:	d102      	bne.n	800b582 <_sbrk_r+0x1a>
 800b57c:	682b      	ldr	r3, [r5, #0]
 800b57e:	b103      	cbz	r3, 800b582 <_sbrk_r+0x1a>
 800b580:	6023      	str	r3, [r4, #0]
 800b582:	bd38      	pop	{r3, r4, r5, pc}
 800b584:	20003b78 	.word	0x20003b78

0800b588 <_realloc_r>:
 800b588:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b58c:	4607      	mov	r7, r0
 800b58e:	4614      	mov	r4, r2
 800b590:	460d      	mov	r5, r1
 800b592:	b921      	cbnz	r1, 800b59e <_realloc_r+0x16>
 800b594:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b598:	4611      	mov	r1, r2
 800b59a:	f7ff ba03 	b.w	800a9a4 <_malloc_r>
 800b59e:	b92a      	cbnz	r2, 800b5ac <_realloc_r+0x24>
 800b5a0:	f7ff f994 	bl	800a8cc <_free_r>
 800b5a4:	4625      	mov	r5, r4
 800b5a6:	4628      	mov	r0, r5
 800b5a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b5ac:	f000 f81a 	bl	800b5e4 <_malloc_usable_size_r>
 800b5b0:	4284      	cmp	r4, r0
 800b5b2:	4606      	mov	r6, r0
 800b5b4:	d802      	bhi.n	800b5bc <_realloc_r+0x34>
 800b5b6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b5ba:	d8f4      	bhi.n	800b5a6 <_realloc_r+0x1e>
 800b5bc:	4621      	mov	r1, r4
 800b5be:	4638      	mov	r0, r7
 800b5c0:	f7ff f9f0 	bl	800a9a4 <_malloc_r>
 800b5c4:	4680      	mov	r8, r0
 800b5c6:	b908      	cbnz	r0, 800b5cc <_realloc_r+0x44>
 800b5c8:	4645      	mov	r5, r8
 800b5ca:	e7ec      	b.n	800b5a6 <_realloc_r+0x1e>
 800b5cc:	42b4      	cmp	r4, r6
 800b5ce:	4622      	mov	r2, r4
 800b5d0:	4629      	mov	r1, r5
 800b5d2:	bf28      	it	cs
 800b5d4:	4632      	movcs	r2, r6
 800b5d6:	f7ff f96a 	bl	800a8ae <memcpy>
 800b5da:	4629      	mov	r1, r5
 800b5dc:	4638      	mov	r0, r7
 800b5de:	f7ff f975 	bl	800a8cc <_free_r>
 800b5e2:	e7f1      	b.n	800b5c8 <_realloc_r+0x40>

0800b5e4 <_malloc_usable_size_r>:
 800b5e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b5e8:	1f18      	subs	r0, r3, #4
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	bfbc      	itt	lt
 800b5ee:	580b      	ldrlt	r3, [r1, r0]
 800b5f0:	18c0      	addlt	r0, r0, r3
 800b5f2:	4770      	bx	lr

0800b5f4 <_init>:
 800b5f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b5f6:	bf00      	nop
 800b5f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b5fa:	bc08      	pop	{r3}
 800b5fc:	469e      	mov	lr, r3
 800b5fe:	4770      	bx	lr

0800b600 <_fini>:
 800b600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b602:	bf00      	nop
 800b604:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b606:	bc08      	pop	{r3}
 800b608:	469e      	mov	lr, r3
 800b60a:	4770      	bx	lr
