read -sv run_verilog_mid/adder_32b_8_87_1e67cad7e5c307b16128369eebb98b62.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_87_1e67cad7e5c307b16128369eebb98b62_yosys.v
