Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: final_block.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "final_block.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "final_block"
Output Format                      : NGC
Target Device                      : xc3s400-4-pq208

---- Source Options
Top Module Name                    : final_block
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "bit16buffermodified.vf" in library work
Compiling verilog file "shiftr2.vf" in library work
Module <bit16buffermodified> compiled
Module <bit16buffermodified_MUSER_shiftr2> compiled
Compiling verilog file "shifter.vf" in library work
Module <shiftr2> compiled
Module <M2_1_MXILINX_shifter> compiled
Module <M2_1E_MXILINX_shifter> compiled
Module <M16_1E_MXILINX_shifter> compiled
Compiling verilog file "gnd16bit.vf" in library work
Module <shifter> compiled
Compiling verilog file "y_initial.vf" in library work
Module <gnd16bit> compiled
Compiling verilog file "x_initial.vf" in library work
Module <y_initial> compiled
Compiling verilog file "shifter_full.vf" in library work
Module <x_initial> compiled
Module <M2_1_MXILINX_shifter_full> compiled
Module <M2_1E_MXILINX_shifter_full> compiled
Module <M16_1E_MXILINX_shifter_full> compiled
Module <shifterhigh_MUSER_shifter_full> compiled
Module <shifter_MUSER_shifter_full> compiled
Compiling verilog file "Mux_2_16.vf" in library work
Module <shifter_full> compiled
Compiling verilog file "LUTtable.vf" in library work
Module <Mux_2_16> compiled
Compiling verilog file "bit4s.vf" in library work
Module <LUTtable> compiled
Module <FTCE_MXILINX_bit4s> compiled
Module <CB2CE_MXILINX_bit4s> compiled
Compiling verilog file "bit16to12.vf" in library work
Module <bit4s> compiled
Compiling verilog file "addshiftr2.vf" in library work
Module <bit16to12> compiled
Module <gnd16bit_MUSER_addshiftr2> compiled
Module <bit16buffermodified_MUSER_addshiftr2> compiled
Module <shiftr2_MUSER_addshiftr2> compiled
Module <ADSU16_MXILINX_addshiftr2> compiled
Module <ADD16_MXILINX_addshiftr2> compiled
Compiling verilog file "Z_register.vf" in library work
Module <addshiftr2> compiled
Module <LUTtable_MUSER_Z_register> compiled
Module <bit16buffermodified_MUSER_Z_register> compiled
Module <Mux_2_16_MUSER_Z_register> compiled
Module <FD16CE_MXILINX_Z_register> compiled
Module <ADSU16_MXILINX_Z_register> compiled
Compiling verilog file "SineCosine.vf" in library work
Module <Z_register> compiled
Module <bit16buffermodified_MUSER_SineCosine> compiled
Module <M2_1_MXILINX_SineCosine> compiled
Module <M2_1E_MXILINX_SineCosine> compiled
Module <M16_1E_MXILINX_SineCosine> compiled
Module <shifterhigh_MUSER_SineCosine> compiled
Module <shifter_MUSER_SineCosine> compiled
Module <shifter_full_MUSER_SineCosine> compiled
Module <y_initial_MUSER_SineCosine> compiled
Module <bit16to12_MUSER_SineCosine> compiled
Module <x_initial_MUSER_SineCosine> compiled
Module <Mux_2_16_MUSER_SineCosine> compiled
Module <FD16CE_MXILINX_SineCosine> compiled
Module <ADSU16_MXILINX_SineCosine> compiled
Compiling verilog file "qamtheta.vf" in library work
Module <SineCosine> compiled
Module <gnd16bit_MUSER_qamtheta> compiled
Module <bit16buffermodified_MUSER_qamtheta> compiled
Module <shiftr2_MUSER_qamtheta> compiled
Module <ADSU16_MXILINX_qamtheta> compiled
Module <ADD16_MXILINX_qamtheta> compiled
Module <addshiftr2_MUSER_qamtheta> compiled
Module <FTCE_MXILINX_qamtheta> compiled
Module <CB2CE_MXILINX_qamtheta> compiled
Module <bit4s_MUSER_qamtheta> compiled
Compiling verilog file "output_enable.vf" in library work
Module <qamtheta> compiled
Module <bit16to12_MUSER_output_enable> compiled
Module <bit16buffermodified_MUSER_output_enable> compiled
Module <FD16CE_MXILINX_output_enable> compiled
Compiling verilog file "iteration.vf" in library work
Module <output_enable> compiled
Module <COMP4_MXILINX_iteration> compiled
Module <FTCE_MXILINX_iteration> compiled
Module <CB4CE_MXILINX_iteration> compiled
Compiling verilog file "final_block.vf" in library work
Module <iteration> compiled
Module <gnd16bit_MUSER_final_block> compiled
Module <bit16buffermodified_MUSER_final_block> compiled
Module <shiftr2_MUSER_final_block> compiled
Module <ADSU16_MXILINX_final_block> compiled
Module <ADD16_MXILINX_final_block> compiled
Module <addshiftr2_MUSER_final_block> compiled
Module <FTCE_MXILINX_final_block> compiled
Module <CB2CE_MXILINX_final_block> compiled
Module <bit4s_MUSER_final_block> compiled
Module <qamtheta_MUSER_final_block> compiled
Module <CB4CE_MXILINX_final_block> compiled
Module <bit16to12_MUSER_final_block> compiled
Module <FD16CE_MXILINX_final_block> compiled
Module <output_enable_MUSER_final_block> compiled
Module <COMP4_MXILINX_final_block> compiled
Module <iteration_MUSER_final_block> compiled
Module <LUTtable_MUSER_final_block> compiled
Module <Mux_2_16_MUSER_final_block> compiled
Module <Z_register_MUSER_final_block> compiled
Module <M2_1_MXILINX_final_block> compiled
Module <M2_1E_MXILINX_final_block> compiled
Module <M16_1E_MXILINX_final_block> compiled
Module <shifterhigh_MUSER_final_block> compiled
Module <shifter_MUSER_final_block> compiled
Module <shifter_full_MUSER_final_block> compiled
Module <y_initial_MUSER_final_block> compiled
Module <x_initial_MUSER_final_block> compiled
Module <SineCosine_MUSER_final_block> compiled
Module <final_block> compiled
No errors in compilation
Analysis of file <"final_block.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <final_block> in library <work>.

Analyzing hierarchy for module <SineCosine_MUSER_final_block> in library <work>.

Analyzing hierarchy for module <Z_register_MUSER_final_block> in library <work>.

Analyzing hierarchy for module <iteration_MUSER_final_block> in library <work>.

Analyzing hierarchy for module <output_enable_MUSER_final_block> in library <work>.

Analyzing hierarchy for module <CB4CE_MXILINX_final_block> in library <work>.

Analyzing hierarchy for module <qamtheta_MUSER_final_block> in library <work>.

Analyzing hierarchy for module <Mux_2_16_MUSER_final_block> in library <work>.

Analyzing hierarchy for module <FD16CE_MXILINX_final_block> in library <work>.

Analyzing hierarchy for module <ADSU16_MXILINX_final_block> in library <work>.

Analyzing hierarchy for module <bit16buffermodified_MUSER_final_block> in library <work>.

Analyzing hierarchy for module <ADSU16_MXILINX_final_block> in library <work>.

Analyzing hierarchy for module <FD16CE_MXILINX_final_block> in library <work>.

Analyzing hierarchy for module <x_initial_MUSER_final_block> in library <work>.

Analyzing hierarchy for module <bit16to12_MUSER_final_block> in library <work>.

Analyzing hierarchy for module <y_initial_MUSER_final_block> in library <work>.

Analyzing hierarchy for module <shifter_full_MUSER_final_block> in library <work>.

Analyzing hierarchy for module <ADSU16_MXILINX_final_block> in library <work>.

Analyzing hierarchy for module <FD16CE_MXILINX_final_block> in library <work>.

Analyzing hierarchy for module <LUTtable_MUSER_final_block> in library <work>.

Analyzing hierarchy for module <CB4CE_MXILINX_final_block> in library <work>.

Analyzing hierarchy for module <COMP4_MXILINX_final_block> in library <work>.

Analyzing hierarchy for module <FD16CE_MXILINX_final_block> in library <work>.

Analyzing hierarchy for module <FD16CE_MXILINX_final_block> in library <work>.

Analyzing hierarchy for module <FTCE_MXILINX_final_block> in library <work> with parameters.
	INIT = "0"

Analyzing hierarchy for module <FTCE_MXILINX_final_block> in library <work> with parameters.
	INIT = "0"

Analyzing hierarchy for module <FTCE_MXILINX_final_block> in library <work> with parameters.
	INIT = "0"

Analyzing hierarchy for module <FTCE_MXILINX_final_block> in library <work> with parameters.
	INIT = "0"

Analyzing hierarchy for module <addshiftr2_MUSER_final_block> in library <work>.

Analyzing hierarchy for module <bit4s_MUSER_final_block> in library <work>.

Analyzing hierarchy for module <shifter_MUSER_final_block> in library <work>.

Analyzing hierarchy for module <shifterhigh_MUSER_final_block> in library <work>.

Analyzing hierarchy for module <bit16buffermodified_MUSER_final_block> in library <work>.

Analyzing hierarchy for module <ADD16_MXILINX_final_block> in library <work>.

Analyzing hierarchy for module <ADSU16_MXILINX_final_block> in library <work>.

Analyzing hierarchy for module <shiftr2_MUSER_final_block> in library <work>.

Analyzing hierarchy for module <gnd16bit_MUSER_final_block> in library <work>.

Analyzing hierarchy for module <CB2CE_MXILINX_final_block> in library <work>.

Analyzing hierarchy for module <M16_1E_MXILINX_final_block> in library <work>.

Analyzing hierarchy for module <M16_1E_MXILINX_final_block> in library <work>.

Analyzing hierarchy for module <M16_1E_MXILINX_final_block> in library <work>.

Analyzing hierarchy for module <M16_1E_MXILINX_final_block> in library <work>.

Analyzing hierarchy for module <M16_1E_MXILINX_final_block> in library <work>.

Analyzing hierarchy for module <M16_1E_MXILINX_final_block> in library <work>.

Analyzing hierarchy for module <M16_1E_MXILINX_final_block> in library <work>.

Analyzing hierarchy for module <M16_1E_MXILINX_final_block> in library <work>.

Analyzing hierarchy for module <M16_1E_MXILINX_final_block> in library <work>.

Analyzing hierarchy for module <M16_1E_MXILINX_final_block> in library <work>.

Analyzing hierarchy for module <M16_1E_MXILINX_final_block> in library <work>.

Analyzing hierarchy for module <M16_1E_MXILINX_final_block> in library <work>.

Analyzing hierarchy for module <bit16buffermodified_MUSER_final_block> in library <work>.

Analyzing hierarchy for module <FTCE_MXILINX_final_block> in library <work> with parameters.
	INIT = "0"

Analyzing hierarchy for module <FTCE_MXILINX_final_block> in library <work> with parameters.
	INIT = "0"

Analyzing hierarchy for module <M2_1_MXILINX_final_block> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_final_block> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_final_block> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_final_block> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_final_block> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_final_block> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_final_block> in library <work>.

Analyzing hierarchy for module <M2_1_MXILINX_final_block> in library <work>.

Analyzing hierarchy for module <M2_1E_MXILINX_final_block> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <final_block>.
Module <final_block> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_6_86" for instance <XLXI_6> in unit <final_block>.
Analyzing module <SineCosine_MUSER_final_block> in library <work>.
Module <SineCosine_MUSER_final_block> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_13_85" for instance <XLXI_13> in unit <SineCosine_MUSER_final_block>.
    Set user-defined property "HU_SET =  XLXI_4_82" for instance <XLXI_4> in unit <SineCosine_MUSER_final_block>.
    Set user-defined property "HU_SET =  XLXI_5_83" for instance <XLXI_5> in unit <SineCosine_MUSER_final_block>.
    Set user-defined property "HU_SET =  XLXI_8_84" for instance <XLXI_8> in unit <SineCosine_MUSER_final_block>.
Analyzing module <Mux_2_16_MUSER_final_block> in library <work>.
Module <Mux_2_16_MUSER_final_block> is correct for synthesis.
 
Analyzing module <FD16CE_MXILINX_final_block.1> in library <work>.
Module <FD16CE_MXILINX_final_block.1> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16CE_MXILINX_final_block.1>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16CE_MXILINX_final_block.1>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16CE_MXILINX_final_block.1>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16CE_MXILINX_final_block.1>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16CE_MXILINX_final_block.1>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16CE_MXILINX_final_block.1>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16CE_MXILINX_final_block.1>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16CE_MXILINX_final_block.1>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16CE_MXILINX_final_block.1>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16CE_MXILINX_final_block.1>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16CE_MXILINX_final_block.1>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16CE_MXILINX_final_block.1>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16CE_MXILINX_final_block.1>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16CE_MXILINX_final_block.1>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16CE_MXILINX_final_block.1>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16CE_MXILINX_final_block.1>.
Analyzing module <ADSU16_MXILINX_final_block.1> in library <work>.
Module <ADSU16_MXILINX_final_block.1> is correct for synthesis.
 
    Set user-defined property "RLOC =  X1Y4" for instance <I_36_16> in unit <ADSU16_MXILINX_final_block.1>.
    Set user-defined property "RLOC =  X1Y4" for instance <I_36_17> in unit <ADSU16_MXILINX_final_block.1>.
    Set user-defined property "RLOC =  X1Y5" for instance <I_36_18> in unit <ADSU16_MXILINX_final_block.1>.
    Set user-defined property "RLOC =  X1Y5" for instance <I_36_19> in unit <ADSU16_MXILINX_final_block.1>.
    Set user-defined property "RLOC =  X1Y6" for instance <I_36_20> in unit <ADSU16_MXILINX_final_block.1>.
    Set user-defined property "RLOC =  X1Y6" for instance <I_36_21> in unit <ADSU16_MXILINX_final_block.1>.
    Set user-defined property "RLOC =  X1Y7" for instance <I_36_22> in unit <ADSU16_MXILINX_final_block.1>.
    Set user-defined property "RLOC =  X1Y7" for instance <I_36_23> in unit <ADSU16_MXILINX_final_block.1>.
    Set user-defined property "RLOC =  X1Y4" for instance <I_36_55> in unit <ADSU16_MXILINX_final_block.1>.
    Set user-defined property "RLOC =  X1Y5" for instance <I_36_58> in unit <ADSU16_MXILINX_final_block.1>.
    Set user-defined property "RLOC =  X1Y5" for instance <I_36_62> in unit <ADSU16_MXILINX_final_block.1>.
    Set user-defined property "RLOC =  X1Y6" for instance <I_36_63> in unit <ADSU16_MXILINX_final_block.1>.
    Set user-defined property "RLOC =  X1Y7" for instance <I_36_64> in unit <ADSU16_MXILINX_final_block.1>.
    Set user-defined property "RLOC =  X1Y7" for instance <I_36_107> in unit <ADSU16_MXILINX_final_block.1>.
    Set user-defined property "RLOC =  X1Y6" for instance <I_36_110> in unit <ADSU16_MXILINX_final_block.1>.
    Set user-defined property "RLOC =  X1Y4" for instance <I_36_111> in unit <ADSU16_MXILINX_final_block.1>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_248> in unit <ADSU16_MXILINX_final_block.1>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_249> in unit <ADSU16_MXILINX_final_block.1>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_250> in unit <ADSU16_MXILINX_final_block.1>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_251> in unit <ADSU16_MXILINX_final_block.1>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_252> in unit <ADSU16_MXILINX_final_block.1>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_253> in unit <ADSU16_MXILINX_final_block.1>.
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_254> in unit <ADSU16_MXILINX_final_block.1>.
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_255> in unit <ADSU16_MXILINX_final_block.1>.
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_272> in unit <ADSU16_MXILINX_final_block.1>.
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_275> in unit <ADSU16_MXILINX_final_block.1>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_279> in unit <ADSU16_MXILINX_final_block.1>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_283> in unit <ADSU16_MXILINX_final_block.1>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_287> in unit <ADSU16_MXILINX_final_block.1>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_291> in unit <ADSU16_MXILINX_final_block.1>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_295> in unit <ADSU16_MXILINX_final_block.1>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_299> in unit <ADSU16_MXILINX_final_block.1>.
Analyzing module <bit16buffermodified_MUSER_final_block> in library <work>.
Module <bit16buffermodified_MUSER_final_block> is correct for synthesis.
 
Analyzing module <ADSU16_MXILINX_final_block.2> in library <work>.
Module <ADSU16_MXILINX_final_block.2> is correct for synthesis.
 
    Set user-defined property "RLOC =  X1Y4" for instance <I_36_16> in unit <ADSU16_MXILINX_final_block.2>.
    Set user-defined property "RLOC =  X1Y4" for instance <I_36_17> in unit <ADSU16_MXILINX_final_block.2>.
    Set user-defined property "RLOC =  X1Y5" for instance <I_36_18> in unit <ADSU16_MXILINX_final_block.2>.
    Set user-defined property "RLOC =  X1Y5" for instance <I_36_19> in unit <ADSU16_MXILINX_final_block.2>.
    Set user-defined property "RLOC =  X1Y6" for instance <I_36_20> in unit <ADSU16_MXILINX_final_block.2>.
    Set user-defined property "RLOC =  X1Y6" for instance <I_36_21> in unit <ADSU16_MXILINX_final_block.2>.
    Set user-defined property "RLOC =  X1Y7" for instance <I_36_22> in unit <ADSU16_MXILINX_final_block.2>.
    Set user-defined property "RLOC =  X1Y7" for instance <I_36_23> in unit <ADSU16_MXILINX_final_block.2>.
    Set user-defined property "RLOC =  X1Y4" for instance <I_36_55> in unit <ADSU16_MXILINX_final_block.2>.
    Set user-defined property "RLOC =  X1Y5" for instance <I_36_58> in unit <ADSU16_MXILINX_final_block.2>.
    Set user-defined property "RLOC =  X1Y5" for instance <I_36_62> in unit <ADSU16_MXILINX_final_block.2>.
    Set user-defined property "RLOC =  X1Y6" for instance <I_36_63> in unit <ADSU16_MXILINX_final_block.2>.
    Set user-defined property "RLOC =  X1Y7" for instance <I_36_64> in unit <ADSU16_MXILINX_final_block.2>.
    Set user-defined property "RLOC =  X1Y7" for instance <I_36_107> in unit <ADSU16_MXILINX_final_block.2>.
    Set user-defined property "RLOC =  X1Y6" for instance <I_36_110> in unit <ADSU16_MXILINX_final_block.2>.
    Set user-defined property "RLOC =  X1Y4" for instance <I_36_111> in unit <ADSU16_MXILINX_final_block.2>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_248> in unit <ADSU16_MXILINX_final_block.2>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_249> in unit <ADSU16_MXILINX_final_block.2>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_250> in unit <ADSU16_MXILINX_final_block.2>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_251> in unit <ADSU16_MXILINX_final_block.2>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_252> in unit <ADSU16_MXILINX_final_block.2>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_253> in unit <ADSU16_MXILINX_final_block.2>.
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_254> in unit <ADSU16_MXILINX_final_block.2>.
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_255> in unit <ADSU16_MXILINX_final_block.2>.
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_272> in unit <ADSU16_MXILINX_final_block.2>.
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_275> in unit <ADSU16_MXILINX_final_block.2>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_279> in unit <ADSU16_MXILINX_final_block.2>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_283> in unit <ADSU16_MXILINX_final_block.2>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_287> in unit <ADSU16_MXILINX_final_block.2>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_291> in unit <ADSU16_MXILINX_final_block.2>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_295> in unit <ADSU16_MXILINX_final_block.2>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_299> in unit <ADSU16_MXILINX_final_block.2>.
Analyzing module <FD16CE_MXILINX_final_block.2> in library <work>.
Module <FD16CE_MXILINX_final_block.2> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16CE_MXILINX_final_block.2>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16CE_MXILINX_final_block.2>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16CE_MXILINX_final_block.2>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16CE_MXILINX_final_block.2>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16CE_MXILINX_final_block.2>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16CE_MXILINX_final_block.2>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16CE_MXILINX_final_block.2>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16CE_MXILINX_final_block.2>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16CE_MXILINX_final_block.2>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16CE_MXILINX_final_block.2>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16CE_MXILINX_final_block.2>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16CE_MXILINX_final_block.2>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16CE_MXILINX_final_block.2>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16CE_MXILINX_final_block.2>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16CE_MXILINX_final_block.2>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16CE_MXILINX_final_block.2>.
Analyzing module <x_initial_MUSER_final_block> in library <work>.
Module <x_initial_MUSER_final_block> is correct for synthesis.
 
Analyzing module <bit16to12_MUSER_final_block> in library <work>.
Module <bit16to12_MUSER_final_block> is correct for synthesis.
 
Analyzing module <y_initial_MUSER_final_block> in library <work>.
Module <y_initial_MUSER_final_block> is correct for synthesis.
 
Analyzing module <shifter_full_MUSER_final_block> in library <work>.
Module <shifter_full_MUSER_final_block> is correct for synthesis.
 
Analyzing module <shifter_MUSER_final_block> in library <work>.
Module <shifter_MUSER_final_block> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_1_76" for instance <XLXI_1> in unit <shifter_MUSER_final_block>.
    Set user-defined property "HU_SET =  XLXI_2_77" for instance <XLXI_2> in unit <shifter_MUSER_final_block>.
    Set user-defined property "HU_SET =  XLXI_3_78" for instance <XLXI_3> in unit <shifter_MUSER_final_block>.
    Set user-defined property "HU_SET =  XLXI_4_79" for instance <XLXI_4> in unit <shifter_MUSER_final_block>.
    Set user-defined property "HU_SET =  XLXI_5_80" for instance <XLXI_5> in unit <shifter_MUSER_final_block>.
    Set user-defined property "HU_SET =  XLXI_6_81" for instance <XLXI_6> in unit <shifter_MUSER_final_block>.
Analyzing module <M16_1E_MXILINX_final_block.1> in library <work>.
Module <M16_1E_MXILINX_final_block.1> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_69" for instance <I_M01> in unit <M16_1E_MXILINX_final_block.1>.
    Set user-defined property "HU_SET =  I_M23_68" for instance <I_M23> in unit <M16_1E_MXILINX_final_block.1>.
    Set user-defined property "HU_SET =  I_M45_67" for instance <I_M45> in unit <M16_1E_MXILINX_final_block.1>.
    Set user-defined property "HU_SET =  I_M67_66" for instance <I_M67> in unit <M16_1E_MXILINX_final_block.1>.
    Set user-defined property "HU_SET =  I_M89_65" for instance <I_M89> in unit <M16_1E_MXILINX_final_block.1>.
    Set user-defined property "HU_SET =  I_MAB_64" for instance <I_MAB> in unit <M16_1E_MXILINX_final_block.1>.
    Set user-defined property "HU_SET =  I_MCD_63" for instance <I_MCD> in unit <M16_1E_MXILINX_final_block.1>.
    Set user-defined property "HU_SET =  I_MEF_62" for instance <I_MEF> in unit <M16_1E_MXILINX_final_block.1>.
    Set user-defined property "HU_SET =  I_O_61" for instance <I_O> in unit <M16_1E_MXILINX_final_block.1>.
Analyzing module <M2_1_MXILINX_final_block.1> in library <work>.
Module <M2_1_MXILINX_final_block.1> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_final_block.2> in library <work>.
Module <M2_1_MXILINX_final_block.2> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_final_block.3> in library <work>.
Module <M2_1_MXILINX_final_block.3> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_final_block.4> in library <work>.
Module <M2_1_MXILINX_final_block.4> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_final_block.5> in library <work>.
Module <M2_1_MXILINX_final_block.5> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_final_block.6> in library <work>.
Module <M2_1_MXILINX_final_block.6> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_final_block.7> in library <work>.
Module <M2_1_MXILINX_final_block.7> is correct for synthesis.
 
Analyzing module <M2_1_MXILINX_final_block.8> in library <work>.
Module <M2_1_MXILINX_final_block.8> is correct for synthesis.
 
Analyzing module <M2_1E_MXILINX_final_block> in library <work>.
Module <M2_1E_MXILINX_final_block> is correct for synthesis.
 
Analyzing module <M16_1E_MXILINX_final_block.2> in library <work>.
Module <M16_1E_MXILINX_final_block.2> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_69" for instance <I_M01> in unit <M16_1E_MXILINX_final_block.2>.
    Set user-defined property "HU_SET =  I_M23_68" for instance <I_M23> in unit <M16_1E_MXILINX_final_block.2>.
    Set user-defined property "HU_SET =  I_M45_67" for instance <I_M45> in unit <M16_1E_MXILINX_final_block.2>.
    Set user-defined property "HU_SET =  I_M67_66" for instance <I_M67> in unit <M16_1E_MXILINX_final_block.2>.
    Set user-defined property "HU_SET =  I_M89_65" for instance <I_M89> in unit <M16_1E_MXILINX_final_block.2>.
    Set user-defined property "HU_SET =  I_MAB_64" for instance <I_MAB> in unit <M16_1E_MXILINX_final_block.2>.
    Set user-defined property "HU_SET =  I_MCD_63" for instance <I_MCD> in unit <M16_1E_MXILINX_final_block.2>.
    Set user-defined property "HU_SET =  I_MEF_62" for instance <I_MEF> in unit <M16_1E_MXILINX_final_block.2>.
    Set user-defined property "HU_SET =  I_O_61" for instance <I_O> in unit <M16_1E_MXILINX_final_block.2>.
Analyzing module <M16_1E_MXILINX_final_block.3> in library <work>.
Module <M16_1E_MXILINX_final_block.3> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_69" for instance <I_M01> in unit <M16_1E_MXILINX_final_block.3>.
    Set user-defined property "HU_SET =  I_M23_68" for instance <I_M23> in unit <M16_1E_MXILINX_final_block.3>.
    Set user-defined property "HU_SET =  I_M45_67" for instance <I_M45> in unit <M16_1E_MXILINX_final_block.3>.
    Set user-defined property "HU_SET =  I_M67_66" for instance <I_M67> in unit <M16_1E_MXILINX_final_block.3>.
    Set user-defined property "HU_SET =  I_M89_65" for instance <I_M89> in unit <M16_1E_MXILINX_final_block.3>.
    Set user-defined property "HU_SET =  I_MAB_64" for instance <I_MAB> in unit <M16_1E_MXILINX_final_block.3>.
    Set user-defined property "HU_SET =  I_MCD_63" for instance <I_MCD> in unit <M16_1E_MXILINX_final_block.3>.
    Set user-defined property "HU_SET =  I_MEF_62" for instance <I_MEF> in unit <M16_1E_MXILINX_final_block.3>.
    Set user-defined property "HU_SET =  I_O_61" for instance <I_O> in unit <M16_1E_MXILINX_final_block.3>.
Analyzing module <M16_1E_MXILINX_final_block.4> in library <work>.
Module <M16_1E_MXILINX_final_block.4> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_69" for instance <I_M01> in unit <M16_1E_MXILINX_final_block.4>.
    Set user-defined property "HU_SET =  I_M23_68" for instance <I_M23> in unit <M16_1E_MXILINX_final_block.4>.
    Set user-defined property "HU_SET =  I_M45_67" for instance <I_M45> in unit <M16_1E_MXILINX_final_block.4>.
    Set user-defined property "HU_SET =  I_M67_66" for instance <I_M67> in unit <M16_1E_MXILINX_final_block.4>.
    Set user-defined property "HU_SET =  I_M89_65" for instance <I_M89> in unit <M16_1E_MXILINX_final_block.4>.
    Set user-defined property "HU_SET =  I_MAB_64" for instance <I_MAB> in unit <M16_1E_MXILINX_final_block.4>.
    Set user-defined property "HU_SET =  I_MCD_63" for instance <I_MCD> in unit <M16_1E_MXILINX_final_block.4>.
    Set user-defined property "HU_SET =  I_MEF_62" for instance <I_MEF> in unit <M16_1E_MXILINX_final_block.4>.
    Set user-defined property "HU_SET =  I_O_61" for instance <I_O> in unit <M16_1E_MXILINX_final_block.4>.
Analyzing module <M16_1E_MXILINX_final_block.5> in library <work>.
Module <M16_1E_MXILINX_final_block.5> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_69" for instance <I_M01> in unit <M16_1E_MXILINX_final_block.5>.
    Set user-defined property "HU_SET =  I_M23_68" for instance <I_M23> in unit <M16_1E_MXILINX_final_block.5>.
    Set user-defined property "HU_SET =  I_M45_67" for instance <I_M45> in unit <M16_1E_MXILINX_final_block.5>.
    Set user-defined property "HU_SET =  I_M67_66" for instance <I_M67> in unit <M16_1E_MXILINX_final_block.5>.
    Set user-defined property "HU_SET =  I_M89_65" for instance <I_M89> in unit <M16_1E_MXILINX_final_block.5>.
    Set user-defined property "HU_SET =  I_MAB_64" for instance <I_MAB> in unit <M16_1E_MXILINX_final_block.5>.
    Set user-defined property "HU_SET =  I_MCD_63" for instance <I_MCD> in unit <M16_1E_MXILINX_final_block.5>.
    Set user-defined property "HU_SET =  I_MEF_62" for instance <I_MEF> in unit <M16_1E_MXILINX_final_block.5>.
    Set user-defined property "HU_SET =  I_O_61" for instance <I_O> in unit <M16_1E_MXILINX_final_block.5>.
Analyzing module <M16_1E_MXILINX_final_block.6> in library <work>.
Module <M16_1E_MXILINX_final_block.6> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_69" for instance <I_M01> in unit <M16_1E_MXILINX_final_block.6>.
    Set user-defined property "HU_SET =  I_M23_68" for instance <I_M23> in unit <M16_1E_MXILINX_final_block.6>.
    Set user-defined property "HU_SET =  I_M45_67" for instance <I_M45> in unit <M16_1E_MXILINX_final_block.6>.
    Set user-defined property "HU_SET =  I_M67_66" for instance <I_M67> in unit <M16_1E_MXILINX_final_block.6>.
    Set user-defined property "HU_SET =  I_M89_65" for instance <I_M89> in unit <M16_1E_MXILINX_final_block.6>.
    Set user-defined property "HU_SET =  I_MAB_64" for instance <I_MAB> in unit <M16_1E_MXILINX_final_block.6>.
    Set user-defined property "HU_SET =  I_MCD_63" for instance <I_MCD> in unit <M16_1E_MXILINX_final_block.6>.
    Set user-defined property "HU_SET =  I_MEF_62" for instance <I_MEF> in unit <M16_1E_MXILINX_final_block.6>.
    Set user-defined property "HU_SET =  I_O_61" for instance <I_O> in unit <M16_1E_MXILINX_final_block.6>.
Analyzing module <shifterhigh_MUSER_final_block> in library <work>.
Module <shifterhigh_MUSER_final_block> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_1_70" for instance <XLXI_1> in unit <shifterhigh_MUSER_final_block>.
    Set user-defined property "HU_SET =  XLXI_2_71" for instance <XLXI_2> in unit <shifterhigh_MUSER_final_block>.
    Set user-defined property "HU_SET =  XLXI_3_72" for instance <XLXI_3> in unit <shifterhigh_MUSER_final_block>.
    Set user-defined property "HU_SET =  XLXI_4_73" for instance <XLXI_4> in unit <shifterhigh_MUSER_final_block>.
    Set user-defined property "HU_SET =  XLXI_5_74" for instance <XLXI_5> in unit <shifterhigh_MUSER_final_block>.
    Set user-defined property "HU_SET =  XLXI_6_75" for instance <XLXI_6> in unit <shifterhigh_MUSER_final_block>.
Analyzing module <M16_1E_MXILINX_final_block.7> in library <work>.
Module <M16_1E_MXILINX_final_block.7> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_69" for instance <I_M01> in unit <M16_1E_MXILINX_final_block.7>.
    Set user-defined property "HU_SET =  I_M23_68" for instance <I_M23> in unit <M16_1E_MXILINX_final_block.7>.
    Set user-defined property "HU_SET =  I_M45_67" for instance <I_M45> in unit <M16_1E_MXILINX_final_block.7>.
    Set user-defined property "HU_SET =  I_M67_66" for instance <I_M67> in unit <M16_1E_MXILINX_final_block.7>.
    Set user-defined property "HU_SET =  I_M89_65" for instance <I_M89> in unit <M16_1E_MXILINX_final_block.7>.
    Set user-defined property "HU_SET =  I_MAB_64" for instance <I_MAB> in unit <M16_1E_MXILINX_final_block.7>.
    Set user-defined property "HU_SET =  I_MCD_63" for instance <I_MCD> in unit <M16_1E_MXILINX_final_block.7>.
    Set user-defined property "HU_SET =  I_MEF_62" for instance <I_MEF> in unit <M16_1E_MXILINX_final_block.7>.
    Set user-defined property "HU_SET =  I_O_61" for instance <I_O> in unit <M16_1E_MXILINX_final_block.7>.
Analyzing module <M16_1E_MXILINX_final_block.8> in library <work>.
Module <M16_1E_MXILINX_final_block.8> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_69" for instance <I_M01> in unit <M16_1E_MXILINX_final_block.8>.
    Set user-defined property "HU_SET =  I_M23_68" for instance <I_M23> in unit <M16_1E_MXILINX_final_block.8>.
    Set user-defined property "HU_SET =  I_M45_67" for instance <I_M45> in unit <M16_1E_MXILINX_final_block.8>.
    Set user-defined property "HU_SET =  I_M67_66" for instance <I_M67> in unit <M16_1E_MXILINX_final_block.8>.
    Set user-defined property "HU_SET =  I_M89_65" for instance <I_M89> in unit <M16_1E_MXILINX_final_block.8>.
    Set user-defined property "HU_SET =  I_MAB_64" for instance <I_MAB> in unit <M16_1E_MXILINX_final_block.8>.
    Set user-defined property "HU_SET =  I_MCD_63" for instance <I_MCD> in unit <M16_1E_MXILINX_final_block.8>.
    Set user-defined property "HU_SET =  I_MEF_62" for instance <I_MEF> in unit <M16_1E_MXILINX_final_block.8>.
    Set user-defined property "HU_SET =  I_O_61" for instance <I_O> in unit <M16_1E_MXILINX_final_block.8>.
Analyzing module <M16_1E_MXILINX_final_block.9> in library <work>.
Module <M16_1E_MXILINX_final_block.9> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_69" for instance <I_M01> in unit <M16_1E_MXILINX_final_block.9>.
    Set user-defined property "HU_SET =  I_M23_68" for instance <I_M23> in unit <M16_1E_MXILINX_final_block.9>.
    Set user-defined property "HU_SET =  I_M45_67" for instance <I_M45> in unit <M16_1E_MXILINX_final_block.9>.
    Set user-defined property "HU_SET =  I_M67_66" for instance <I_M67> in unit <M16_1E_MXILINX_final_block.9>.
    Set user-defined property "HU_SET =  I_M89_65" for instance <I_M89> in unit <M16_1E_MXILINX_final_block.9>.
    Set user-defined property "HU_SET =  I_MAB_64" for instance <I_MAB> in unit <M16_1E_MXILINX_final_block.9>.
    Set user-defined property "HU_SET =  I_MCD_63" for instance <I_MCD> in unit <M16_1E_MXILINX_final_block.9>.
    Set user-defined property "HU_SET =  I_MEF_62" for instance <I_MEF> in unit <M16_1E_MXILINX_final_block.9>.
    Set user-defined property "HU_SET =  I_O_61" for instance <I_O> in unit <M16_1E_MXILINX_final_block.9>.
Analyzing module <M16_1E_MXILINX_final_block.10> in library <work>.
Module <M16_1E_MXILINX_final_block.10> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_69" for instance <I_M01> in unit <M16_1E_MXILINX_final_block.10>.
    Set user-defined property "HU_SET =  I_M23_68" for instance <I_M23> in unit <M16_1E_MXILINX_final_block.10>.
    Set user-defined property "HU_SET =  I_M45_67" for instance <I_M45> in unit <M16_1E_MXILINX_final_block.10>.
    Set user-defined property "HU_SET =  I_M67_66" for instance <I_M67> in unit <M16_1E_MXILINX_final_block.10>.
    Set user-defined property "HU_SET =  I_M89_65" for instance <I_M89> in unit <M16_1E_MXILINX_final_block.10>.
    Set user-defined property "HU_SET =  I_MAB_64" for instance <I_MAB> in unit <M16_1E_MXILINX_final_block.10>.
    Set user-defined property "HU_SET =  I_MCD_63" for instance <I_MCD> in unit <M16_1E_MXILINX_final_block.10>.
    Set user-defined property "HU_SET =  I_MEF_62" for instance <I_MEF> in unit <M16_1E_MXILINX_final_block.10>.
    Set user-defined property "HU_SET =  I_O_61" for instance <I_O> in unit <M16_1E_MXILINX_final_block.10>.
Analyzing module <M16_1E_MXILINX_final_block.11> in library <work>.
Module <M16_1E_MXILINX_final_block.11> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_69" for instance <I_M01> in unit <M16_1E_MXILINX_final_block.11>.
    Set user-defined property "HU_SET =  I_M23_68" for instance <I_M23> in unit <M16_1E_MXILINX_final_block.11>.
    Set user-defined property "HU_SET =  I_M45_67" for instance <I_M45> in unit <M16_1E_MXILINX_final_block.11>.
    Set user-defined property "HU_SET =  I_M67_66" for instance <I_M67> in unit <M16_1E_MXILINX_final_block.11>.
    Set user-defined property "HU_SET =  I_M89_65" for instance <I_M89> in unit <M16_1E_MXILINX_final_block.11>.
    Set user-defined property "HU_SET =  I_MAB_64" for instance <I_MAB> in unit <M16_1E_MXILINX_final_block.11>.
    Set user-defined property "HU_SET =  I_MCD_63" for instance <I_MCD> in unit <M16_1E_MXILINX_final_block.11>.
    Set user-defined property "HU_SET =  I_MEF_62" for instance <I_MEF> in unit <M16_1E_MXILINX_final_block.11>.
    Set user-defined property "HU_SET =  I_O_61" for instance <I_O> in unit <M16_1E_MXILINX_final_block.11>.
Analyzing module <M16_1E_MXILINX_final_block.12> in library <work>.
Module <M16_1E_MXILINX_final_block.12> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_M01_69" for instance <I_M01> in unit <M16_1E_MXILINX_final_block.12>.
    Set user-defined property "HU_SET =  I_M23_68" for instance <I_M23> in unit <M16_1E_MXILINX_final_block.12>.
    Set user-defined property "HU_SET =  I_M45_67" for instance <I_M45> in unit <M16_1E_MXILINX_final_block.12>.
    Set user-defined property "HU_SET =  I_M67_66" for instance <I_M67> in unit <M16_1E_MXILINX_final_block.12>.
    Set user-defined property "HU_SET =  I_M89_65" for instance <I_M89> in unit <M16_1E_MXILINX_final_block.12>.
    Set user-defined property "HU_SET =  I_MAB_64" for instance <I_MAB> in unit <M16_1E_MXILINX_final_block.12>.
    Set user-defined property "HU_SET =  I_MCD_63" for instance <I_MCD> in unit <M16_1E_MXILINX_final_block.12>.
    Set user-defined property "HU_SET =  I_MEF_62" for instance <I_MEF> in unit <M16_1E_MXILINX_final_block.12>.
    Set user-defined property "HU_SET =  I_O_61" for instance <I_O> in unit <M16_1E_MXILINX_final_block.12>.
Analyzing module <Z_register_MUSER_final_block> in library <work>.
Module <Z_register_MUSER_final_block> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_1_59" for instance <XLXI_1> in unit <Z_register_MUSER_final_block>.
    Set user-defined property "HU_SET =  XLXI_2_60" for instance <XLXI_2> in unit <Z_register_MUSER_final_block>.
Analyzing module <ADSU16_MXILINX_final_block.3> in library <work>.
Module <ADSU16_MXILINX_final_block.3> is correct for synthesis.
 
    Set user-defined property "RLOC =  X1Y4" for instance <I_36_16> in unit <ADSU16_MXILINX_final_block.3>.
    Set user-defined property "RLOC =  X1Y4" for instance <I_36_17> in unit <ADSU16_MXILINX_final_block.3>.
    Set user-defined property "RLOC =  X1Y5" for instance <I_36_18> in unit <ADSU16_MXILINX_final_block.3>.
    Set user-defined property "RLOC =  X1Y5" for instance <I_36_19> in unit <ADSU16_MXILINX_final_block.3>.
    Set user-defined property "RLOC =  X1Y6" for instance <I_36_20> in unit <ADSU16_MXILINX_final_block.3>.
    Set user-defined property "RLOC =  X1Y6" for instance <I_36_21> in unit <ADSU16_MXILINX_final_block.3>.
    Set user-defined property "RLOC =  X1Y7" for instance <I_36_22> in unit <ADSU16_MXILINX_final_block.3>.
    Set user-defined property "RLOC =  X1Y7" for instance <I_36_23> in unit <ADSU16_MXILINX_final_block.3>.
    Set user-defined property "RLOC =  X1Y4" for instance <I_36_55> in unit <ADSU16_MXILINX_final_block.3>.
    Set user-defined property "RLOC =  X1Y5" for instance <I_36_58> in unit <ADSU16_MXILINX_final_block.3>.
    Set user-defined property "RLOC =  X1Y5" for instance <I_36_62> in unit <ADSU16_MXILINX_final_block.3>.
    Set user-defined property "RLOC =  X1Y6" for instance <I_36_63> in unit <ADSU16_MXILINX_final_block.3>.
    Set user-defined property "RLOC =  X1Y7" for instance <I_36_64> in unit <ADSU16_MXILINX_final_block.3>.
    Set user-defined property "RLOC =  X1Y7" for instance <I_36_107> in unit <ADSU16_MXILINX_final_block.3>.
    Set user-defined property "RLOC =  X1Y6" for instance <I_36_110> in unit <ADSU16_MXILINX_final_block.3>.
    Set user-defined property "RLOC =  X1Y4" for instance <I_36_111> in unit <ADSU16_MXILINX_final_block.3>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_248> in unit <ADSU16_MXILINX_final_block.3>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_249> in unit <ADSU16_MXILINX_final_block.3>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_250> in unit <ADSU16_MXILINX_final_block.3>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_251> in unit <ADSU16_MXILINX_final_block.3>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_252> in unit <ADSU16_MXILINX_final_block.3>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_253> in unit <ADSU16_MXILINX_final_block.3>.
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_254> in unit <ADSU16_MXILINX_final_block.3>.
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_255> in unit <ADSU16_MXILINX_final_block.3>.
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_272> in unit <ADSU16_MXILINX_final_block.3>.
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_275> in unit <ADSU16_MXILINX_final_block.3>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_279> in unit <ADSU16_MXILINX_final_block.3>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_283> in unit <ADSU16_MXILINX_final_block.3>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_287> in unit <ADSU16_MXILINX_final_block.3>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_291> in unit <ADSU16_MXILINX_final_block.3>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_295> in unit <ADSU16_MXILINX_final_block.3>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_299> in unit <ADSU16_MXILINX_final_block.3>.
Analyzing module <FD16CE_MXILINX_final_block.3> in library <work>.
Module <FD16CE_MXILINX_final_block.3> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16CE_MXILINX_final_block.3>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16CE_MXILINX_final_block.3>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16CE_MXILINX_final_block.3>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16CE_MXILINX_final_block.3>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16CE_MXILINX_final_block.3>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16CE_MXILINX_final_block.3>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16CE_MXILINX_final_block.3>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16CE_MXILINX_final_block.3>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16CE_MXILINX_final_block.3>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16CE_MXILINX_final_block.3>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16CE_MXILINX_final_block.3>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16CE_MXILINX_final_block.3>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16CE_MXILINX_final_block.3>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16CE_MXILINX_final_block.3>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16CE_MXILINX_final_block.3>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16CE_MXILINX_final_block.3>.
Analyzing module <LUTtable_MUSER_final_block> in library <work>.
Module <LUTtable_MUSER_final_block> is correct for synthesis.
 
    Set user-defined property "INIT =  020E" for instance <XLXI_4> in unit <LUTtable_MUSER_final_block>.
    Set user-defined property "INIT =  040E" for instance <XLXI_5> in unit <LUTtable_MUSER_final_block>.
    Set user-defined property "INIT =  0109" for instance <XLXI_7> in unit <LUTtable_MUSER_final_block>.
    Set user-defined property "INIT =  008E" for instance <XLXI_8> in unit <LUTtable_MUSER_final_block>.
    Set user-defined property "INIT =  004E" for instance <XLXI_9> in unit <LUTtable_MUSER_final_block>.
    Set user-defined property "INIT =  002D" for instance <XLXI_10> in unit <LUTtable_MUSER_final_block>.
    Set user-defined property "INIT =  001E" for instance <XLXI_11> in unit <LUTtable_MUSER_final_block>.
    Set user-defined property "INIT =  0006" for instance <XLXI_12> in unit <LUTtable_MUSER_final_block>.
    Set user-defined property "INIT =  0003" for instance <XLXI_13> in unit <LUTtable_MUSER_final_block>.
    Set user-defined property "INIT =  0001" for instance <XLXI_14> in unit <LUTtable_MUSER_final_block>.
    Set user-defined property "INIT =  0000" for instance <XLXI_15> in unit <LUTtable_MUSER_final_block>.
    Set user-defined property "INIT =  0000" for instance <XLXI_16> in unit <LUTtable_MUSER_final_block>.
    Set user-defined property "INIT =  0000" for instance <XLXI_17> in unit <LUTtable_MUSER_final_block>.
    Set user-defined property "INIT =  0000" for instance <XLXI_18> in unit <LUTtable_MUSER_final_block>.
    Set user-defined property "INIT =  0000" for instance <XLXI_19> in unit <LUTtable_MUSER_final_block>.
    Set user-defined property "INIT =  0000" for instance <XLXI_20> in unit <LUTtable_MUSER_final_block>.
Analyzing module <iteration_MUSER_final_block> in library <work>.
Module <iteration_MUSER_final_block> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_10_57" for instance <XLXI_10> in unit <iteration_MUSER_final_block>.
    Set user-defined property "HU_SET =  XLXI_11_58" for instance <XLXI_11> in unit <iteration_MUSER_final_block>.
Analyzing module <CB4CE_MXILINX_final_block.2> in library <work>.
Module <CB4CE_MXILINX_final_block.2> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_Q0_51" for instance <I_Q0> in unit <CB4CE_MXILINX_final_block.2>.
    Set user-defined property "HU_SET =  I_Q1_52" for instance <I_Q1> in unit <CB4CE_MXILINX_final_block.2>.
    Set user-defined property "HU_SET =  I_Q2_53" for instance <I_Q2> in unit <CB4CE_MXILINX_final_block.2>.
    Set user-defined property "HU_SET =  I_Q3_54" for instance <I_Q3> in unit <CB4CE_MXILINX_final_block.2>.
Analyzing module <FTCE_MXILINX_final_block.1> in library <work>.
	INIT = 1'b0
Module <FTCE_MXILINX_final_block.1> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCE_MXILINX_final_block.1>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_35> in unit <FTCE_MXILINX_final_block.1>.
Analyzing module <FTCE_MXILINX_final_block.2> in library <work>.
	INIT = 1'b0
Module <FTCE_MXILINX_final_block.2> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCE_MXILINX_final_block.2>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_35> in unit <FTCE_MXILINX_final_block.2>.
Analyzing module <FTCE_MXILINX_final_block.3> in library <work>.
	INIT = 1'b0
Module <FTCE_MXILINX_final_block.3> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCE_MXILINX_final_block.3>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_35> in unit <FTCE_MXILINX_final_block.3>.
Analyzing module <FTCE_MXILINX_final_block.4> in library <work>.
	INIT = 1'b0
Module <FTCE_MXILINX_final_block.4> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCE_MXILINX_final_block.4>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_35> in unit <FTCE_MXILINX_final_block.4>.
Analyzing module <COMP4_MXILINX_final_block> in library <work>.
Module <COMP4_MXILINX_final_block> is correct for synthesis.
 
Analyzing module <output_enable_MUSER_final_block> in library <work>.
Module <output_enable_MUSER_final_block> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_1_55" for instance <XLXI_1> in unit <output_enable_MUSER_final_block>.
    Set user-defined property "HU_SET =  XLXI_2_56" for instance <XLXI_2> in unit <output_enable_MUSER_final_block>.
Analyzing module <FD16CE_MXILINX_final_block.4> in library <work>.
Module <FD16CE_MXILINX_final_block.4> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16CE_MXILINX_final_block.4>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16CE_MXILINX_final_block.4>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16CE_MXILINX_final_block.4>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16CE_MXILINX_final_block.4>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16CE_MXILINX_final_block.4>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16CE_MXILINX_final_block.4>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16CE_MXILINX_final_block.4>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16CE_MXILINX_final_block.4>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16CE_MXILINX_final_block.4>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16CE_MXILINX_final_block.4>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16CE_MXILINX_final_block.4>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16CE_MXILINX_final_block.4>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16CE_MXILINX_final_block.4>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16CE_MXILINX_final_block.4>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16CE_MXILINX_final_block.4>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16CE_MXILINX_final_block.4>.
Analyzing module <FD16CE_MXILINX_final_block.5> in library <work>.
Module <FD16CE_MXILINX_final_block.5> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16CE_MXILINX_final_block.5>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16CE_MXILINX_final_block.5>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16CE_MXILINX_final_block.5>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16CE_MXILINX_final_block.5>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16CE_MXILINX_final_block.5>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16CE_MXILINX_final_block.5>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16CE_MXILINX_final_block.5>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16CE_MXILINX_final_block.5>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16CE_MXILINX_final_block.5>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16CE_MXILINX_final_block.5>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16CE_MXILINX_final_block.5>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16CE_MXILINX_final_block.5>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16CE_MXILINX_final_block.5>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16CE_MXILINX_final_block.5>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16CE_MXILINX_final_block.5>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16CE_MXILINX_final_block.5>.
Analyzing module <CB4CE_MXILINX_final_block.1> in library <work>.
Module <CB4CE_MXILINX_final_block.1> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_Q0_51" for instance <I_Q0> in unit <CB4CE_MXILINX_final_block.1>.
    Set user-defined property "HU_SET =  I_Q1_52" for instance <I_Q1> in unit <CB4CE_MXILINX_final_block.1>.
    Set user-defined property "HU_SET =  I_Q2_53" for instance <I_Q2> in unit <CB4CE_MXILINX_final_block.1>.
    Set user-defined property "HU_SET =  I_Q3_54" for instance <I_Q3> in unit <CB4CE_MXILINX_final_block.1>.
Analyzing module <qamtheta_MUSER_final_block> in library <work>.
Module <qamtheta_MUSER_final_block> is correct for synthesis.
 
Analyzing module <addshiftr2_MUSER_final_block> in library <work>.
Module <addshiftr2_MUSER_final_block> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_2_46" for instance <XLXI_2> in unit <addshiftr2_MUSER_final_block>.
    Set user-defined property "HU_SET =  XLXI_4_47" for instance <XLXI_4> in unit <addshiftr2_MUSER_final_block>.
Analyzing module <ADD16_MXILINX_final_block> in library <work>.
Module <ADD16_MXILINX_final_block> is correct for synthesis.
 
    Set user-defined property "RLOC =  X0Y4" for instance <I_36_16> in unit <ADD16_MXILINX_final_block>.
    Set user-defined property "RLOC =  X0Y4" for instance <I_36_17> in unit <ADD16_MXILINX_final_block>.
    Set user-defined property "RLOC =  X0Y5" for instance <I_36_18> in unit <ADD16_MXILINX_final_block>.
    Set user-defined property "RLOC =  X0Y5" for instance <I_36_19> in unit <ADD16_MXILINX_final_block>.
    Set user-defined property "RLOC =  X0Y6" for instance <I_36_20> in unit <ADD16_MXILINX_final_block>.
    Set user-defined property "RLOC =  X0Y6" for instance <I_36_21> in unit <ADD16_MXILINX_final_block>.
    Set user-defined property "RLOC =  X0Y7" for instance <I_36_22> in unit <ADD16_MXILINX_final_block>.
    Set user-defined property "RLOC =  X0Y7" for instance <I_36_23> in unit <ADD16_MXILINX_final_block>.
    Set user-defined property "RLOC =  X0Y4" for instance <I_36_55> in unit <ADD16_MXILINX_final_block>.
    Set user-defined property "RLOC =  X0Y5" for instance <I_36_58> in unit <ADD16_MXILINX_final_block>.
    Set user-defined property "RLOC =  X0Y5" for instance <I_36_62> in unit <ADD16_MXILINX_final_block>.
    Set user-defined property "RLOC =  X0Y6" for instance <I_36_63> in unit <ADD16_MXILINX_final_block>.
    Set user-defined property "RLOC =  X0Y7" for instance <I_36_64> in unit <ADD16_MXILINX_final_block>.
    Set user-defined property "RLOC =  X0Y7" for instance <I_36_107> in unit <ADD16_MXILINX_final_block>.
    Set user-defined property "RLOC =  X0Y6" for instance <I_36_110> in unit <ADD16_MXILINX_final_block>.
    Set user-defined property "RLOC =  X0Y4" for instance <I_36_111> in unit <ADD16_MXILINX_final_block>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_248> in unit <ADD16_MXILINX_final_block>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_249> in unit <ADD16_MXILINX_final_block>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_250> in unit <ADD16_MXILINX_final_block>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_251> in unit <ADD16_MXILINX_final_block>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_252> in unit <ADD16_MXILINX_final_block>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_253> in unit <ADD16_MXILINX_final_block>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_254> in unit <ADD16_MXILINX_final_block>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_255> in unit <ADD16_MXILINX_final_block>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_272> in unit <ADD16_MXILINX_final_block>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_275> in unit <ADD16_MXILINX_final_block>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_279> in unit <ADD16_MXILINX_final_block>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_283> in unit <ADD16_MXILINX_final_block>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_287> in unit <ADD16_MXILINX_final_block>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_291> in unit <ADD16_MXILINX_final_block>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_295> in unit <ADD16_MXILINX_final_block>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_299> in unit <ADD16_MXILINX_final_block>.
Analyzing module <ADSU16_MXILINX_final_block.4> in library <work>.
Module <ADSU16_MXILINX_final_block.4> is correct for synthesis.
 
    Set user-defined property "RLOC =  X1Y4" for instance <I_36_16> in unit <ADSU16_MXILINX_final_block.4>.
    Set user-defined property "RLOC =  X1Y4" for instance <I_36_17> in unit <ADSU16_MXILINX_final_block.4>.
    Set user-defined property "RLOC =  X1Y5" for instance <I_36_18> in unit <ADSU16_MXILINX_final_block.4>.
    Set user-defined property "RLOC =  X1Y5" for instance <I_36_19> in unit <ADSU16_MXILINX_final_block.4>.
    Set user-defined property "RLOC =  X1Y6" for instance <I_36_20> in unit <ADSU16_MXILINX_final_block.4>.
    Set user-defined property "RLOC =  X1Y6" for instance <I_36_21> in unit <ADSU16_MXILINX_final_block.4>.
    Set user-defined property "RLOC =  X1Y7" for instance <I_36_22> in unit <ADSU16_MXILINX_final_block.4>.
    Set user-defined property "RLOC =  X1Y7" for instance <I_36_23> in unit <ADSU16_MXILINX_final_block.4>.
    Set user-defined property "RLOC =  X1Y4" for instance <I_36_55> in unit <ADSU16_MXILINX_final_block.4>.
    Set user-defined property "RLOC =  X1Y5" for instance <I_36_58> in unit <ADSU16_MXILINX_final_block.4>.
    Set user-defined property "RLOC =  X1Y5" for instance <I_36_62> in unit <ADSU16_MXILINX_final_block.4>.
    Set user-defined property "RLOC =  X1Y6" for instance <I_36_63> in unit <ADSU16_MXILINX_final_block.4>.
    Set user-defined property "RLOC =  X1Y7" for instance <I_36_64> in unit <ADSU16_MXILINX_final_block.4>.
    Set user-defined property "RLOC =  X1Y7" for instance <I_36_107> in unit <ADSU16_MXILINX_final_block.4>.
    Set user-defined property "RLOC =  X1Y6" for instance <I_36_110> in unit <ADSU16_MXILINX_final_block.4>.
    Set user-defined property "RLOC =  X1Y4" for instance <I_36_111> in unit <ADSU16_MXILINX_final_block.4>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_248> in unit <ADSU16_MXILINX_final_block.4>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_249> in unit <ADSU16_MXILINX_final_block.4>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_250> in unit <ADSU16_MXILINX_final_block.4>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_251> in unit <ADSU16_MXILINX_final_block.4>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_252> in unit <ADSU16_MXILINX_final_block.4>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_253> in unit <ADSU16_MXILINX_final_block.4>.
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_254> in unit <ADSU16_MXILINX_final_block.4>.
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_255> in unit <ADSU16_MXILINX_final_block.4>.
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_272> in unit <ADSU16_MXILINX_final_block.4>.
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_275> in unit <ADSU16_MXILINX_final_block.4>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_279> in unit <ADSU16_MXILINX_final_block.4>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_283> in unit <ADSU16_MXILINX_final_block.4>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_287> in unit <ADSU16_MXILINX_final_block.4>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_291> in unit <ADSU16_MXILINX_final_block.4>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_295> in unit <ADSU16_MXILINX_final_block.4>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_299> in unit <ADSU16_MXILINX_final_block.4>.
Analyzing module <shiftr2_MUSER_final_block> in library <work>.
Module <shiftr2_MUSER_final_block> is correct for synthesis.
 
Analyzing module <gnd16bit_MUSER_final_block> in library <work>.
Module <gnd16bit_MUSER_final_block> is correct for synthesis.
 
Analyzing module <bit4s_MUSER_final_block> in library <work>.
Module <bit4s_MUSER_final_block> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <bit4s_MUSER_final_block>.
    Set user-defined property "INIT =  0" for instance <XLXI_6> in unit <bit4s_MUSER_final_block>.
    Set user-defined property "INIT =  0" for instance <XLXI_7> in unit <bit4s_MUSER_final_block>.
    Set user-defined property "INIT =  0" for instance <XLXI_8> in unit <bit4s_MUSER_final_block>.
    Set user-defined property "INIT =  0" for instance <XLXI_13> in unit <bit4s_MUSER_final_block>.
    Set user-defined property "INIT =  0" for instance <XLXI_14> in unit <bit4s_MUSER_final_block>.
    Set user-defined property "INIT =  0" for instance <XLXI_15> in unit <bit4s_MUSER_final_block>.
    Set user-defined property "INIT =  0" for instance <XLXI_16> in unit <bit4s_MUSER_final_block>.
    Set user-defined property "HU_SET =  XLXI_10_50" for instance <XLXI_10> in unit <bit4s_MUSER_final_block>.
Analyzing module <CB2CE_MXILINX_final_block> in library <work>.
Module <CB2CE_MXILINX_final_block> is correct for synthesis.
 
    Set user-defined property "HU_SET =  I_Q0_48" for instance <I_Q0> in unit <CB2CE_MXILINX_final_block>.
    Set user-defined property "HU_SET =  I_Q1_49" for instance <I_Q1> in unit <CB2CE_MXILINX_final_block>.
Analyzing module <FTCE_MXILINX_final_block.5> in library <work>.
	INIT = 1'b0
Module <FTCE_MXILINX_final_block.5> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCE_MXILINX_final_block.5>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_35> in unit <FTCE_MXILINX_final_block.5>.
Analyzing module <FTCE_MXILINX_final_block.6> in library <work>.
	INIT = 1'b0
Module <FTCE_MXILINX_final_block.6> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCE_MXILINX_final_block.6>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_35> in unit <FTCE_MXILINX_final_block.6>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Mux_2_16_MUSER_final_block>.
    Related source file is "final_block.vf".
Unit <Mux_2_16_MUSER_final_block> synthesized.


Synthesizing Unit <FD16CE_MXILINX_final_block_1>.
    Related source file is "final_block.vf".
Unit <FD16CE_MXILINX_final_block_1> synthesized.


Synthesizing Unit <ADSU16_MXILINX_final_block_1>.
    Related source file is "final_block.vf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <ADSU16_MXILINX_final_block_1> synthesized.


Synthesizing Unit <bit16buffermodified_MUSER_final_block>.
    Related source file is "final_block.vf".
Unit <bit16buffermodified_MUSER_final_block> synthesized.


Synthesizing Unit <ADSU16_MXILINX_final_block_2>.
    Related source file is "final_block.vf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <ADSU16_MXILINX_final_block_2> synthesized.


Synthesizing Unit <FD16CE_MXILINX_final_block_2>.
    Related source file is "final_block.vf".
Unit <FD16CE_MXILINX_final_block_2> synthesized.


Synthesizing Unit <x_initial_MUSER_final_block>.
    Related source file is "final_block.vf".
Unit <x_initial_MUSER_final_block> synthesized.


Synthesizing Unit <bit16to12_MUSER_final_block>.
    Related source file is "final_block.vf".
WARNING:Xst:647 - Input <buffinput<15:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <bit16to12_MUSER_final_block> synthesized.


Synthesizing Unit <y_initial_MUSER_final_block>.
    Related source file is "final_block.vf".
Unit <y_initial_MUSER_final_block> synthesized.


Synthesizing Unit <M2_1_MXILINX_final_block_1>.
    Related source file is "final_block.vf".
Unit <M2_1_MXILINX_final_block_1> synthesized.


Synthesizing Unit <M2_1_MXILINX_final_block_2>.
    Related source file is "final_block.vf".
Unit <M2_1_MXILINX_final_block_2> synthesized.


Synthesizing Unit <M2_1_MXILINX_final_block_3>.
    Related source file is "final_block.vf".
Unit <M2_1_MXILINX_final_block_3> synthesized.


Synthesizing Unit <M2_1_MXILINX_final_block_4>.
    Related source file is "final_block.vf".
Unit <M2_1_MXILINX_final_block_4> synthesized.


Synthesizing Unit <M2_1_MXILINX_final_block_5>.
    Related source file is "final_block.vf".
Unit <M2_1_MXILINX_final_block_5> synthesized.


Synthesizing Unit <M2_1_MXILINX_final_block_6>.
    Related source file is "final_block.vf".
Unit <M2_1_MXILINX_final_block_6> synthesized.


Synthesizing Unit <M2_1_MXILINX_final_block_7>.
    Related source file is "final_block.vf".
Unit <M2_1_MXILINX_final_block_7> synthesized.


Synthesizing Unit <M2_1_MXILINX_final_block_8>.
    Related source file is "final_block.vf".
Unit <M2_1_MXILINX_final_block_8> synthesized.


Synthesizing Unit <M2_1E_MXILINX_final_block>.
    Related source file is "final_block.vf".
Unit <M2_1E_MXILINX_final_block> synthesized.


Synthesizing Unit <ADSU16_MXILINX_final_block_3>.
    Related source file is "final_block.vf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <ADSU16_MXILINX_final_block_3> synthesized.


Synthesizing Unit <FD16CE_MXILINX_final_block_3>.
    Related source file is "final_block.vf".
Unit <FD16CE_MXILINX_final_block_3> synthesized.


Synthesizing Unit <LUTtable_MUSER_final_block>.
    Related source file is "final_block.vf".
Unit <LUTtable_MUSER_final_block> synthesized.


Synthesizing Unit <COMP4_MXILINX_final_block>.
    Related source file is "final_block.vf".
Unit <COMP4_MXILINX_final_block> synthesized.


Synthesizing Unit <FTCE_MXILINX_final_block_1>.
    Related source file is "final_block.vf".
Unit <FTCE_MXILINX_final_block_1> synthesized.


Synthesizing Unit <FTCE_MXILINX_final_block_2>.
    Related source file is "final_block.vf".
Unit <FTCE_MXILINX_final_block_2> synthesized.


Synthesizing Unit <FTCE_MXILINX_final_block_3>.
    Related source file is "final_block.vf".
Unit <FTCE_MXILINX_final_block_3> synthesized.


Synthesizing Unit <FTCE_MXILINX_final_block_4>.
    Related source file is "final_block.vf".
Unit <FTCE_MXILINX_final_block_4> synthesized.


Synthesizing Unit <FD16CE_MXILINX_final_block_4>.
    Related source file is "final_block.vf".
Unit <FD16CE_MXILINX_final_block_4> synthesized.


Synthesizing Unit <FD16CE_MXILINX_final_block_5>.
    Related source file is "final_block.vf".
Unit <FD16CE_MXILINX_final_block_5> synthesized.


Synthesizing Unit <ADD16_MXILINX_final_block>.
    Related source file is "final_block.vf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <ADD16_MXILINX_final_block> synthesized.


Synthesizing Unit <ADSU16_MXILINX_final_block_4>.
    Related source file is "final_block.vf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <ADSU16_MXILINX_final_block_4> synthesized.


Synthesizing Unit <gnd16bit_MUSER_final_block>.
    Related source file is "final_block.vf".
Unit <gnd16bit_MUSER_final_block> synthesized.


Synthesizing Unit <FTCE_MXILINX_final_block_5>.
    Related source file is "final_block.vf".
Unit <FTCE_MXILINX_final_block_5> synthesized.


Synthesizing Unit <FTCE_MXILINX_final_block_6>.
    Related source file is "final_block.vf".
Unit <FTCE_MXILINX_final_block_6> synthesized.


Synthesizing Unit <Z_register_MUSER_final_block>.
    Related source file is "final_block.vf".
Unit <Z_register_MUSER_final_block> synthesized.


Synthesizing Unit <output_enable_MUSER_final_block>.
    Related source file is "final_block.vf".
Unit <output_enable_MUSER_final_block> synthesized.


Synthesizing Unit <CB4CE_MXILINX_final_block_1>.
    Related source file is "final_block.vf".
Unit <CB4CE_MXILINX_final_block_1> synthesized.


Synthesizing Unit <M16_1E_MXILINX_final_block_1>.
    Related source file is "final_block.vf".
Unit <M16_1E_MXILINX_final_block_1> synthesized.


Synthesizing Unit <M16_1E_MXILINX_final_block_2>.
    Related source file is "final_block.vf".
Unit <M16_1E_MXILINX_final_block_2> synthesized.


Synthesizing Unit <M16_1E_MXILINX_final_block_3>.
    Related source file is "final_block.vf".
Unit <M16_1E_MXILINX_final_block_3> synthesized.


Synthesizing Unit <M16_1E_MXILINX_final_block_4>.
    Related source file is "final_block.vf".
Unit <M16_1E_MXILINX_final_block_4> synthesized.


Synthesizing Unit <M16_1E_MXILINX_final_block_5>.
    Related source file is "final_block.vf".
Unit <M16_1E_MXILINX_final_block_5> synthesized.


Synthesizing Unit <M16_1E_MXILINX_final_block_6>.
    Related source file is "final_block.vf".
Unit <M16_1E_MXILINX_final_block_6> synthesized.


Synthesizing Unit <M16_1E_MXILINX_final_block_7>.
    Related source file is "final_block.vf".
Unit <M16_1E_MXILINX_final_block_7> synthesized.


Synthesizing Unit <M16_1E_MXILINX_final_block_8>.
    Related source file is "final_block.vf".
Unit <M16_1E_MXILINX_final_block_8> synthesized.


Synthesizing Unit <M16_1E_MXILINX_final_block_9>.
    Related source file is "final_block.vf".
Unit <M16_1E_MXILINX_final_block_9> synthesized.


Synthesizing Unit <M16_1E_MXILINX_final_block_10>.
    Related source file is "final_block.vf".
Unit <M16_1E_MXILINX_final_block_10> synthesized.


Synthesizing Unit <M16_1E_MXILINX_final_block_11>.
    Related source file is "final_block.vf".
Unit <M16_1E_MXILINX_final_block_11> synthesized.


Synthesizing Unit <M16_1E_MXILINX_final_block_12>.
    Related source file is "final_block.vf".
Unit <M16_1E_MXILINX_final_block_12> synthesized.


Synthesizing Unit <CB4CE_MXILINX_final_block_2>.
    Related source file is "final_block.vf".
Unit <CB4CE_MXILINX_final_block_2> synthesized.


Synthesizing Unit <shiftr2_MUSER_final_block>.
    Related source file is "final_block.vf".
WARNING:Xst:646 - Signal <inpsign<15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <shiftr2_MUSER_final_block> synthesized.


Synthesizing Unit <CB2CE_MXILINX_final_block>.
    Related source file is "final_block.vf".
Unit <CB2CE_MXILINX_final_block> synthesized.


Synthesizing Unit <iteration_MUSER_final_block>.
    Related source file is "final_block.vf".
Unit <iteration_MUSER_final_block> synthesized.


Synthesizing Unit <shifter_MUSER_final_block>.
    Related source file is "final_block.vf".
Unit <shifter_MUSER_final_block> synthesized.


Synthesizing Unit <shifterhigh_MUSER_final_block>.
    Related source file is "final_block.vf".
WARNING:Xst:647 - Input <shiftinp<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <shifterhigh_MUSER_final_block> synthesized.


Synthesizing Unit <addshiftr2_MUSER_final_block>.
    Related source file is "final_block.vf".
Unit <addshiftr2_MUSER_final_block> synthesized.


Synthesizing Unit <bit4s_MUSER_final_block>.
    Related source file is "final_block.vf".
Unit <bit4s_MUSER_final_block> synthesized.


Synthesizing Unit <qamtheta_MUSER_final_block>.
    Related source file is "final_block.vf".
Unit <qamtheta_MUSER_final_block> synthesized.


Synthesizing Unit <shifter_full_MUSER_final_block>.
    Related source file is "final_block.vf".
Unit <shifter_full_MUSER_final_block> synthesized.


Synthesizing Unit <SineCosine_MUSER_final_block>.
    Related source file is "final_block.vf".
Unit <SineCosine_MUSER_final_block> synthesized.


Synthesizing Unit <final_block>.
    Related source file is "final_block.vf".
Unit <final_block> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 98
 Flip-Flops                                            : 98

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <final_block> ...

Optimizing unit <Mux_2_16_MUSER_final_block> ...

Optimizing unit <FD16CE_MXILINX_final_block_1> ...

Optimizing unit <ADSU16_MXILINX_final_block_1> ...

Optimizing unit <bit16buffermodified_MUSER_final_block> ...

Optimizing unit <ADSU16_MXILINX_final_block_2> ...

Optimizing unit <FD16CE_MXILINX_final_block_2> ...

Optimizing unit <x_initial_MUSER_final_block> ...

Optimizing unit <bit16to12_MUSER_final_block> ...

Optimizing unit <y_initial_MUSER_final_block> ...

Optimizing unit <M2_1_MXILINX_final_block_1> ...

Optimizing unit <M2_1_MXILINX_final_block_2> ...

Optimizing unit <M2_1_MXILINX_final_block_3> ...

Optimizing unit <M2_1_MXILINX_final_block_4> ...

Optimizing unit <M2_1_MXILINX_final_block_5> ...

Optimizing unit <M2_1_MXILINX_final_block_6> ...

Optimizing unit <M2_1_MXILINX_final_block_7> ...

Optimizing unit <M2_1_MXILINX_final_block_8> ...

Optimizing unit <M2_1E_MXILINX_final_block> ...

Optimizing unit <ADSU16_MXILINX_final_block_3> ...

Optimizing unit <FD16CE_MXILINX_final_block_3> ...

Optimizing unit <LUTtable_MUSER_final_block> ...

Optimizing unit <COMP4_MXILINX_final_block> ...

Optimizing unit <FTCE_MXILINX_final_block_1> ...

Optimizing unit <FTCE_MXILINX_final_block_2> ...

Optimizing unit <FTCE_MXILINX_final_block_3> ...

Optimizing unit <FTCE_MXILINX_final_block_4> ...

Optimizing unit <FD16CE_MXILINX_final_block_4> ...

Optimizing unit <FD16CE_MXILINX_final_block_5> ...

Optimizing unit <ADD16_MXILINX_final_block> ...

Optimizing unit <ADSU16_MXILINX_final_block_4> ...

Optimizing unit <gnd16bit_MUSER_final_block> ...

Optimizing unit <FTCE_MXILINX_final_block_5> ...

Optimizing unit <FTCE_MXILINX_final_block_6> ...

Optimizing unit <CB4CE_MXILINX_final_block_1> ...

Optimizing unit <M16_1E_MXILINX_final_block_1> ...

Optimizing unit <M16_1E_MXILINX_final_block_2> ...

Optimizing unit <M16_1E_MXILINX_final_block_3> ...

Optimizing unit <M16_1E_MXILINX_final_block_4> ...

Optimizing unit <M16_1E_MXILINX_final_block_5> ...

Optimizing unit <M16_1E_MXILINX_final_block_6> ...

Optimizing unit <M16_1E_MXILINX_final_block_7> ...

Optimizing unit <M16_1E_MXILINX_final_block_8> ...

Optimizing unit <M16_1E_MXILINX_final_block_9> ...

Optimizing unit <M16_1E_MXILINX_final_block_10> ...

Optimizing unit <M16_1E_MXILINX_final_block_11> ...

Optimizing unit <M16_1E_MXILINX_final_block_12> ...

Optimizing unit <CB4CE_MXILINX_final_block_2> ...

Optimizing unit <shiftr2_MUSER_final_block> ...

Optimizing unit <CB2CE_MXILINX_final_block> ...

Optimizing unit <bit4s_MUSER_final_block> ...

Optimizing unit <shifter_full_MUSER_final_block> ...

Optimizing unit <SineCosine_MUSER_final_block> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block final_block, actual ratio is 7.
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_1/XLXI_8/I0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_1/XLXI_8/I1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_1/XLXI_8/I2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_1/XLXI_8/I3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_1/XLXI_8/I4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_1/XLXI_8/I5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_1/XLXI_8/I6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_1/XLXI_8/I7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_1/XLXI_8/I8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_1/XLXI_8/I9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_1/XLXI_8/I10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_1/XLXI_8/I11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_1/XLXI_8/I12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_1/XLXI_8/I13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_1/XLXI_8/I14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_1/XLXI_5/I0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_1/XLXI_5/I1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_1/XLXI_5/I2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_1/XLXI_5/I3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_1/XLXI_5/I4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_1/XLXI_5/I5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_1/XLXI_5/I6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_1/XLXI_5/I7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_1/XLXI_5/I8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_1/XLXI_5/I9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_1/XLXI_5/I10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_1/XLXI_5/I11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_1/XLXI_5/I12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_1/XLXI_5/I13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_1/XLXI_5/I14> may hinder timing optimization.
   You may achieve better results by removing this property

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 98
 Flip-Flops                                            : 98

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : final_block.ngr
Top Level Output File Name         : final_block
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 77

Cell Usage :
# BELS                             : 1680
#      AND2                        : 229
#      AND2B1                      : 192
#      AND3                        : 26
#      AND3B1                      : 24
#      AND4                        : 51
#      BUF                         : 281
#      GND                         : 8
#      INV                         : 84
#      LUT4                        : 16
#      MUXCY                       : 55
#      MUXCY_D                     : 7
#      MUXCY_L                     : 98
#      MUXF5_L                     : 96
#      MUXF6                       : 48
#      OR2                         : 216
#      VCC                         : 4
#      XNOR2                       : 4
#      XOR2                        : 49
#      XOR3                        : 80
#      XORCY                       : 112
# FlipFlops/Latches                : 98
#      FD                          : 4
#      FDC                         : 4
#      FDCE                        : 90
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 76
#      IBUF                        : 14
#      OBUF                        : 62
# Logical                          : 4
#      NOR2                        : 4
# Others                           : 112
#      FMAP                        : 112
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-4 

 Number of Slices:                       50  out of   3584     1%  
 Number of Slice Flip Flops:             98  out of   7168     1%  
 Number of 4 input LUTs:                100  out of   7168     1%  
 Number of IOs:                          77
 Number of bonded IOBs:                  77  out of    141    54%  
 Number of GCLKs:                         3  out of      8    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------+--------------------------------+-------+
Clock Signal                                    | Clock buffer(FF name)          | Load  |
------------------------------------------------+--------------------------------+-------+
inp_clk                                         | IBUF+BUFG                      | 56    |
XLXN_111(XLXI_4/XLXI_16:O)                      | BUFG(*)(XLXI_5/XLXI_1/I_Q0)    | 32    |
clk_n                                           | BUFGP                          | 6     |
XLXI_12/XLXI_2/XLXN_16(XLXI_12/XLXI_2/XLXI_12:O)| NONE(*)(XLXI_12/XLXI_2/XLXI_16)| 4     |
------------------------------------------------+--------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------+--------------------------+-------+
Control Signal                                  | Buffer(FF name)          | Load  |
------------------------------------------------+--------------------------+-------+
XLXI_12/XLXI_3/XLXN_12(XLXI_12/XLXI_3/XLXI_10:G)| NONE(XLXI_1/XLXI_13/I_Q0)| 94    |
------------------------------------------------+--------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 17.934ns (Maximum Frequency: 55.759MHz)
   Minimum input arrival time before clock: 3.578ns
   Maximum output required time after clock: 17.846ns
   Maximum combinational path delay: 8.694ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'inp_clk'
  Clock period: 17.934ns (frequency: 55.759MHz)
  Total number of paths / destination ports: 13052 / 104
-------------------------------------------------------------------------
Delay:               17.934ns (Levels of Logic = 32)
  Source:            XLXI_4/XLXI_10/I_Q0/I_36_35 (FF)
  Destination:       XLXI_1/XLXI_13/I_Q15 (FF)
  Source Clock:      inp_clk rising
  Destination Clock: inp_clk rising

  Data Path: XLXI_4/XLXI_10/I_Q0/I_36_35 to XLXI_1/XLXI_13/I_Q15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           407   0.720   4.001  I_36_35 (Q)
     end scope: 'I_Q0'
     end scope: 'XLXI_4/XLXI_10'
     begin scope: 'XLXI_1/XLXI_36/XLXI_3/XLXI_1'
     begin scope: 'I_MAB'
     AND2B1:I0->O          1   0.551   0.801  I_36_7 (M0)
     OR2:I1->O             1   0.551   0.000  I_36_8 (O)
     end scope: 'I_MAB'
     MUXF5_L:I1->LO        1   0.360   0.000  I_M8B (M8B)
     MUXF6:I0->O           1   0.342   0.801  I_M8F (MBF)
     begin scope: 'I_O'
     AND3:I0->O            1   0.551   0.801  I_36_30 (M1)
     OR2:I0->O             1   0.551   0.801  I_36_38 (O)
     end scope: 'I_O'
     end scope: 'XLXI_1/XLXI_36/XLXI_3/XLXI_1'
     BUF:I->O              1   0.551   0.801  XLXI_1/XLXI_36/XLXI_5 (XLXI_1/XLXN_61<0>)
     BUF:I->O              1   0.551   0.801  XLXI_1/XLXI_37/XLXI_16 (XLXI_1/XLXN_1<0>)
     begin scope: 'XLXI_1/XLXI_8'
     XOR3:I1->O            1   0.551   0.000  I_36_220 (I0)
     MUXCY_L:S->LO         1   0.500   0.000  I_36_255 (C0)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_254 (C1)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_253 (C2)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_252 (C3)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_251 (C4)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_250 (C5)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_249 (C6)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_248 (C7)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_111 (C8)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_55 (C9)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_62 (C10)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_58 (C11)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_63 (C12)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_110 (C13)
     MUXCY_D:CI->LO        1   0.303   0.000  I_36_107 (C14)
     XORCY:CI->O           0   0.904   0.000  I_36_80 (S<15>)
     end scope: 'XLXI_1/XLXI_8'
     MUXCY:DI->O           1   1.106   0.000  XLXI_1/XLXI_14/XLXI_57 (XLXI_1/XLXN_11<15>)
     begin scope: 'XLXI_1/XLXI_13'
     FDCE:D                    0.203          I_Q15
    ----------------------------------------
    Total                     17.934ns (9.127ns logic, 8.807ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_n'
  Clock period: 3.192ns (frequency: 313.283MHz)
  Total number of paths / destination ports: 6 / 5
-------------------------------------------------------------------------
Delay:               3.192ns (Levels of Logic = 1)
  Source:            XLXI_12/XLXI_2/XLXI_10/I_Q0/I_36_35 (FF)
  Destination:       XLXI_12/XLXI_2/XLXI_10/I_Q0/I_36_35 (FF)
  Source Clock:      clk_n rising
  Destination Clock: clk_n rising

  Data Path: XLXI_12/XLXI_2/XLXI_10/I_Q0/I_36_35 to XLXI_12/XLXI_2/XLXI_10/I_Q0/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.720   0.917  I_36_35 (Q)
     end scope: 'I_Q0'
     begin scope: 'I_Q1'
     XOR2:I0->O            1   0.551   0.801  I_36_32 (TQ)
     FDCE:D                    0.203          I_36_35
    ----------------------------------------
    Total                      3.192ns (1.474ns logic, 1.718ns route)
                                       (46.2% logic, 53.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'inp_clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              3.578ns (Levels of Logic = 4)
  Source:            inputangle<11> (PAD)
  Destination:       XLXI_2/XLXI_2/I_Q11 (FF)
  Destination Clock: inp_clk rising

  Data Path: inputangle<11> to XLXI_2/XLXI_2/I_Q11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.821   0.921  inputangle_11_IBUF (inputangle_11_IBUF)
     BUF:I->O              1   0.551   0.801  XLXI_2/XLXI_26/XLXI_1 (XLXI_2/XLXN_128<15>)
     MUXCY:CI->O           1   0.281   0.000  XLXI_2/XLXI_15/XLXI_57 (XLXI_2/XLXN_70<15>)
     begin scope: 'XLXI_2/XLXI_2'
     FDCE:D                    0.203          I_Q15
    ----------------------------------------
    Total                      3.578ns (1.856ns logic, 1.722ns route)
                                       (51.9% logic, 48.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_n'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.825ns (Levels of Logic = 1)
  Source:            inputsignal (PAD)
  Destination:       XLXI_12/XLXI_2/XLXI_5 (FF)
  Destination Clock: clk_n rising

  Data Path: inputsignal to XLXI_12/XLXI_2/XLXI_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.821   0.801  inputsignal_IBUF (inputsignal_IBUF)
     FDC:D                     0.203          XLXI_12/XLXI_2/XLXI_5
    ----------------------------------------
    Total                      1.825ns (1.024ns logic, 0.801ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'inp_clk'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              10.365ns (Levels of Logic = 2)
  Source:            XLXI_4/XLXI_10/I_Q0/I_36_35 (FF)
  Destination:       iter<0> (PAD)
  Source Clock:      inp_clk rising

  Data Path: XLXI_4/XLXI_10/I_Q0/I_36_35 to iter<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           407   0.720   4.001  I_36_35 (Q)
     end scope: 'I_Q0'
     end scope: 'XLXI_4/XLXI_10'
     OBUF:I->O                 5.644          iter_0_OBUF (iter<0>)
    ----------------------------------------
    Total                     10.365ns (6.364ns logic, 4.001ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_111'
  Total number of paths / destination ports: 4136 / 56
-------------------------------------------------------------------------
Offset:              17.846ns (Levels of Logic = 25)
  Source:            XLXI_5/XLXI_1/I_Q0 (FF)
  Destination:       acos<15> (PAD)
  Source Clock:      XLXN_111 rising

  Data Path: XLXI_5/XLXI_1/I_Q0 to acos<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.720   0.801  I_Q0 (Q<0>)
     end scope: 'XLXI_5/XLXI_1'
     BUF:I->O              3   0.551   0.907  XLXI_5/XLXI_7/XLXI_16 (cosine_0_OBUF)
     BUF:I->O              1   0.551   0.801  XLXI_12/XLXI_1/XLXI_8/XLXI_1/XLXI_16 (XLXI_12/XLXI_1/XLXI_8/inpsign<0>)
     AND2:I1->O            1   0.551   0.801  XLXI_12/XLXI_1/XLXI_8/XLXI_16 (XLXI_12/XLXI_1/XLXN_6<1>)
     begin scope: 'XLXI_12/XLXI_1/XLXI_2'
     XOR2:I0->O            1   0.551   0.000  I_36_355 (I1)
     MUXCY_L:S->LO         1   0.500   0.000  I_36_254 (C1)
     XORCY:CI->O           1   0.904   0.801  I_36_229 (S<2>)
     end scope: 'XLXI_12/XLXI_1/XLXI_2'
     begin scope: 'XLXI_12/XLXI_1/XLXI_4'
     XOR3:I1->O            1   0.551   0.000  I_36_222 (I2)
     MUXCY_L:S->LO         1   0.500   0.000  I_36_253 (C2)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_252 (C3)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_251 (C4)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_250 (C5)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_249 (C6)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_248 (C7)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_111 (C8)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_55 (C9)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_62 (C10)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_58 (C11)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_63 (C12)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_110 (C13)
     MUXCY_D:CI->LO        1   0.303   0.000  I_36_107 (C14)
     XORCY:CI->O           1   0.904   0.801  I_36_80 (S<15>)
     end scope: 'XLXI_12/XLXI_1/XLXI_4'
     OBUF:I->O                 5.644          acos_15_OBUF (acos<15>)
    ----------------------------------------
    Total                     17.846ns (12.934ns logic, 4.912ns route)
                                       (72.5% logic, 27.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_12/XLXI_2/XLXN_16'
  Total number of paths / destination ports: 2784 / 32
-------------------------------------------------------------------------
Offset:              15.423ns (Levels of Logic = 22)
  Source:            XLXI_12/XLXI_2/XLXI_16 (FF)
  Destination:       acos<15> (PAD)
  Source Clock:      XLXI_12/XLXI_2/XLXN_16 rising

  Data Path: XLXI_12/XLXI_2/XLXI_16 to acos<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              15   0.720   1.188  XLXI_12/XLXI_2/XLXI_16 (XLXI_12/bitsb_DUMMY<0>)
     AND2:I0->O            1   0.551   0.801  XLXI_12/XLXI_1/XLXI_8/XLXI_16 (XLXI_12/XLXI_1/XLXN_6<1>)
     begin scope: 'XLXI_12/XLXI_1/XLXI_2'
     XOR2:I0->O            1   0.551   0.000  I_36_355 (I1)
     MUXCY_L:S->LO         1   0.500   0.000  I_36_254 (C1)
     XORCY:CI->O           1   0.904   0.801  I_36_229 (S<2>)
     end scope: 'XLXI_12/XLXI_1/XLXI_2'
     begin scope: 'XLXI_12/XLXI_1/XLXI_4'
     XOR3:I1->O            1   0.551   0.000  I_36_222 (I2)
     MUXCY_L:S->LO         1   0.500   0.000  I_36_253 (C2)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_252 (C3)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_251 (C4)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_250 (C5)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_249 (C6)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_248 (C7)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_111 (C8)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_55 (C9)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_62 (C10)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_58 (C11)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_63 (C12)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_110 (C13)
     MUXCY_D:CI->LO        1   0.303   0.000  I_36_107 (C14)
     XORCY:CI->O           1   0.904   0.801  I_36_80 (S<15>)
     end scope: 'XLXI_12/XLXI_1/XLXI_4'
     OBUF:I->O                 5.644          acos_15_OBUF (acos<15>)
    ----------------------------------------
    Total                     15.423ns (11.832ns logic, 3.591ns route)
                                       (76.7% logic, 23.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               8.694ns (Levels of Logic = 3)
  Source:            inp_clk (PAD)
  Destination:       invclk (PAD)

  Data Path: inp_clk to invclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.821   0.877  inp_clk_IBUF (inp_clk_IBUF1)
     INV:I->O              1   0.551   0.801  inp_clk_IBUF_INV (inp_clk_IBUF_INV)
     OBUF:I->O                 5.644          invclk_OBUF (invclk)
    ----------------------------------------
    Total                      8.694ns (7.016ns logic, 1.678ns route)
                                       (80.7% logic, 19.3% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.71 secs
 
--> 

Total memory usage is 286740 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   38 (   0 filtered)
Number of infos    :    1 (   0 filtered)

