import "primitives/core.futil";
import "primitives/memories/comb.futil";
component main(@go go: 1, @clk clk: 1, @reset reset: 1) -> (@done done: 1) {
  cells {
    a = std_reg(2);
    cond = std_reg(1);
  }
  wires {
    group A<"promotable"=1> {
      a.in = 2'd0;
      a.write_en = 1'd1;
      A[done] = a.done;
    }
  }
  control {
    @promotable if cond.out {
      @promotable A;
    }
  }
}
