
build/RMInternalDev.elf:     file format elf32-littlearm
build/RMInternalDev.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x08000239

Program Header:
    LOAD off    0x00010000 vaddr 0x08000000 paddr 0x08000000 align 2**16
         filesz 0x000035f0 memsz 0x000035f0 flags r-x
    LOAD off    0x00020800 vaddr 0x20000800 paddr 0x080035f0 align 2**16
         filesz 0x00000024 memsz 0x00000024 flags rw-
    LOAD off    0x00020828 vaddr 0x20000828 paddr 0x08003614 align 2**16
         filesz 0x00000000 memsz 0x00000bd8 flags rw-
    LOAD off    0x00030000 vaddr 0x20000000 paddr 0x20000000 align 2**16
         filesz 0x00000000 memsz 0x00005000 flags rw-
private flags = 5000200: [Version5 EABI] [soft-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .mstack       00000400  20000000  20000000  00030000  2**0
                  ALLOC
  1 .pstack       00000400  20000400  20000400  00030000  2**0
                  ALLOC
  2 .vectors      00000160  08000000  08000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .text         000032e0  08000160  08000160  00010160  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       000001b0  08003440  08003440  00013440  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000024  20000800  080035f0  00020800  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000bd8  20000828  08003614  00020828  2**3
                  ALLOC
  7 .ram0_init    00000000  20001400  20001400  00020824  2**2
                  CONTENTS
  8 .ram0         00000000  20001400  20001400  00020824  2**2
                  CONTENTS
  9 .ram1_init    00000000  00000000  00000000  00020824  2**2
                  CONTENTS
 10 .ram1         00000000  00000000  00000000  00020824  2**2
                  CONTENTS
 11 .ram2_init    00000000  00000000  00000000  00020824  2**2
                  CONTENTS
 12 .ram2         00000000  00000000  00000000  00020824  2**2
                  CONTENTS
 13 .ram3_init    00000000  00000000  00000000  00020824  2**2
                  CONTENTS
 14 .ram3         00000000  00000000  00000000  00020824  2**2
                  CONTENTS
 15 .ram4_init    00000000  00000000  00000000  00020824  2**2
                  CONTENTS
 16 .ram4         00000000  00000000  00000000  00020824  2**2
                  CONTENTS
 17 .ram5_init    00000000  00000000  00000000  00020824  2**2
                  CONTENTS
 18 .ram5         00000000  00000000  00000000  00020824  2**2
                  CONTENTS
 19 .ram6_init    00000000  00000000  00000000  00020824  2**2
                  CONTENTS
 20 .ram6         00000000  00000000  00000000  00020824  2**2
                  CONTENTS
 21 .ram7_init    00000000  00000000  00000000  00020824  2**2
                  CONTENTS
 22 .ram7         00000000  00000000  00000000  00020824  2**2
                  CONTENTS
 23 .heap         00003c00  20001400  20001400  00030000  2**0
                  ALLOC
 24 .ARM.attributes 0000002f  00000000  00000000  00020824  2**0
                  CONTENTS, READONLY
 25 .comment      0000007e  00000000  00000000  00020853  2**0
                  CONTENTS, READONLY
 26 .debug_line   00009dd8  00000000  00000000  000208d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 27 .debug_info   0002be9c  00000000  00000000  0002a6a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 28 .debug_abbrev 00006286  00000000  00000000  00056545  2**0
                  CONTENTS, READONLY, DEBUGGING
 29 .debug_aranges 00000a50  00000000  00000000  0005c7d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 30 .debug_str    000035a5  00000000  00000000  0005d220  2**0
                  CONTENTS, READONLY, DEBUGGING
 31 .debug_loc    0000670b  00000000  00000000  000607c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 32 .debug_ranges 000019c0  00000000  00000000  00066ed0  2**0
                  CONTENTS, READONLY, DEBUGGING
 33 .debug_frame  000020a0  00000000  00000000  00068890  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
20000000 l    d  .mstack	00000000 .mstack
20000400 l    d  .pstack	00000000 .pstack
08000000 l    d  .vectors	00000000 .vectors
08000160 l    d  .text	00000000 .text
08003440 l    d  .rodata	00000000 .rodata
20000800 l    d  .data	00000000 .data
20000828 l    d  .bss	00000000 .bss
20001400 l    d  .ram0_init	00000000 .ram0_init
20001400 l    d  .ram0	00000000 .ram0
00000000 l    d  .ram1_init	00000000 .ram1_init
00000000 l    d  .ram1	00000000 .ram1
00000000 l    d  .ram2_init	00000000 .ram2_init
00000000 l    d  .ram2	00000000 .ram2
00000000 l    d  .ram3_init	00000000 .ram3_init
00000000 l    d  .ram3	00000000 .ram3
00000000 l    d  .ram4_init	00000000 .ram4_init
00000000 l    d  .ram4	00000000 .ram4
00000000 l    d  .ram5_init	00000000 .ram5_init
00000000 l    d  .ram5	00000000 .ram5
00000000 l    d  .ram6_init	00000000 .ram6_init
00000000 l    d  .ram6	00000000 .ram6
00000000 l    d  .ram7_init	00000000 .ram7_init
00000000 l    d  .ram7	00000000 .ram7
20001400 l    d  .heap	00000000 .heap
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 build/obj/vectors.o
0800023e l       .text	00000000 .stay
00000000 l    df *ABS*	00000000 build/obj/crt0_v7m.o
08000194 l       .text	00000000 msloop
080001a2 l       .text	00000000 psloop
080001b2 l       .text	00000000 dloop
080001c6 l       .text	00000000 bloop
080001dc l       .text	00000000 initloop
080001e8 l       .text	00000000 endinitloop
080001f0 l       .text	00000000 finiloop
080001fc l       .text	00000000 endfiniloop
00000000 l    df *ABS*	00000000 build/obj/chcoreasm_v7m.o
e000ed04 l       *ABS*	00000000 SCB_ICSR
10000000 l       *ABS*	00000000 ICSR_PENDSVSET
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 _arm_muldivdf3.o
00000000 l    df *ABS*	00000000 _arm_cmpdf2.o
00000000 l    df *ABS*	00000000 _arm_fixdfsi.o
00000000 l    df *ABS*	00000000 _arm_addsubsf3.o
00000000 l    df *ABS*	00000000 _arm_muldivsf3.o
00000000 l    df *ABS*	00000000 _arm_cmpsf2.o
00000000 l    df *ABS*	00000000 _arm_fixsfsi.o
00000000 l    df *ABS*	00000000 crt1.c
08003440 l     O .rodata	00000080 ram_areas
00000000 l    df *ABS*	00000000 hal.c
00000000 l    df *ABS*	00000000 hal_st.c
00000000 l    df *ABS*	00000000 hal_can.c
00000000 l    df *ABS*	00000000 hal_uart.c
00000000 l    df *ABS*	00000000 nvic.c
00000000 l    df *ABS*	00000000 stm32_isr.c
00000000 l    df *ABS*	00000000 hal_lld.c
00000000 l    df *ABS*	00000000 hal_can_lld.c
08001590 l     F .text	0000010c can_lld_set_filters.constprop.4
00000000 l    df *ABS*	00000000 stm32_dma.c
20000890 l     O .bss	00000008 dma
00000000 l    df *ABS*	00000000 hal_pal_lld.c
00000000 l    df *ABS*	00000000 hal_st_lld.c
00000000 l    df *ABS*	00000000 hal_uart_lld.c
08001eb0 l     F .text	0000003c usart_stop
08001ef0 l     F .text	00000048 uart_lld_serve_tx_end_irq
08001f40 l     F .text	0000007c uart_lld_serve_rx_end_irq
00000000 l    df *ABS*	00000000 board.c
00000000 l    df *ABS*	00000000 chsys.c
080021f0 l     F .text	00000002 _idle_thread
08003578 l     O .rodata	00000018 idle_descriptor.6282
00000000 l    df *ABS*	00000000 chvt.c
00000000 l    df *ABS*	00000000 chschd.c
080024b0 l     F .text	00000070 wakeup
00000000 l    df *ABS*	00000000 chthreads.c
00000000 l    df *ABS*	00000000 chmtx.c
00000000 l    df *ABS*	00000000 chevents.c
00000000 l    df *ABS*	00000000 chmemcore.c
00000000 l    df *ABS*	00000000 chmemheaps.c
20000a0c l     O .bss	0000001c default_heap
00000000 l    df *ABS*	00000000 chmempools.c
00000000 l    df *ABS*	00000000 chfactory.c
08002b40 l     F .text	00000006 chCoreAllocAlignedI
00000000 l    df *ABS*	00000000 chcore_v7m.c
00000000 l    df *ABS*	00000000 main.c
08002c10 l     F .text	000000c4 motor_ctrl_thread
20000a70 l     O .bss	000002c8 motor_ctrl_thread_wa
20000d98 l     O .bss	00000004 rc
00000000 l    df *ABS*	00000000 dbus.c
08002d40 l     F .text	00000100 uart_dbus_thread
08002e40 l     F .text	0000001c rxend
20000d9c l     O .bss	0000000a RC_Ctl
20000da6 l     O .bss	00000001 rc_state
20000da8 l     O .bss	00000012 rxbuf
20000dbc l     O .bss	00000004 uart_dbus_thread_handler
20000dc0 l     O .bss	000002c8 uart_dbus_thread_wa
20000804 l     O .data	00000020 uart_cfg
00000000 l    df *ABS*	00000000 canBusProcess.c
08002ec0 l     F .text	00000080 can_processEncoder
08002f40 l     F .text	000000b4 can_rx
200010e8 l     O .bss	000001c8 can_rx1_wa
200012b0 l     O .bss	00000150 canfilter
080035dc l     O .rodata	00000008 cancfg
00000000 l    df *ABS*	00000000 pid.c
00000000 l    df *ABS*	00000000 turret.c
080035e4 l     O .rodata	0000000c CSWTCH.3
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 chregistry.c
0800353c g     O .rodata	0000003c pal_default_config
0800023a  w      .text	00000000 Vector58
0800023a  w      .text	00000000 VectorE8
0800023a  w      .text	00000000 Vector9C
20000d68 g     O .bss	00000030 pid_speed
08000ad8 g     F .text	00000012 .hidden __aeabi_dcmple
08001410 g     F .text	00000032 nvicEnableVector
00000000 g       *ABS*	00000000 __flash1_end__
0800023a  w      .text	00000000 VectorAC
080022b0 g     F .text	0000009c chSysTimerHandlerI
08002870 g     F .text	0000000a chThdExit
080029e0 g     F .text	0000002a chEvtBroadcastFlagsI
080025a0 g     F .text	00000044 chSchGoSleepTimeoutS
08000a14 g     F .text	0000007a .hidden __cmpdf2
00000000 g       .ram7	00000000 __flash6_free__
0800023a  w      .text	00000000 DebugMon_Handler
08010000 g       *ABS*	00000000 __flash0_end__
00000000 g       .bss	00000000 __flash6_start__
08000a14 g     F .text	0000007a .hidden __eqdf2
08001330 g     F .text	00000050 canReceiveTimeout
00000000 g       .bss	00000000 __ram4_start__
00000000 g       .ram7	00000000 __flash7_free__
0800023a  w      .text	00000000 Vector5C
08003080 g     F .text	00000080 can_processInit
08000584 g     F .text	0000005a .hidden __floatdidf
08003010 g     F .text	0000006c can_motorSetCurrent
0800023a  w      .text	00000000 Vector11C
00000000 g       .ram5	00000000 __ram5_clear__
0800023a  w      .text	00000000 HardFault_Handler
08001c70 g     F .text	0000004c dmaInit
20001400 g       .ram0_init	00000000 __ram0_init__
08000ee8 g     F .text	00000136 .hidden __divsf3
080016a0 g     F .text	00000070 Vector8C
0800023a  w      .text	00000000 SysTick_Handler
08002980 g     F .text	0000002a chEvtUnregister
00000000 g       .ram1	00000000 __ram1_free__
0800023a  w      .text	00000000 VectorDC
00000000 g       .bss	00000000 __ram6_start__
0800023a  w      .text	00000000 PendSV_Handler
0800023a  w    F .text	00000000 NMI_Handler
08000000 g       .vectors	00000000 _vectors
080035f0 g       .data	00000000 __exidx_end
0800110c g     F .text	0000004c .hidden __fixsfsi
08002950 g     F .text	00000028 chEvtRegisterMaskWithFlags
08002570 g     F .text	00000028 chSchGoSleepS
0800023a  w      .text	00000000 Vector110
08000a04 g     F .text	0000008a .hidden __gtdf2
080028e0 g     F .text	00000028 chThdEnqueueTimeoutS
20001400 g       .ram0	00000000 __ram0_free__
20001400 g       .heap	00000000 __heap_base__
20000800 g     O .data	00000004 last_angle_sp
08002160 g     F .text	00000030 uart_lld_start_receive
0800023a  w      .text	00000000 Vector120
08000aa0 g     F .text	00000010 .hidden __aeabi_cdcmple
0800023a  w      .text	00000000 VectorC8
08000b70 g     F .text	00000160 .hidden __aeabi_fadd
08000b6c g     F .text	00000164 .hidden __subsf3
080025f0 g     F .text	00000060 chSchWakeupS
08002070 g     F .text	000000e4 uart_lld_start
08003614 g       *ABS*	00000000 __ram3_init_text__
08002520 g     F .text	00000014 _scheduler_init
080027a0 g     F .text	00000074 chThdCreateStatic
08002190 g     F .text	00000040 uart_lld_stop_receive
08001780 g     F .text	00000064 Vector94
00000000 g       *ABS*	00000000 __ram5_end__
00000000 g       .ram5	00000000 __ram5_noinit__
00000000 g       .ram7	00000000 __flash1_free__
00000000 g       *ABS*	00000000 __ram5_size__
080013a0 g     F .text	0000001c uartStart
0800023a  w      .text	00000000 VectorA8
08000a90 g     F .text	00000020 .hidden __aeabi_cdrcmple
08001e60 g     F .text	00000048 st_lld_init
0800023a  w      .text	00000000 VectorB4
080010f8 g     F .text	00000012 .hidden __aeabi_fcmpgt
0800050c g     F .text	00000022 .hidden __floatsidf
08001240 g     F .text	00000010 stStartAlarm
00000000 g       *ABS*	00000000 __flash7_size__
08000a0c g     F .text	00000082 .hidden __ltdf2
08002540 g     F .text	00000028 chSchReadyI
08000160 g       .text	00000000 __fini_array_end
20000800 g       .pstack	00000000 __main_thread_stack_end__
08000000 g       .bss	00000000 __flash0_start__
08002350 g     F .text	0000001c _vt_init
08001930 g     F .text	0000006e can_lld_transmit
080035f0 g       .rodata	00000000 __rodata_end__
08000160 g     F .text	00000000 _crt0_entry
08002b10 g     F .text	0000001c _heap_init
08000cd8 g     F .text	0000001c .hidden __aeabi_i2f
08001b30 g     F .text	0000003c Vector74
20000828 g     O .bss	00000030 CAND1
08001200 g     F .text	00000024 halInit
08001270 g     F .text	00000004 canInit
0800023a  w      .text	00000000 UsageFault_Handler
08001028 g     F .text	00000066 .hidden __lesf2
0800023a  w      .text	00000000 VectorEC
20000828 g       .bss	00000000 _bss_start
08002040 g     F .text	0000002c uart_lld_init
200008b8 g     O .bss	000000d8 ch_idle_thread_wa
00000000 g       .ram7	00000000 __flash4_free__
20005000 g       .heap	00000000 __heap_end__
080004ec g     F .text	0000001e .hidden __aeabi_ui2d
080019e0 g     F .text	000000ae can_lld_receive
00000000 g       *ABS*	00000000 __ram1_size__
08000268 g     F .text	00000000 .hidden __aeabi_drsub
0800023a  w      .text	00000000 Vector40
0800023a  w      .text	00000000 VectorF8
0800023a  w      .text	00000000 Vector108
08001250 g     F .text	0000000a stStopAlarm
0800023a  w      .text	00000000 VectorBC
00000000 g       .ram7	00000000 __flash3_free__
0800023a  w      .text	00000000 Vector150
00000000 g       .ram1	00000000 __ram1_clear__
00000000 g       .bss	00000000 __flash2_start__
0800023a  w      .text	00000000 Vector124
08000ac4 g     F .text	00000012 .hidden __aeabi_dcmplt
00000000 g       .bss	00000000 __flash4_start__
20001088 g     O .bss	00000060 _encoder
080031d0 g     F .text	000000d4 turret_init
08000160 g       .text	00000000 __text_base
080014c0 g     F .text	00000050 hal_lld_init
08000530 g     F .text	00000042 .hidden __extendsfdf2
08000834 g     F .text	000001d0 .hidden __aeabi_ddiv
00000000 g       .ram7	00000000 __ram7_free__
00000000 g       *ABS*	00000000 __ram4_size__
08000274 g     F .text	00000276 .hidden __adddf3
08001030 g     F .text	0000005e .hidden __nesf2
080012e0 g     F .text	00000050 canTransmitTimeout
00000000 g       *ABS*	00000000 __ram1_end__
00000000 g       *ABS*	00000000 __ram4_end__
080035f0 g       .data	00000000 __exidx_start
080005e0 g     F .text	00000254 .hidden __aeabi_dmul
08002820 g     F .text	00000048 chThdExitS
08003614 g       *ABS*	00000000 __ram0_init_text__
08003614 g       *ABS*	00000000 __ram1_init_text__
00000000 g       *ABS*	00000000 __flash5_end__
00000000 g       .ram7	00000000 __flash2_free__
0800023a  w      .text	00000000 Vector148
080019a0 g     F .text	00000036 can_lld_is_rx_nonempty
08001480 g     F .text	0000003e irqInit
080004ec g     F .text	0000001e .hidden __floatunsidf
00005000 g       *ABS*	00000000 __ram0_size__
00000000 g       *ABS*	00000000 __flash2_end__
08003614 g       *ABS*	00000000 __ram5_init_text__
00000000 g       *ABS*	00000000 __flash4_size__
080022a0 g     F .text	0000000c chSysHalt
0800023a  w      .text	00000000 Vector118
00000000 g       .ram7	00000000 __flash5_free__
0800023a  w      .text	00000000 Vector64
20001400 g       .bss	00000000 _bss_end
08000b6c g     F .text	00000164 .hidden __aeabi_fsub
08003130 g     F .text	0000009e pid_update
08000238  w    F .text	00000000 Reset_Handler
08001230 g     F .text	00000004 stInit
0800023a  w      .text	00000000 VectorCC
080010e4 g     F .text	00000012 .hidden __aeabi_fcmpge
08000b14 g     F .text	0000004e .hidden __fixdfsi
0800023a  w      .text	00000000 Vector54
08000d04 g     F .text	0000007c .hidden __floatdisf
080017f0 g     F .text	00000060 Vector98
080028a0 g     F .text	0000001c chThdSuspendTimeoutS
00000000 g       .bss	00000000 __flash5_start__
00000000 g       .ram4	00000000 __ram4_clear__
00000000 g       .ram5	00000000 __ram5_free__
08001fc0 g     F .text	00000078 VectorD8
08001020 g     F .text	0000006e .hidden __gtsf2
00000000 g       *ABS*	00000000 __flash6_end__
08003614 g       *ABS*	00000000 __ram6_init_text__
0800023a  w      .text	00000000 Vector138
08000274 g     F .text	00000276 .hidden __aeabi_dadd
0800023a  w      .text	00000000 Vector24
08000a0c g     F .text	00000082 .hidden __ledf2
00000000 g       .ram3	00000000 __ram3_clear__
08001180  w    F .text	00000002 __default_exit
00000000 g       *ABS*	00000000 __ram6_end__
080010d0 g     F .text	00000012 .hidden __aeabi_fcmple
00000000 g       .ram6_init	00000000 __ram6_init__
08000574 g     F .text	0000006a .hidden __aeabi_ul2d
080026b0 g     F .text	00000004 chSchDoReschedule
08002200 g     F .text	00000094 chSysInit
00000000 g       .ram7_init	00000000 __ram7_init__
00000000 g       .ram6	00000000 __ram6_free__
08002880 g     F .text	00000018 chThdSleep
080034c0 g     O .rodata	00000070 _stm32_dma_streams
08001c30 g     F .text	0000003c Vector84
00000000 g       .ram2	00000000 __ram2_noinit__
00000000 g       .bss	00000000 __flash3_start__
08000b00 g     F .text	00000012 .hidden __aeabi_dcmpgt
00000000 g       .ram6	00000000 __ram6_noinit__
08001510 g     F .text	0000007c stm32_clock_init
00000000 g       .ram4_init	00000000 __ram4_init__
08001dc0 g     F .text	00000070 _pal_lld_init
08000aec g     F .text	00000012 .hidden __aeabi_dcmpge
00000000 g       .ram7	00000000 __ram7_clear__
08002940 g     F .text	0000000a chMtxObjectInit
08003614 g       .ram7	00000000 __flash0_init__
08000270 g     F .text	0000027a .hidden __aeabi_dsub
0800023a  w      .text	00000000 VectorD0
08002910 g     F .text	00000022 chThdDequeueAllI
08002a60 g     F .text	00000018 _core_init
20000800 g       .data	00000000 _data_start
00000000 g       *ABS*	00000000 __ram7_size__
08000574 g     F .text	0000006a .hidden __floatundidf
08000cd8 g     F .text	0000001c .hidden __floatsisf
0800023a  w      .text	00000000 Vector140
0800023a  w      .text	00000000 VectorE4
0800023a  w      .text	00000000 VectorC0
0800023a  w      .text	00000000 Vector158
08003614 g       .ram7	00000000 __flash0_free__
0800023a  w      .text	00000000 Vector130
08001380 g     F .text	00000004 uartInit
08000240 g     F .text	00000000 _port_switch
08001160  w    F .text	00000002 __core_init
00000000 g       .ram4	00000000 __ram4_noinit__
0800110c g     F .text	0000004c .hidden __aeabi_f2iz
08001030 g     F .text	0000005e .hidden __eqsf2
08001260 g     F .text	00000008 stSetAlarm
08001170  w    F .text	00000002 __late_init
08002bc0 g     F .text	00000050 _port_irq_epilogue
0800023a  w      .text	00000000 Vector134
00000000 g       .bss	00000000 __ram7_start__
00000000 g       .ram6	00000000 __ram6_clear__
00000000 g       *ABS*	00000000 __flash3_end__
08000ee8 g     F .text	00000136 .hidden __aeabi_fdiv
0800050c g     F .text	00000022 .hidden __aeabi_i2d
080013e0 g     F .text	0000002c uartStopReceive
080018a0 g     F .text	00000050 can_lld_start
0800023a  w      .text	00000000 VectorF0
0800023a  w      .text	00000000 Vector12C
08000cf4 g     F .text	0000008c .hidden __floatundisf
20000824 g       .data	00000000 _data_end
0800023a  w      .text	00000000 Vector13C
08000834 g     F .text	000001d0 .hidden __divdf3
08002ac0 g     F .text	00000044 chCoreAllocAlignedWithOffset
00000000 g       *ABS*	00000000 __ram3_size__
08000cd0 g     F .text	00000024 .hidden __aeabi_ui2f
08003440 g       .text	00000000 __text_end
080032b0 g     F .text	000000fc turret_output
0800023a  w      .text	00000000 Vector100
080005e0 g     F .text	00000254 .hidden __muldf3
0800023a  w      .text	00000000 VectorE0
0800023a  w      .text	00000000 VectorF4
08001280 g     F .text	0000003c canObjectInit
08000160 g       .text	00000000 __fini_array_start
00000000 g       .ram2	00000000 __ram2_clear__
00000000 g       *ABS*	00000000 __ram3_end__
00000000 g       *ABS*	00000000 __ram2_size__
08001030 g     F .text	0000005e .hidden __cmpsf2
08002b30 g     F .text	00000010 chPoolObjectInitAligned
00000000 g       .bss	00000000 __ram1_start__
08003440 g       .rodata	00000000 __rodata_base__
00000000 g       *ABS*	00000000 __flash3_size__
08002a80 g     F .text	00000034 chCoreAllocAlignedWithOffsetI
080033ac g     F .text	00000094 memset
0800023a  w      .text	00000000 MemManage_Handler
08002ce0 g     F .text	00000054 main
08001ab0 g     F .text	00000034 Vector6C
00000000 g       *ABS*	00000000 __ram6_size__
08000d04 g     F .text	0000007c .hidden __aeabi_l2f
0800023a  w      .text	00000000 VectorA0
08001028 g     F .text	00000066 .hidden __ltsf2
08003614 g       *ABS*	00000000 __ram2_init_text__
00000000 g       *ABS*	00000000 __flash5_size__
08002ba0 g     F .text	00000012 SVC_Handler
08002e70 g     F .text	0000004c RC_init
00000000 g       .ram3	00000000 __ram3_free__
08000160 g       .text	00000000 __init_array_end
00000000 g       .ram7	00000000 __flash3_init__
08000584 g     F .text	0000005a .hidden __aeabi_l2d
0800023a  w      .text	00000000 VectorC4
08001bb0 g     F .text	0000003c Vector7C
00000000 g       .ram7	00000000 __flash6_init__
08003614 g       *ABS*	00000000 __ram4_init_text__
08001d60 g     F .text	0000005c dmaStreamRelease
00000000 g       .ram1	00000000 __ram1_noinit__
08000cf4 g     F .text	0000008c .hidden __aeabi_ul2f
08001098 g     F .text	00000010 .hidden __aeabi_cfcmple
08001e30 g     F .text	0000002a VectorB0
080035a0 g     O .rodata	00000016 ch_debug
08000d80 g     F .text	00000168 .hidden __mulsf3
08001710 g     F .text	00000064 Vector90
080029b0 g     F .text	0000002e chEvtSignalI
0800023a  w      .text	00000000 Vector114
08000250 g     F .text	00000000 _port_thread_start
0800023a  w      .text	00000000 Vector60
0800023a  w      .text	00000000 Vector1C
08000a14 g     F .text	0000007a .hidden __nedf2
08002670 g     F .text	00000040 chSchDoRescheduleAhead
00000000 g       *ABS*	00000000 __flash2_size__
00000000 g       *ABS*	00000000 __flash4_end__
00000000 g       .ram2_init	00000000 __ram2_init__
0800023a  w      .text	00000000 Vector48
00000000 g       *ABS*	00000000 __ram2_end__
20000400 g       .pstack	00000000 __process_stack_base__
08001020 g     F .text	0000006e .hidden __gesf2
08001850 g     F .text	00000044 can_lld_init
20001400 g       .ram0	00000000 __ram0_clear__
08000b64 g     F .text	0000016c .hidden __aeabi_frsub
08002b50 g     F .text	00000050 _factory_init
08001af0 g     F .text	0000003c Vector70
080010a8 g     F .text	00000012 .hidden __aeabi_fcmpeq
0800023a  w      .text	00000000 VectorD4
08000d80 g     F .text	00000168 .hidden __aeabi_fmul
08002430 g     F .text	0000007c chVTDoResetI
00000000 g       .ram3	00000000 __ram3_noinit__
08001090 g     F .text	00000018 .hidden __aeabi_cfrcmple
08002700 g     F .text	00000074 chThdCreateSuspendedI
20001400 g       .ram0	00000000 __ram0_noinit__
08001190 g     F .text	00000068 __init_ram_areas
00000000 g       .bss	00000000 __flash7_start__
0800023a  w      .text	00000000 Vector4C
08001390 g     F .text	0000000e uartObjectInit
00000000 g       .bss	00000000 __ram2_start__
0800023a  w      .text	00000000 Vector144
08001bf0 g     F .text	0000003c Vector80
080028c0 g     F .text	00000018 chThdResumeI
08000260 g     F .text	00000000 _port_switch_from_isr
0800023a  w      .text	00000000 Vector15C
00000000 g       *ABS*	00000000 __ram7_end__
080010bc g     F .text	00000012 .hidden __aeabi_fcmplt
0800023a  w      .text	00000000 Vector68
00000000 g       .ram7	00000000 __flash5_init__
00000000 g       .bss	00000000 __flash1_start__
08002a10 g     F .text	00000048 chEvtWaitAnyTimeout
20000400 g       .mstack	00000000 __main_stack_end__
08001a90 g     F .text	00000020 canSTM32SetFilters
08001b70 g     F .text	0000003c Vector78
08000ab0 g     F .text	00000012 .hidden __aeabi_dcmpeq
08003000 g     F .text	00000008 can_getEncoder
20000a28 g     O .bss	00000044 ch_factory
00000000 g       .ram5_init	00000000 __ram5_init__
20000858 g     O .bss	00000038 _stm32_dma_isr_redir
00000000 g       .ram7	00000000 __flash7_init__
00000000 g       *ABS*	00000000 __flash1_size__
080012c0 g     F .text	00000020 canStart
0800023e  w    F .text	00000000 _unhandled_exception
08003100 g     F .text	00000026 pid_init
0800023a  w      .text	00000000 Vector88
20000a04 g     O .bss	00000008 ch_memcore
08002780 g     F .text	0000001e chThdCreate
00010000 g       *ABS*	00000000 __flash0_size__
20000400 g       .pstack	00000000 __main_thread_stack_base__
08002e60 g     F .text	00000008 RC_get
08000cd0 g     F .text	00000024 .hidden __floatunsisf
08002370 g     F .text	000000c0 chVTDoSetI
08000b14 g     F .text	0000004e .hidden __aeabi_d2iz
08003614 g       *ABS*	00000000 __ram7_init_text__
00000000 g       .ram3_init	00000000 __ram3_init__
0800023a  w      .text	00000000 Vector104
08001098 g     F .text	00000010 .hidden __aeabi_cfcmpeq
080018f0 g     F .text	0000003e can_lld_is_tx_empty
20000d38 g     O .bss	00000030 pid_angle
0800023a  w      .text	00000000 Vector10C
080013c0 g     F .text	0000001a uartStartReceive
20000000 g       .bss	00000000 __ram0_start__
08000264 g       .text	00000000 _port_exit_from_isr
00000000 g       .ram1_init	00000000 __ram1_init__
08000160 g       .text	00000000 __init_array_start
08002650 g     F .text	00000018 chSchIsPreemptionRequired
080035f0 g       *ABS*	00000000 _textdata_start
0800023a  w      .text	00000000 Vector14C
00000000 g       .bss	00000000 __ram5_start__
080026c0 g     F .text	00000040 _thread_init
0800023a  w      .text	00000000 BusFault_Handler
00000000 g       *ABS*	00000000 __flash6_size__
0800023a  w      .text	00000000 Vector50
20000990 g     O .bss	00000074 ch
08001cc0 g     F .text	00000094 dmaStreamAllocate
00000000 g       .ram2	00000000 __ram2_free__
08000aa0 g     F .text	00000010 .hidden __aeabi_cdcmpeq
08000a04 g     F .text	0000008a .hidden __gedf2
0800023a  w      .text	00000000 Vector154
00000000 g       .ram4	00000000 __ram4_free__
20005000 g       *ABS*	00000000 __ram0_end__
08001450 g     F .text	00000024 nvicDisableVector
20000000 g       .mstack	00000000 __main_stack_base__
0800023a  w      .text	00000000 Vector44
08000530 g     F .text	00000042 .hidden __aeabi_f2d
0800023a  w      .text	00000000 Vector28
080021e0 g     F .text	00000002 boardInit
0800023a  w      .text	00000000 VectorB8
00000400 g       *ABS*	00000000 __main_stack_size__
20000a6c g     O .bss	00000004 beaten
0800023a  w      .text	00000000 VectorFC
00000000 g       .ram7	00000000 __ram7_noinit__
08000270 g     F .text	0000027a .hidden __subdf3
20000800 g       .pstack	00000000 __process_stack_end__
0800023a  w      .text	00000000 Vector34
00000000 g       .ram7	00000000 __flash2_init__
080021d0 g     F .text	00000004 __early_init
00000000 g       .ram7	00000000 __flash4_init__
0800023a  w      .text	00000000 Vector128
00000000 g       .bss	00000000 __ram3_start__
08000b70 g     F .text	00000160 .hidden __addsf3
0800023a  w      .text	00000000 VectorA4
00000400 g       *ABS*	00000000 __process_stack_size__
00000000 g       .ram7	00000000 __flash1_init__
0800023a  w      .text	00000000 Vector20
00000000 g       *ABS*	00000000 __flash7_end__
20000898 g     O .bss	0000001c UARTD2


