<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file pop_timer_pop_timers_ax2.ncd.
Design name: TinyFPGA_A2
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/Program Files/Lattice/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Fri Feb 25 16:39:59 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o POP_timer_POP_timers_AX2.twr -gui -msgset C:/Users/ShifT/GitHub/POP_timing_FPGA/promote.xml POP_timer_POP_timers_AX2.ncd POP_timer_POP_timers_AX2.prf 
Design file:     pop_timer_pop_timers_ax2.ncd
Preference file: pop_timer_pop_timers_ax2.prf
Device,speed:    LCMXO2-1200HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "clk_2M5" 2.533333 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   28.041MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz (0 errors)</A></LI>            969 items scored, 0 timing errors detected.
Report:   60.190MHz is the maximum frequency for this preference.

32 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk_2M5" 2.533333 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 359.075ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/i2826  (from POPtimers/piecounter/count_15__N_155 +)
   Destination:    FF         Data in        probe_output_57  (to clk_2M5 +)

   Delay:              19.575ns  (41.1% logic, 58.9% route), 13 logic levels.

 Constraint Details:

     19.575ns physical path delay POPtimers/piecounter/SLICE_339 to SLICE_600 meets
    394.737ns delay constraint less
     15.921ns skew and
      0.166ns DIN_SET requirement (totaling 378.650ns) by 359.075ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_339 to SLICE_600:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R9C6C.CLK to       R9C6C.Q0 POPtimers/piecounter/SLICE_339 (from POPtimers/piecounter/count_15__N_155)
ROUTE         1     1.793       R9C6C.Q0 to       R5C9C.C1 POPtimers/piecounter/n4496
CTOF_DEL    ---     0.495       R5C9C.C1 to       R5C9C.F1 SLICE_490
ROUTE         9     2.348       R5C9C.F1 to       R9C2B.A1 reveal_ist_25_N
C1TOFCO_DE  ---     0.889       R9C2B.A1 to      R9C2B.FCO POPtimers/SLICE_15
ROUTE         1     0.000      R9C2B.FCO to      R9C2C.FCI POPtimers/n9007
FCITOFCO_D  ---     0.162      R9C2C.FCI to      R9C2C.FCO POPtimers/SLICE_14
ROUTE         1     0.000      R9C2C.FCO to      R9C2D.FCI POPtimers/n9008
FCITOF0_DE  ---     0.585      R9C2D.FCI to       R9C2D.F0 POPtimers/SLICE_13
ROUTE         1     1.420       R9C2D.F0 to       R8C2C.B1 POPtimers/n3102
C1TOFCO_DE  ---     0.889       R8C2C.B1 to      R8C2C.FCO POPtimers/SLICE_5
ROUTE         1     0.000      R8C2C.FCO to      R8C2D.FCI POPtimers/n9027
FCITOFCO_D  ---     0.162      R8C2D.FCI to      R8C2D.FCO POPtimers/SLICE_4
ROUTE         1     0.000      R8C2D.FCO to      R8C3A.FCI POPtimers/n9028
FCITOF0_DE  ---     0.585      R8C3A.FCI to       R8C3A.F0 POPtimers/SLICE_3
ROUTE         1     2.074       R8C3A.F0 to       R7C7B.B0 POPtimers/n8501
C0TOFCO_DE  ---     1.023       R7C7B.B0 to      R7C7B.FCO POPtimers/SLICE_32
ROUTE         1     0.000      R7C7B.FCO to      R7C7C.FCI POPtimers/n9099
FCITOF1_DE  ---     0.643      R7C7C.FCI to       R7C7C.F1 POPtimers/SLICE_30
ROUTE         2     1.932       R7C7C.F1 to       R7C9D.A0 POPtimers/Endofprobepulse[13]
C0TOFCO_DE  ---     1.023       R7C9D.A0 to      R7C9D.FCO POPtimers/SLICE_154
ROUTE         1     0.000      R7C9D.FCO to     R7C10A.FCI POPtimers/probe2/n8981
FCITOF1_DE  ---     0.643     R7C10A.FCI to      R7C10A.F1 POPtimers/SLICE_153
ROUTE         1     1.962      R7C10A.F1 to       R9C6D.B0 n1136
CTOF_DEL    ---     0.495       R9C6D.B0 to       R9C6D.F0 SLICE_600
ROUTE         1     0.000       R9C6D.F0 to      R9C6D.DI0 probe_output_N_12 (to clk_2M5)
                  --------
                   19.575   (41.1% logic, 58.9% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/piecounter/SLICE_339:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R2C10A.CLK clk_2M5
REG_DEL     ---     0.452     R2C10A.CLK to      R2C10A.Q0 slowclocks/SLICE_246
ROUTE         7     3.123      R2C10A.Q0 to     R2C13C.CLK debounce_pulse
REG_DEL     ---     0.452     R2C13C.CLK to      R2C13C.Q0 SLICE_598
ROUTE        34     2.912      R2C13C.Q0 to      R9C9B.CLK pieovertwo_minus
REG_DEL     ---     0.452      R9C9B.CLK to       R9C9B.Q0 POPtimers/piecounter/SLICE_744
ROUTE         4     1.319       R9C9B.Q0 to       R5C9D.C0 POPtimers/n4425
CTOF_DEL    ---     0.495       R5C9D.C0 to       R5C9D.F0 SLICE_489
ROUTE         6     1.826       R5C9D.F0 to      R9C10A.A1 reveal_ist_31_N
C1TOFCO_DE  ---     0.889      R9C10A.A1 to     R9C10A.FCO POPtimers/SLICE_176
ROUTE         1     0.000     R9C10A.FCO to     R9C10B.FCI POPtimers/piecounter/n8889
FCITOFCO_D  ---     0.162     R9C10B.FCI to     R9C10B.FCO POPtimers/SLICE_175
ROUTE         1     0.000     R9C10B.FCO to     R9C10C.FCI POPtimers/piecounter/n8890
FCITOF0_DE  ---     0.585     R9C10C.FCI to      R9C10C.F0 POPtimers/SLICE_174
ROUTE         2     1.808      R9C10C.F0 to       R9C9B.A1 POPtimers/piecounter/count_15__N_121[3]
CTOF_DEL    ---     0.495       R9C9B.A1 to       R9C9B.F1 POPtimers/piecounter/SLICE_744
ROUTE         2     0.951       R9C9B.F1 to      R9C6C.CLK POPtimers/piecounter/count_15__N_155
                  --------
                   18.665   (27.2% logic, 72.8% route), 9 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_600:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to      R9C6D.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 359.075ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/i2826  (from POPtimers/piecounter/count_15__N_155 +)
   Destination:    FF         Data in        probe_output_57  (to clk_2M5 +)

   Delay:              19.575ns  (41.1% logic, 58.9% route), 13 logic levels.

 Constraint Details:

     19.575ns physical path delay POPtimers/piecounter/SLICE_339 to SLICE_600 meets
    394.737ns delay constraint less
     15.921ns skew and
      0.166ns DIN_SET requirement (totaling 378.650ns) by 359.075ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_339 to SLICE_600:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R9C6C.CLK to       R9C6C.Q0 POPtimers/piecounter/SLICE_339 (from POPtimers/piecounter/count_15__N_155)
ROUTE         1     1.793       R9C6C.Q0 to       R5C9C.C1 POPtimers/piecounter/n4496
CTOF_DEL    ---     0.495       R5C9C.C1 to       R5C9C.F1 SLICE_490
ROUTE         9     2.348       R5C9C.F1 to       R9C2B.A1 reveal_ist_25_N
C1TOFCO_DE  ---     0.889       R9C2B.A1 to      R9C2B.FCO POPtimers/SLICE_15
ROUTE         1     0.000      R9C2B.FCO to      R9C2C.FCI POPtimers/n9007
FCITOFCO_D  ---     0.162      R9C2C.FCI to      R9C2C.FCO POPtimers/SLICE_14
ROUTE         1     0.000      R9C2C.FCO to      R9C2D.FCI POPtimers/n9008
FCITOF0_DE  ---     0.585      R9C2D.FCI to       R9C2D.F0 POPtimers/SLICE_13
ROUTE         1     1.420       R9C2D.F0 to       R8C2C.B1 POPtimers/n3102
C1TOFCO_DE  ---     0.889       R8C2C.B1 to      R8C2C.FCO POPtimers/SLICE_5
ROUTE         1     0.000      R8C2C.FCO to      R8C2D.FCI POPtimers/n9027
FCITOF0_DE  ---     0.585      R8C2D.FCI to       R8C2D.F0 POPtimers/SLICE_4
ROUTE         1     2.074       R8C2D.F0 to       R7C7A.B0 POPtimers/n8505
C0TOFCO_DE  ---     1.023       R7C7A.B0 to      R7C7A.FCO POPtimers/SLICE_33
ROUTE         1     0.000      R7C7A.FCO to      R7C7B.FCI POPtimers/n9098
FCITOFCO_D  ---     0.162      R7C7B.FCI to      R7C7B.FCO POPtimers/SLICE_32
ROUTE         1     0.000      R7C7B.FCO to      R7C7C.FCI POPtimers/n9099
FCITOF1_DE  ---     0.643      R7C7C.FCI to       R7C7C.F1 POPtimers/SLICE_30
ROUTE         2     1.932       R7C7C.F1 to       R7C9D.A0 POPtimers/Endofprobepulse[13]
C0TOFCO_DE  ---     1.023       R7C9D.A0 to      R7C9D.FCO POPtimers/SLICE_154
ROUTE         1     0.000      R7C9D.FCO to     R7C10A.FCI POPtimers/probe2/n8981
FCITOF1_DE  ---     0.643     R7C10A.FCI to      R7C10A.F1 POPtimers/SLICE_153
ROUTE         1     1.962      R7C10A.F1 to       R9C6D.B0 n1136
CTOF_DEL    ---     0.495       R9C6D.B0 to       R9C6D.F0 SLICE_600
ROUTE         1     0.000       R9C6D.F0 to      R9C6D.DI0 probe_output_N_12 (to clk_2M5)
                  --------
                   19.575   (41.1% logic, 58.9% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/piecounter/SLICE_339:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R2C10A.CLK clk_2M5
REG_DEL     ---     0.452     R2C10A.CLK to      R2C10A.Q0 slowclocks/SLICE_246
ROUTE         7     3.123      R2C10A.Q0 to     R2C13C.CLK debounce_pulse
REG_DEL     ---     0.452     R2C13C.CLK to      R2C13C.Q0 SLICE_598
ROUTE        34     2.912      R2C13C.Q0 to      R9C9B.CLK pieovertwo_minus
REG_DEL     ---     0.452      R9C9B.CLK to       R9C9B.Q0 POPtimers/piecounter/SLICE_744
ROUTE         4     1.319       R9C9B.Q0 to       R5C9D.C0 POPtimers/n4425
CTOF_DEL    ---     0.495       R5C9D.C0 to       R5C9D.F0 SLICE_489
ROUTE         6     1.826       R5C9D.F0 to      R9C10A.A1 reveal_ist_31_N
C1TOFCO_DE  ---     0.889      R9C10A.A1 to     R9C10A.FCO POPtimers/SLICE_176
ROUTE         1     0.000     R9C10A.FCO to     R9C10B.FCI POPtimers/piecounter/n8889
FCITOFCO_D  ---     0.162     R9C10B.FCI to     R9C10B.FCO POPtimers/SLICE_175
ROUTE         1     0.000     R9C10B.FCO to     R9C10C.FCI POPtimers/piecounter/n8890
FCITOF0_DE  ---     0.585     R9C10C.FCI to      R9C10C.F0 POPtimers/SLICE_174
ROUTE         2     1.808      R9C10C.F0 to       R9C9B.A1 POPtimers/piecounter/count_15__N_121[3]
CTOF_DEL    ---     0.495       R9C9B.A1 to       R9C9B.F1 POPtimers/piecounter/SLICE_744
ROUTE         2     0.951       R9C9B.F1 to      R9C6C.CLK POPtimers/piecounter/count_15__N_155
                  --------
                   18.665   (27.2% logic, 72.8% route), 9 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_600:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to      R9C6D.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 359.082ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/i2826  (from POPtimers/piecounter/count_15__N_155 +)
   Destination:    FF         Data in        probe_output_57  (to clk_2M5 +)

   Delay:              19.568ns  (41.3% logic, 58.7% route), 12 logic levels.

 Constraint Details:

     19.568ns physical path delay POPtimers/piecounter/SLICE_339 to SLICE_600 meets
    394.737ns delay constraint less
     15.921ns skew and
      0.166ns DIN_SET requirement (totaling 378.650ns) by 359.082ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_339 to SLICE_600:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R9C6C.CLK to       R9C6C.Q0 POPtimers/piecounter/SLICE_339 (from POPtimers/piecounter/count_15__N_155)
ROUTE         1     1.793       R9C6C.Q0 to       R5C9C.C1 POPtimers/piecounter/n4496
CTOF_DEL    ---     0.495       R5C9C.C1 to       R5C9C.F1 SLICE_490
ROUTE         9     2.348       R5C9C.F1 to       R9C2B.A1 reveal_ist_25_N
C1TOFCO_DE  ---     0.889       R9C2B.A1 to      R9C2B.FCO POPtimers/SLICE_15
ROUTE         1     0.000      R9C2B.FCO to      R9C2C.FCI POPtimers/n9007
FCITOFCO_D  ---     0.162      R9C2C.FCI to      R9C2C.FCO POPtimers/SLICE_14
ROUTE         1     0.000      R9C2C.FCO to      R9C2D.FCI POPtimers/n9008
FCITOF1_DE  ---     0.643      R9C2D.FCI to       R9C2D.F1 POPtimers/SLICE_13
ROUTE         1     1.383       R9C2D.F1 to       R8C2D.A0 POPtimers/n3101
C0TOFCO_DE  ---     1.023       R8C2D.A0 to      R8C2D.FCO POPtimers/SLICE_4
ROUTE         1     0.000      R8C2D.FCO to      R8C3A.FCI POPtimers/n9028
FCITOF0_DE  ---     0.585      R8C3A.FCI to       R8C3A.F0 POPtimers/SLICE_3
ROUTE         1     2.074       R8C3A.F0 to       R7C7B.B0 POPtimers/n8501
C0TOFCO_DE  ---     1.023       R7C7B.B0 to      R7C7B.FCO POPtimers/SLICE_32
ROUTE         1     0.000      R7C7B.FCO to      R7C7C.FCI POPtimers/n9099
FCITOF1_DE  ---     0.643      R7C7C.FCI to       R7C7C.F1 POPtimers/SLICE_30
ROUTE         2     1.932       R7C7C.F1 to       R7C9D.A0 POPtimers/Endofprobepulse[13]
C0TOFCO_DE  ---     1.023       R7C9D.A0 to      R7C9D.FCO POPtimers/SLICE_154
ROUTE         1     0.000      R7C9D.FCO to     R7C10A.FCI POPtimers/probe2/n8981
FCITOF1_DE  ---     0.643     R7C10A.FCI to      R7C10A.F1 POPtimers/SLICE_153
ROUTE         1     1.962      R7C10A.F1 to       R9C6D.B0 n1136
CTOF_DEL    ---     0.495       R9C6D.B0 to       R9C6D.F0 SLICE_600
ROUTE         1     0.000       R9C6D.F0 to      R9C6D.DI0 probe_output_N_12 (to clk_2M5)
                  --------
                   19.568   (41.3% logic, 58.7% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/piecounter/SLICE_339:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R2C10A.CLK clk_2M5
REG_DEL     ---     0.452     R2C10A.CLK to      R2C10A.Q0 slowclocks/SLICE_246
ROUTE         7     3.123      R2C10A.Q0 to     R2C13C.CLK debounce_pulse
REG_DEL     ---     0.452     R2C13C.CLK to      R2C13C.Q0 SLICE_598
ROUTE        34     2.912      R2C13C.Q0 to      R9C9B.CLK pieovertwo_minus
REG_DEL     ---     0.452      R9C9B.CLK to       R9C9B.Q0 POPtimers/piecounter/SLICE_744
ROUTE         4     1.319       R9C9B.Q0 to       R5C9D.C0 POPtimers/n4425
CTOF_DEL    ---     0.495       R5C9D.C0 to       R5C9D.F0 SLICE_489
ROUTE         6     1.826       R5C9D.F0 to      R9C10A.A1 reveal_ist_31_N
C1TOFCO_DE  ---     0.889      R9C10A.A1 to     R9C10A.FCO POPtimers/SLICE_176
ROUTE         1     0.000     R9C10A.FCO to     R9C10B.FCI POPtimers/piecounter/n8889
FCITOFCO_D  ---     0.162     R9C10B.FCI to     R9C10B.FCO POPtimers/SLICE_175
ROUTE         1     0.000     R9C10B.FCO to     R9C10C.FCI POPtimers/piecounter/n8890
FCITOF0_DE  ---     0.585     R9C10C.FCI to      R9C10C.F0 POPtimers/SLICE_174
ROUTE         2     1.808      R9C10C.F0 to       R9C9B.A1 POPtimers/piecounter/count_15__N_121[3]
CTOF_DEL    ---     0.495       R9C9B.A1 to       R9C9B.F1 POPtimers/piecounter/SLICE_744
ROUTE         2     0.951       R9C9B.F1 to      R9C6C.CLK POPtimers/piecounter/count_15__N_155
                  --------
                   18.665   (27.2% logic, 72.8% route), 9 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_600:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to      R9C6D.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 359.088ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/i2826  (from POPtimers/piecounter/count_15__N_155 +)
   Destination:    FF         Data in        probe_output_57  (to clk_2M5 +)

   Delay:              19.562ns  (40.6% logic, 59.4% route), 14 logic levels.

 Constraint Details:

     19.562ns physical path delay POPtimers/piecounter/SLICE_339 to SLICE_600 meets
    394.737ns delay constraint less
     15.921ns skew and
      0.166ns DIN_SET requirement (totaling 378.650ns) by 359.088ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_339 to SLICE_600:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R9C6C.CLK to       R9C6C.Q0 POPtimers/piecounter/SLICE_339 (from POPtimers/piecounter/count_15__N_155)
ROUTE         1     1.793       R9C6C.Q0 to       R5C9C.C1 POPtimers/piecounter/n4496
CTOF_DEL    ---     0.495       R5C9C.C1 to       R5C9C.F1 SLICE_490
ROUTE         9     2.348       R5C9C.F1 to       R9C2B.A1 reveal_ist_25_N
C1TOFCO_DE  ---     0.889       R9C2B.A1 to      R9C2B.FCO POPtimers/SLICE_15
ROUTE         1     0.000      R9C2B.FCO to      R9C2C.FCI POPtimers/n9007
FCITOFCO_D  ---     0.162      R9C2C.FCI to      R9C2C.FCO POPtimers/SLICE_14
ROUTE         1     0.000      R9C2C.FCO to      R9C2D.FCI POPtimers/n9008
FCITOFCO_D  ---     0.162      R9C2D.FCI to      R9C2D.FCO POPtimers/SLICE_13
ROUTE         1     0.000      R9C2D.FCO to      R9C3A.FCI POPtimers/n9009
FCITOFCO_D  ---     0.162      R9C3A.FCI to      R9C3A.FCO POPtimers/SLICE_12
ROUTE         1     0.000      R9C3A.FCO to      R9C3B.FCI POPtimers/n9010
FCITOF0_DE  ---     0.585      R9C3B.FCI to       R9C3B.F0 POPtimers/SLICE_11
ROUTE         1     1.420       R9C3B.F0 to       R8C3A.B1 POPtimers/n3098
C1TOFCO_DE  ---     0.889       R8C3A.B1 to      R8C3A.FCO POPtimers/SLICE_3
ROUTE         1     0.000      R8C3A.FCO to      R8C3B.FCI POPtimers/n9029
FCITOF1_DE  ---     0.643      R8C3B.FCI to       R8C3B.F1 POPtimers/SLICE_2
ROUTE         1     2.167       R8C3B.F1 to       R7C7C.B1 POPtimers/n8495
C1TOFCO_DE  ---     0.889       R7C7C.B1 to      R7C7C.FCO POPtimers/SLICE_30
ROUTE         1     0.000      R7C7C.FCO to      R7C7D.FCI POPtimers/n9100
FCITOF0_DE  ---     0.585      R7C7D.FCI to       R7C7D.F0 POPtimers/SLICE_29
ROUTE         2     1.932       R7C7D.F0 to       R7C9D.A1 POPtimers/Endofprobepulse[14]
C1TOFCO_DE  ---     0.889       R7C9D.A1 to      R7C9D.FCO POPtimers/SLICE_154
ROUTE         1     0.000      R7C9D.FCO to     R7C10A.FCI POPtimers/probe2/n8981
FCITOF1_DE  ---     0.643     R7C10A.FCI to      R7C10A.F1 POPtimers/SLICE_153
ROUTE         1     1.962      R7C10A.F1 to       R9C6D.B0 n1136
CTOF_DEL    ---     0.495       R9C6D.B0 to       R9C6D.F0 SLICE_600
ROUTE         1     0.000       R9C6D.F0 to      R9C6D.DI0 probe_output_N_12 (to clk_2M5)
                  --------
                   19.562   (40.6% logic, 59.4% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/piecounter/SLICE_339:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R2C10A.CLK clk_2M5
REG_DEL     ---     0.452     R2C10A.CLK to      R2C10A.Q0 slowclocks/SLICE_246
ROUTE         7     3.123      R2C10A.Q0 to     R2C13C.CLK debounce_pulse
REG_DEL     ---     0.452     R2C13C.CLK to      R2C13C.Q0 SLICE_598
ROUTE        34     2.912      R2C13C.Q0 to      R9C9B.CLK pieovertwo_minus
REG_DEL     ---     0.452      R9C9B.CLK to       R9C9B.Q0 POPtimers/piecounter/SLICE_744
ROUTE         4     1.319       R9C9B.Q0 to       R5C9D.C0 POPtimers/n4425
CTOF_DEL    ---     0.495       R5C9D.C0 to       R5C9D.F0 SLICE_489
ROUTE         6     1.826       R5C9D.F0 to      R9C10A.A1 reveal_ist_31_N
C1TOFCO_DE  ---     0.889      R9C10A.A1 to     R9C10A.FCO POPtimers/SLICE_176
ROUTE         1     0.000     R9C10A.FCO to     R9C10B.FCI POPtimers/piecounter/n8889
FCITOFCO_D  ---     0.162     R9C10B.FCI to     R9C10B.FCO POPtimers/SLICE_175
ROUTE         1     0.000     R9C10B.FCO to     R9C10C.FCI POPtimers/piecounter/n8890
FCITOF0_DE  ---     0.585     R9C10C.FCI to      R9C10C.F0 POPtimers/SLICE_174
ROUTE         2     1.808      R9C10C.F0 to       R9C9B.A1 POPtimers/piecounter/count_15__N_121[3]
CTOF_DEL    ---     0.495       R9C9B.A1 to       R9C9B.F1 POPtimers/piecounter/SLICE_744
ROUTE         2     0.951       R9C9B.F1 to      R9C6C.CLK POPtimers/piecounter/count_15__N_155
                  --------
                   18.665   (27.2% logic, 72.8% route), 9 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_600:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to      R9C6D.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 359.088ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/i2826  (from POPtimers/piecounter/count_15__N_155 +)
   Destination:    FF         Data in        probe_output_57  (to clk_2M5 +)

   Delay:              19.562ns  (40.6% logic, 59.4% route), 14 logic levels.

 Constraint Details:

     19.562ns physical path delay POPtimers/piecounter/SLICE_339 to SLICE_600 meets
    394.737ns delay constraint less
     15.921ns skew and
      0.166ns DIN_SET requirement (totaling 378.650ns) by 359.088ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_339 to SLICE_600:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R9C6C.CLK to       R9C6C.Q0 POPtimers/piecounter/SLICE_339 (from POPtimers/piecounter/count_15__N_155)
ROUTE         1     1.793       R9C6C.Q0 to       R5C9C.C1 POPtimers/piecounter/n4496
CTOF_DEL    ---     0.495       R5C9C.C1 to       R5C9C.F1 SLICE_490
ROUTE         9     2.348       R5C9C.F1 to       R9C2B.A1 reveal_ist_25_N
C1TOFCO_DE  ---     0.889       R9C2B.A1 to      R9C2B.FCO POPtimers/SLICE_15
ROUTE         1     0.000      R9C2B.FCO to      R9C2C.FCI POPtimers/n9007
FCITOFCO_D  ---     0.162      R9C2C.FCI to      R9C2C.FCO POPtimers/SLICE_14
ROUTE         1     0.000      R9C2C.FCO to      R9C2D.FCI POPtimers/n9008
FCITOF0_DE  ---     0.585      R9C2D.FCI to       R9C2D.F0 POPtimers/SLICE_13
ROUTE         1     1.420       R9C2D.F0 to       R8C2C.B1 POPtimers/n3102
C1TOFCO_DE  ---     0.889       R8C2C.B1 to      R8C2C.FCO POPtimers/SLICE_5
ROUTE         1     0.000      R8C2C.FCO to      R8C2D.FCI POPtimers/n9027
FCITOFCO_D  ---     0.162      R8C2D.FCI to      R8C2D.FCO POPtimers/SLICE_4
ROUTE         1     0.000      R8C2D.FCO to      R8C3A.FCI POPtimers/n9028
FCITOFCO_D  ---     0.162      R8C3A.FCI to      R8C3A.FCO POPtimers/SLICE_3
ROUTE         1     0.000      R8C3A.FCO to      R8C3B.FCI POPtimers/n9029
FCITOF1_DE  ---     0.643      R8C3B.FCI to       R8C3B.F1 POPtimers/SLICE_2
ROUTE         1     2.167       R8C3B.F1 to       R7C7C.B1 POPtimers/n8495
C1TOFCO_DE  ---     0.889       R7C7C.B1 to      R7C7C.FCO POPtimers/SLICE_30
ROUTE         1     0.000      R7C7C.FCO to      R7C7D.FCI POPtimers/n9100
FCITOF0_DE  ---     0.585      R7C7D.FCI to       R7C7D.F0 POPtimers/SLICE_29
ROUTE         2     1.932       R7C7D.F0 to       R7C9D.A1 POPtimers/Endofprobepulse[14]
C1TOFCO_DE  ---     0.889       R7C9D.A1 to      R7C9D.FCO POPtimers/SLICE_154
ROUTE         1     0.000      R7C9D.FCO to     R7C10A.FCI POPtimers/probe2/n8981
FCITOF1_DE  ---     0.643     R7C10A.FCI to      R7C10A.F1 POPtimers/SLICE_153
ROUTE         1     1.962      R7C10A.F1 to       R9C6D.B0 n1136
CTOF_DEL    ---     0.495       R9C6D.B0 to       R9C6D.F0 SLICE_600
ROUTE         1     0.000       R9C6D.F0 to      R9C6D.DI0 probe_output_N_12 (to clk_2M5)
                  --------
                   19.562   (40.6% logic, 59.4% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/piecounter/SLICE_339:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R2C10A.CLK clk_2M5
REG_DEL     ---     0.452     R2C10A.CLK to      R2C10A.Q0 slowclocks/SLICE_246
ROUTE         7     3.123      R2C10A.Q0 to     R2C13C.CLK debounce_pulse
REG_DEL     ---     0.452     R2C13C.CLK to      R2C13C.Q0 SLICE_598
ROUTE        34     2.912      R2C13C.Q0 to      R9C9B.CLK pieovertwo_minus
REG_DEL     ---     0.452      R9C9B.CLK to       R9C9B.Q0 POPtimers/piecounter/SLICE_744
ROUTE         4     1.319       R9C9B.Q0 to       R5C9D.C0 POPtimers/n4425
CTOF_DEL    ---     0.495       R5C9D.C0 to       R5C9D.F0 SLICE_489
ROUTE         6     1.826       R5C9D.F0 to      R9C10A.A1 reveal_ist_31_N
C1TOFCO_DE  ---     0.889      R9C10A.A1 to     R9C10A.FCO POPtimers/SLICE_176
ROUTE         1     0.000     R9C10A.FCO to     R9C10B.FCI POPtimers/piecounter/n8889
FCITOFCO_D  ---     0.162     R9C10B.FCI to     R9C10B.FCO POPtimers/SLICE_175
ROUTE         1     0.000     R9C10B.FCO to     R9C10C.FCI POPtimers/piecounter/n8890
FCITOF0_DE  ---     0.585     R9C10C.FCI to      R9C10C.F0 POPtimers/SLICE_174
ROUTE         2     1.808      R9C10C.F0 to       R9C9B.A1 POPtimers/piecounter/count_15__N_121[3]
CTOF_DEL    ---     0.495       R9C9B.A1 to       R9C9B.F1 POPtimers/piecounter/SLICE_744
ROUTE         2     0.951       R9C9B.F1 to      R9C6C.CLK POPtimers/piecounter/count_15__N_155
                  --------
                   18.665   (27.2% logic, 72.8% route), 9 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_600:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to      R9C6D.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 359.095ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/i2826  (from POPtimers/piecounter/count_15__N_155 +)
   Destination:    FF         Data in        probe_output_57  (to clk_2M5 +)

   Delay:              19.555ns  (40.8% logic, 59.2% route), 13 logic levels.

 Constraint Details:

     19.555ns physical path delay POPtimers/piecounter/SLICE_339 to SLICE_600 meets
    394.737ns delay constraint less
     15.921ns skew and
      0.166ns DIN_SET requirement (totaling 378.650ns) by 359.095ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_339 to SLICE_600:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R9C6C.CLK to       R9C6C.Q0 POPtimers/piecounter/SLICE_339 (from POPtimers/piecounter/count_15__N_155)
ROUTE         1     1.793       R9C6C.Q0 to       R5C9C.C1 POPtimers/piecounter/n4496
CTOF_DEL    ---     0.495       R5C9C.C1 to       R5C9C.F1 SLICE_490
ROUTE         9     2.348       R5C9C.F1 to       R9C2B.A1 reveal_ist_25_N
C1TOFCO_DE  ---     0.889       R9C2B.A1 to      R9C2B.FCO POPtimers/SLICE_15
ROUTE         1     0.000      R9C2B.FCO to      R9C2C.FCI POPtimers/n9007
FCITOFCO_D  ---     0.162      R9C2C.FCI to      R9C2C.FCO POPtimers/SLICE_14
ROUTE         1     0.000      R9C2C.FCO to      R9C2D.FCI POPtimers/n9008
FCITOF1_DE  ---     0.643      R9C2D.FCI to       R9C2D.F1 POPtimers/SLICE_13
ROUTE         1     1.383       R9C2D.F1 to       R8C2D.A0 POPtimers/n3101
C0TOFCO_DE  ---     1.023       R8C2D.A0 to      R8C2D.FCO POPtimers/SLICE_4
ROUTE         1     0.000      R8C2D.FCO to      R8C3A.FCI POPtimers/n9028
FCITOFCO_D  ---     0.162      R8C3A.FCI to      R8C3A.FCO POPtimers/SLICE_3
ROUTE         1     0.000      R8C3A.FCO to      R8C3B.FCI POPtimers/n9029
FCITOF1_DE  ---     0.643      R8C3B.FCI to       R8C3B.F1 POPtimers/SLICE_2
ROUTE         1     2.167       R8C3B.F1 to       R7C7C.B1 POPtimers/n8495
C1TOFCO_DE  ---     0.889       R7C7C.B1 to      R7C7C.FCO POPtimers/SLICE_30
ROUTE         1     0.000      R7C7C.FCO to      R7C7D.FCI POPtimers/n9100
FCITOF0_DE  ---     0.585      R7C7D.FCI to       R7C7D.F0 POPtimers/SLICE_29
ROUTE         2     1.932       R7C7D.F0 to       R7C9D.A1 POPtimers/Endofprobepulse[14]
C1TOFCO_DE  ---     0.889       R7C9D.A1 to      R7C9D.FCO POPtimers/SLICE_154
ROUTE         1     0.000      R7C9D.FCO to     R7C10A.FCI POPtimers/probe2/n8981
FCITOF1_DE  ---     0.643     R7C10A.FCI to      R7C10A.F1 POPtimers/SLICE_153
ROUTE         1     1.962      R7C10A.F1 to       R9C6D.B0 n1136
CTOF_DEL    ---     0.495       R9C6D.B0 to       R9C6D.F0 SLICE_600
ROUTE         1     0.000       R9C6D.F0 to      R9C6D.DI0 probe_output_N_12 (to clk_2M5)
                  --------
                   19.555   (40.8% logic, 59.2% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/piecounter/SLICE_339:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R2C10A.CLK clk_2M5
REG_DEL     ---     0.452     R2C10A.CLK to      R2C10A.Q0 slowclocks/SLICE_246
ROUTE         7     3.123      R2C10A.Q0 to     R2C13C.CLK debounce_pulse
REG_DEL     ---     0.452     R2C13C.CLK to      R2C13C.Q0 SLICE_598
ROUTE        34     2.912      R2C13C.Q0 to      R9C9B.CLK pieovertwo_minus
REG_DEL     ---     0.452      R9C9B.CLK to       R9C9B.Q0 POPtimers/piecounter/SLICE_744
ROUTE         4     1.319       R9C9B.Q0 to       R5C9D.C0 POPtimers/n4425
CTOF_DEL    ---     0.495       R5C9D.C0 to       R5C9D.F0 SLICE_489
ROUTE         6     1.826       R5C9D.F0 to      R9C10A.A1 reveal_ist_31_N
C1TOFCO_DE  ---     0.889      R9C10A.A1 to     R9C10A.FCO POPtimers/SLICE_176
ROUTE         1     0.000     R9C10A.FCO to     R9C10B.FCI POPtimers/piecounter/n8889
FCITOFCO_D  ---     0.162     R9C10B.FCI to     R9C10B.FCO POPtimers/SLICE_175
ROUTE         1     0.000     R9C10B.FCO to     R9C10C.FCI POPtimers/piecounter/n8890
FCITOF0_DE  ---     0.585     R9C10C.FCI to      R9C10C.F0 POPtimers/SLICE_174
ROUTE         2     1.808      R9C10C.F0 to       R9C9B.A1 POPtimers/piecounter/count_15__N_121[3]
CTOF_DEL    ---     0.495       R9C9B.A1 to       R9C9B.F1 POPtimers/piecounter/SLICE_744
ROUTE         2     0.951       R9C9B.F1 to      R9C6C.CLK POPtimers/piecounter/count_15__N_155
                  --------
                   18.665   (27.2% logic, 72.8% route), 9 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_600:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to      R9C6D.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 359.105ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/i2826  (from POPtimers/piecounter/count_15__N_155 +)
   Destination:    FF         Data in        probe_output_57  (to clk_2M5 +)

   Delay:              19.545ns  (41.0% logic, 59.0% route), 14 logic levels.

 Constraint Details:

     19.545ns physical path delay POPtimers/piecounter/SLICE_339 to SLICE_600 meets
    394.737ns delay constraint less
     15.921ns skew and
      0.166ns DIN_SET requirement (totaling 378.650ns) by 359.105ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_339 to SLICE_600:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R9C6C.CLK to       R9C6C.Q0 POPtimers/piecounter/SLICE_339 (from POPtimers/piecounter/count_15__N_155)
ROUTE         1     1.793       R9C6C.Q0 to       R5C9C.C1 POPtimers/piecounter/n4496
CTOF_DEL    ---     0.495       R5C9C.C1 to       R5C9C.F1 SLICE_490
ROUTE         9     2.348       R5C9C.F1 to       R9C2B.A1 reveal_ist_25_N
C1TOFCO_DE  ---     0.889       R9C2B.A1 to      R9C2B.FCO POPtimers/SLICE_15
ROUTE         1     0.000      R9C2B.FCO to      R9C2C.FCI POPtimers/n9007
FCITOFCO_D  ---     0.162      R9C2C.FCI to      R9C2C.FCO POPtimers/SLICE_14
ROUTE         1     0.000      R9C2C.FCO to      R9C2D.FCI POPtimers/n9008
FCITOF0_DE  ---     0.585      R9C2D.FCI to       R9C2D.F0 POPtimers/SLICE_13
ROUTE         1     1.420       R9C2D.F0 to       R8C2C.B1 POPtimers/n3102
C1TOFCO_DE  ---     0.889       R8C2C.B1 to      R8C2C.FCO POPtimers/SLICE_5
ROUTE         1     0.000      R8C2C.FCO to      R8C2D.FCI POPtimers/n9027
FCITOFCO_D  ---     0.162      R8C2D.FCI to      R8C2D.FCO POPtimers/SLICE_4
ROUTE         1     0.000      R8C2D.FCO to      R8C3A.FCI POPtimers/n9028
FCITOF0_DE  ---     0.585      R8C3A.FCI to       R8C3A.F0 POPtimers/SLICE_3
ROUTE         1     2.074       R8C3A.F0 to       R7C7B.B0 POPtimers/n8501
C0TOFCO_DE  ---     1.023       R7C7B.B0 to      R7C7B.FCO POPtimers/SLICE_32
ROUTE         1     0.000      R7C7B.FCO to      R7C7C.FCI POPtimers/n9099
FCITOFCO_D  ---     0.162      R7C7C.FCI to      R7C7C.FCO POPtimers/SLICE_30
ROUTE         1     0.000      R7C7C.FCO to      R7C7D.FCI POPtimers/n9100
FCITOF0_DE  ---     0.585      R7C7D.FCI to       R7C7D.F0 POPtimers/SLICE_29
ROUTE         2     1.932       R7C7D.F0 to       R7C9D.A1 POPtimers/Endofprobepulse[14]
C1TOFCO_DE  ---     0.889       R7C9D.A1 to      R7C9D.FCO POPtimers/SLICE_154
ROUTE         1     0.000      R7C9D.FCO to     R7C10A.FCI POPtimers/probe2/n8981
FCITOF1_DE  ---     0.643     R7C10A.FCI to      R7C10A.F1 POPtimers/SLICE_153
ROUTE         1     1.962      R7C10A.F1 to       R9C6D.B0 n1136
CTOF_DEL    ---     0.495       R9C6D.B0 to       R9C6D.F0 SLICE_600
ROUTE         1     0.000       R9C6D.F0 to      R9C6D.DI0 probe_output_N_12 (to clk_2M5)
                  --------
                   19.545   (41.0% logic, 59.0% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/piecounter/SLICE_339:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R2C10A.CLK clk_2M5
REG_DEL     ---     0.452     R2C10A.CLK to      R2C10A.Q0 slowclocks/SLICE_246
ROUTE         7     3.123      R2C10A.Q0 to     R2C13C.CLK debounce_pulse
REG_DEL     ---     0.452     R2C13C.CLK to      R2C13C.Q0 SLICE_598
ROUTE        34     2.912      R2C13C.Q0 to      R9C9B.CLK pieovertwo_minus
REG_DEL     ---     0.452      R9C9B.CLK to       R9C9B.Q0 POPtimers/piecounter/SLICE_744
ROUTE         4     1.319       R9C9B.Q0 to       R5C9D.C0 POPtimers/n4425
CTOF_DEL    ---     0.495       R5C9D.C0 to       R5C9D.F0 SLICE_489
ROUTE         6     1.826       R5C9D.F0 to      R9C10A.A1 reveal_ist_31_N
C1TOFCO_DE  ---     0.889      R9C10A.A1 to     R9C10A.FCO POPtimers/SLICE_176
ROUTE         1     0.000     R9C10A.FCO to     R9C10B.FCI POPtimers/piecounter/n8889
FCITOFCO_D  ---     0.162     R9C10B.FCI to     R9C10B.FCO POPtimers/SLICE_175
ROUTE         1     0.000     R9C10B.FCO to     R9C10C.FCI POPtimers/piecounter/n8890
FCITOF0_DE  ---     0.585     R9C10C.FCI to      R9C10C.F0 POPtimers/SLICE_174
ROUTE         2     1.808      R9C10C.F0 to       R9C9B.A1 POPtimers/piecounter/count_15__N_121[3]
CTOF_DEL    ---     0.495       R9C9B.A1 to       R9C9B.F1 POPtimers/piecounter/SLICE_744
ROUTE         2     0.951       R9C9B.F1 to      R9C6C.CLK POPtimers/piecounter/count_15__N_155
                  --------
                   18.665   (27.2% logic, 72.8% route), 9 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_600:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to      R9C6D.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 359.105ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/i2826  (from POPtimers/piecounter/count_15__N_155 +)
   Destination:    FF         Data in        probe_output_57  (to clk_2M5 +)

   Delay:              19.545ns  (41.0% logic, 59.0% route), 14 logic levels.

 Constraint Details:

     19.545ns physical path delay POPtimers/piecounter/SLICE_339 to SLICE_600 meets
    394.737ns delay constraint less
     15.921ns skew and
      0.166ns DIN_SET requirement (totaling 378.650ns) by 359.105ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_339 to SLICE_600:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R9C6C.CLK to       R9C6C.Q0 POPtimers/piecounter/SLICE_339 (from POPtimers/piecounter/count_15__N_155)
ROUTE         1     1.793       R9C6C.Q0 to       R5C9C.C1 POPtimers/piecounter/n4496
CTOF_DEL    ---     0.495       R5C9C.C1 to       R5C9C.F1 SLICE_490
ROUTE         9     2.348       R5C9C.F1 to       R9C2B.A1 reveal_ist_25_N
C1TOFCO_DE  ---     0.889       R9C2B.A1 to      R9C2B.FCO POPtimers/SLICE_15
ROUTE         1     0.000      R9C2B.FCO to      R9C2C.FCI POPtimers/n9007
FCITOFCO_D  ---     0.162      R9C2C.FCI to      R9C2C.FCO POPtimers/SLICE_14
ROUTE         1     0.000      R9C2C.FCO to      R9C2D.FCI POPtimers/n9008
FCITOF0_DE  ---     0.585      R9C2D.FCI to       R9C2D.F0 POPtimers/SLICE_13
ROUTE         1     1.420       R9C2D.F0 to       R8C2C.B1 POPtimers/n3102
C1TOFCO_DE  ---     0.889       R8C2C.B1 to      R8C2C.FCO POPtimers/SLICE_5
ROUTE         1     0.000      R8C2C.FCO to      R8C2D.FCI POPtimers/n9027
FCITOF0_DE  ---     0.585      R8C2D.FCI to       R8C2D.F0 POPtimers/SLICE_4
ROUTE         1     2.074       R8C2D.F0 to       R7C7A.B0 POPtimers/n8505
C0TOFCO_DE  ---     1.023       R7C7A.B0 to      R7C7A.FCO POPtimers/SLICE_33
ROUTE         1     0.000      R7C7A.FCO to      R7C7B.FCI POPtimers/n9098
FCITOFCO_D  ---     0.162      R7C7B.FCI to      R7C7B.FCO POPtimers/SLICE_32
ROUTE         1     0.000      R7C7B.FCO to      R7C7C.FCI POPtimers/n9099
FCITOFCO_D  ---     0.162      R7C7C.FCI to      R7C7C.FCO POPtimers/SLICE_30
ROUTE         1     0.000      R7C7C.FCO to      R7C7D.FCI POPtimers/n9100
FCITOF0_DE  ---     0.585      R7C7D.FCI to       R7C7D.F0 POPtimers/SLICE_29
ROUTE         2     1.932       R7C7D.F0 to       R7C9D.A1 POPtimers/Endofprobepulse[14]
C1TOFCO_DE  ---     0.889       R7C9D.A1 to      R7C9D.FCO POPtimers/SLICE_154
ROUTE         1     0.000      R7C9D.FCO to     R7C10A.FCI POPtimers/probe2/n8981
FCITOF1_DE  ---     0.643     R7C10A.FCI to      R7C10A.F1 POPtimers/SLICE_153
ROUTE         1     1.962      R7C10A.F1 to       R9C6D.B0 n1136
CTOF_DEL    ---     0.495       R9C6D.B0 to       R9C6D.F0 SLICE_600
ROUTE         1     0.000       R9C6D.F0 to      R9C6D.DI0 probe_output_N_12 (to clk_2M5)
                  --------
                   19.545   (41.0% logic, 59.0% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/piecounter/SLICE_339:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R2C10A.CLK clk_2M5
REG_DEL     ---     0.452     R2C10A.CLK to      R2C10A.Q0 slowclocks/SLICE_246
ROUTE         7     3.123      R2C10A.Q0 to     R2C13C.CLK debounce_pulse
REG_DEL     ---     0.452     R2C13C.CLK to      R2C13C.Q0 SLICE_598
ROUTE        34     2.912      R2C13C.Q0 to      R9C9B.CLK pieovertwo_minus
REG_DEL     ---     0.452      R9C9B.CLK to       R9C9B.Q0 POPtimers/piecounter/SLICE_744
ROUTE         4     1.319       R9C9B.Q0 to       R5C9D.C0 POPtimers/n4425
CTOF_DEL    ---     0.495       R5C9D.C0 to       R5C9D.F0 SLICE_489
ROUTE         6     1.826       R5C9D.F0 to      R9C10A.A1 reveal_ist_31_N
C1TOFCO_DE  ---     0.889      R9C10A.A1 to     R9C10A.FCO POPtimers/SLICE_176
ROUTE         1     0.000     R9C10A.FCO to     R9C10B.FCI POPtimers/piecounter/n8889
FCITOFCO_D  ---     0.162     R9C10B.FCI to     R9C10B.FCO POPtimers/SLICE_175
ROUTE         1     0.000     R9C10B.FCO to     R9C10C.FCI POPtimers/piecounter/n8890
FCITOF0_DE  ---     0.585     R9C10C.FCI to      R9C10C.F0 POPtimers/SLICE_174
ROUTE         2     1.808      R9C10C.F0 to       R9C9B.A1 POPtimers/piecounter/count_15__N_121[3]
CTOF_DEL    ---     0.495       R9C9B.A1 to       R9C9B.F1 POPtimers/piecounter/SLICE_744
ROUTE         2     0.951       R9C9B.F1 to      R9C6C.CLK POPtimers/piecounter/count_15__N_155
                  --------
                   18.665   (27.2% logic, 72.8% route), 9 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_600:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to      R9C6D.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 359.112ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/i2826  (from POPtimers/piecounter/count_15__N_155 +)
   Destination:    FF         Data in        probe_output_57  (to clk_2M5 +)

   Delay:              19.538ns  (41.2% logic, 58.8% route), 13 logic levels.

 Constraint Details:

     19.538ns physical path delay POPtimers/piecounter/SLICE_339 to SLICE_600 meets
    394.737ns delay constraint less
     15.921ns skew and
      0.166ns DIN_SET requirement (totaling 378.650ns) by 359.112ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_339 to SLICE_600:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R9C6C.CLK to       R9C6C.Q0 POPtimers/piecounter/SLICE_339 (from POPtimers/piecounter/count_15__N_155)
ROUTE         1     1.793       R9C6C.Q0 to       R5C9C.C1 POPtimers/piecounter/n4496
CTOF_DEL    ---     0.495       R5C9C.C1 to       R5C9C.F1 SLICE_490
ROUTE         9     2.348       R5C9C.F1 to       R9C2B.A1 reveal_ist_25_N
C1TOFCO_DE  ---     0.889       R9C2B.A1 to      R9C2B.FCO POPtimers/SLICE_15
ROUTE         1     0.000      R9C2B.FCO to      R9C2C.FCI POPtimers/n9007
FCITOFCO_D  ---     0.162      R9C2C.FCI to      R9C2C.FCO POPtimers/SLICE_14
ROUTE         1     0.000      R9C2C.FCO to      R9C2D.FCI POPtimers/n9008
FCITOF1_DE  ---     0.643      R9C2D.FCI to       R9C2D.F1 POPtimers/SLICE_13
ROUTE         1     1.383       R9C2D.F1 to       R8C2D.A0 POPtimers/n3101
C0TOFCO_DE  ---     1.023       R8C2D.A0 to      R8C2D.FCO POPtimers/SLICE_4
ROUTE         1     0.000      R8C2D.FCO to      R8C3A.FCI POPtimers/n9028
FCITOF0_DE  ---     0.585      R8C3A.FCI to       R8C3A.F0 POPtimers/SLICE_3
ROUTE         1     2.074       R8C3A.F0 to       R7C7B.B0 POPtimers/n8501
C0TOFCO_DE  ---     1.023       R7C7B.B0 to      R7C7B.FCO POPtimers/SLICE_32
ROUTE         1     0.000      R7C7B.FCO to      R7C7C.FCI POPtimers/n9099
FCITOFCO_D  ---     0.162      R7C7C.FCI to      R7C7C.FCO POPtimers/SLICE_30
ROUTE         1     0.000      R7C7C.FCO to      R7C7D.FCI POPtimers/n9100
FCITOF0_DE  ---     0.585      R7C7D.FCI to       R7C7D.F0 POPtimers/SLICE_29
ROUTE         2     1.932       R7C7D.F0 to       R7C9D.A1 POPtimers/Endofprobepulse[14]
C1TOFCO_DE  ---     0.889       R7C9D.A1 to      R7C9D.FCO POPtimers/SLICE_154
ROUTE         1     0.000      R7C9D.FCO to     R7C10A.FCI POPtimers/probe2/n8981
FCITOF1_DE  ---     0.643     R7C10A.FCI to      R7C10A.F1 POPtimers/SLICE_153
ROUTE         1     1.962      R7C10A.F1 to       R9C6D.B0 n1136
CTOF_DEL    ---     0.495       R9C6D.B0 to       R9C6D.F0 SLICE_600
ROUTE         1     0.000       R9C6D.F0 to      R9C6D.DI0 probe_output_N_12 (to clk_2M5)
                  --------
                   19.538   (41.2% logic, 58.8% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/piecounter/SLICE_339:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R2C10A.CLK clk_2M5
REG_DEL     ---     0.452     R2C10A.CLK to      R2C10A.Q0 slowclocks/SLICE_246
ROUTE         7     3.123      R2C10A.Q0 to     R2C13C.CLK debounce_pulse
REG_DEL     ---     0.452     R2C13C.CLK to      R2C13C.Q0 SLICE_598
ROUTE        34     2.912      R2C13C.Q0 to      R9C9B.CLK pieovertwo_minus
REG_DEL     ---     0.452      R9C9B.CLK to       R9C9B.Q0 POPtimers/piecounter/SLICE_744
ROUTE         4     1.319       R9C9B.Q0 to       R5C9D.C0 POPtimers/n4425
CTOF_DEL    ---     0.495       R5C9D.C0 to       R5C9D.F0 SLICE_489
ROUTE         6     1.826       R5C9D.F0 to      R9C10A.A1 reveal_ist_31_N
C1TOFCO_DE  ---     0.889      R9C10A.A1 to     R9C10A.FCO POPtimers/SLICE_176
ROUTE         1     0.000     R9C10A.FCO to     R9C10B.FCI POPtimers/piecounter/n8889
FCITOFCO_D  ---     0.162     R9C10B.FCI to     R9C10B.FCO POPtimers/SLICE_175
ROUTE         1     0.000     R9C10B.FCO to     R9C10C.FCI POPtimers/piecounter/n8890
FCITOF0_DE  ---     0.585     R9C10C.FCI to      R9C10C.F0 POPtimers/SLICE_174
ROUTE         2     1.808      R9C10C.F0 to       R9C9B.A1 POPtimers/piecounter/count_15__N_121[3]
CTOF_DEL    ---     0.495       R9C9B.A1 to       R9C9B.F1 POPtimers/piecounter/SLICE_744
ROUTE         2     0.951       R9C9B.F1 to      R9C6C.CLK POPtimers/piecounter/count_15__N_155
                  --------
                   18.665   (27.2% logic, 72.8% route), 9 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_600:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to      R9C6D.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 359.142ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/i2826  (from POPtimers/piecounter/count_15__N_155 +)
   Destination:    FF         Data in        probe_output_57  (to clk_2M5 +)

   Delay:              19.508ns  (41.1% logic, 58.9% route), 14 logic levels.

 Constraint Details:

     19.508ns physical path delay POPtimers/piecounter/SLICE_339 to SLICE_600 meets
    394.737ns delay constraint less
     15.921ns skew and
      0.166ns DIN_SET requirement (totaling 378.650ns) by 359.142ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_339 to SLICE_600:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R9C6C.CLK to       R9C6C.Q0 POPtimers/piecounter/SLICE_339 (from POPtimers/piecounter/count_15__N_155)
ROUTE         1     1.793       R9C6C.Q0 to       R5C9C.C1 POPtimers/piecounter/n4496
CTOF_DEL    ---     0.495       R5C9C.C1 to       R5C9C.F1 SLICE_490
ROUTE         9     2.348       R5C9C.F1 to       R9C2B.A1 reveal_ist_25_N
C1TOFCO_DE  ---     0.889       R9C2B.A1 to      R9C2B.FCO POPtimers/SLICE_15
ROUTE         1     0.000      R9C2B.FCO to      R9C2C.FCI POPtimers/n9007
FCITOFCO_D  ---     0.162      R9C2C.FCI to      R9C2C.FCO POPtimers/SLICE_14
ROUTE         1     0.000      R9C2C.FCO to      R9C2D.FCI POPtimers/n9008
FCITOF0_DE  ---     0.585      R9C2D.FCI to       R9C2D.F0 POPtimers/SLICE_13
ROUTE         1     1.420       R9C2D.F0 to       R8C2C.B1 POPtimers/n3102
C1TOFCO_DE  ---     0.889       R8C2C.B1 to      R8C2C.FCO POPtimers/SLICE_5
ROUTE         1     0.000      R8C2C.FCO to      R8C2D.FCI POPtimers/n9027
FCITOFCO_D  ---     0.162      R8C2D.FCI to      R8C2D.FCO POPtimers/SLICE_4
ROUTE         1     0.000      R8C2D.FCO to      R8C3A.FCI POPtimers/n9028
FCITOFCO_D  ---     0.162      R8C3A.FCI to      R8C3A.FCO POPtimers/SLICE_3
ROUTE         1     0.000      R8C3A.FCO to      R8C3B.FCI POPtimers/n9029
FCITOF0_DE  ---     0.585      R8C3B.FCI to       R8C3B.F0 POPtimers/SLICE_2
ROUTE         1     2.037       R8C3B.F0 to       R7C7C.A0 POPtimers/n8497
C0TOFCO_DE  ---     1.023       R7C7C.A0 to      R7C7C.FCO POPtimers/SLICE_30
ROUTE         1     0.000      R7C7C.FCO to      R7C7D.FCI POPtimers/n9100
FCITOF0_DE  ---     0.585      R7C7D.FCI to       R7C7D.F0 POPtimers/SLICE_29
ROUTE         2     1.932       R7C7D.F0 to       R7C9D.A1 POPtimers/Endofprobepulse[14]
C1TOFCO_DE  ---     0.889       R7C9D.A1 to      R7C9D.FCO POPtimers/SLICE_154
ROUTE         1     0.000      R7C9D.FCO to     R7C10A.FCI POPtimers/probe2/n8981
FCITOF1_DE  ---     0.643     R7C10A.FCI to      R7C10A.F1 POPtimers/SLICE_153
ROUTE         1     1.962      R7C10A.F1 to       R9C6D.B0 n1136
CTOF_DEL    ---     0.495       R9C6D.B0 to       R9C6D.F0 SLICE_600
ROUTE         1     0.000       R9C6D.F0 to      R9C6D.DI0 probe_output_N_12 (to clk_2M5)
                  --------
                   19.508   (41.1% logic, 58.9% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/piecounter/SLICE_339:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R2C10A.CLK clk_2M5
REG_DEL     ---     0.452     R2C10A.CLK to      R2C10A.Q0 slowclocks/SLICE_246
ROUTE         7     3.123      R2C10A.Q0 to     R2C13C.CLK debounce_pulse
REG_DEL     ---     0.452     R2C13C.CLK to      R2C13C.Q0 SLICE_598
ROUTE        34     2.912      R2C13C.Q0 to      R9C9B.CLK pieovertwo_minus
REG_DEL     ---     0.452      R9C9B.CLK to       R9C9B.Q0 POPtimers/piecounter/SLICE_744
ROUTE         4     1.319       R9C9B.Q0 to       R5C9D.C0 POPtimers/n4425
CTOF_DEL    ---     0.495       R5C9D.C0 to       R5C9D.F0 SLICE_489
ROUTE         6     1.826       R5C9D.F0 to      R9C10A.A1 reveal_ist_31_N
C1TOFCO_DE  ---     0.889      R9C10A.A1 to     R9C10A.FCO POPtimers/SLICE_176
ROUTE         1     0.000     R9C10A.FCO to     R9C10B.FCI POPtimers/piecounter/n8889
FCITOFCO_D  ---     0.162     R9C10B.FCI to     R9C10B.FCO POPtimers/SLICE_175
ROUTE         1     0.000     R9C10B.FCO to     R9C10C.FCI POPtimers/piecounter/n8890
FCITOF0_DE  ---     0.585     R9C10C.FCI to      R9C10C.F0 POPtimers/SLICE_174
ROUTE         2     1.808      R9C10C.F0 to       R9C9B.A1 POPtimers/piecounter/count_15__N_121[3]
CTOF_DEL    ---     0.495       R9C9B.A1 to       R9C9B.F1 POPtimers/piecounter/SLICE_744
ROUTE         2     0.951       R9C9B.F1 to      R9C6C.CLK POPtimers/piecounter/count_15__N_155
                  --------
                   18.665   (27.2% logic, 72.8% route), 9 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_600:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to      R9C6D.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.

Report:   28.041MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;
            969 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 9.702ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/i2826  (from POPtimers/piecounter/count_15__N_155 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/trace_din_d_i7  (to clk_debug_keep_keep_2 +)

   Delay:               2.749ns  (34.4% logic, 65.6% route), 2 logic levels.

 Constraint Details:

      2.749ns physical path delay POPtimers/piecounter/SLICE_339 to SLICE_490 meets
     26.316ns delay constraint less
     13.699ns skew and
      0.166ns DIN_SET requirement (totaling 12.451ns) by 9.702ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_339 to SLICE_490:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R9C6C.CLK to       R9C6C.Q0 POPtimers/piecounter/SLICE_339 (from POPtimers/piecounter/count_15__N_155)
ROUTE         1     1.793       R9C6C.Q0 to       R5C9C.C1 POPtimers/piecounter/n4496
CTOF_DEL    ---     0.495       R5C9C.C1 to       R5C9C.F1 SLICE_490
ROUTE         9     0.009       R5C9C.F1 to      R5C9C.DI1 reveal_ist_25_N (to clk_debug_keep_keep_2)
                  --------
                    2.749   (34.4% logic, 65.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/piecounter/SLICE_339:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R2C10A.CLK clk_2M5
REG_DEL     ---     0.452     R2C10A.CLK to      R2C10A.Q0 slowclocks/SLICE_246
ROUTE         7     3.123      R2C10A.Q0 to     R2C13C.CLK debounce_pulse
REG_DEL     ---     0.452     R2C13C.CLK to      R2C13C.Q0 SLICE_598
ROUTE        34     2.912      R2C13C.Q0 to      R9C9B.CLK pieovertwo_minus
REG_DEL     ---     0.452      R9C9B.CLK to       R9C9B.Q0 POPtimers/piecounter/SLICE_744
ROUTE         4     1.319       R9C9B.Q0 to       R5C9D.C0 POPtimers/n4425
CTOF_DEL    ---     0.495       R5C9D.C0 to       R5C9D.F0 SLICE_489
ROUTE         6     1.826       R5C9D.F0 to      R9C10A.A1 reveal_ist_31_N
C1TOFCO_DE  ---     0.889      R9C10A.A1 to     R9C10A.FCO POPtimers/SLICE_176
ROUTE         1     0.000     R9C10A.FCO to     R9C10B.FCI POPtimers/piecounter/n8889
FCITOFCO_D  ---     0.162     R9C10B.FCI to     R9C10B.FCO POPtimers/SLICE_175
ROUTE         1     0.000     R9C10B.FCO to     R9C10C.FCI POPtimers/piecounter/n8890
FCITOF0_DE  ---     0.585     R9C10C.FCI to      R9C10C.F0 POPtimers/SLICE_174
ROUTE         2     1.808      R9C10C.F0 to       R9C9B.A1 POPtimers/piecounter/count_15__N_121[3]
CTOF_DEL    ---     0.495       R9C9B.A1 to       R9C9B.F1 POPtimers/piecounter/SLICE_744
ROUTE         2     0.951       R9C9B.F1 to      R9C6C.CLK POPtimers/piecounter/count_15__N_155
                  --------
                   18.665   (27.2% logic, 72.8% route), 9 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_490:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     4.966        OSC.OSC to      R5C9C.CLK clk_debug_keep_keep_2
                  --------
                    4.966   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9.767ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/i2870  (from POPtimers/piecounter/count_15__N_122 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/trace_din_d_i18  (to clk_debug_keep_keep_2 +)

   Delay:               1.960ns  (48.3% logic, 51.7% route), 2 logic levels.

 Constraint Details:

      1.960ns physical path delay POPtimers/piecounter/SLICE_366 to SLICE_496 meets
     26.316ns delay constraint less
     14.423ns skew and
      0.166ns DIN_SET requirement (totaling 11.727ns) by 9.767ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_366 to SLICE_496:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R5C12C.CLK to      R5C12C.Q0 POPtimers/piecounter/SLICE_366 (from POPtimers/piecounter/count_15__N_122)
ROUTE         1     1.004      R5C12C.Q0 to      R5C12B.B0 POPtimers/piecounter/n4540
CTOF_DEL    ---     0.495      R5C12B.B0 to      R5C12B.F0 SLICE_496
ROUTE         9     0.009      R5C12B.F0 to     R5C12B.DI0 reveal_ist_3_N (to clk_debug_keep_keep_2)
                  --------
                    1.960   (48.3% logic, 51.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/piecounter/SLICE_366:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R2C10A.CLK clk_2M5
REG_DEL     ---     0.452     R2C10A.CLK to      R2C10A.Q0 slowclocks/SLICE_246
ROUTE         7     3.123      R2C10A.Q0 to     R2C13C.CLK debounce_pulse
REG_DEL     ---     0.452     R2C13C.CLK to      R2C13C.Q0 SLICE_598
ROUTE        34     2.912      R2C13C.Q0 to      R9C9B.CLK pieovertwo_minus
REG_DEL     ---     0.452      R9C9B.CLK to       R9C9B.Q0 POPtimers/piecounter/SLICE_744
ROUTE         4     1.319       R9C9B.Q0 to       R5C9D.C0 POPtimers/n4425
CTOF_DEL    ---     0.495       R5C9D.C0 to       R5C9D.F0 SLICE_489
ROUTE         6     1.826       R5C9D.F0 to      R9C10A.A1 reveal_ist_31_N
C1TOFCO_DE  ---     0.889      R9C10A.A1 to     R9C10A.FCO POPtimers/SLICE_176
ROUTE         1     0.000     R9C10A.FCO to     R9C10B.FCI POPtimers/piecounter/n8889
FCITOFCO_D  ---     0.162     R9C10B.FCI to     R9C10B.FCO POPtimers/SLICE_175
ROUTE         1     0.000     R9C10B.FCO to     R9C10C.FCI POPtimers/piecounter/n8890
FCITOFCO_D  ---     0.162     R9C10C.FCI to     R9C10C.FCO POPtimers/SLICE_174
ROUTE         1     0.000     R9C10C.FCO to     R9C10D.FCI POPtimers/piecounter/n8891
FCITOFCO_D  ---     0.162     R9C10D.FCI to     R9C10D.FCO POPtimers/SLICE_173
ROUTE         1     0.000     R9C10D.FCO to     R9C11A.FCI POPtimers/piecounter/n8892
FCITOFCO_D  ---     0.162     R9C11A.FCI to     R9C11A.FCO POPtimers/SLICE_172
ROUTE         1     0.000     R9C11A.FCO to     R9C11B.FCI POPtimers/piecounter/n8893
FCITOFCO_D  ---     0.162     R9C11B.FCI to     R9C11B.FCO POPtimers/SLICE_171
ROUTE         1     0.000     R9C11B.FCO to     R9C11C.FCI POPtimers/piecounter/n8894
FCITOFCO_D  ---     0.162     R9C11C.FCI to     R9C11C.FCO POPtimers/SLICE_188
ROUTE         1     0.000     R9C11C.FCO to     R9C11D.FCI POPtimers/piecounter/n8895
FCITOF1_DE  ---     0.643     R9C11D.FCI to      R9C11D.F1 POPtimers/SLICE_187
ROUTE         2     1.996      R9C11D.F1 to      R5C12D.B0 POPtimers/piecounter/count_15__N_121[14]
CTOF_DEL    ---     0.495      R5C12D.B0 to      R5C12D.F0 POPtimers/piecounter/SLICE_739
ROUTE         2     0.619      R5C12D.F0 to     R5C12C.CLK POPtimers/piecounter/count_15__N_122
                  --------
                   19.389   (30.6% logic, 69.4% route), 14 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_496:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     4.966        OSC.OSC to     R5C12B.CLK clk_debug_keep_keep_2
                  --------
                    4.966   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.119ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/i2874  (from POPtimers/piecounter/count_15__N_118 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/trace_din_d_i19  (to clk_debug_keep_keep_2 +)

   Delay:               1.942ns  (48.8% logic, 51.2% route), 2 logic levels.

 Constraint Details:

      1.942ns physical path delay POPtimers/piecounter/SLICE_369 to SLICE_496 meets
     26.316ns delay constraint less
     14.089ns skew and
      0.166ns DIN_SET requirement (totaling 12.061ns) by 10.119ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_369 to SLICE_496:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R4C12D.CLK to      R4C12D.Q0 POPtimers/piecounter/SLICE_369 (from POPtimers/piecounter/count_15__N_118)
ROUTE         1     0.986      R4C12D.Q0 to      R5C12B.A1 POPtimers/piecounter/n4544
CTOF_DEL    ---     0.495      R5C12B.A1 to      R5C12B.F1 SLICE_496
ROUTE         5     0.009      R5C12B.F1 to     R5C12B.DI1 reveal_ist_1_N (to clk_debug_keep_keep_2)
                  --------
                    1.942   (48.8% logic, 51.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/piecounter/SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R2C10A.CLK clk_2M5
REG_DEL     ---     0.452     R2C10A.CLK to      R2C10A.Q0 slowclocks/SLICE_246
ROUTE         7     3.123      R2C10A.Q0 to     R2C13C.CLK debounce_pulse
REG_DEL     ---     0.452     R2C13C.CLK to      R2C13C.Q0 SLICE_598
ROUTE        34     2.912      R2C13C.Q0 to      R9C9B.CLK pieovertwo_minus
REG_DEL     ---     0.452      R9C9B.CLK to       R9C9B.Q0 POPtimers/piecounter/SLICE_744
ROUTE         4     1.319       R9C9B.Q0 to       R5C9D.C0 POPtimers/n4425
CTOF_DEL    ---     0.495       R5C9D.C0 to       R5C9D.F0 SLICE_489
ROUTE         6     1.826       R5C9D.F0 to      R9C10A.A1 reveal_ist_31_N
C1TOFCO_DE  ---     0.889      R9C10A.A1 to     R9C10A.FCO POPtimers/SLICE_176
ROUTE         1     0.000     R9C10A.FCO to     R9C10B.FCI POPtimers/piecounter/n8889
FCITOFCO_D  ---     0.162     R9C10B.FCI to     R9C10B.FCO POPtimers/SLICE_175
ROUTE         1     0.000     R9C10B.FCO to     R9C10C.FCI POPtimers/piecounter/n8890
FCITOFCO_D  ---     0.162     R9C10C.FCI to     R9C10C.FCO POPtimers/SLICE_174
ROUTE         1     0.000     R9C10C.FCO to     R9C10D.FCI POPtimers/piecounter/n8891
FCITOFCO_D  ---     0.162     R9C10D.FCI to     R9C10D.FCO POPtimers/SLICE_173
ROUTE         1     0.000     R9C10D.FCO to     R9C11A.FCI POPtimers/piecounter/n8892
FCITOFCO_D  ---     0.162     R9C11A.FCI to     R9C11A.FCO POPtimers/SLICE_172
ROUTE         1     0.000     R9C11A.FCO to     R9C11B.FCI POPtimers/piecounter/n8893
FCITOFCO_D  ---     0.162     R9C11B.FCI to     R9C11B.FCO POPtimers/SLICE_171
ROUTE         1     0.000     R9C11B.FCO to     R9C11C.FCI POPtimers/piecounter/n8894
FCITOFCO_D  ---     0.162     R9C11C.FCI to     R9C11C.FCO POPtimers/SLICE_188
ROUTE         1     0.000     R9C11C.FCO to     R9C11D.FCI POPtimers/piecounter/n8895
FCITOFCO_D  ---     0.162     R9C11D.FCI to     R9C11D.FCO POPtimers/SLICE_187
ROUTE         1     0.000     R9C11D.FCO to     R9C12A.FCI POPtimers/piecounter/n8896
FCITOF0_DE  ---     0.585     R9C12A.FCI to      R9C12A.F0 POPtimers/SLICE_186
ROUTE         2     1.558      R9C12A.F0 to      R4C12C.B0 POPtimers/piecounter/count_15__N_121[15]
CTOF_DEL    ---     0.495      R4C12C.B0 to      R4C12C.F0 POPtimers/SLICE_740
ROUTE         2     0.619      R4C12C.F0 to     R4C12D.CLK POPtimers/piecounter/count_15__N_118
                  --------
                   19.055   (31.7% logic, 68.3% route), 15 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_496:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     4.966        OSC.OSC to     R5C12B.CLK clk_debug_keep_keep_2
                  --------
                    4.966   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.258ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/i2866  (from POPtimers/piecounter/count_15__N_125 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/trace_din_d_i17  (to clk_debug_keep_keep_2 +)

   Delay:               2.765ns  (34.2% logic, 65.8% route), 2 logic levels.

 Constraint Details:

      2.765ns physical path delay POPtimers/piecounter/SLICE_364 to SLICE_495 meets
     26.316ns delay constraint less
     13.127ns skew and
      0.166ns DIN_SET requirement (totaling 13.023ns) by 10.258ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_364 to SLICE_495:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R8C11C.CLK to      R8C11C.Q0 POPtimers/piecounter/SLICE_364 (from POPtimers/piecounter/count_15__N_125)
ROUTE         1     1.801      R8C11C.Q0 to      R7C10C.A1 POPtimers/piecounter/n4536
CTOF_DEL    ---     0.495      R7C10C.A1 to      R7C10C.F1 SLICE_495
ROUTE         9     0.017      R7C10C.F1 to     R7C10C.DI1 reveal_ist_5_N (to clk_debug_keep_keep_2)
                  --------
                    2.765   (34.2% logic, 65.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/piecounter/SLICE_364:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R2C10A.CLK clk_2M5
REG_DEL     ---     0.452     R2C10A.CLK to      R2C10A.Q0 slowclocks/SLICE_246
ROUTE         7     3.123      R2C10A.Q0 to     R2C13C.CLK debounce_pulse
REG_DEL     ---     0.452     R2C13C.CLK to      R2C13C.Q0 SLICE_598
ROUTE        34     2.912      R2C13C.Q0 to      R9C9B.CLK pieovertwo_minus
REG_DEL     ---     0.452      R9C9B.CLK to       R9C9B.Q0 POPtimers/piecounter/SLICE_744
ROUTE         4     1.319       R9C9B.Q0 to       R5C9D.C0 POPtimers/n4425
CTOF_DEL    ---     0.495       R5C9D.C0 to       R5C9D.F0 SLICE_489
ROUTE         6     1.826       R5C9D.F0 to      R9C10A.A1 reveal_ist_31_N
C1TOFCO_DE  ---     0.889      R9C10A.A1 to     R9C10A.FCO POPtimers/SLICE_176
ROUTE         1     0.000     R9C10A.FCO to     R9C10B.FCI POPtimers/piecounter/n8889
FCITOFCO_D  ---     0.162     R9C10B.FCI to     R9C10B.FCO POPtimers/SLICE_175
ROUTE         1     0.000     R9C10B.FCO to     R9C10C.FCI POPtimers/piecounter/n8890
FCITOFCO_D  ---     0.162     R9C10C.FCI to     R9C10C.FCO POPtimers/SLICE_174
ROUTE         1     0.000     R9C10C.FCO to     R9C10D.FCI POPtimers/piecounter/n8891
FCITOFCO_D  ---     0.162     R9C10D.FCI to     R9C10D.FCO POPtimers/SLICE_173
ROUTE         1     0.000     R9C10D.FCO to     R9C11A.FCI POPtimers/piecounter/n8892
FCITOFCO_D  ---     0.162     R9C11A.FCI to     R9C11A.FCO POPtimers/SLICE_172
ROUTE         1     0.000     R9C11A.FCO to     R9C11B.FCI POPtimers/piecounter/n8893
FCITOFCO_D  ---     0.162     R9C11B.FCI to     R9C11B.FCO POPtimers/SLICE_171
ROUTE         1     0.000     R9C11B.FCO to     R9C11C.FCI POPtimers/piecounter/n8894
FCITOFCO_D  ---     0.162     R9C11C.FCI to     R9C11C.FCO POPtimers/SLICE_188
ROUTE         1     0.000     R9C11C.FCO to     R9C11D.FCI POPtimers/piecounter/n8895
FCITOF0_DE  ---     0.585     R9C11D.FCI to      R9C11D.F0 POPtimers/SLICE_187
ROUTE         2     0.758      R9C11D.F0 to      R8C11B.C0 POPtimers/piecounter/count_15__N_121[13]
CTOF_DEL    ---     0.495      R8C11B.C0 to      R8C11B.F0 POPtimers/piecounter/SLICE_737
ROUTE         2     0.619      R8C11B.F0 to     R8C11C.CLK POPtimers/piecounter/count_15__N_125
                  --------
                   18.093   (32.5% logic, 67.5% route), 14 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_495:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     4.966        OSC.OSC to     R7C10C.CLK clk_debug_keep_keep_2
                  --------
                    4.966   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.466ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/i2862  (from POPtimers/piecounter/count_15__N_128 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/trace_din_d_i16  (to clk_debug_keep_keep_2 +)

   Delay:               2.043ns  (46.4% logic, 53.6% route), 2 logic levels.

 Constraint Details:

      2.043ns physical path delay POPtimers/piecounter/SLICE_361 to SLICE_495 meets
     26.316ns delay constraint less
     13.641ns skew and
      0.166ns DIN_SET requirement (totaling 12.509ns) by 10.466ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_361 to SLICE_495:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C10A.CLK to     R10C10A.Q0 POPtimers/piecounter/SLICE_361 (from POPtimers/piecounter/count_15__N_128)
ROUTE         1     1.079     R10C10A.Q0 to      R7C10C.C0 POPtimers/piecounter/n4532
CTOF_DEL    ---     0.495      R7C10C.C0 to      R7C10C.F0 SLICE_495
ROUTE         9     0.017      R7C10C.F0 to     R7C10C.DI0 reveal_ist_7_N (to clk_debug_keep_keep_2)
                  --------
                    2.043   (46.4% logic, 53.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/piecounter/SLICE_361:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R2C10A.CLK clk_2M5
REG_DEL     ---     0.452     R2C10A.CLK to      R2C10A.Q0 slowclocks/SLICE_246
ROUTE         7     3.123      R2C10A.Q0 to     R2C13C.CLK debounce_pulse
REG_DEL     ---     0.452     R2C13C.CLK to      R2C13C.Q0 SLICE_598
ROUTE        34     2.912      R2C13C.Q0 to      R9C9B.CLK pieovertwo_minus
REG_DEL     ---     0.452      R9C9B.CLK to       R9C9B.Q0 POPtimers/piecounter/SLICE_744
ROUTE         4     1.319       R9C9B.Q0 to       R5C9D.C0 POPtimers/n4425
CTOF_DEL    ---     0.495       R5C9D.C0 to       R5C9D.F0 SLICE_489
ROUTE         6     1.826       R5C9D.F0 to      R9C10A.A1 reveal_ist_31_N
C1TOFCO_DE  ---     0.889      R9C10A.A1 to     R9C10A.FCO POPtimers/SLICE_176
ROUTE         1     0.000     R9C10A.FCO to     R9C10B.FCI POPtimers/piecounter/n8889
FCITOFCO_D  ---     0.162     R9C10B.FCI to     R9C10B.FCO POPtimers/SLICE_175
ROUTE         1     0.000     R9C10B.FCO to     R9C10C.FCI POPtimers/piecounter/n8890
FCITOFCO_D  ---     0.162     R9C10C.FCI to     R9C10C.FCO POPtimers/SLICE_174
ROUTE         1     0.000     R9C10C.FCO to     R9C10D.FCI POPtimers/piecounter/n8891
FCITOFCO_D  ---     0.162     R9C10D.FCI to     R9C10D.FCO POPtimers/SLICE_173
ROUTE         1     0.000     R9C10D.FCO to     R9C11A.FCI POPtimers/piecounter/n8892
FCITOFCO_D  ---     0.162     R9C11A.FCI to     R9C11A.FCO POPtimers/SLICE_172
ROUTE         1     0.000     R9C11A.FCO to     R9C11B.FCI POPtimers/piecounter/n8893
FCITOFCO_D  ---     0.162     R9C11B.FCI to     R9C11B.FCO POPtimers/SLICE_171
ROUTE         1     0.000     R9C11B.FCO to     R9C11C.FCI POPtimers/piecounter/n8894
FCITOF1_DE  ---     0.643     R9C11C.FCI to      R9C11C.F1 POPtimers/SLICE_188
ROUTE         2     1.370      R9C11C.F1 to     R10C10D.D1 POPtimers/piecounter/count_15__N_121[12]
CTOF_DEL    ---     0.495     R10C10D.D1 to     R10C10D.F1 POPtimers/piecounter/SLICE_738
ROUTE         2     0.625     R10C10D.F1 to    R10C10A.CLK POPtimers/piecounter/count_15__N_128
                  --------
                   18.607   (31.1% logic, 68.9% route), 13 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_495:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     4.966        OSC.OSC to     R7C10C.CLK clk_debug_keep_keep_2
                  --------
                    4.966   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.524ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/i2822  (from POPtimers/piecounter/count_15__N_158 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/trace_din_d_i6  (to clk_debug_keep_keep_2 +)

   Delay:               1.923ns  (49.2% logic, 50.8% route), 2 logic levels.

 Constraint Details:

      1.923ns physical path delay POPtimers/piecounter/SLICE_336 to SLICE_490 meets
     26.316ns delay constraint less
     13.703ns skew and
      0.166ns DIN_SET requirement (totaling 12.447ns) by 10.524ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_336 to SLICE_490:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R5C9B.CLK to       R5C9B.Q0 POPtimers/piecounter/SLICE_336 (from POPtimers/piecounter/count_15__N_158)
ROUTE         1     0.967       R5C9B.Q0 to       R5C9C.A0 POPtimers/piecounter/n4492
CTOF_DEL    ---     0.495       R5C9C.A0 to       R5C9C.F0 SLICE_490
ROUTE         9     0.009       R5C9C.F0 to      R5C9C.DI0 reveal_ist_27_N (to clk_debug_keep_keep_2)
                  --------
                    1.923   (49.2% logic, 50.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/piecounter/SLICE_336:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R2C10A.CLK clk_2M5
REG_DEL     ---     0.452     R2C10A.CLK to      R2C10A.Q0 slowclocks/SLICE_246
ROUTE         7     3.123      R2C10A.Q0 to     R2C13C.CLK debounce_pulse
REG_DEL     ---     0.452     R2C13C.CLK to      R2C13C.Q0 SLICE_598
ROUTE        34     2.912      R2C13C.Q0 to      R9C9B.CLK pieovertwo_minus
REG_DEL     ---     0.452      R9C9B.CLK to       R9C9B.Q0 POPtimers/piecounter/SLICE_744
ROUTE         4     1.319       R9C9B.Q0 to       R5C9D.C0 POPtimers/n4425
CTOF_DEL    ---     0.495       R5C9D.C0 to       R5C9D.F0 SLICE_489
ROUTE         6     1.826       R5C9D.F0 to      R9C10A.A1 reveal_ist_31_N
C1TOFCO_DE  ---     0.889      R9C10A.A1 to     R9C10A.FCO POPtimers/SLICE_176
ROUTE         1     0.000     R9C10A.FCO to     R9C10B.FCI POPtimers/piecounter/n8889
FCITOF1_DE  ---     0.643     R9C10B.FCI to      R9C10B.F1 POPtimers/SLICE_175
ROUTE         2     1.521      R9C10B.F1 to      R4C10C.A1 POPtimers/piecounter/count_15__N_121[2]
CTOF_DEL    ---     0.495      R4C10C.A1 to      R4C10C.F1 POPtimers/piecounter/SLICE_741
ROUTE         2     1.346      R4C10C.F1 to      R5C9B.CLK POPtimers/piecounter/count_15__N_158
                  --------
                   18.669   (26.6% logic, 73.4% route), 8 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_490:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     4.966        OSC.OSC to      R5C9C.CLK clk_debug_keep_keep_2
                  --------
                    4.966   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.723ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/i2858  (from POPtimers/piecounter/count_15__N_131 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/trace_din_d_i15  (to clk_debug_keep_keep_2 +)

   Delay:               2.255ns  (42.0% logic, 58.0% route), 2 logic levels.

 Constraint Details:

      2.255ns physical path delay POPtimers/piecounter/SLICE_359 to SLICE_494 meets
     26.316ns delay constraint less
     13.172ns skew and
      0.166ns DIN_SET requirement (totaling 12.978ns) by 10.723ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_359 to SLICE_494:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C13D.CLK to     R10C13D.Q0 POPtimers/piecounter/SLICE_359 (from POPtimers/piecounter/count_15__N_131)
ROUTE         1     1.299     R10C13D.Q0 to      R9C12C.A1 POPtimers/piecounter/n4528
CTOF_DEL    ---     0.495      R9C12C.A1 to      R9C12C.F1 SLICE_494
ROUTE         9     0.009      R9C12C.F1 to     R9C12C.DI1 reveal_ist_9_N (to clk_debug_keep_keep_2)
                  --------
                    2.255   (42.0% logic, 58.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/piecounter/SLICE_359:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R2C10A.CLK clk_2M5
REG_DEL     ---     0.452     R2C10A.CLK to      R2C10A.Q0 slowclocks/SLICE_246
ROUTE         7     3.123      R2C10A.Q0 to     R2C13C.CLK debounce_pulse
REG_DEL     ---     0.452     R2C13C.CLK to      R2C13C.Q0 SLICE_598
ROUTE        34     2.912      R2C13C.Q0 to      R9C9B.CLK pieovertwo_minus
REG_DEL     ---     0.452      R9C9B.CLK to       R9C9B.Q0 POPtimers/piecounter/SLICE_744
ROUTE         4     1.319       R9C9B.Q0 to       R5C9D.C0 POPtimers/n4425
CTOF_DEL    ---     0.495       R5C9D.C0 to       R5C9D.F0 SLICE_489
ROUTE         6     1.826       R5C9D.F0 to      R9C10A.A1 reveal_ist_31_N
C1TOFCO_DE  ---     0.889      R9C10A.A1 to     R9C10A.FCO POPtimers/SLICE_176
ROUTE         1     0.000     R9C10A.FCO to     R9C10B.FCI POPtimers/piecounter/n8889
FCITOFCO_D  ---     0.162     R9C10B.FCI to     R9C10B.FCO POPtimers/SLICE_175
ROUTE         1     0.000     R9C10B.FCO to     R9C10C.FCI POPtimers/piecounter/n8890
FCITOFCO_D  ---     0.162     R9C10C.FCI to     R9C10C.FCO POPtimers/SLICE_174
ROUTE         1     0.000     R9C10C.FCO to     R9C10D.FCI POPtimers/piecounter/n8891
FCITOFCO_D  ---     0.162     R9C10D.FCI to     R9C10D.FCO POPtimers/SLICE_173
ROUTE         1     0.000     R9C10D.FCO to     R9C11A.FCI POPtimers/piecounter/n8892
FCITOFCO_D  ---     0.162     R9C11A.FCI to     R9C11A.FCO POPtimers/SLICE_172
ROUTE         1     0.000     R9C11A.FCO to     R9C11B.FCI POPtimers/piecounter/n8893
FCITOFCO_D  ---     0.162     R9C11B.FCI to     R9C11B.FCO POPtimers/SLICE_171
ROUTE         1     0.000     R9C11B.FCO to     R9C11C.FCI POPtimers/piecounter/n8894
FCITOF0_DE  ---     0.585     R9C11C.FCI to      R9C11C.F0 POPtimers/SLICE_188
ROUTE         2     0.965      R9C11C.F0 to     R10C13B.D1 POPtimers/piecounter/count_15__N_121[11]
CTOF_DEL    ---     0.495     R10C13B.D1 to     R10C13B.F1 POPtimers/piecounter/SLICE_742
ROUTE         2     0.619     R10C13B.F1 to    R10C13D.CLK POPtimers/piecounter/count_15__N_131
                  --------
                   18.138   (31.5% logic, 68.5% route), 13 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_494:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     4.966        OSC.OSC to     R9C12C.CLK clk_debug_keep_keep_2
                  --------
                    4.966   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.736ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/i2850  (from POPtimers/piecounter/count_15__N_137 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/trace_din_d_i13  (to clk_debug_keep_keep_2 +)

   Delay:               1.923ns  (49.2% logic, 50.8% route), 2 logic levels.

 Constraint Details:

      1.923ns physical path delay POPtimers/piecounter/SLICE_354 to SLICE_493 meets
     26.316ns delay constraint less
     13.491ns skew and
      0.166ns DIN_SET requirement (totaling 12.659ns) by 10.736ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_354 to SLICE_493:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C13A.CLK to      R7C13A.Q0 POPtimers/piecounter/SLICE_354 (from POPtimers/piecounter/count_15__N_137)
ROUTE         1     0.967      R7C13A.Q0 to      R7C13B.A1 POPtimers/piecounter/n4520
CTOF_DEL    ---     0.495      R7C13B.A1 to      R7C13B.F1 SLICE_493
ROUTE         9     0.009      R7C13B.F1 to     R7C13B.DI1 reveal_ist_13_N (to clk_debug_keep_keep_2)
                  --------
                    1.923   (49.2% logic, 50.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/piecounter/SLICE_354:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R2C10A.CLK clk_2M5
REG_DEL     ---     0.452     R2C10A.CLK to      R2C10A.Q0 slowclocks/SLICE_246
ROUTE         7     3.123      R2C10A.Q0 to     R2C13C.CLK debounce_pulse
REG_DEL     ---     0.452     R2C13C.CLK to      R2C13C.Q0 SLICE_598
ROUTE        34     2.912      R2C13C.Q0 to      R9C9B.CLK pieovertwo_minus
REG_DEL     ---     0.452      R9C9B.CLK to       R9C9B.Q0 POPtimers/piecounter/SLICE_744
ROUTE         4     1.319       R9C9B.Q0 to       R5C9D.C0 POPtimers/n4425
CTOF_DEL    ---     0.495       R5C9D.C0 to       R5C9D.F0 SLICE_489
ROUTE         6     1.826       R5C9D.F0 to      R9C10A.A1 reveal_ist_31_N
C1TOFCO_DE  ---     0.889      R9C10A.A1 to     R9C10A.FCO POPtimers/SLICE_176
ROUTE         1     0.000     R9C10A.FCO to     R9C10B.FCI POPtimers/piecounter/n8889
FCITOFCO_D  ---     0.162     R9C10B.FCI to     R9C10B.FCO POPtimers/SLICE_175
ROUTE         1     0.000     R9C10B.FCO to     R9C10C.FCI POPtimers/piecounter/n8890
FCITOFCO_D  ---     0.162     R9C10C.FCI to     R9C10C.FCO POPtimers/SLICE_174
ROUTE         1     0.000     R9C10C.FCO to     R9C10D.FCI POPtimers/piecounter/n8891
FCITOFCO_D  ---     0.162     R9C10D.FCI to     R9C10D.FCO POPtimers/SLICE_173
ROUTE         1     0.000     R9C10D.FCO to     R9C11A.FCI POPtimers/piecounter/n8892
FCITOFCO_D  ---     0.162     R9C11A.FCI to     R9C11A.FCO POPtimers/SLICE_172
ROUTE         1     0.000     R9C11A.FCO to     R9C11B.FCI POPtimers/piecounter/n8893
FCITOF0_DE  ---     0.585     R9C11B.FCI to      R9C11B.F0 POPtimers/SLICE_171
ROUTE         2     1.030      R9C11B.F0 to      R9C13B.B0 POPtimers/piecounter/count_15__N_121[9]
CTOF_DEL    ---     0.495      R9C13B.B0 to      R9C13B.F0 POPtimers/piecounter/SLICE_731
ROUTE         2     1.035      R9C13B.F0 to     R7C13A.CLK POPtimers/piecounter/count_15__N_137
                  --------
                   18.457   (30.1% logic, 69.9% route), 12 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_493:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     4.966        OSC.OSC to     R7C13B.CLK clk_debug_keep_keep_2
                  --------
                    4.966   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.075ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/i2846  (from POPtimers/piecounter/count_15__N_140 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/trace_din_d_i12  (to clk_debug_keep_keep_2 +)

   Delay:               1.960ns  (48.3% logic, 51.7% route), 2 logic levels.

 Constraint Details:

      1.960ns physical path delay POPtimers/piecounter/SLICE_351 to SLICE_493 meets
     26.316ns delay constraint less
     13.115ns skew and
      0.166ns DIN_SET requirement (totaling 13.035ns) by 11.075ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_351 to SLICE_493:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C13C.CLK to      R7C13C.Q0 POPtimers/piecounter/SLICE_351 (from POPtimers/piecounter/count_15__N_140)
ROUTE         1     1.004      R7C13C.Q0 to      R7C13B.B0 POPtimers/piecounter/n4516
CTOF_DEL    ---     0.495      R7C13B.B0 to      R7C13B.F0 SLICE_493
ROUTE         9     0.009      R7C13B.F0 to     R7C13B.DI0 reveal_ist_15_N (to clk_debug_keep_keep_2)
                  --------
                    1.960   (48.3% logic, 51.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/piecounter/SLICE_351:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R2C10A.CLK clk_2M5
REG_DEL     ---     0.452     R2C10A.CLK to      R2C10A.Q0 slowclocks/SLICE_246
ROUTE         7     3.123      R2C10A.Q0 to     R2C13C.CLK debounce_pulse
REG_DEL     ---     0.452     R2C13C.CLK to      R2C13C.Q0 SLICE_598
ROUTE        34     2.912      R2C13C.Q0 to      R9C9B.CLK pieovertwo_minus
REG_DEL     ---     0.452      R9C9B.CLK to       R9C9B.Q0 POPtimers/piecounter/SLICE_744
ROUTE         4     1.319       R9C9B.Q0 to       R5C9D.C0 POPtimers/n4425
CTOF_DEL    ---     0.495       R5C9D.C0 to       R5C9D.F0 SLICE_489
ROUTE         6     1.826       R5C9D.F0 to      R9C10A.A1 reveal_ist_31_N
C1TOFCO_DE  ---     0.889      R9C10A.A1 to     R9C10A.FCO POPtimers/SLICE_176
ROUTE         1     0.000     R9C10A.FCO to     R9C10B.FCI POPtimers/piecounter/n8889
FCITOFCO_D  ---     0.162     R9C10B.FCI to     R9C10B.FCO POPtimers/SLICE_175
ROUTE         1     0.000     R9C10B.FCO to     R9C10C.FCI POPtimers/piecounter/n8890
FCITOFCO_D  ---     0.162     R9C10C.FCI to     R9C10C.FCO POPtimers/SLICE_174
ROUTE         1     0.000     R9C10C.FCO to     R9C10D.FCI POPtimers/piecounter/n8891
FCITOFCO_D  ---     0.162     R9C10D.FCI to     R9C10D.FCO POPtimers/SLICE_173
ROUTE         1     0.000     R9C10D.FCO to     R9C11A.FCI POPtimers/piecounter/n8892
FCITOF1_DE  ---     0.643     R9C11A.FCI to      R9C11A.F1 POPtimers/SLICE_172
ROUTE         2     0.773      R9C11A.F1 to      R9C13C.C0 POPtimers/piecounter/count_15__N_121[8]
CTOF_DEL    ---     0.495      R9C13C.C0 to      R9C13C.F0 POPtimers/piecounter/SLICE_732
ROUTE         2     1.020      R9C13C.F0 to     R7C13C.CLK POPtimers/piecounter/count_15__N_140
                  --------
                   18.081   (30.2% logic, 69.8% route), 11 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_493:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     4.966        OSC.OSC to     R7C13B.CLK clk_debug_keep_keep_2
                  --------
                    4.966   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 11.303ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/i2854  (from POPtimers/piecounter/count_15__N_134 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/trace_din_d_i14  (to clk_debug_keep_keep_2 +)

   Delay:               1.708ns  (55.4% logic, 44.6% route), 2 logic levels.

 Constraint Details:

      1.708ns physical path delay POPtimers/piecounter/SLICE_356 to SLICE_494 meets
     26.316ns delay constraint less
     13.139ns skew and
      0.166ns DIN_SET requirement (totaling 13.011ns) by 11.303ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_356 to SLICE_494:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C13A.CLK to      R9C13A.Q0 POPtimers/piecounter/SLICE_356 (from POPtimers/piecounter/count_15__N_134)
ROUTE         1     0.744      R9C13A.Q0 to      R9C12C.C0 POPtimers/piecounter/n4524
CTOF_DEL    ---     0.495      R9C12C.C0 to      R9C12C.F0 SLICE_494
ROUTE         9     0.017      R9C12C.F0 to     R9C12C.DI0 reveal_ist_11_N (to clk_debug_keep_keep_2)
                  --------
                    1.708   (55.4% logic, 44.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/piecounter/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        34     1.652     LPLL.CLKOP to     R2C10A.CLK clk_2M5
REG_DEL     ---     0.452     R2C10A.CLK to      R2C10A.Q0 slowclocks/SLICE_246
ROUTE         7     3.123      R2C10A.Q0 to     R2C13C.CLK debounce_pulse
REG_DEL     ---     0.452     R2C13C.CLK to      R2C13C.Q0 SLICE_598
ROUTE        34     2.912      R2C13C.Q0 to      R9C9B.CLK pieovertwo_minus
REG_DEL     ---     0.452      R9C9B.CLK to       R9C9B.Q0 POPtimers/piecounter/SLICE_744
ROUTE         4     1.319       R9C9B.Q0 to       R5C9D.C0 POPtimers/n4425
CTOF_DEL    ---     0.495       R5C9D.C0 to       R5C9D.F0 SLICE_489
ROUTE         6     1.826       R5C9D.F0 to      R9C10A.A1 reveal_ist_31_N
C1TOFCO_DE  ---     0.889      R9C10A.A1 to     R9C10A.FCO POPtimers/SLICE_176
ROUTE         1     0.000     R9C10A.FCO to     R9C10B.FCI POPtimers/piecounter/n8889
FCITOFCO_D  ---     0.162     R9C10B.FCI to     R9C10B.FCO POPtimers/SLICE_175
ROUTE         1     0.000     R9C10B.FCO to     R9C10C.FCI POPtimers/piecounter/n8890
FCITOFCO_D  ---     0.162     R9C10C.FCI to     R9C10C.FCO POPtimers/SLICE_174
ROUTE         1     0.000     R9C10C.FCO to     R9C10D.FCI POPtimers/piecounter/n8891
FCITOFCO_D  ---     0.162     R9C10D.FCI to     R9C10D.FCO POPtimers/SLICE_173
ROUTE         1     0.000     R9C10D.FCO to     R9C11A.FCI POPtimers/piecounter/n8892
FCITOFCO_D  ---     0.162     R9C11A.FCI to     R9C11A.FCO POPtimers/SLICE_172
ROUTE         1     0.000     R9C11A.FCO to     R9C11B.FCI POPtimers/piecounter/n8893
FCITOF1_DE  ---     0.643     R9C11B.FCI to      R9C11B.F1 POPtimers/SLICE_171
ROUTE         2     1.030      R9C11B.F1 to      R9C13D.B0 POPtimers/piecounter/count_15__N_121[10]
CTOF_DEL    ---     0.495      R9C13D.B0 to      R9C13D.F0 POPtimers/piecounter/SLICE_736
ROUTE         2     0.625      R9C13D.F0 to     R9C13A.CLK POPtimers/piecounter/count_15__N_134
                  --------
                   18.105   (31.0% logic, 69.0% route), 12 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_494:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     4.966        OSC.OSC to     R9C12C.CLK clk_debug_keep_keep_2
                  --------
                    4.966   (0.0% logic, 100.0% route), 0 logic levels.

Report:   60.190MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_2M5" 2.533333 MHz ;  |    2.533 MHz|   28.041 MHz|  13  
                                        |             |             |
FREQUENCY NET "clk_debug_keep_keep_2"   |             |             |
38.000000 MHz ;                         |   38.000 MHz|   60.190 MHz|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 40 clocks:

Clock Domain: sampled_modebutton   Source: SLICE_604.Q0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: pieovertwo_minus   Source: SLICE_598.Q0   Loads: 34
   No transfer within this clock domain is found

Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK   Loads: 138
   No transfer within this clock domain is found

Clock Domain: freeprecess_minus   Source: SLICE_594.Q0   Loads: 44
   No transfer within this clock domain is found

Clock Domain: debounce_pulse   Source: slowclocks/SLICE_246.Q0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: clocks/PLL/CLKFB_t   Source: clocks/PLL/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_debug_keep_keep_2   Source: clocks/OSCinst0.OSC   Loads: 108
   Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;

   Data transfers from:
   Clock Domain: pieovertwo_minus   Source: SLICE_598.Q0
      Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;   Transfers: 32

   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: debounce_pulse   Source: slowclocks/SLICE_246.Q0
      Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;   Transfers: 4

   Clock Domain: POPtimers/piecounter/count_15__N_158   Source: POPtimers/piecounter/SLICE_741.F1
      Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_155   Source: POPtimers/piecounter/SLICE_744.F1
      Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_140   Source: POPtimers/piecounter/SLICE_732.F0
      Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_137   Source: POPtimers/piecounter/SLICE_731.F0
      Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_134   Source: POPtimers/piecounter/SLICE_736.F0
      Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_131   Source: POPtimers/piecounter/SLICE_742.F1
      Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_128   Source: POPtimers/piecounter/SLICE_738.F1
      Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_125   Source: POPtimers/piecounter/SLICE_737.F0
      Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_122   Source: POPtimers/piecounter/SLICE_739.F0
      Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_118   Source: POPtimers/SLICE_740.F0
      Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;   Transfers: 1

Clock Domain: clk_2M5   Source: clocks/PLL/PLLInst_0.CLKOP   Loads: 34
   Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;

   Data transfers from:
   Clock Domain: sampled_modebutton   Source: SLICE_604.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 2

   Clock Domain: pieovertwo_minus   Source: SLICE_598.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 32

   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: freeprecess_minus   Source: SLICE_594.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 32

   Clock Domain: POPtimers/piecounter/count_15__N_164   Source: POPtimers/piecounter/SLICE_733.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_158   Source: POPtimers/piecounter/SLICE_741.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_155   Source: POPtimers/piecounter/SLICE_744.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_140   Source: POPtimers/piecounter/SLICE_732.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_137   Source: POPtimers/piecounter/SLICE_731.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_134   Source: POPtimers/piecounter/SLICE_736.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_131   Source: POPtimers/piecounter/SLICE_742.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_128   Source: POPtimers/piecounter/SLICE_738.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_125   Source: POPtimers/piecounter/SLICE_737.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_122   Source: POPtimers/piecounter/SLICE_739.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_118   Source: POPtimers/SLICE_740.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_293   Source: POPtimers/freepcounter/SLICE_770.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_290   Source: POPtimers/freepcounter/SLICE_663.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_287   Source: POPtimers/freepcounter/SLICE_664.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_284   Source: POPtimers/freepcounter/SLICE_749.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_281   Source: POPtimers/freepcounter/SLICE_750.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_278   Source: POPtimers/freepcounter/SLICE_753.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_275   Source: POPtimers/freepcounter/SLICE_748.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_272   Source: POPtimers/freepcounter/SLICE_752.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_269   Source: POPtimers/freepcounter/SLICE_757.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_266   Source: POPtimers/freepcounter/SLICE_754.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_263   Source: POPtimers/freepcounter/SLICE_745.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_260   Source: POPtimers/freepcounter/SLICE_746.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_257   Source: POPtimers/freepcounter/SLICE_747.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_254   Source: POPtimers/freepcounter/SLICE_756.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_251   Source: POPtimers/freepcounter/SLICE_755.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_247   Source: POPtimers/freepcounter/SLICE_751.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

Clock Domain: POPtimers/piecounter/count_15__N_164   Source: POPtimers/piecounter/SLICE_733.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_161   Source: POPtimers/piecounter/SLICE_735.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_158   Source: POPtimers/piecounter/SLICE_741.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_155   Source: POPtimers/piecounter/SLICE_744.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_152   Source: POPtimers/piecounter/SLICE_734.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_149   Source: POPtimers/piecounter/SLICE_730.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_146   Source: POPtimers/piecounter/SLICE_729.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_143   Source: POPtimers/piecounter/SLICE_743.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_140   Source: POPtimers/piecounter/SLICE_732.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_137   Source: POPtimers/piecounter/SLICE_731.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_134   Source: POPtimers/piecounter/SLICE_736.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_131   Source: POPtimers/piecounter/SLICE_742.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_128   Source: POPtimers/piecounter/SLICE_738.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_125   Source: POPtimers/piecounter/SLICE_737.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_122   Source: POPtimers/piecounter/SLICE_739.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_118   Source: POPtimers/SLICE_740.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_293   Source: POPtimers/freepcounter/SLICE_770.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_290   Source: POPtimers/freepcounter/SLICE_663.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_287   Source: POPtimers/freepcounter/SLICE_664.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_284   Source: POPtimers/freepcounter/SLICE_749.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_281   Source: POPtimers/freepcounter/SLICE_750.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_278   Source: POPtimers/freepcounter/SLICE_753.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_275   Source: POPtimers/freepcounter/SLICE_748.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_272   Source: POPtimers/freepcounter/SLICE_752.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_269   Source: POPtimers/freepcounter/SLICE_757.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_266   Source: POPtimers/freepcounter/SLICE_754.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_263   Source: POPtimers/freepcounter/SLICE_745.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_260   Source: POPtimers/freepcounter/SLICE_746.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_257   Source: POPtimers/freepcounter/SLICE_747.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_254   Source: POPtimers/freepcounter/SLICE_756.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_251   Source: POPtimers/freepcounter/SLICE_755.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_247   Source: POPtimers/freepcounter/SLICE_751.F1   Loads: 2
   No transfer within this clock domain is found


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 22714 paths, 3 nets, and 4283 connections (89.94% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Fri Feb 25 16:40:00 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o POP_timer_POP_timers_AX2.twr -gui -msgset C:/Users/ShifT/GitHub/POP_timing_FPGA/promote.xml POP_timer_POP_timers_AX2.ncd POP_timer_POP_timers_AX2.prf 
Design file:     pop_timer_pop_timers_ax2.ncd
Preference file: pop_timer_pop_timers_ax2.prf
Device,speed:    LCMXO2-1200HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clk_2M5" 2.533333 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz (0 errors)</A></LI>            969 items scored, 0 timing errors detected.

32 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk_2M5" 2.533333 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_877__i20  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_877__i20  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_240 to slowclocks/SLICE_240 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_240 to slowclocks/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C11C.CLK to      R2C11C.Q1 slowclocks/SLICE_240 (from clk_2M5)
ROUTE         1     0.130      R2C11C.Q1 to      R2C11C.A1 slowclocks/n3
CTOF_DEL    ---     0.101      R2C11C.A1 to      R2C11C.F1 slowclocks/SLICE_240
ROUTE         1     0.000      R2C11C.F1 to     R2C11C.DI1 slowclocks/n100 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R2C11C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R2C11C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_877__i11  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_877__i11  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_244 to slowclocks/SLICE_244 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_244 to slowclocks/SLICE_244:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C10C.CLK to      R2C10C.Q0 slowclocks/SLICE_244 (from clk_2M5)
ROUTE         1     0.130      R2C10C.Q0 to      R2C10C.A0 slowclocks/n12
CTOF_DEL    ---     0.101      R2C10C.A0 to      R2C10C.F0 slowclocks/SLICE_244
ROUTE         1     0.000      R2C10C.F0 to     R2C10C.DI0 slowclocks/n109 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_244:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R2C10C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_244:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R2C10C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_877__i5  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_877__i5  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_247 to slowclocks/SLICE_247 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_247 to slowclocks/SLICE_247:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R2C9D.CLK to       R2C9D.Q0 slowclocks/SLICE_247 (from clk_2M5)
ROUTE         1     0.130       R2C9D.Q0 to       R2C9D.A0 slowclocks/n18
CTOF_DEL    ---     0.101       R2C9D.A0 to       R2C9D.F0 slowclocks/SLICE_247
ROUTE         1     0.000       R2C9D.F0 to      R2C9D.DI0 slowclocks/n115 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_247:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to      R2C9D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_247:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to      R2C9D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_877__i15  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_877__i15  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_242 to slowclocks/SLICE_242 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_242 to slowclocks/SLICE_242:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C11A.CLK to      R2C11A.Q0 slowclocks/SLICE_242 (from clk_2M5)
ROUTE         1     0.130      R2C11A.Q0 to      R2C11A.A0 slowclocks/n8
CTOF_DEL    ---     0.101      R2C11A.A0 to      R2C11A.F0 slowclocks/SLICE_242
ROUTE         1     0.000      R2C11A.F0 to     R2C11A.DI0 slowclocks/n105 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_242:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R2C11A.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_242:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R2C11A.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_877__i21  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_877__i21  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_239 to slowclocks/SLICE_239 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_239 to slowclocks/SLICE_239:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C11D.CLK to      R2C11D.Q0 slowclocks/SLICE_239 (from clk_2M5)
ROUTE         1     0.130      R2C11D.Q0 to      R2C11D.A0 slowclocks/n2
CTOF_DEL    ---     0.101      R2C11D.A0 to      R2C11D.F0 slowclocks/SLICE_239
ROUTE         1     0.000      R2C11D.F0 to     R2C11D.DI0 slowclocks/n99 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_239:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R2C11D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_239:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R2C11D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_877__i13  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_877__i13  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_243 to slowclocks/SLICE_243 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_243 to slowclocks/SLICE_243:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C10D.CLK to      R2C10D.Q0 slowclocks/SLICE_243 (from clk_2M5)
ROUTE         1     0.130      R2C10D.Q0 to      R2C10D.A0 slowclocks/n10
CTOF_DEL    ---     0.101      R2C10D.A0 to      R2C10D.F0 slowclocks/SLICE_243
ROUTE         1     0.000      R2C10D.F0 to     R2C10D.DI0 slowclocks/n107 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_243:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R2C10D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_243:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R2C10D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_877__i2  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_877__i2  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_249 to slowclocks/SLICE_249 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_249 to slowclocks/SLICE_249:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R2C9B.CLK to       R2C9B.Q1 slowclocks/SLICE_249 (from clk_2M5)
ROUTE         1     0.130       R2C9B.Q1 to       R2C9B.A1 slowclocks/n21
CTOF_DEL    ---     0.101       R2C9B.A1 to       R2C9B.F1 slowclocks/SLICE_249
ROUTE         1     0.000       R2C9B.F1 to      R2C9B.DI1 slowclocks/n118 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_249:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to      R2C9B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_249:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to      R2C9B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_877__i3  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_877__i3  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_248 to slowclocks/SLICE_248 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_248 to slowclocks/SLICE_248:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R2C9C.CLK to       R2C9C.Q0 slowclocks/SLICE_248 (from clk_2M5)
ROUTE         1     0.130       R2C9C.Q0 to       R2C9C.A0 slowclocks/n20
CTOF_DEL    ---     0.101       R2C9C.A0 to       R2C9C.F0 slowclocks/SLICE_248
ROUTE         1     0.000       R2C9C.F0 to      R2C9C.DI0 slowclocks/n117 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_248:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to      R2C9C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_248:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to      R2C9C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_877__i9  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_877__i9  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_245 to slowclocks/SLICE_245 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_245 to slowclocks/SLICE_245:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C10B.CLK to      R2C10B.Q0 slowclocks/SLICE_245 (from clk_2M5)
ROUTE         1     0.130      R2C10B.Q0 to      R2C10B.A0 slowclocks/n14
CTOF_DEL    ---     0.101      R2C10B.A0 to      R2C10B.F0 slowclocks/SLICE_245
ROUTE         1     0.000      R2C10B.F0 to     R2C10B.DI0 slowclocks/n111 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_245:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R2C10B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_245:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R2C10B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_877__i17  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_877__i17  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_241 to slowclocks/SLICE_241 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_241 to slowclocks/SLICE_241:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C11B.CLK to      R2C11B.Q0 slowclocks/SLICE_241 (from clk_2M5)
ROUTE         1     0.130      R2C11B.Q0 to      R2C11B.A0 slowclocks/n6
CTOF_DEL    ---     0.101      R2C11B.A0 to      R2C11B.F0 slowclocks/SLICE_241
ROUTE         1     0.000      R2C11B.F0 to     R2C11B.DI0 slowclocks/n103 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_241:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R2C11B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_241:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        34     0.595     LPLL.CLKOP to     R2C11B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;
            969 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/trace_din_d_i1  (from clk_debug_keep_keep_2 +)
   Destination:    PDPW8KC    Port           TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg2053220532/pmi_ram_dpXbnonesadr205322053211882ef7_0_0_1(ASIC)  (to clk_debug_keep_keep_2 +)

   Delay:               0.340ns  (39.1% logic, 60.9% route), 1 logic levels.

 Constraint Details:

      0.340ns physical path delay TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_452 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg2053220532/pmi_ram_dpXbnonesadr205322053211882ef7_0_0_1 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.235ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_452 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg2053220532/pmi_ram_dpXbnonesadr205322053211882ef7_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C15B.CLK to      R5C15B.Q1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_452 (from clk_debug_keep_keep_2)
ROUTE         1     0.207      R5C15B.Q1 to  EBR_R6C14.DI1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/trace_din_d[1] (to clk_debug_keep_keep_2)
                  --------
                    0.340   (39.1% logic, 60.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_452:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     1.682        OSC.OSC to     R5C15B.CLK clk_debug_keep_keep_2
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg2053220532/pmi_ram_dpXbnonesadr205322053211882ef7_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     1.736        OSC.OSC to EBR_R6C14.CLKW clk_debug_keep_keep_2
                  --------
                    1.736   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/capture_reclk_i0  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/capture_reclk_i1  (to clk_debug_keep_keep_2 +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_393 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_393 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_393 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_393:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R4C14D.CLK to      R4C14D.Q0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_393 (from clk_debug_keep_keep_2)
ROUTE         1     0.152      R4C14D.Q0 to      R4C14D.M1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/capture_reclk[0] (to clk_debug_keep_keep_2)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_393:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     1.682        OSC.OSC to     R4C14D.CLK clk_debug_keep_keep_2
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_393:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     1.682        OSC.OSC to     R4C14D.CLK clk_debug_keep_keep_2
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i0  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i1  (to clk_debug_keep_keep_2 +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_401 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_401 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_401 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_401:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C16C.CLK to      R2C16C.Q0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_401 (from clk_debug_keep_keep_2)
ROUTE         1     0.152      R2C16C.Q0 to      R2C16C.M1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk[0] (to clk_debug_keep_keep_2)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_401:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     1.682        OSC.OSC to     R2C16C.CLK clk_debug_keep_keep_2
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_401:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     1.682        OSC.OSC to     R2C16C.CLK clk_debug_keep_keep_2
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_2/input_a_d1[0]_59  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_2/input_a_d2[0]_60  (to clk_debug_keep_keep_2 +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_67 to SLICE_67 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_67 to SLICE_67:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C11D.CLK to      R7C11D.Q0 SLICE_67 (from clk_debug_keep_keep_2)
ROUTE         5     0.154      R7C11D.Q0 to      R7C11D.M1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_2/input_a_d1[0] (to clk_debug_keep_keep_2)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to SLICE_67:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     1.682        OSC.OSC to     R7C11D.CLK clk_debug_keep_keep_2
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_67:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     1.682        OSC.OSC to     R7C11D.CLK clk_debug_keep_keep_2
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_1/input_a_d1[0]_59  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_1/input_a_d2[0]_60  (to clk_debug_keep_keep_2 +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_78 to SLICE_78 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_78 to SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C11C.CLK to      R7C11C.Q0 SLICE_78 (from clk_debug_keep_keep_2)
ROUTE         5     0.154      R7C11C.Q0 to      R7C11C.M1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_1/input_a_d1[0] (to clk_debug_keep_keep_2)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     1.682        OSC.OSC to     R7C11C.CLK clk_debug_keep_keep_2
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     1.682        OSC.OSC to     R7C11C.CLK clk_debug_keep_keep_2
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_0/input_a_d1[0]_59  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_0/input_a_d2[0]_60  (to clk_debug_keep_keep_2 +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_79 to SLICE_79 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_79 to SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C11B.CLK to      R7C11B.Q0 SLICE_79 (from clk_debug_keep_keep_2)
ROUTE         5     0.154      R7C11B.Q0 to      R7C11B.M1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_0/input_a_d1[0] (to clk_debug_keep_keep_2)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     1.682        OSC.OSC to     R7C11B.CLK clk_debug_keep_keep_2
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     1.682        OSC.OSC to     R7C11B.CLK clk_debug_keep_keep_2
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_3/input_a_d1[0]_59  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_3/input_a_d2[0]_60  (to clk_debug_keep_keep_2 +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_8 to SLICE_8 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_8 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C12A.CLK to      R7C12A.Q0 SLICE_8 (from clk_debug_keep_keep_2)
ROUTE         5     0.154      R7C12A.Q0 to      R7C12A.M1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_3/input_a_d1[0] (to clk_debug_keep_keep_2)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     1.682        OSC.OSC to     R7C12A.CLK clk_debug_keep_keep_2
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     1.682        OSC.OSC to     R7C12A.CLK clk_debug_keep_keep_2
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/capture_reclk_i2  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/capture_reclk_i3  (to clk_debug_keep_keep_2 +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_662 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_662 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_662 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_662:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R4C15C.CLK to      R4C15C.Q0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_662 (from clk_debug_keep_keep_2)
ROUTE         2     0.154      R4C15C.Q0 to      R4C15C.M1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/capture_reclk[2] (to clk_debug_keep_keep_2)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_662:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     1.682        OSC.OSC to     R4C15C.CLK clk_debug_keep_keep_2
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_662:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     1.682        OSC.OSC to     R4C15C.CLK clk_debug_keep_keep_2
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i3  (to clk_debug_keep_keep_2 +)

   Delay:               0.288ns  (46.2% logic, 53.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_792 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_792 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.307ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_792 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_792:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C16A.CLK to      R3C16A.Q0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_792 (from clk_debug_keep_keep_2)
ROUTE         5     0.155      R3C16A.Q0 to      R3C16A.M1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk[2] (to clk_debug_keep_keep_2)
                  --------
                    0.288   (46.2% logic, 53.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_792:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     1.682        OSC.OSC to     R3C16A.CLK clk_debug_keep_keep_2
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_792:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     1.682        OSC.OSC to     R3C16A.CLK clk_debug_keep_keep_2
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.347ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/trace_din_d_i2  (from clk_debug_keep_keep_2 +)
   Destination:    PDPW8KC    Port           TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg2053220532/pmi_ram_dpXbnonesadr205322053211882ef7_0_0_1(ASIC)  (to clk_debug_keep_keep_2 +)

   Delay:               0.452ns  (29.4% logic, 70.6% route), 1 logic levels.

 Constraint Details:

      0.452ns physical path delay TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_536 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg2053220532/pmi_ram_dpXbnonesadr205322053211882ef7_0_0_1 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.347ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_536 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg2053220532/pmi_ram_dpXbnonesadr205322053211882ef7_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R5C15D.CLK to      R5C15D.Q1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_536 (from clk_debug_keep_keep_2)
ROUTE         1     0.319      R5C15D.Q1 to  EBR_R6C14.DI2 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/trace_din_d[2] (to clk_debug_keep_keep_2)
                  --------
                    0.452   (29.4% logic, 70.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_536:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     1.682        OSC.OSC to     R5C15D.CLK clk_debug_keep_keep_2
                  --------
                    1.682   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg2053220532/pmi_ram_dpXbnonesadr205322053211882ef7_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       108     1.736        OSC.OSC to EBR_R6C14.CLKW clk_debug_keep_keep_2
                  --------
                    1.736   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_2M5" 2.533333 MHz ;  |     0.000 ns|     0.377 ns|   2  
                                        |             |             |
FREQUENCY NET "clk_debug_keep_keep_2"   |             |             |
38.000000 MHz ;                         |     0.000 ns|     0.235 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 40 clocks:

Clock Domain: sampled_modebutton   Source: SLICE_604.Q0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: pieovertwo_minus   Source: SLICE_598.Q0   Loads: 34
   No transfer within this clock domain is found

Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK   Loads: 138
   No transfer within this clock domain is found

Clock Domain: freeprecess_minus   Source: SLICE_594.Q0   Loads: 44
   No transfer within this clock domain is found

Clock Domain: debounce_pulse   Source: slowclocks/SLICE_246.Q0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: clocks/PLL/CLKFB_t   Source: clocks/PLL/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_debug_keep_keep_2   Source: clocks/OSCinst0.OSC   Loads: 108
   Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;

   Data transfers from:
   Clock Domain: pieovertwo_minus   Source: SLICE_598.Q0
      Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;   Transfers: 32

   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: debounce_pulse   Source: slowclocks/SLICE_246.Q0
      Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;   Transfers: 4

   Clock Domain: POPtimers/piecounter/count_15__N_158   Source: POPtimers/piecounter/SLICE_741.F1
      Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_155   Source: POPtimers/piecounter/SLICE_744.F1
      Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_140   Source: POPtimers/piecounter/SLICE_732.F0
      Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_137   Source: POPtimers/piecounter/SLICE_731.F0
      Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_134   Source: POPtimers/piecounter/SLICE_736.F0
      Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_131   Source: POPtimers/piecounter/SLICE_742.F1
      Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_128   Source: POPtimers/piecounter/SLICE_738.F1
      Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_125   Source: POPtimers/piecounter/SLICE_737.F0
      Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_122   Source: POPtimers/piecounter/SLICE_739.F0
      Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_118   Source: POPtimers/SLICE_740.F0
      Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;   Transfers: 1

Clock Domain: clk_2M5   Source: clocks/PLL/PLLInst_0.CLKOP   Loads: 34
   Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;

   Data transfers from:
   Clock Domain: sampled_modebutton   Source: SLICE_604.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 2

   Clock Domain: pieovertwo_minus   Source: SLICE_598.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 32

   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: freeprecess_minus   Source: SLICE_594.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 32

   Clock Domain: POPtimers/piecounter/count_15__N_164   Source: POPtimers/piecounter/SLICE_733.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_158   Source: POPtimers/piecounter/SLICE_741.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_155   Source: POPtimers/piecounter/SLICE_744.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_140   Source: POPtimers/piecounter/SLICE_732.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_137   Source: POPtimers/piecounter/SLICE_731.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_134   Source: POPtimers/piecounter/SLICE_736.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_131   Source: POPtimers/piecounter/SLICE_742.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_128   Source: POPtimers/piecounter/SLICE_738.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_125   Source: POPtimers/piecounter/SLICE_737.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_122   Source: POPtimers/piecounter/SLICE_739.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/piecounter/count_15__N_118   Source: POPtimers/SLICE_740.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_293   Source: POPtimers/freepcounter/SLICE_770.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_290   Source: POPtimers/freepcounter/SLICE_663.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_287   Source: POPtimers/freepcounter/SLICE_664.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_284   Source: POPtimers/freepcounter/SLICE_749.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_281   Source: POPtimers/freepcounter/SLICE_750.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_278   Source: POPtimers/freepcounter/SLICE_753.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_275   Source: POPtimers/freepcounter/SLICE_748.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_272   Source: POPtimers/freepcounter/SLICE_752.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_269   Source: POPtimers/freepcounter/SLICE_757.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_266   Source: POPtimers/freepcounter/SLICE_754.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_263   Source: POPtimers/freepcounter/SLICE_745.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_260   Source: POPtimers/freepcounter/SLICE_746.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_257   Source: POPtimers/freepcounter/SLICE_747.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_254   Source: POPtimers/freepcounter/SLICE_756.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_251   Source: POPtimers/freepcounter/SLICE_755.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

   Clock Domain: POPtimers/freepcounter/count_15__N_247   Source: POPtimers/freepcounter/SLICE_751.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 1

Clock Domain: POPtimers/piecounter/count_15__N_164   Source: POPtimers/piecounter/SLICE_733.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_161   Source: POPtimers/piecounter/SLICE_735.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_158   Source: POPtimers/piecounter/SLICE_741.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_155   Source: POPtimers/piecounter/SLICE_744.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_152   Source: POPtimers/piecounter/SLICE_734.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_149   Source: POPtimers/piecounter/SLICE_730.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_146   Source: POPtimers/piecounter/SLICE_729.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_143   Source: POPtimers/piecounter/SLICE_743.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_140   Source: POPtimers/piecounter/SLICE_732.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_137   Source: POPtimers/piecounter/SLICE_731.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_134   Source: POPtimers/piecounter/SLICE_736.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_131   Source: POPtimers/piecounter/SLICE_742.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_128   Source: POPtimers/piecounter/SLICE_738.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_125   Source: POPtimers/piecounter/SLICE_737.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_122   Source: POPtimers/piecounter/SLICE_739.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/piecounter/count_15__N_118   Source: POPtimers/SLICE_740.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_293   Source: POPtimers/freepcounter/SLICE_770.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_290   Source: POPtimers/freepcounter/SLICE_663.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_287   Source: POPtimers/freepcounter/SLICE_664.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_284   Source: POPtimers/freepcounter/SLICE_749.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_281   Source: POPtimers/freepcounter/SLICE_750.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_278   Source: POPtimers/freepcounter/SLICE_753.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_275   Source: POPtimers/freepcounter/SLICE_748.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_272   Source: POPtimers/freepcounter/SLICE_752.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_269   Source: POPtimers/freepcounter/SLICE_757.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_266   Source: POPtimers/freepcounter/SLICE_754.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_263   Source: POPtimers/freepcounter/SLICE_745.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_260   Source: POPtimers/freepcounter/SLICE_746.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_257   Source: POPtimers/freepcounter/SLICE_747.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_254   Source: POPtimers/freepcounter/SLICE_756.F1   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_251   Source: POPtimers/freepcounter/SLICE_755.F0   Loads: 2
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/count_15__N_247   Source: POPtimers/freepcounter/SLICE_751.F1   Loads: 2
   No transfer within this clock domain is found


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 22606 paths, 3 nets, and 4270 connections (89.67% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
