module read_ctrl(
    clk,
    n_rst,
    r_data,
    status_vld,
    dout,
    dout_vld,
    r_addr,
    r_done
);

input clk;
input n_rst;
input [31:0] r_data;
input [1:0] status_vld;

output [31:0] dout;
output dout_vld;
output r_addr;
output [1:0] r_done;

reg r_addr;
reg [31:0] dout;

localparam S0 = 3'h0;
localparam S1 = 3'h1;
localparam S2 = 3'h2;
localparam S3 = 3'h3;
localparam S4 = 3'h4;

reg [2:0] c_state;
reg [2:0] n_state;

always @ (posedge clk or negedge n_rst)
    if (!n_rst)
        c_state <= S0;
    else
        c_state <= n_state;

always @(c_state or r_data or status_vld)
    case(c_state)
        S0 : n_state = S1;
        S1 : n_state = (status_vld[r_addr] == 1'b1) ? S2 : c_state;
        S2 : n_state = S3;
        S3 : n_state = S4;
        S4 : n_state = S1;
        default : n_state = S0;
    endcase

always @ (c_state)
    r_addr <= (c_state == S0) ? 1'b0 :
              (c_state == S4) ? ~r_addr : r_addr;

always @ (c_state)
    dout <= (c_state == S0) ? 32'h0000_0000 :
            (c_state == S2) ? r_data : dout;

wire [1:0] mask;
assign mask = (r_addr == 1'b0) ? 2'b01 : 2'b10;

assign r_done = (c_state == S3) ? mask : 2'b00;
assign dout_vld = (c_state == S2) ? 1'b1 : 1'b0;

endmodule