-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
-- Date        : Tue Jul  2 22:54:55 2019
-- Host        : localhost running 64-bit Ubuntu 18.04.2 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/parallels/nfs/zynq_proj/25_ad9280_lwip/ad9280_lwip.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_1/design_1_axi_dma_0_1_sim_netlist.vhdl
-- Design      : design_1_axi_dma_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_datamover_fifo is
  port (
    sig_init_done : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    s_axis_s2mm_cmd_tready : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 55 downto 0 );
    sig_init_done_reg_0 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid_split : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_psm_halt : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_calc_error_reg_reg_0 : in STD_LOGIC;
    sig_calc_error_reg_reg_1 : in STD_LOGIC;
    sig_calc_error_reg_reg_2 : in STD_LOGIC;
    sig_calc_error_reg_reg_3 : in STD_LOGIC;
    sig_push_input_reg12_out : in STD_LOGIC;
    p_10_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\ : in STD_LOGIC_VECTOR ( 55 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_datamover_fifo : entity is "axi_datamover_fifo";
end design_1_axi_dma_0_1_axi_datamover_fifo;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_datamover_fifo is
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0\ : STD_LOGIC;
  signal \^s_axis_s2mm_cmd_tready\ : STD_LOGIC;
  signal \^sig_cmd2mstr_cmd_valid\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  s_axis_s2mm_cmd_tready <= \^s_axis_s2mm_cmd_tready\;
  sig_cmd2mstr_cmd_valid <= \^sig_cmd2mstr_cmd_valid\;
  sig_init_done <= \^sig_init_done\;
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(0),
      Q => Q(0),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(10),
      Q => Q(10),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(11),
      Q => Q(11),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(12),
      Q => Q(12),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(13),
      Q => Q(13),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(14),
      Q => Q(14),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(15),
      Q => Q(15),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(16),
      Q => Q(16),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(17),
      Q => Q(17),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(18),
      Q => Q(18),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(19),
      Q => Q(19),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(1),
      Q => Q(1),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(20),
      Q => Q(20),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(21),
      Q => Q(21),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(22),
      Q => Q(22),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(23),
      Q => Q(23),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(2),
      Q => Q(2),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(24),
      Q => Q(24),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(25),
      Q => Q(25),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(26),
      Q => Q(26),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(27),
      Q => Q(27),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(28),
      Q => Q(28),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(3),
      Q => Q(3),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(29),
      Q => Q(29),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(30),
      Q => Q(30),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(31),
      Q => Q(31),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(32),
      Q => Q(32),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(33),
      Q => Q(33),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(34),
      Q => Q(34),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(35),
      Q => Q(35),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(36),
      Q => Q(36),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(37),
      Q => Q(37),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(38),
      Q => Q(38),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(4),
      Q => Q(4),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(39),
      Q => Q(39),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(40),
      Q => Q(40),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(41),
      Q => Q(41),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(42),
      Q => Q(42),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(43),
      Q => Q(43),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(44),
      Q => Q(44),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(45),
      Q => Q(45),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(46),
      Q => Q(46),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(47),
      Q => Q(47),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(48),
      Q => Q(48),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(5),
      Q => Q(5),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(49),
      Q => Q(49),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(50),
      Q => Q(50),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(51),
      Q => Q(51),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(52),
      Q => Q(52),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(53),
      Q => Q(53),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(54),
      Q => Q(54),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(55),
      Q => Q(55),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(6),
      Q => Q(6),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(7),
      Q => Q(7),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(8),
      Q => Q(8),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(9),
      Q => Q(9),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2222F222"
    )
        port map (
      I0 => \^s_axis_s2mm_cmd_tready\,
      I1 => s_axis_s2mm_cmd_tvalid_split,
      I2 => \^sig_cmd2mstr_cmd_valid\,
      I3 => sig_input_reg_empty,
      I4 => sig_psm_halt,
      I5 => \^sig_init_done\,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0\,
      Q => \^s_axis_s2mm_cmd_tready\,
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0F080808080"
    )
        port map (
      I0 => \^s_axis_s2mm_cmd_tready\,
      I1 => s_axis_s2mm_cmd_tvalid_split,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_psm_halt,
      I4 => sig_input_reg_empty,
      I5 => \^sig_cmd2mstr_cmd_valid\,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0\,
      Q => \^sig_cmd2mstr_cmd_valid\,
      R => '0'
    );
sig_calc_error_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => sig_calc_error_reg_reg_0,
      I1 => sig_calc_error_reg_reg_1,
      I2 => sig_calc_error_reg_reg_2,
      I3 => sig_calc_error_reg_reg_3,
      I4 => sig_push_input_reg12_out,
      I5 => p_10_out,
      O => sig_calc_error_reg_reg
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_axi_datamover_fifo__parameterized0\ is
  port (
    sig_init_done_0 : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : out STD_LOGIC;
    s2mm_decerr_i : out STD_LOGIC;
    s2mm_interr_i : out STD_LOGIC;
    s2mm_slverr_i : out STD_LOGIC;
    sts_received_i_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 22 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\ : out STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg\ : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0\ : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_axi_datamover_fifo__parameterized0\ : entity is "axi_datamover_fifo";
end \design_1_axi_dma_0_1_axi_datamover_fifo__parameterized0\;

architecture STRUCTURE of \design_1_axi_dma_0_1_axi_datamover_fifo__parameterized0\ is
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_empty_reg_reg_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_full_reg_reg_0\ : STD_LOGIC;
  signal m_axis_s2mm_sts_tdata_int : STD_LOGIC_VECTOR ( 34 downto 4 );
  signal \^sig_init_done_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[10]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[11]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[12]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[14]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[15]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[16]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[17]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[18]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[19]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[1]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[20]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[21]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[22]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[2]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[3]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[4]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[5]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[6]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[7]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[8]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[9]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_decerr_i_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_interr_i_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_slverr_i_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0\ : label is "soft_lutpair133";
begin
  \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ <= \^use_single_reg.sig_regfifo_empty_reg_reg_0\;
  \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ <= \^use_single_reg.sig_regfifo_full_reg_reg_0\;
  sig_init_done_0 <= \^sig_init_done_0\;
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I1 => sig_wsc2stat_status_valid,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata_int(8),
      I1 => p_8_out,
      I2 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      O => D(0)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata_int(18),
      I1 => p_8_out,
      I2 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      O => D(10)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata_int(19),
      I1 => p_8_out,
      I2 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      O => D(11)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata_int(20),
      I1 => p_8_out,
      I2 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      O => D(12)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata_int(21),
      I1 => p_8_out,
      I2 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      O => D(13)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata_int(22),
      I1 => p_8_out,
      I2 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      O => D(14)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata_int(23),
      I1 => p_8_out,
      I2 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      O => D(15)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata_int(24),
      I1 => p_8_out,
      I2 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      O => D(16)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata_int(25),
      I1 => p_8_out,
      I2 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      O => D(17)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata_int(26),
      I1 => p_8_out,
      I2 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      O => D(18)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata_int(27),
      I1 => p_8_out,
      I2 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      O => D(19)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata_int(9),
      I1 => p_8_out,
      I2 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      O => D(1)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata_int(28),
      I1 => p_8_out,
      I2 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      O => D(20)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata_int(29),
      I1 => p_8_out,
      I2 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      O => D(21)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata_int(30),
      I1 => p_8_out,
      I2 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      O => D(22)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata_int(10),
      I1 => p_8_out,
      I2 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      O => D(2)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata_int(11),
      I1 => p_8_out,
      I2 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      O => D(3)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata_int(12),
      I1 => p_8_out,
      I2 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      O => D(4)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata_int(13),
      I1 => p_8_out,
      I2 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      O => D(5)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata_int(14),
      I1 => p_8_out,
      I2 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      O => D(6)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata_int(15),
      I1 => p_8_out,
      I2 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      O => D(7)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata_int(16),
      I1 => p_8_out,
      I2 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      O => D(8)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata_int(17),
      I1 => p_8_out,
      I2 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      O => D(9)
    );
\INDETERMINATE_BTT_MODE.s2mm_decerr_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata_int(5),
      I1 => p_8_out,
      I2 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      O => s2mm_decerr_i
    );
\INDETERMINATE_BTT_MODE.s2mm_interr_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata_int(4),
      I1 => p_8_out,
      I2 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      O => s2mm_interr_i
    );
\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404000"
    )
        port map (
      I0 => p_8_out,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg\,
      I3 => m_axis_s2mm_sts_tdata_int(4),
      I4 => m_axis_s2mm_sts_tdata_int(34),
      O => sts_received_i_reg
    );
\INDETERMINATE_BTT_MODE.s2mm_slverr_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata_int(6),
      I1 => p_8_out,
      I2 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      O => s2mm_slverr_i
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0\(5),
      Q => m_axis_s2mm_sts_tdata_int(10),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0\(6),
      Q => m_axis_s2mm_sts_tdata_int(11),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0\(7),
      Q => m_axis_s2mm_sts_tdata_int(12),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0\(8),
      Q => m_axis_s2mm_sts_tdata_int(13),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0\(9),
      Q => m_axis_s2mm_sts_tdata_int(14),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0\(10),
      Q => m_axis_s2mm_sts_tdata_int(15),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0\(11),
      Q => m_axis_s2mm_sts_tdata_int(16),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0\(12),
      Q => m_axis_s2mm_sts_tdata_int(17),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0\(13),
      Q => m_axis_s2mm_sts_tdata_int(18),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0\(14),
      Q => m_axis_s2mm_sts_tdata_int(19),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0\(15),
      Q => m_axis_s2mm_sts_tdata_int(20),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0\(16),
      Q => m_axis_s2mm_sts_tdata_int(21),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0\(17),
      Q => m_axis_s2mm_sts_tdata_int(22),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0\(18),
      Q => m_axis_s2mm_sts_tdata_int(23),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0\(19),
      Q => m_axis_s2mm_sts_tdata_int(24),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0\(20),
      Q => m_axis_s2mm_sts_tdata_int(25),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0\(21),
      Q => m_axis_s2mm_sts_tdata_int(26),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0\(22),
      Q => m_axis_s2mm_sts_tdata_int(27),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0\(23),
      Q => m_axis_s2mm_sts_tdata_int(28),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0\(24),
      Q => m_axis_s2mm_sts_tdata_int(29),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0\(25),
      Q => m_axis_s2mm_sts_tdata_int(30),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0\(26),
      Q => m_axis_s2mm_sts_tdata_int(34),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0\(0),
      Q => m_axis_s2mm_sts_tdata_int(4),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0\(1),
      Q => m_axis_s2mm_sts_tdata_int(5),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0\(2),
      Q => m_axis_s2mm_sts_tdata_int(6),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0\(3),
      Q => m_axis_s2mm_sts_tdata_int(8),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0\(4),
      Q => m_axis_s2mm_sts_tdata_int(9),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F8FFF8"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I1 => m_axis_s2mm_sts_tready,
      I2 => \^sig_init_done_0\,
      I3 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I4 => sig_wsc2stat_status_valid,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0\,
      Q => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F08080"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I1 => sig_wsc2stat_status_valid,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => m_axis_s2mm_sts_tready,
      I4 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0\,
      Q => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      R => '0'
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_datamover_ibttcc is
  port (
    p_10_out : out STD_LOGIC;
    p_32_out : out STD_LOGIC;
    sig_psm_pop_input_cmd : out STD_LOGIC;
    sig_csm_pop_child_cmd : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    sig_psm_halt : out STD_LOGIC;
    sig_input_reg_empty : out STD_LOGIC;
    sig_push_input_reg12_out : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 41 downto 0 );
    sig_xfer_cmd_cmplt_reg_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_realign_strt_offset_reg_reg[2]_0\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \sig_child_addr_cntr_lsh_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_adjusted_addr_incr : out STD_LOGIC_VECTOR ( 10 downto 0 );
    p_11_out : out STD_LOGIC;
    p_22_out : out STD_LOGIC;
    sig_child_qual_first_of_2 : out STD_LOGIC;
    \sig_child_addr_reg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_en : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]\ : out STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_input_addr_reg_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 55 downto 0 );
    sig_xfer_is_seq_reg_reg_0 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_cntr_lsh_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_cntr_lsh_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \sig_xfer_len_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_calc_error_reg_reg_0 : in STD_LOGIC;
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    sig_xfer_is_seq_reg_reg_1 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    sig_cmd2addr_valid_reg_0 : in STD_LOGIC;
    \FSM_onehot_sig_csm_state_reg[4]_0\ : in STD_LOGIC;
    empty : in STD_LOGIC;
    \FSM_onehot_sig_csm_state_reg[1]_0\ : in STD_LOGIC;
    sig_inhibit_rdy_n_1 : in STD_LOGIC;
    \sig_realign_strt_offset_reg_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_datamover_ibttcc : entity is "axi_datamover_ibttcc";
end design_1_axi_dma_0_1_axi_datamover_ibttcc;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_datamover_ibttcc is
  signal \FSM_onehot_sig_csm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_sequential_sig_psm_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_psm_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_psm_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_psm_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_psm_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_psm_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_psm_state[2]_i_7_n_0\ : STD_LOGIC;
  signal data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^p_10_out\ : STD_LOGIC;
  signal \^p_11_out\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \^p_22_out\ : STD_LOGIC;
  signal \^p_32_out\ : STD_LOGIC;
  signal \^p_9_out\ : STD_LOGIC;
  signal \^sig_adjusted_addr_incr\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \sig_btt_cntr[11]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[11]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[11]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[11]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[11]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[11]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[11]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[11]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[19]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[19]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[19]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[19]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[19]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[19]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[19]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[19]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[22]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[22]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[22]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[22]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[22]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[22]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_10_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[22]_i_2_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[22]_i_2_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[22]_i_2_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[22]_i_2_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[22]_i_2_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal sig_btt_eq_b2mbaa2 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa2_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa2_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa2_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa2_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa2_carry_i_5_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa2_carry_i_6_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa2_carry_i_7_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa2_carry_n_1 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa2_carry_n_2 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa2_carry_n_3 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2 : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa2_carry__0_n_3\ : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_5_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_6_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_7_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_8_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_9_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_n_1 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_n_2 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_n_3 : STD_LOGIC;
  signal sig_btt_residue_slice : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sig_btt_upper_slice : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \sig_byte_change_minus1_carry__0_n_0\ : STD_LOGIC;
  signal \sig_byte_change_minus1_carry__0_n_1\ : STD_LOGIC;
  signal \sig_byte_change_minus1_carry__0_n_2\ : STD_LOGIC;
  signal \sig_byte_change_minus1_carry__0_n_3\ : STD_LOGIC;
  signal \sig_byte_change_minus1_carry__1_n_2\ : STD_LOGIC;
  signal \sig_byte_change_minus1_carry__1_n_3\ : STD_LOGIC;
  signal sig_byte_change_minus1_carry_n_0 : STD_LOGIC;
  signal sig_byte_change_minus1_carry_n_1 : STD_LOGIC;
  signal sig_byte_change_minus1_carry_n_2 : STD_LOGIC;
  signal sig_byte_change_minus1_carry_n_3 : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[12]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[12]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[12]_i_4_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[12]_i_5_n_0\ : STD_LOGIC;
  signal sig_child_addr_cntr_lsh_reg : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal \sig_child_addr_cntr_lsh_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \^sig_child_addr_cntr_lsh_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_child_addr_cntr_msh[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[0]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[0]_i_4_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[0]_i_5_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[0]_i_6_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[0]_i_7_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[12]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[12]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[12]_i_4_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[12]_i_5_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[4]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[4]_i_4_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[4]_i_5_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[8]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[8]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[8]_i_4_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[8]_i_5_n_0\ : STD_LOGIC;
  signal sig_child_addr_cntr_msh_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_child_addr_cntr_msh_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal sig_child_addr_lsh_rollover : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_10_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_11_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_12_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_13_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_14_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_15_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_16_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_5_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_6_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_7_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_9_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_2_n_1 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_2_n_2 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_2_n_3 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_1 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_2 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_3 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_4_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_4_n_1 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_4_n_2 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_4_n_3 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_8_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_8_n_1 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_8_n_2 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_8_n_3 : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_child_burst_type_reg : STD_LOGIC;
  signal sig_child_cmd_reg_full : STD_LOGIC;
  signal sig_child_error_reg : STD_LOGIC;
  signal sig_child_qual_burst_type : STD_LOGIC;
  signal sig_child_qual_burst_type_i_1_n_0 : STD_LOGIC;
  signal sig_child_qual_error_reg : STD_LOGIC;
  signal sig_child_qual_error_reg_i_1_n_0 : STD_LOGIC;
  signal \^sig_child_qual_first_of_2\ : STD_LOGIC;
  signal sig_child_qual_first_of_2_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2addr_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2data_valid_i_1_n_0 : STD_LOGIC;
  signal sig_csm_ld_xfer : STD_LOGIC;
  signal sig_csm_ld_xfer_ns : STD_LOGIC;
  signal \^sig_csm_pop_child_cmd\ : STD_LOGIC;
  signal sig_csm_pop_child_cmd_ns : STD_LOGIC;
  signal sig_csm_pop_sf_fifo_ns : STD_LOGIC;
  signal sig_first_realigner_cmd : STD_LOGIC;
  signal sig_first_realigner_cmd_i_1_n_0 : STD_LOGIC;
  signal sig_input_addr_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_input_addr_reg : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_input_addr_reg : signal is "no";
  signal sig_input_addr_reg1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP of sig_input_addr_reg1 : signal is "true";
  attribute equivalent_register_removal of sig_input_addr_reg1 : signal is "no";
  signal sig_input_burst_type_reg : STD_LOGIC;
  signal \^sig_input_reg_empty\ : STD_LOGIC;
  signal sig_needed_2_realign_cmds : STD_LOGIC;
  signal sig_needed_2_realign_cmds_i_1_n_0 : STD_LOGIC;
  signal sig_predict_child_addr_lsh : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \^sig_psm_halt\ : STD_LOGIC;
  signal sig_psm_halt_ns : STD_LOGIC;
  signal sig_psm_ld_calc1 : STD_LOGIC;
  signal sig_psm_ld_calc1_ns : STD_LOGIC;
  signal sig_psm_ld_chcmd_reg : STD_LOGIC;
  signal sig_psm_ld_chcmd_reg_i_1_n_0 : STD_LOGIC;
  signal sig_psm_ld_realigner_reg : STD_LOGIC;
  signal sig_psm_ld_realigner_reg_ns : STD_LOGIC;
  signal sig_psm_pop_input_cmd_i_2_n_0 : STD_LOGIC;
  signal sig_psm_pop_input_cmd_ns : STD_LOGIC;
  signal sig_psm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_psm_state_ns : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_push_input_reg12_out\ : STD_LOGIC;
  signal sig_realign_cmd_cmplt_reg0 : STD_LOGIC;
  signal sig_realign_reg_empty : STD_LOGIC;
  signal sig_realign_strt_offset : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_realign_tag_reg0 : STD_LOGIC;
  signal sig_realigner_btt : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal sig_realigner_btt2 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \sig_realigner_btt2[22]_i_1_n_0\ : STD_LOGIC;
  signal \sig_realigner_btt2[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_realigner_btt2[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_realigner_btt2[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_realigner_btt2[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_realigner_btt2[8]_i_2_n_0\ : STD_LOGIC;
  signal \sig_realigner_btt2[9]_i_2_n_0\ : STD_LOGIC;
  signal sig_skip_align2mbaa : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h_i_1_n_0 : STD_LOGIC;
  signal \sig_xfer_addr_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal sig_xfer_cache_reg0 : STD_LOGIC;
  signal sig_xfer_cmd_cmplt_reg0 : STD_LOGIC;
  signal \sig_xfer_len_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \NLW_sig_btt_cntr_reg[22]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_btt_cntr_reg[22]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_btt_eq_b2mbaa2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sig_btt_lt_b2mbaa2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_btt_lt_b2mbaa2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_btt_lt_b2mbaa2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_byte_change_minus1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_byte_change_minus1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_child_addr_cntr_lsh_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_child_addr_cntr_msh_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_8_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_sig_csm_state[5]_i_1\ : label is "soft_lutpair108";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_csm_state_reg[0]\ : label is "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_csm_state_reg[1]\ : label is "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_csm_state_reg[2]\ : label is "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_csm_state_reg[4]\ : label is "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_csm_state_reg[5]\ : label is "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000";
  attribute SOFT_HLUTNM of \FSM_sequential_sig_psm_state[0]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \FSM_sequential_sig_psm_state[1]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \FSM_sequential_sig_psm_state[2]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \FSM_sequential_sig_psm_state[2]_i_5\ : label is "soft_lutpair113";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_psm_state_reg[0]\ : label is "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_psm_state_reg[1]\ : label is "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_psm_state_reg[2]\ : label is "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001";
  attribute SOFT_HLUTNM of sig_child_qual_burst_type_i_1 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of sig_child_qual_error_reg_i_1 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of sig_csm_pop_sf_fifo_i_1 : label is "soft_lutpair108";
  attribute KEEP : string;
  attribute KEEP of \sig_input_addr_reg_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[0]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[10]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[10]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[11]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[11]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[12]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[12]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[13]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[13]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[14]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[14]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[15]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[15]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[16]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[16]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[17]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[17]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[18]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[18]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[19]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[19]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[1]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[20]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[20]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[21]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[21]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[22]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[22]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[23]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[23]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[24]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[24]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[25]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[25]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[26]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[26]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[27]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[27]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[28]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[28]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[29]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[29]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[2]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[30]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[30]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[31]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[31]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[3]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[3]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[4]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[4]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[5]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[5]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[6]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[6]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[7]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[7]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[8]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[8]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[9]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[9]\ : label is "no";
  attribute SOFT_HLUTNM of sig_psm_halt_i_1 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of sig_psm_ld_chcmd_reg_i_1 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of sig_psm_ld_realigner_reg_i_1 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of sig_psm_pop_input_cmd_i_2 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of sig_psm_pop_input_cmd_i_3 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[10]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[11]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[12]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[13]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[14]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[15]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[16]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[17]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[18]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[19]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[20]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[21]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[3]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[4]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[5]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[8]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[9]_i_1\ : label is "soft_lutpair114";
begin
  p_10_out <= \^p_10_out\;
  p_11_out <= \^p_11_out\;
  p_22_out <= \^p_22_out\;
  p_32_out <= \^p_32_out\;
  p_9_out <= \^p_9_out\;
  sig_adjusted_addr_incr(10 downto 0) <= \^sig_adjusted_addr_incr\(10 downto 0);
  \sig_child_addr_cntr_lsh_reg[2]_0\(2 downto 0) <= \^sig_child_addr_cntr_lsh_reg[2]_0\(2 downto 0);
  sig_child_qual_first_of_2 <= \^sig_child_qual_first_of_2\;
  sig_csm_pop_child_cmd <= \^sig_csm_pop_child_cmd\;
  sig_input_reg_empty <= \^sig_input_reg_empty\;
  sig_psm_halt <= \^sig_psm_halt\;
  sig_push_input_reg12_out <= \^sig_push_input_reg12_out\;
\FSM_onehot_sig_csm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5151FF51"
    )
        port map (
      I0 => \FSM_onehot_sig_csm_state_reg[1]_0\,
      I1 => \^sig_child_qual_first_of_2\,
      I2 => dout(12),
      I3 => \FSM_onehot_sig_csm_state_reg_n_0_[1]\,
      I4 => sig_child_cmd_reg_full,
      I5 => \FSM_onehot_sig_csm_state_reg_n_0_[0]\,
      O => \FSM_onehot_sig_csm_state[1]_i_1_n_0\
    );
\FSM_onehot_sig_csm_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8080808080"
    )
        port map (
      I0 => \FSM_onehot_sig_csm_state_reg_n_0_[1]\,
      I1 => sig_child_cmd_reg_full,
      I2 => sig_child_error_reg,
      I3 => \^p_22_out\,
      I4 => \^p_11_out\,
      I5 => \FSM_onehot_sig_csm_state_reg_n_0_[2]\,
      O => \FSM_onehot_sig_csm_state[2]_i_1_n_0\
    );
\FSM_onehot_sig_csm_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \FSM_onehot_sig_csm_state_reg[4]_0\,
      I1 => \^p_32_out\,
      I2 => sig_csm_pop_child_cmd_ns,
      I3 => sig_child_error_reg,
      I4 => empty,
      I5 => \FSM_onehot_sig_csm_state_reg_n_0_[4]\,
      O => \FSM_onehot_sig_csm_state[4]_i_1_n_0\
    );
\FSM_onehot_sig_csm_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF44444"
    )
        port map (
      I0 => empty,
      I1 => \FSM_onehot_sig_csm_state_reg_n_0_[4]\,
      I2 => \^p_22_out\,
      I3 => \^p_11_out\,
      I4 => \FSM_onehot_sig_csm_state_reg_n_0_[5]\,
      O => \FSM_onehot_sig_csm_state[5]_i_1_n_0\
    );
\FSM_onehot_sig_csm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_sig_csm_state_reg_n_0_[0]\,
      S => sig_init_reg
    );
\FSM_onehot_sig_csm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_onehot_sig_csm_state[1]_i_1_n_0\,
      Q => \FSM_onehot_sig_csm_state_reg_n_0_[1]\,
      R => sig_init_reg
    );
\FSM_onehot_sig_csm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_onehot_sig_csm_state[2]_i_1_n_0\,
      Q => \FSM_onehot_sig_csm_state_reg_n_0_[2]\,
      R => sig_init_reg
    );
\FSM_onehot_sig_csm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_onehot_sig_csm_state[4]_i_1_n_0\,
      Q => \FSM_onehot_sig_csm_state_reg_n_0_[4]\,
      R => sig_init_reg
    );
\FSM_onehot_sig_csm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_onehot_sig_csm_state[5]_i_1_n_0\,
      Q => \FSM_onehot_sig_csm_state_reg_n_0_[5]\,
      R => sig_init_reg
    );
\FSM_sequential_sig_psm_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF55AB11"
    )
        port map (
      I0 => sig_psm_state(2),
      I1 => sig_psm_state(1),
      I2 => \^sig_push_input_reg12_out\,
      I3 => sig_psm_state(0),
      I4 => \FSM_sequential_sig_psm_state[0]_i_2_n_0\,
      O => sig_psm_state_ns(0)
    );
\FSM_sequential_sig_psm_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3AA0000"
    )
        port map (
      I0 => sig_realign_reg_empty,
      I1 => \^p_10_out\,
      I2 => sig_child_cmd_reg_full,
      I3 => sig_psm_state(0),
      I4 => sig_psm_state(1),
      O => \FSM_sequential_sig_psm_state[0]_i_2_n_0\
    );
\FSM_sequential_sig_psm_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45405050"
    )
        port map (
      I0 => sig_psm_state(2),
      I1 => sig_child_cmd_reg_full,
      I2 => sig_psm_state(1),
      I3 => \^sig_push_input_reg12_out\,
      I4 => sig_psm_state(0),
      O => sig_psm_state_ns(1)
    );
\FSM_sequential_sig_psm_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50F050F053F050F0"
    )
        port map (
      I0 => sig_realign_reg_empty,
      I1 => \FSM_sequential_sig_psm_state[2]_i_2_n_0\,
      I2 => sig_psm_state(2),
      I3 => sig_psm_state(0),
      I4 => sig_psm_state(1),
      I5 => sig_child_cmd_reg_full,
      O => sig_psm_state_ns(2)
    );
\FSM_sequential_sig_psm_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555400"
    )
        port map (
      I0 => \^p_10_out\,
      I1 => \FSM_sequential_sig_psm_state[2]_i_3_n_0\,
      I2 => \FSM_sequential_sig_psm_state[2]_i_4_n_0\,
      I3 => sig_first_realigner_cmd,
      I4 => sig_skip_align2mbaa_s_h,
      O => \FSM_sequential_sig_psm_state[2]_i_2_n_0\
    );
\FSM_sequential_sig_psm_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002220"
    )
        port map (
      I0 => \FSM_sequential_sig_psm_state[2]_i_5_n_0\,
      I1 => \FSM_sequential_sig_psm_state[2]_i_6_n_0\,
      I2 => sig_btt_lt_b2mbaa2,
      I3 => sig_btt_eq_b2mbaa2,
      I4 => sig_btt_upper_slice(7),
      I5 => sig_btt_upper_slice(10),
      O => \FSM_sequential_sig_psm_state[2]_i_3_n_0\
    );
\FSM_sequential_sig_psm_state[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sig_input_addr_reg(9),
      I1 => sig_input_addr_reg(7),
      I2 => \sig_realigner_btt2[7]_i_2_n_0\,
      I3 => sig_input_addr_reg(6),
      I4 => sig_input_addr_reg(8),
      O => \FSM_sequential_sig_psm_state[2]_i_4_n_0\
    );
\FSM_sequential_sig_psm_state[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \FSM_sequential_sig_psm_state[2]_i_7_n_0\,
      I1 => sig_first_realigner_cmd,
      I2 => sig_btt_upper_slice(1),
      I3 => sig_btt_upper_slice(0),
      O => \FSM_sequential_sig_psm_state[2]_i_5_n_0\
    );
\FSM_sequential_sig_psm_state[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_btt_upper_slice(4),
      I1 => sig_btt_upper_slice(9),
      I2 => sig_btt_upper_slice(5),
      I3 => sig_btt_upper_slice(8),
      O => \FSM_sequential_sig_psm_state[2]_i_6_n_0\
    );
\FSM_sequential_sig_psm_state[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_btt_upper_slice(2),
      I1 => sig_btt_upper_slice(11),
      I2 => sig_btt_upper_slice(3),
      I3 => sig_btt_upper_slice(6),
      O => \FSM_sequential_sig_psm_state[2]_i_7_n_0\
    );
\FSM_sequential_sig_psm_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_state_ns(0),
      Q => sig_psm_state(0),
      R => sig_init_reg
    );
\FSM_sequential_sig_psm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_state_ns(1),
      Q => sig_psm_state(1),
      R => sig_init_reg
    );
\FSM_sequential_sig_psm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_state_ns(2),
      Q => sig_psm_state(2),
      R => sig_init_reg
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(31)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(30)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(21)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(20)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(19)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(18)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(16)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(15)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(14)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(13)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(12)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(29)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(11)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(10)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(9)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(8)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(7)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(6)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(5)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(4)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(3)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(2)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(28)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(1)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(0)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(27)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(26)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(25)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(24)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(23)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(22)
    );
\sig_btt_cntr[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(11),
      I1 => \^p_10_out\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \sig_btt_cntr[11]_i_2_n_0\
    );
\sig_btt_cntr[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(10),
      I1 => \^p_10_out\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \sig_btt_cntr[11]_i_3_n_0\
    );
\sig_btt_cntr[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(9),
      I1 => \^p_10_out\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \sig_btt_cntr[11]_i_4_n_0\
    );
\sig_btt_cntr[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(8),
      I1 => \^p_10_out\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \sig_btt_cntr[11]_i_5_n_0\
    );
\sig_btt_cntr[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(11),
      I1 => sig_btt_upper_slice(0),
      I2 => \^sig_push_input_reg12_out\,
      I3 => Q(11),
      O => \sig_btt_cntr[11]_i_6_n_0\
    );
\sig_btt_cntr[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(10),
      I1 => sig_btt_residue_slice(10),
      I2 => \^sig_push_input_reg12_out\,
      I3 => Q(10),
      O => \sig_btt_cntr[11]_i_7_n_0\
    );
\sig_btt_cntr[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(9),
      I1 => sig_btt_residue_slice(9),
      I2 => \^sig_push_input_reg12_out\,
      I3 => Q(9),
      O => \sig_btt_cntr[11]_i_8_n_0\
    );
\sig_btt_cntr[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(8),
      I1 => sig_btt_residue_slice(8),
      I2 => \^sig_push_input_reg12_out\,
      I3 => Q(8),
      O => \sig_btt_cntr[11]_i_9_n_0\
    );
\sig_btt_cntr[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(15),
      I1 => \^p_10_out\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \sig_btt_cntr[15]_i_2_n_0\
    );
\sig_btt_cntr[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(14),
      I1 => \^p_10_out\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \sig_btt_cntr[15]_i_3_n_0\
    );
\sig_btt_cntr[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(13),
      I1 => \^p_10_out\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \sig_btt_cntr[15]_i_4_n_0\
    );
\sig_btt_cntr[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(12),
      I1 => \^p_10_out\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \sig_btt_cntr[15]_i_5_n_0\
    );
\sig_btt_cntr[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(15),
      I1 => sig_btt_upper_slice(4),
      I2 => \^sig_push_input_reg12_out\,
      I3 => Q(15),
      O => \sig_btt_cntr[15]_i_6_n_0\
    );
\sig_btt_cntr[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(14),
      I1 => sig_btt_upper_slice(3),
      I2 => \^sig_push_input_reg12_out\,
      I3 => Q(14),
      O => \sig_btt_cntr[15]_i_7_n_0\
    );
\sig_btt_cntr[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(13),
      I1 => sig_btt_upper_slice(2),
      I2 => \^sig_push_input_reg12_out\,
      I3 => Q(13),
      O => \sig_btt_cntr[15]_i_8_n_0\
    );
\sig_btt_cntr[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(12),
      I1 => sig_btt_upper_slice(1),
      I2 => \^sig_push_input_reg12_out\,
      I3 => Q(12),
      O => \sig_btt_cntr[15]_i_9_n_0\
    );
\sig_btt_cntr[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(19),
      I1 => \^p_10_out\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \sig_btt_cntr[19]_i_2_n_0\
    );
\sig_btt_cntr[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(18),
      I1 => \^p_10_out\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \sig_btt_cntr[19]_i_3_n_0\
    );
\sig_btt_cntr[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(17),
      I1 => \^p_10_out\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \sig_btt_cntr[19]_i_4_n_0\
    );
\sig_btt_cntr[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(16),
      I1 => \^p_10_out\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \sig_btt_cntr[19]_i_5_n_0\
    );
\sig_btt_cntr[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(19),
      I1 => sig_btt_upper_slice(8),
      I2 => \^sig_push_input_reg12_out\,
      I3 => Q(19),
      O => \sig_btt_cntr[19]_i_6_n_0\
    );
\sig_btt_cntr[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(18),
      I1 => sig_btt_upper_slice(7),
      I2 => \^sig_push_input_reg12_out\,
      I3 => Q(18),
      O => \sig_btt_cntr[19]_i_7_n_0\
    );
\sig_btt_cntr[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(17),
      I1 => sig_btt_upper_slice(6),
      I2 => \^sig_push_input_reg12_out\,
      I3 => Q(17),
      O => \sig_btt_cntr[19]_i_8_n_0\
    );
\sig_btt_cntr[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(16),
      I1 => sig_btt_upper_slice(5),
      I2 => \^sig_push_input_reg12_out\,
      I3 => Q(16),
      O => \sig_btt_cntr[19]_i_9_n_0\
    );
\sig_btt_cntr[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABAAA"
    )
        port map (
      I0 => sig_psm_ld_realigner_reg,
      I1 => \^p_10_out\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \sig_btt_cntr[22]_i_1_n_0\
    );
\sig_btt_cntr[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(21),
      I1 => \^p_10_out\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \sig_btt_cntr[22]_i_3_n_0\
    );
\sig_btt_cntr[22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(20),
      I1 => \^p_10_out\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \sig_btt_cntr[22]_i_4_n_0\
    );
\sig_btt_cntr[22]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(22),
      I1 => sig_btt_upper_slice(11),
      I2 => \^sig_push_input_reg12_out\,
      I3 => Q(22),
      O => \sig_btt_cntr[22]_i_5_n_0\
    );
\sig_btt_cntr[22]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(21),
      I1 => sig_btt_upper_slice(10),
      I2 => \^sig_push_input_reg12_out\,
      I3 => Q(21),
      O => \sig_btt_cntr[22]_i_6_n_0\
    );
\sig_btt_cntr[22]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(20),
      I1 => sig_btt_upper_slice(9),
      I2 => \^sig_push_input_reg12_out\,
      I3 => Q(20),
      O => \sig_btt_cntr[22]_i_7_n_0\
    );
\sig_btt_cntr[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(0),
      I1 => sig_btt_residue_slice(0),
      I2 => \^sig_push_input_reg12_out\,
      I3 => Q(0),
      O => \sig_btt_cntr[3]_i_10_n_0\
    );
\sig_btt_cntr[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => \^p_10_out\,
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^sig_input_reg_empty\,
      I3 => \^sig_psm_halt\,
      O => \sig_btt_cntr[3]_i_2_n_0\
    );
\sig_btt_cntr[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(3),
      I1 => \^p_10_out\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \sig_btt_cntr[3]_i_3_n_0\
    );
\sig_btt_cntr[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(2),
      I1 => \^p_10_out\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \sig_btt_cntr[3]_i_4_n_0\
    );
\sig_btt_cntr[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(1),
      I1 => \^p_10_out\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \sig_btt_cntr[3]_i_5_n_0\
    );
\sig_btt_cntr[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(0),
      I1 => \^p_10_out\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \sig_btt_cntr[3]_i_6_n_0\
    );
\sig_btt_cntr[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(3),
      I1 => sig_btt_residue_slice(3),
      I2 => \^sig_push_input_reg12_out\,
      I3 => Q(3),
      O => \sig_btt_cntr[3]_i_7_n_0\
    );
\sig_btt_cntr[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(2),
      I1 => sig_btt_residue_slice(2),
      I2 => \^sig_push_input_reg12_out\,
      I3 => Q(2),
      O => \sig_btt_cntr[3]_i_8_n_0\
    );
\sig_btt_cntr[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(1),
      I1 => sig_btt_residue_slice(1),
      I2 => \^sig_push_input_reg12_out\,
      I3 => Q(1),
      O => \sig_btt_cntr[3]_i_9_n_0\
    );
\sig_btt_cntr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(7),
      I1 => \^p_10_out\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \sig_btt_cntr[7]_i_2_n_0\
    );
\sig_btt_cntr[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(6),
      I1 => \^p_10_out\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \sig_btt_cntr[7]_i_3_n_0\
    );
\sig_btt_cntr[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(5),
      I1 => \^p_10_out\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \sig_btt_cntr[7]_i_4_n_0\
    );
\sig_btt_cntr[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(4),
      I1 => \^p_10_out\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \sig_btt_cntr[7]_i_5_n_0\
    );
\sig_btt_cntr[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(7),
      I1 => sig_btt_residue_slice(7),
      I2 => \^sig_push_input_reg12_out\,
      I3 => Q(7),
      O => \sig_btt_cntr[7]_i_6_n_0\
    );
\sig_btt_cntr[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(6),
      I1 => sig_btt_residue_slice(6),
      I2 => \^sig_push_input_reg12_out\,
      I3 => Q(6),
      O => \sig_btt_cntr[7]_i_7_n_0\
    );
\sig_btt_cntr[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(5),
      I1 => sig_btt_residue_slice(5),
      I2 => \^sig_push_input_reg12_out\,
      I3 => Q(5),
      O => \sig_btt_cntr[7]_i_8_n_0\
    );
\sig_btt_cntr[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(4),
      I1 => sig_btt_residue_slice(4),
      I2 => \^sig_push_input_reg12_out\,
      I3 => Q(4),
      O => \sig_btt_cntr[7]_i_9_n_0\
    );
\sig_btt_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[3]_i_1_n_7\,
      Q => sig_btt_residue_slice(0),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[11]_i_1_n_5\,
      Q => sig_btt_residue_slice(10),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[11]_i_1_n_4\,
      Q => sig_btt_upper_slice(0),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_reg[7]_i_1_n_0\,
      CO(3) => \sig_btt_cntr_reg[11]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_reg[11]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_reg[11]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_btt_cntr[11]_i_2_n_0\,
      DI(2) => \sig_btt_cntr[11]_i_3_n_0\,
      DI(1) => \sig_btt_cntr[11]_i_4_n_0\,
      DI(0) => \sig_btt_cntr[11]_i_5_n_0\,
      O(3) => \sig_btt_cntr_reg[11]_i_1_n_4\,
      O(2) => \sig_btt_cntr_reg[11]_i_1_n_5\,
      O(1) => \sig_btt_cntr_reg[11]_i_1_n_6\,
      O(0) => \sig_btt_cntr_reg[11]_i_1_n_7\,
      S(3) => \sig_btt_cntr[11]_i_6_n_0\,
      S(2) => \sig_btt_cntr[11]_i_7_n_0\,
      S(1) => \sig_btt_cntr[11]_i_8_n_0\,
      S(0) => \sig_btt_cntr[11]_i_9_n_0\
    );
\sig_btt_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[15]_i_1_n_7\,
      Q => sig_btt_upper_slice(1),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[15]_i_1_n_6\,
      Q => sig_btt_upper_slice(2),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[15]_i_1_n_5\,
      Q => sig_btt_upper_slice(3),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[15]_i_1_n_4\,
      Q => sig_btt_upper_slice(4),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_reg[11]_i_1_n_0\,
      CO(3) => \sig_btt_cntr_reg[15]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_reg[15]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_reg[15]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_btt_cntr[15]_i_2_n_0\,
      DI(2) => \sig_btt_cntr[15]_i_3_n_0\,
      DI(1) => \sig_btt_cntr[15]_i_4_n_0\,
      DI(0) => \sig_btt_cntr[15]_i_5_n_0\,
      O(3) => \sig_btt_cntr_reg[15]_i_1_n_4\,
      O(2) => \sig_btt_cntr_reg[15]_i_1_n_5\,
      O(1) => \sig_btt_cntr_reg[15]_i_1_n_6\,
      O(0) => \sig_btt_cntr_reg[15]_i_1_n_7\,
      S(3) => \sig_btt_cntr[15]_i_6_n_0\,
      S(2) => \sig_btt_cntr[15]_i_7_n_0\,
      S(1) => \sig_btt_cntr[15]_i_8_n_0\,
      S(0) => \sig_btt_cntr[15]_i_9_n_0\
    );
\sig_btt_cntr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[19]_i_1_n_7\,
      Q => sig_btt_upper_slice(5),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[19]_i_1_n_6\,
      Q => sig_btt_upper_slice(6),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[19]_i_1_n_5\,
      Q => sig_btt_upper_slice(7),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[19]_i_1_n_4\,
      Q => sig_btt_upper_slice(8),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_reg[15]_i_1_n_0\,
      CO(3) => \sig_btt_cntr_reg[19]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_reg[19]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_reg[19]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_btt_cntr[19]_i_2_n_0\,
      DI(2) => \sig_btt_cntr[19]_i_3_n_0\,
      DI(1) => \sig_btt_cntr[19]_i_4_n_0\,
      DI(0) => \sig_btt_cntr[19]_i_5_n_0\,
      O(3) => \sig_btt_cntr_reg[19]_i_1_n_4\,
      O(2) => \sig_btt_cntr_reg[19]_i_1_n_5\,
      O(1) => \sig_btt_cntr_reg[19]_i_1_n_6\,
      O(0) => \sig_btt_cntr_reg[19]_i_1_n_7\,
      S(3) => \sig_btt_cntr[19]_i_6_n_0\,
      S(2) => \sig_btt_cntr[19]_i_7_n_0\,
      S(1) => \sig_btt_cntr[19]_i_8_n_0\,
      S(0) => \sig_btt_cntr[19]_i_9_n_0\
    );
\sig_btt_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[3]_i_1_n_6\,
      Q => sig_btt_residue_slice(1),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[22]_i_2_n_7\,
      Q => sig_btt_upper_slice(9),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[22]_i_2_n_6\,
      Q => sig_btt_upper_slice(10),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[22]_i_2_n_5\,
      Q => sig_btt_upper_slice(11),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[22]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_reg[19]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sig_btt_cntr_reg[22]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sig_btt_cntr_reg[22]_i_2_n_2\,
      CO(0) => \sig_btt_cntr_reg[22]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sig_btt_cntr[22]_i_3_n_0\,
      DI(0) => \sig_btt_cntr[22]_i_4_n_0\,
      O(3) => \NLW_sig_btt_cntr_reg[22]_i_2_O_UNCONNECTED\(3),
      O(2) => \sig_btt_cntr_reg[22]_i_2_n_5\,
      O(1) => \sig_btt_cntr_reg[22]_i_2_n_6\,
      O(0) => \sig_btt_cntr_reg[22]_i_2_n_7\,
      S(3) => '0',
      S(2) => \sig_btt_cntr[22]_i_5_n_0\,
      S(1) => \sig_btt_cntr[22]_i_6_n_0\,
      S(0) => \sig_btt_cntr[22]_i_7_n_0\
    );
\sig_btt_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[3]_i_1_n_5\,
      Q => sig_btt_residue_slice(2),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[3]_i_1_n_4\,
      Q => sig_btt_residue_slice(3),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_btt_cntr_reg[3]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_reg[3]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_reg[3]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_reg[3]_i_1_n_3\,
      CYINIT => \sig_btt_cntr[3]_i_2_n_0\,
      DI(3) => \sig_btt_cntr[3]_i_3_n_0\,
      DI(2) => \sig_btt_cntr[3]_i_4_n_0\,
      DI(1) => \sig_btt_cntr[3]_i_5_n_0\,
      DI(0) => \sig_btt_cntr[3]_i_6_n_0\,
      O(3) => \sig_btt_cntr_reg[3]_i_1_n_4\,
      O(2) => \sig_btt_cntr_reg[3]_i_1_n_5\,
      O(1) => \sig_btt_cntr_reg[3]_i_1_n_6\,
      O(0) => \sig_btt_cntr_reg[3]_i_1_n_7\,
      S(3) => \sig_btt_cntr[3]_i_7_n_0\,
      S(2) => \sig_btt_cntr[3]_i_8_n_0\,
      S(1) => \sig_btt_cntr[3]_i_9_n_0\,
      S(0) => \sig_btt_cntr[3]_i_10_n_0\
    );
\sig_btt_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[7]_i_1_n_7\,
      Q => sig_btt_residue_slice(4),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[7]_i_1_n_6\,
      Q => sig_btt_residue_slice(5),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[7]_i_1_n_5\,
      Q => sig_btt_residue_slice(6),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[7]_i_1_n_4\,
      Q => sig_btt_residue_slice(7),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_reg[3]_i_1_n_0\,
      CO(3) => \sig_btt_cntr_reg[7]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_reg[7]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_reg[7]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_btt_cntr[7]_i_2_n_0\,
      DI(2) => \sig_btt_cntr[7]_i_3_n_0\,
      DI(1) => \sig_btt_cntr[7]_i_4_n_0\,
      DI(0) => \sig_btt_cntr[7]_i_5_n_0\,
      O(3) => \sig_btt_cntr_reg[7]_i_1_n_4\,
      O(2) => \sig_btt_cntr_reg[7]_i_1_n_5\,
      O(1) => \sig_btt_cntr_reg[7]_i_1_n_6\,
      O(0) => \sig_btt_cntr_reg[7]_i_1_n_7\,
      S(3) => \sig_btt_cntr[7]_i_6_n_0\,
      S(2) => \sig_btt_cntr[7]_i_7_n_0\,
      S(1) => \sig_btt_cntr[7]_i_8_n_0\,
      S(0) => \sig_btt_cntr[7]_i_9_n_0\
    );
\sig_btt_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[11]_i_1_n_7\,
      Q => sig_btt_residue_slice(8),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[22]_i_1_n_0\,
      D => \sig_btt_cntr_reg[11]_i_1_n_6\,
      Q => sig_btt_residue_slice(9),
      R => sig_init_reg
    );
sig_btt_eq_b2mbaa2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_btt_eq_b2mbaa2,
      CO(2) => sig_btt_eq_b2mbaa2_carry_n_1,
      CO(1) => sig_btt_eq_b2mbaa2_carry_n_2,
      CO(0) => sig_btt_eq_b2mbaa2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_sig_btt_eq_b2mbaa2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sig_btt_eq_b2mbaa2_carry_i_1_n_0,
      S(2) => sig_btt_eq_b2mbaa2_carry_i_2_n_0,
      S(1) => sig_btt_eq_b2mbaa2_carry_i_3_n_0,
      S(0) => sig_btt_eq_b2mbaa2_carry_i_4_n_0
    );
sig_btt_eq_b2mbaa2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1224"
    )
        port map (
      I0 => sig_btt_residue_slice(9),
      I1 => sig_btt_residue_slice(10),
      I2 => sig_btt_eq_b2mbaa2_carry_i_5_n_0,
      I3 => sig_input_addr_reg(9),
      O => sig_btt_eq_b2mbaa2_carry_i_1_n_0
    );
sig_btt_eq_b2mbaa2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => sig_btt_eq_b2mbaa2_carry_i_6_n_0,
      I1 => \sig_realigner_btt2[8]_i_2_n_0\,
      I2 => sig_btt_residue_slice(8),
      O => sig_btt_eq_b2mbaa2_carry_i_2_n_0
    );
sig_btt_eq_b2mbaa2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222888888882"
    )
        port map (
      I0 => sig_btt_eq_b2mbaa2_carry_i_7_n_0,
      I1 => sig_input_addr_reg(3),
      I2 => sig_input_addr_reg(0),
      I3 => sig_input_addr_reg(1),
      I4 => sig_input_addr_reg(2),
      I5 => sig_btt_residue_slice(3),
      O => sig_btt_eq_b2mbaa2_carry_i_3_n_0
    );
sig_btt_eq_b2mbaa2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0208041020804001"
    )
        port map (
      I0 => sig_btt_residue_slice(0),
      I1 => sig_btt_residue_slice(1),
      I2 => sig_input_addr_reg(2),
      I3 => sig_input_addr_reg(1),
      I4 => sig_input_addr_reg(0),
      I5 => sig_btt_residue_slice(2),
      O => sig_btt_eq_b2mbaa2_carry_i_4_n_0
    );
sig_btt_eq_b2mbaa2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_input_addr_reg(8),
      I1 => sig_input_addr_reg(6),
      I2 => \sig_realigner_btt2[7]_i_2_n_0\,
      I3 => sig_input_addr_reg(7),
      O => sig_btt_eq_b2mbaa2_carry_i_5_n_0
    );
sig_btt_eq_b2mbaa2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06606009"
    )
        port map (
      I0 => sig_input_addr_reg(7),
      I1 => sig_btt_residue_slice(7),
      I2 => sig_input_addr_reg(6),
      I3 => \sig_realigner_btt2[7]_i_2_n_0\,
      I4 => sig_btt_residue_slice(6),
      O => sig_btt_eq_b2mbaa2_carry_i_6_n_0
    );
sig_btt_eq_b2mbaa2_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06606009"
    )
        port map (
      I0 => sig_input_addr_reg(5),
      I1 => sig_btt_residue_slice(5),
      I2 => sig_input_addr_reg(4),
      I3 => sig_btt_lt_b2mbaa2_carry_i_9_n_0,
      I4 => sig_btt_residue_slice(4),
      O => sig_btt_eq_b2mbaa2_carry_i_7_n_0
    );
sig_btt_lt_b2mbaa2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_btt_lt_b2mbaa2_carry_n_0,
      CO(2) => sig_btt_lt_b2mbaa2_carry_n_1,
      CO(1) => sig_btt_lt_b2mbaa2_carry_n_2,
      CO(0) => sig_btt_lt_b2mbaa2_carry_n_3,
      CYINIT => '0',
      DI(3) => sig_btt_lt_b2mbaa2_carry_i_1_n_0,
      DI(2) => sig_btt_lt_b2mbaa2_carry_i_2_n_0,
      DI(1) => sig_btt_lt_b2mbaa2_carry_i_3_n_0,
      DI(0) => sig_btt_lt_b2mbaa2_carry_i_4_n_0,
      O(3 downto 0) => NLW_sig_btt_lt_b2mbaa2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sig_btt_lt_b2mbaa2_carry_i_5_n_0,
      S(2) => sig_btt_lt_b2mbaa2_carry_i_6_n_0,
      S(1) => sig_btt_lt_b2mbaa2_carry_i_7_n_0,
      S(0) => sig_btt_lt_b2mbaa2_carry_i_8_n_0
    );
\sig_btt_lt_b2mbaa2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sig_btt_lt_b2mbaa2_carry_n_0,
      CO(3 downto 2) => \NLW_sig_btt_lt_b2mbaa2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sig_btt_lt_b2mbaa2,
      CO(0) => \sig_btt_lt_b2mbaa2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sig_btt_lt_b2mbaa2_carry__0_i_1_n_0\,
      DI(0) => \sig_btt_lt_b2mbaa2_carry__0_i_2_n_0\,
      O(3 downto 0) => \NLW_sig_btt_lt_b2mbaa2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \sig_btt_lt_b2mbaa2_carry__0_i_3_n_0\,
      S(0) => \sig_btt_lt_b2mbaa2_carry__0_i_4_n_0\
    );
\sig_btt_lt_b2mbaa2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sig_input_addr_reg(8),
      I1 => sig_input_addr_reg(6),
      I2 => \sig_realigner_btt2[7]_i_2_n_0\,
      I3 => sig_input_addr_reg(7),
      I4 => sig_input_addr_reg(9),
      I5 => sig_btt_residue_slice(10),
      O => \sig_btt_lt_b2mbaa2_carry__0_i_1_n_0\
    );
\sig_btt_lt_b2mbaa2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0154157C"
    )
        port map (
      I0 => sig_btt_residue_slice(9),
      I1 => sig_input_addr_reg(8),
      I2 => \sig_btt_lt_b2mbaa2_carry__0_i_5_n_0\,
      I3 => sig_input_addr_reg(9),
      I4 => sig_btt_residue_slice(8),
      O => \sig_btt_lt_b2mbaa2_carry__0_i_2_n_0\
    );
\sig_btt_lt_b2mbaa2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => sig_btt_residue_slice(10),
      I1 => sig_input_addr_reg(8),
      I2 => sig_input_addr_reg(6),
      I3 => \sig_realigner_btt2[7]_i_2_n_0\,
      I4 => sig_input_addr_reg(7),
      I5 => sig_input_addr_reg(9),
      O => \sig_btt_lt_b2mbaa2_carry__0_i_3_n_0\
    );
\sig_btt_lt_b2mbaa2_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06606009"
    )
        port map (
      I0 => sig_input_addr_reg(9),
      I1 => sig_btt_residue_slice(9),
      I2 => sig_input_addr_reg(8),
      I3 => \sig_btt_lt_b2mbaa2_carry__0_i_5_n_0\,
      I4 => sig_btt_residue_slice(8),
      O => \sig_btt_lt_b2mbaa2_carry__0_i_4_n_0\
    );
\sig_btt_lt_b2mbaa2_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_input_addr_reg(7),
      I1 => \sig_realigner_btt2[7]_i_2_n_0\,
      I2 => sig_input_addr_reg(6),
      O => \sig_btt_lt_b2mbaa2_carry__0_i_5_n_0\
    );
sig_btt_lt_b2mbaa2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0154157C"
    )
        port map (
      I0 => sig_btt_residue_slice(7),
      I1 => sig_input_addr_reg(6),
      I2 => \sig_realigner_btt2[7]_i_2_n_0\,
      I3 => sig_input_addr_reg(7),
      I4 => sig_btt_residue_slice(6),
      O => sig_btt_lt_b2mbaa2_carry_i_1_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0154157C"
    )
        port map (
      I0 => sig_btt_residue_slice(5),
      I1 => sig_input_addr_reg(4),
      I2 => sig_btt_lt_b2mbaa2_carry_i_9_n_0,
      I3 => sig_input_addr_reg(5),
      I4 => sig_btt_residue_slice(4),
      O => sig_btt_lt_b2mbaa2_carry_i_2_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000155541115777C"
    )
        port map (
      I0 => sig_btt_residue_slice(3),
      I1 => sig_input_addr_reg(2),
      I2 => sig_input_addr_reg(1),
      I3 => sig_input_addr_reg(0),
      I4 => sig_input_addr_reg(3),
      I5 => sig_btt_residue_slice(2),
      O => sig_btt_lt_b2mbaa2_carry_i_3_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1474"
    )
        port map (
      I0 => sig_btt_residue_slice(1),
      I1 => sig_input_addr_reg(1),
      I2 => sig_input_addr_reg(0),
      I3 => sig_btt_residue_slice(0),
      O => sig_btt_lt_b2mbaa2_carry_i_4_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06606009"
    )
        port map (
      I0 => sig_input_addr_reg(7),
      I1 => sig_btt_residue_slice(7),
      I2 => sig_input_addr_reg(6),
      I3 => \sig_realigner_btt2[7]_i_2_n_0\,
      I4 => sig_btt_residue_slice(6),
      O => sig_btt_lt_b2mbaa2_carry_i_5_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06606009"
    )
        port map (
      I0 => sig_input_addr_reg(5),
      I1 => sig_btt_residue_slice(5),
      I2 => sig_input_addr_reg(4),
      I3 => sig_btt_lt_b2mbaa2_carry_i_9_n_0,
      I4 => sig_btt_residue_slice(4),
      O => sig_btt_lt_b2mbaa2_carry_i_6_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0606066060606009"
    )
        port map (
      I0 => sig_input_addr_reg(3),
      I1 => sig_btt_residue_slice(3),
      I2 => sig_input_addr_reg(2),
      I3 => sig_input_addr_reg(1),
      I4 => sig_input_addr_reg(0),
      I5 => sig_btt_residue_slice(2),
      O => sig_btt_lt_b2mbaa2_carry_i_7_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6009"
    )
        port map (
      I0 => sig_input_addr_reg(1),
      I1 => sig_btt_residue_slice(1),
      I2 => sig_btt_residue_slice(0),
      I3 => sig_input_addr_reg(0),
      O => sig_btt_lt_b2mbaa2_carry_i_8_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_input_addr_reg(3),
      I1 => sig_input_addr_reg(0),
      I2 => sig_input_addr_reg(1),
      I3 => sig_input_addr_reg(2),
      O => sig_btt_lt_b2mbaa2_carry_i_9_n_0
    );
sig_byte_change_minus1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_byte_change_minus1_carry_n_0,
      CO(2) => sig_byte_change_minus1_carry_n_1,
      CO(1) => sig_byte_change_minus1_carry_n_2,
      CO(0) => sig_byte_change_minus1_carry_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => dout(2 downto 0),
      O(3 downto 0) => \^sig_adjusted_addr_incr\(3 downto 0),
      S(3) => dout(3),
      S(2 downto 0) => \sig_xfer_len_reg_reg[0]_0\(2 downto 0)
    );
\sig_byte_change_minus1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sig_byte_change_minus1_carry_n_0,
      CO(3) => \sig_byte_change_minus1_carry__0_n_0\,
      CO(2) => \sig_byte_change_minus1_carry__0_n_1\,
      CO(1) => \sig_byte_change_minus1_carry__0_n_2\,
      CO(0) => \sig_byte_change_minus1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^sig_adjusted_addr_incr\(7 downto 4),
      S(3 downto 0) => dout(7 downto 4)
    );
\sig_byte_change_minus1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_byte_change_minus1_carry__0_n_0\,
      CO(3 downto 2) => \NLW_sig_byte_change_minus1_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sig_byte_change_minus1_carry__1_n_2\,
      CO(0) => \sig_byte_change_minus1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sig_byte_change_minus1_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => \^sig_adjusted_addr_incr\(10 downto 8),
      S(3) => '0',
      S(2 downto 0) => dout(10 downto 8)
    );
sig_calc_error_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(13),
      I1 => Q(14),
      I2 => Q(11),
      I3 => Q(12),
      I4 => Q(16),
      I5 => Q(15),
      O => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]\
    );
sig_calc_error_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(19),
      I1 => Q(20),
      I2 => Q(17),
      I3 => Q(18),
      I4 => Q(22),
      I5 => Q(21),
      O => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]\
    );
sig_calc_error_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(7),
      I1 => Q(8),
      I2 => Q(5),
      I3 => Q(6),
      I4 => Q(10),
      I5 => Q(9),
      O => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\
    );
sig_calc_error_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(3),
      O => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_calc_error_reg_reg_0,
      Q => \^p_10_out\,
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^sig_csm_pop_child_cmd\,
      I1 => sig_csm_ld_xfer,
      I2 => sig_child_qual_burst_type,
      O => \sig_child_addr_cntr_lsh[0]_i_1_n_0\
    );
\sig_child_addr_cntr_lsh[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(0),
      I1 => \^sig_child_addr_cntr_lsh_reg[2]_0\(0),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[0]\,
      O => S(0)
    );
\sig_child_addr_cntr_lsh[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(3),
      I1 => sig_child_addr_cntr_lsh_reg(3),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[3]\,
      O => S(3)
    );
\sig_child_addr_cntr_lsh[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(2),
      I1 => \^sig_child_addr_cntr_lsh_reg[2]_0\(2),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[2]\,
      O => S(2)
    );
\sig_child_addr_cntr_lsh[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(1),
      I1 => \^sig_child_addr_cntr_lsh_reg[2]_0\(1),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[1]\,
      O => S(1)
    );
\sig_child_addr_cntr_lsh[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[15]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => p_1_in,
      O => \sig_child_addr_cntr_lsh[12]_i_2_n_0\
    );
\sig_child_addr_cntr_lsh[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[14]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_lsh_reg(14),
      O => \sig_child_addr_cntr_lsh[12]_i_3_n_0\
    );
\sig_child_addr_cntr_lsh[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[13]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_lsh_reg(13),
      O => \sig_child_addr_cntr_lsh[12]_i_4_n_0\
    );
\sig_child_addr_cntr_lsh[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[12]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_lsh_reg(12),
      O => \sig_child_addr_cntr_lsh[12]_i_5_n_0\
    );
\sig_child_addr_cntr_lsh[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(7),
      I1 => sig_child_addr_cntr_lsh_reg(7),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[7]\,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(3)
    );
\sig_child_addr_cntr_lsh[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(6),
      I1 => sig_child_addr_cntr_lsh_reg(6),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[6]\,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(2)
    );
\sig_child_addr_cntr_lsh[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(5),
      I1 => sig_child_addr_cntr_lsh_reg(5),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[5]\,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(1)
    );
\sig_child_addr_cntr_lsh[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(4),
      I1 => sig_child_addr_cntr_lsh_reg(4),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[4]\,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(0)
    );
\sig_child_addr_cntr_lsh[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[11]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_lsh_reg(11),
      O => \sig_child_addr_reg_reg[11]_0\(3)
    );
\sig_child_addr_cntr_lsh[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(10),
      I1 => sig_child_addr_cntr_lsh_reg(10),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[10]\,
      O => \sig_child_addr_reg_reg[11]_0\(2)
    );
\sig_child_addr_cntr_lsh[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(9),
      I1 => sig_child_addr_cntr_lsh_reg(9),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[9]\,
      O => \sig_child_addr_reg_reg[11]_0\(1)
    );
\sig_child_addr_cntr_lsh[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(8),
      I1 => sig_child_addr_cntr_lsh_reg(8),
      I2 => \^sig_csm_pop_child_cmd\,
      I3 => \sig_child_addr_reg_reg_n_0_[8]\,
      O => \sig_child_addr_reg_reg[11]_0\(0)
    );
\sig_child_addr_cntr_lsh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => O(0),
      Q => \^sig_child_addr_cntr_lsh_reg[2]_0\(0),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[11]_0\(2),
      Q => sig_child_addr_cntr_lsh_reg(10),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[11]_0\(3),
      Q => sig_child_addr_cntr_lsh_reg(11),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_7\,
      Q => sig_child_addr_cntr_lsh_reg(12),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3) => \NLW_sig_child_addr_cntr_lsh_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_1\,
      CO(1) => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_2\,
      CO(0) => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_4\,
      O(2) => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_5\,
      O(1) => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_6\,
      O(0) => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_7\,
      S(3) => \sig_child_addr_cntr_lsh[12]_i_2_n_0\,
      S(2) => \sig_child_addr_cntr_lsh[12]_i_3_n_0\,
      S(1) => \sig_child_addr_cntr_lsh[12]_i_4_n_0\,
      S(0) => \sig_child_addr_cntr_lsh[12]_i_5_n_0\
    );
\sig_child_addr_cntr_lsh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_6\,
      Q => sig_child_addr_cntr_lsh_reg(13),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_5\,
      Q => sig_child_addr_cntr_lsh_reg(14),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_4\,
      Q => p_1_in,
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => O(1),
      Q => \^sig_child_addr_cntr_lsh_reg[2]_0\(1),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => O(2),
      Q => \^sig_child_addr_cntr_lsh_reg[2]_0\(2),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => O(3),
      Q => sig_child_addr_cntr_lsh_reg(3),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[7]_0\(0),
      Q => sig_child_addr_cntr_lsh_reg(4),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[7]_0\(1),
      Q => sig_child_addr_cntr_lsh_reg(5),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[7]_0\(2),
      Q => sig_child_addr_cntr_lsh_reg(6),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[7]_0\(3),
      Q => sig_child_addr_cntr_lsh_reg(7),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[11]_0\(0),
      Q => sig_child_addr_cntr_lsh_reg(8),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[11]_0\(1),
      Q => sig_child_addr_cntr_lsh_reg(9),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \^sig_csm_pop_child_cmd\,
      I1 => sig_child_qual_burst_type,
      I2 => sig_csm_ld_xfer,
      I3 => sig_child_addr_lsh_rollover_reg,
      O => \sig_child_addr_cntr_msh[0]_i_1_n_0\
    );
\sig_child_addr_cntr_msh[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(0),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(0),
      O => \sig_child_addr_cntr_msh[0]_i_3_n_0\
    );
\sig_child_addr_cntr_msh[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(3),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(3),
      O => \sig_child_addr_cntr_msh[0]_i_4_n_0\
    );
\sig_child_addr_cntr_msh[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(2),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(2),
      O => \sig_child_addr_cntr_msh[0]_i_5_n_0\
    );
\sig_child_addr_cntr_msh[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(1),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(1),
      O => \sig_child_addr_cntr_msh[0]_i_6_n_0\
    );
\sig_child_addr_cntr_msh[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => sig_child_addr_cntr_msh_reg(0),
      I1 => data(0),
      I2 => \^sig_csm_pop_child_cmd\,
      O => \sig_child_addr_cntr_msh[0]_i_7_n_0\
    );
\sig_child_addr_cntr_msh[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(15),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(15),
      O => \sig_child_addr_cntr_msh[12]_i_2_n_0\
    );
\sig_child_addr_cntr_msh[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(14),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(14),
      O => \sig_child_addr_cntr_msh[12]_i_3_n_0\
    );
\sig_child_addr_cntr_msh[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(13),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(13),
      O => \sig_child_addr_cntr_msh[12]_i_4_n_0\
    );
\sig_child_addr_cntr_msh[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(12),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(12),
      O => \sig_child_addr_cntr_msh[12]_i_5_n_0\
    );
\sig_child_addr_cntr_msh[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(7),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(7),
      O => \sig_child_addr_cntr_msh[4]_i_2_n_0\
    );
\sig_child_addr_cntr_msh[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(6),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(6),
      O => \sig_child_addr_cntr_msh[4]_i_3_n_0\
    );
\sig_child_addr_cntr_msh[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(5),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(5),
      O => \sig_child_addr_cntr_msh[4]_i_4_n_0\
    );
\sig_child_addr_cntr_msh[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(4),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(4),
      O => \sig_child_addr_cntr_msh[4]_i_5_n_0\
    );
\sig_child_addr_cntr_msh[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(11),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(11),
      O => \sig_child_addr_cntr_msh[8]_i_2_n_0\
    );
\sig_child_addr_cntr_msh[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(10),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(10),
      O => \sig_child_addr_cntr_msh[8]_i_3_n_0\
    );
\sig_child_addr_cntr_msh[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(9),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(9),
      O => \sig_child_addr_cntr_msh[8]_i_4_n_0\
    );
\sig_child_addr_cntr_msh[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(8),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(8),
      O => \sig_child_addr_cntr_msh[8]_i_5_n_0\
    );
\sig_child_addr_cntr_msh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[0]_i_2_n_7\,
      Q => sig_child_addr_cntr_msh_reg(0),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_child_addr_cntr_msh_reg[0]_i_2_n_0\,
      CO(2) => \sig_child_addr_cntr_msh_reg[0]_i_2_n_1\,
      CO(1) => \sig_child_addr_cntr_msh_reg[0]_i_2_n_2\,
      CO(0) => \sig_child_addr_cntr_msh_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sig_child_addr_cntr_msh[0]_i_3_n_0\,
      O(3) => \sig_child_addr_cntr_msh_reg[0]_i_2_n_4\,
      O(2) => \sig_child_addr_cntr_msh_reg[0]_i_2_n_5\,
      O(1) => \sig_child_addr_cntr_msh_reg[0]_i_2_n_6\,
      O(0) => \sig_child_addr_cntr_msh_reg[0]_i_2_n_7\,
      S(3) => \sig_child_addr_cntr_msh[0]_i_4_n_0\,
      S(2) => \sig_child_addr_cntr_msh[0]_i_5_n_0\,
      S(1) => \sig_child_addr_cntr_msh[0]_i_6_n_0\,
      S(0) => \sig_child_addr_cntr_msh[0]_i_7_n_0\
    );
\sig_child_addr_cntr_msh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[8]_i_1_n_5\,
      Q => sig_child_addr_cntr_msh_reg(10),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[8]_i_1_n_4\,
      Q => sig_child_addr_cntr_msh_reg(11),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[12]_i_1_n_7\,
      Q => sig_child_addr_cntr_msh_reg(12),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_child_addr_cntr_msh_reg[8]_i_1_n_0\,
      CO(3) => \NLW_sig_child_addr_cntr_msh_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sig_child_addr_cntr_msh_reg[12]_i_1_n_1\,
      CO(1) => \sig_child_addr_cntr_msh_reg[12]_i_1_n_2\,
      CO(0) => \sig_child_addr_cntr_msh_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_child_addr_cntr_msh_reg[12]_i_1_n_4\,
      O(2) => \sig_child_addr_cntr_msh_reg[12]_i_1_n_5\,
      O(1) => \sig_child_addr_cntr_msh_reg[12]_i_1_n_6\,
      O(0) => \sig_child_addr_cntr_msh_reg[12]_i_1_n_7\,
      S(3) => \sig_child_addr_cntr_msh[12]_i_2_n_0\,
      S(2) => \sig_child_addr_cntr_msh[12]_i_3_n_0\,
      S(1) => \sig_child_addr_cntr_msh[12]_i_4_n_0\,
      S(0) => \sig_child_addr_cntr_msh[12]_i_5_n_0\
    );
\sig_child_addr_cntr_msh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[12]_i_1_n_6\,
      Q => sig_child_addr_cntr_msh_reg(13),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[12]_i_1_n_5\,
      Q => sig_child_addr_cntr_msh_reg(14),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[12]_i_1_n_4\,
      Q => sig_child_addr_cntr_msh_reg(15),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[0]_i_2_n_6\,
      Q => sig_child_addr_cntr_msh_reg(1),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[0]_i_2_n_5\,
      Q => sig_child_addr_cntr_msh_reg(2),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[0]_i_2_n_4\,
      Q => sig_child_addr_cntr_msh_reg(3),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[4]_i_1_n_7\,
      Q => sig_child_addr_cntr_msh_reg(4),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_child_addr_cntr_msh_reg[0]_i_2_n_0\,
      CO(3) => \sig_child_addr_cntr_msh_reg[4]_i_1_n_0\,
      CO(2) => \sig_child_addr_cntr_msh_reg[4]_i_1_n_1\,
      CO(1) => \sig_child_addr_cntr_msh_reg[4]_i_1_n_2\,
      CO(0) => \sig_child_addr_cntr_msh_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_child_addr_cntr_msh_reg[4]_i_1_n_4\,
      O(2) => \sig_child_addr_cntr_msh_reg[4]_i_1_n_5\,
      O(1) => \sig_child_addr_cntr_msh_reg[4]_i_1_n_6\,
      O(0) => \sig_child_addr_cntr_msh_reg[4]_i_1_n_7\,
      S(3) => \sig_child_addr_cntr_msh[4]_i_2_n_0\,
      S(2) => \sig_child_addr_cntr_msh[4]_i_3_n_0\,
      S(1) => \sig_child_addr_cntr_msh[4]_i_4_n_0\,
      S(0) => \sig_child_addr_cntr_msh[4]_i_5_n_0\
    );
\sig_child_addr_cntr_msh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[4]_i_1_n_6\,
      Q => sig_child_addr_cntr_msh_reg(5),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[4]_i_1_n_5\,
      Q => sig_child_addr_cntr_msh_reg(6),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[4]_i_1_n_4\,
      Q => sig_child_addr_cntr_msh_reg(7),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[8]_i_1_n_7\,
      Q => sig_child_addr_cntr_msh_reg(8),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_child_addr_cntr_msh_reg[4]_i_1_n_0\,
      CO(3) => \sig_child_addr_cntr_msh_reg[8]_i_1_n_0\,
      CO(2) => \sig_child_addr_cntr_msh_reg[8]_i_1_n_1\,
      CO(1) => \sig_child_addr_cntr_msh_reg[8]_i_1_n_2\,
      CO(0) => \sig_child_addr_cntr_msh_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_child_addr_cntr_msh_reg[8]_i_1_n_4\,
      O(2) => \sig_child_addr_cntr_msh_reg[8]_i_1_n_5\,
      O(1) => \sig_child_addr_cntr_msh_reg[8]_i_1_n_6\,
      O(0) => \sig_child_addr_cntr_msh_reg[8]_i_1_n_7\,
      S(3) => \sig_child_addr_cntr_msh[8]_i_2_n_0\,
      S(2) => \sig_child_addr_cntr_msh[8]_i_3_n_0\,
      S(1) => \sig_child_addr_cntr_msh[8]_i_4_n_0\,
      S(0) => \sig_child_addr_cntr_msh[8]_i_5_n_0\
    );
\sig_child_addr_cntr_msh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[8]_i_1_n_6\,
      Q => sig_child_addr_cntr_msh_reg(9),
      R => sig_init_reg
    );
sig_child_addr_lsh_rollover_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in,
      I1 => sig_predict_child_addr_lsh(15),
      O => sig_child_addr_lsh_rollover
    );
sig_child_addr_lsh_rollover_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(6),
      I1 => dout(6),
      O => sig_child_addr_lsh_rollover_reg_i_10_n_0
    );
sig_child_addr_lsh_rollover_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(5),
      I1 => dout(5),
      O => sig_child_addr_lsh_rollover_reg_i_11_n_0
    );
sig_child_addr_lsh_rollover_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(4),
      I1 => dout(4),
      O => sig_child_addr_lsh_rollover_reg_i_12_n_0
    );
sig_child_addr_lsh_rollover_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(3),
      I1 => dout(3),
      O => sig_child_addr_lsh_rollover_reg_i_13_n_0
    );
sig_child_addr_lsh_rollover_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sig_child_addr_cntr_lsh_reg[2]_0\(2),
      I1 => dout(2),
      O => sig_child_addr_lsh_rollover_reg_i_14_n_0
    );
sig_child_addr_lsh_rollover_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sig_child_addr_cntr_lsh_reg[2]_0\(1),
      I1 => dout(1),
      O => sig_child_addr_lsh_rollover_reg_i_15_n_0
    );
sig_child_addr_lsh_rollover_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sig_child_addr_cntr_lsh_reg[2]_0\(0),
      I1 => dout(0),
      O => sig_child_addr_lsh_rollover_reg_i_16_n_0
    );
sig_child_addr_lsh_rollover_reg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(10),
      I1 => dout(10),
      O => sig_child_addr_lsh_rollover_reg_i_5_n_0
    );
sig_child_addr_lsh_rollover_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(9),
      I1 => dout(9),
      O => sig_child_addr_lsh_rollover_reg_i_6_n_0
    );
sig_child_addr_lsh_rollover_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(8),
      I1 => dout(8),
      O => sig_child_addr_lsh_rollover_reg_i_7_n_0
    );
sig_child_addr_lsh_rollover_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(7),
      I1 => dout(7),
      O => sig_child_addr_lsh_rollover_reg_i_9_n_0
    );
sig_child_addr_lsh_rollover_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_child_addr_lsh_rollover,
      Q => sig_child_addr_lsh_rollover_reg,
      R => sig_init_reg
    );
sig_child_addr_lsh_rollover_reg_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => sig_child_addr_lsh_rollover_reg_reg_i_3_n_0,
      CO(3) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED(3),
      CO(2) => sig_child_addr_lsh_rollover_reg_reg_i_2_n_1,
      CO(1) => sig_child_addr_lsh_rollover_reg_reg_i_2_n_2,
      CO(0) => sig_child_addr_lsh_rollover_reg_reg_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => sig_predict_child_addr_lsh(15),
      O(2 downto 0) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED(2 downto 0),
      S(3) => p_1_in,
      S(2 downto 0) => sig_child_addr_cntr_lsh_reg(14 downto 12)
    );
sig_child_addr_lsh_rollover_reg_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => sig_child_addr_lsh_rollover_reg_reg_i_4_n_0,
      CO(3) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_0,
      CO(2) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_1,
      CO(1) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_2,
      CO(0) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => sig_child_addr_cntr_lsh_reg(10 downto 8),
      O(3 downto 0) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => sig_child_addr_cntr_lsh_reg(11),
      S(2) => sig_child_addr_lsh_rollover_reg_i_5_n_0,
      S(1) => sig_child_addr_lsh_rollover_reg_i_6_n_0,
      S(0) => sig_child_addr_lsh_rollover_reg_i_7_n_0
    );
sig_child_addr_lsh_rollover_reg_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => sig_child_addr_lsh_rollover_reg_reg_i_8_n_0,
      CO(3) => sig_child_addr_lsh_rollover_reg_reg_i_4_n_0,
      CO(2) => sig_child_addr_lsh_rollover_reg_reg_i_4_n_1,
      CO(1) => sig_child_addr_lsh_rollover_reg_reg_i_4_n_2,
      CO(0) => sig_child_addr_lsh_rollover_reg_reg_i_4_n_3,
      CYINIT => '0',
      DI(3 downto 0) => sig_child_addr_cntr_lsh_reg(7 downto 4),
      O(3 downto 0) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => sig_child_addr_lsh_rollover_reg_i_9_n_0,
      S(2) => sig_child_addr_lsh_rollover_reg_i_10_n_0,
      S(1) => sig_child_addr_lsh_rollover_reg_i_11_n_0,
      S(0) => sig_child_addr_lsh_rollover_reg_i_12_n_0
    );
sig_child_addr_lsh_rollover_reg_reg_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_child_addr_lsh_rollover_reg_reg_i_8_n_0,
      CO(2) => sig_child_addr_lsh_rollover_reg_reg_i_8_n_1,
      CO(1) => sig_child_addr_lsh_rollover_reg_reg_i_8_n_2,
      CO(0) => sig_child_addr_lsh_rollover_reg_reg_i_8_n_3,
      CYINIT => '0',
      DI(3) => sig_child_addr_cntr_lsh_reg(3),
      DI(2 downto 0) => \^sig_child_addr_cntr_lsh_reg[2]_0\(2 downto 0),
      O(3 downto 0) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_8_O_UNCONNECTED(3 downto 0),
      S(3) => sig_child_addr_lsh_rollover_reg_i_13_n_0,
      S(2) => sig_child_addr_lsh_rollover_reg_i_14_n_0,
      S(1) => sig_child_addr_lsh_rollover_reg_i_15_n_0,
      S(0) => sig_child_addr_lsh_rollover_reg_i_16_n_0
    );
\sig_child_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(0),
      Q => \sig_child_addr_reg_reg_n_0_[0]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(10),
      Q => \sig_child_addr_reg_reg_n_0_[10]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(11),
      Q => \sig_child_addr_reg_reg_n_0_[11]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(12),
      Q => \sig_child_addr_reg_reg_n_0_[12]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(13),
      Q => \sig_child_addr_reg_reg_n_0_[13]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(14),
      Q => \sig_child_addr_reg_reg_n_0_[14]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(15),
      Q => \sig_child_addr_reg_reg_n_0_[15]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(16),
      Q => data(0),
      R => SR(0)
    );
\sig_child_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(17),
      Q => data(1),
      R => SR(0)
    );
\sig_child_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(18),
      Q => data(2),
      R => SR(0)
    );
\sig_child_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(19),
      Q => data(3),
      R => SR(0)
    );
\sig_child_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(1),
      Q => \sig_child_addr_reg_reg_n_0_[1]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(20),
      Q => data(4),
      R => SR(0)
    );
\sig_child_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(21),
      Q => data(5),
      R => SR(0)
    );
\sig_child_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(22),
      Q => data(6),
      R => SR(0)
    );
\sig_child_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(23),
      Q => data(7),
      R => SR(0)
    );
\sig_child_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(24),
      Q => data(8),
      R => SR(0)
    );
\sig_child_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(25),
      Q => data(9),
      R => SR(0)
    );
\sig_child_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(26),
      Q => data(10),
      R => SR(0)
    );
\sig_child_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(27),
      Q => data(11),
      R => SR(0)
    );
\sig_child_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(28),
      Q => data(12),
      R => SR(0)
    );
\sig_child_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(29),
      Q => data(13),
      R => SR(0)
    );
\sig_child_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(2),
      Q => \sig_child_addr_reg_reg_n_0_[2]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(30),
      Q => data(14),
      R => SR(0)
    );
\sig_child_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(31),
      Q => data(15),
      R => SR(0)
    );
\sig_child_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(3),
      Q => \sig_child_addr_reg_reg_n_0_[3]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(4),
      Q => \sig_child_addr_reg_reg_n_0_[4]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(5),
      Q => \sig_child_addr_reg_reg_n_0_[5]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(6),
      Q => \sig_child_addr_reg_reg_n_0_[6]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(7),
      Q => \sig_child_addr_reg_reg_n_0_[7]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(8),
      Q => \sig_child_addr_reg_reg_n_0_[8]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(9),
      Q => \sig_child_addr_reg_reg_n_0_[9]\,
      R => SR(0)
    );
sig_child_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_burst_type_reg,
      Q => sig_child_burst_type_reg,
      R => SR(0)
    );
sig_child_cmd_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_psm_ld_chcmd_reg,
      Q => sig_child_cmd_reg_full,
      R => SR(0)
    );
sig_child_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => \^p_10_out\,
      Q => sig_child_error_reg,
      R => SR(0)
    );
sig_child_qual_burst_type_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_child_burst_type_reg,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_qual_burst_type,
      O => sig_child_qual_burst_type_i_1_n_0
    );
sig_child_qual_burst_type_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_child_qual_burst_type_i_1_n_0,
      Q => sig_child_qual_burst_type,
      R => sig_init_reg
    );
sig_child_qual_error_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_child_error_reg,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_qual_error_reg,
      O => sig_child_qual_error_reg_i_1_n_0
    );
sig_child_qual_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_child_qual_error_reg_i_1_n_0,
      Q => sig_child_qual_error_reg,
      R => sig_init_reg
    );
sig_child_qual_first_of_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000070777000"
    )
        port map (
      I0 => \^p_32_out\,
      I1 => dout(11),
      I2 => sig_needed_2_realign_cmds,
      I3 => \^sig_csm_pop_child_cmd\,
      I4 => \^sig_child_qual_first_of_2\,
      I5 => sig_init_reg,
      O => sig_child_qual_first_of_2_i_1_n_0
    );
sig_child_qual_first_of_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_child_qual_first_of_2_i_1_n_0,
      Q => \^sig_child_qual_first_of_2\,
      R => '0'
    );
sig_cmd2addr_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55054444"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_csm_ld_xfer,
      I2 => sig_inhibit_rdy_n_0,
      I3 => sig_cmd2addr_valid_reg_0,
      I4 => \^p_22_out\,
      O => sig_cmd2addr_valid_i_1_n_0
    );
sig_cmd2addr_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_cmd2addr_valid_i_1_n_0,
      Q => \^p_22_out\,
      R => '0'
    );
sig_cmd2data_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54540454"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_csm_ld_xfer,
      I2 => \^p_11_out\,
      I3 => sig_inhibit_rdy_n,
      I4 => sig_xfer_is_seq_reg_reg_1,
      O => sig_cmd2data_valid_i_1_n_0
    );
sig_cmd2data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_cmd2data_valid_i_1_n_0,
      Q => \^p_11_out\,
      R => '0'
    );
sig_csm_ld_xfer_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => \^p_11_out\,
      I1 => \^p_22_out\,
      I2 => \FSM_onehot_sig_csm_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_sig_csm_state_reg_n_0_[5]\,
      O => sig_csm_ld_xfer_ns
    );
sig_csm_ld_xfer_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_csm_ld_xfer_ns,
      Q => sig_csm_ld_xfer,
      R => sig_init_reg
    );
sig_csm_pop_child_cmd_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_sig_csm_state_reg_n_0_[1]\,
      I1 => sig_child_cmd_reg_full,
      O => sig_csm_pop_child_cmd_ns
    );
sig_csm_pop_child_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_csm_pop_child_cmd_ns,
      Q => \^sig_csm_pop_child_cmd\,
      R => sig_init_reg
    );
sig_csm_pop_sf_fifo_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \FSM_onehot_sig_csm_state_reg_n_0_[5]\,
      I1 => \^p_11_out\,
      I2 => \^p_22_out\,
      O => sig_csm_pop_sf_fifo_ns
    );
sig_csm_pop_sf_fifo_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_csm_pop_sf_fifo_ns,
      Q => \^p_32_out\,
      R => sig_init_reg
    );
sig_first_realigner_cmd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DC"
    )
        port map (
      I0 => sig_psm_ld_realigner_reg,
      I1 => \^sig_push_input_reg12_out\,
      I2 => sig_first_realigner_cmd,
      I3 => sig_init_reg,
      O => sig_first_realigner_cmd_i_1_n_0
    );
sig_first_realigner_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_first_realigner_cmd_i_1_n_0,
      Q => sig_first_realigner_cmd,
      R => '0'
    );
\sig_input_addr_reg[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^sig_psm_halt\,
      I1 => \^sig_input_reg_empty\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^p_10_out\,
      O => \^sig_push_input_reg12_out\
    );
\sig_input_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => Q(24),
      Q => sig_input_addr_reg(0),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => Q(34),
      Q => sig_input_addr_reg(10),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => Q(35),
      Q => sig_input_addr_reg(11),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => Q(36),
      Q => sig_input_addr_reg(12),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => Q(37),
      Q => sig_input_addr_reg(13),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => Q(38),
      Q => sig_input_addr_reg(14),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => Q(39),
      Q => sig_input_addr_reg(15),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => Q(40),
      Q => sig_input_addr_reg(16),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => Q(41),
      Q => sig_input_addr_reg(17),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => Q(42),
      Q => sig_input_addr_reg(18),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => Q(43),
      Q => sig_input_addr_reg(19),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => Q(25),
      Q => sig_input_addr_reg(1),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => Q(44),
      Q => sig_input_addr_reg(20),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => Q(45),
      Q => sig_input_addr_reg(21),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => Q(46),
      Q => sig_input_addr_reg(22),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => Q(47),
      Q => sig_input_addr_reg(23),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => Q(48),
      Q => sig_input_addr_reg(24),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => Q(49),
      Q => sig_input_addr_reg(25),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => Q(50),
      Q => sig_input_addr_reg(26),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => Q(51),
      Q => sig_input_addr_reg(27),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => Q(52),
      Q => sig_input_addr_reg(28),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => Q(53),
      Q => sig_input_addr_reg(29),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => Q(26),
      Q => sig_input_addr_reg(2),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => Q(54),
      Q => sig_input_addr_reg(30),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => Q(55),
      Q => sig_input_addr_reg(31),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => Q(27),
      Q => sig_input_addr_reg(3),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => Q(28),
      Q => sig_input_addr_reg(4),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => Q(29),
      Q => sig_input_addr_reg(5),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => Q(30),
      Q => sig_input_addr_reg(6),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => Q(31),
      Q => sig_input_addr_reg(7),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => Q(32),
      Q => sig_input_addr_reg(8),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
\sig_input_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => Q(33),
      Q => sig_input_addr_reg(9),
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
sig_input_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => Q(23),
      Q => sig_input_burst_type_reg,
      R => \sig_input_addr_reg_reg[31]_0\(0)
    );
sig_input_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg12_out\,
      D => '0',
      Q => \^sig_input_reg_empty\,
      S => \sig_input_addr_reg_reg[31]_0\(0)
    );
sig_needed_2_realign_cmds_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_skip_align2mbaa_s_h,
      O => sig_needed_2_realign_cmds_i_1_n_0
    );
sig_needed_2_realign_cmds_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_needed_2_realign_cmds_i_1_n_0,
      Q => sig_needed_2_realign_cmds,
      R => SR(0)
    );
sig_psm_halt_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_psm_state(0),
      I1 => sig_psm_state(1),
      O => sig_psm_halt_ns
    );
sig_psm_halt_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_halt_ns,
      Q => \^sig_psm_halt\,
      S => sig_init_reg
    );
sig_psm_ld_calc1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => sig_psm_state(0),
      I1 => sig_psm_state(1),
      I2 => sig_realign_reg_empty,
      I3 => sig_psm_state(2),
      O => sig_psm_ld_calc1_ns
    );
sig_psm_ld_calc1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_ld_calc1_ns,
      Q => sig_psm_ld_calc1,
      R => sig_init_reg
    );
sig_psm_ld_chcmd_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => sig_psm_state(2),
      I1 => sig_psm_state(0),
      I2 => sig_psm_state(1),
      I3 => sig_child_cmd_reg_full,
      O => sig_psm_ld_chcmd_reg_i_1_n_0
    );
sig_psm_ld_chcmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_ld_chcmd_reg_i_1_n_0,
      Q => sig_psm_ld_chcmd_reg,
      R => sig_init_reg
    );
sig_psm_ld_realigner_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0840"
    )
        port map (
      I0 => sig_psm_state(2),
      I1 => sig_realign_reg_empty,
      I2 => sig_psm_state(1),
      I3 => sig_psm_state(0),
      O => sig_psm_ld_realigner_reg_ns
    );
sig_psm_ld_realigner_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_ld_realigner_reg_ns,
      Q => sig_psm_ld_realigner_reg,
      R => sig_init_reg
    );
sig_psm_pop_input_cmd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBAAAAAAAAAAA"
    )
        port map (
      I0 => sig_psm_pop_input_cmd_i_2_n_0,
      I1 => \^p_10_out\,
      I2 => sig_skip_align2mbaa,
      I3 => sig_first_realigner_cmd,
      I4 => sig_skip_align2mbaa_s_h,
      I5 => sig_psm_ld_chcmd_reg_i_1_n_0,
      O => sig_psm_pop_input_cmd_ns
    );
sig_psm_pop_input_cmd_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sig_realign_reg_empty,
      I1 => sig_psm_state(0),
      I2 => sig_psm_state(2),
      I3 => sig_psm_state(1),
      O => sig_psm_pop_input_cmd_i_2_n_0
    );
sig_psm_pop_input_cmd_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_sequential_sig_psm_state[2]_i_4_n_0\,
      I1 => \FSM_sequential_sig_psm_state[2]_i_3_n_0\,
      I2 => \^p_10_out\,
      O => sig_skip_align2mbaa
    );
sig_psm_pop_input_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_pop_input_cmd_ns,
      Q => sig_psm_pop_input_cmd,
      R => sig_init_reg
    );
\sig_realign_btt_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(0),
      Q => \sig_realign_strt_offset_reg_reg[2]_0\(0),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(10),
      Q => \sig_realign_strt_offset_reg_reg[2]_0\(10),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(11),
      Q => \sig_realign_strt_offset_reg_reg[2]_0\(11),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(12),
      Q => \sig_realign_strt_offset_reg_reg[2]_0\(12),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(13),
      Q => \sig_realign_strt_offset_reg_reg[2]_0\(13),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(14),
      Q => \sig_realign_strt_offset_reg_reg[2]_0\(14),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(15),
      Q => \sig_realign_strt_offset_reg_reg[2]_0\(15),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(16),
      Q => \sig_realign_strt_offset_reg_reg[2]_0\(16),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(17),
      Q => \sig_realign_strt_offset_reg_reg[2]_0\(17),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(18),
      Q => \sig_realign_strt_offset_reg_reg[2]_0\(18),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(19),
      Q => \sig_realign_strt_offset_reg_reg[2]_0\(19),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(1),
      Q => \sig_realign_strt_offset_reg_reg[2]_0\(1),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(20),
      Q => \sig_realign_strt_offset_reg_reg[2]_0\(20),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(21),
      Q => \sig_realign_strt_offset_reg_reg[2]_0\(21),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(22),
      Q => \sig_realign_strt_offset_reg_reg[2]_0\(22),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(2),
      Q => \sig_realign_strt_offset_reg_reg[2]_0\(2),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(3),
      Q => \sig_realign_strt_offset_reg_reg[2]_0\(3),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(4),
      Q => \sig_realign_strt_offset_reg_reg[2]_0\(4),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(5),
      Q => \sig_realign_strt_offset_reg_reg[2]_0\(5),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(6),
      Q => \sig_realign_strt_offset_reg_reg[2]_0\(6),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(7),
      Q => \sig_realign_strt_offset_reg_reg[2]_0\(7),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(8),
      Q => \sig_realign_strt_offset_reg_reg[2]_0\(8),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(9),
      Q => \sig_realign_strt_offset_reg_reg[2]_0\(9),
      R => sig_realign_tag_reg0
    );
sig_realign_calc_err_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \^p_10_out\,
      Q => \sig_realign_strt_offset_reg_reg[2]_0\(24),
      R => sig_realign_tag_reg0
    );
sig_realign_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_skip_align2mbaa,
      I1 => sig_first_realigner_cmd,
      O => sig_realign_cmd_cmplt_reg0
    );
sig_realign_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realign_cmd_cmplt_reg0,
      Q => \sig_realign_strt_offset_reg_reg[2]_0\(23),
      R => sig_realign_tag_reg0
    );
sig_realign_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => '0',
      Q => sig_realign_reg_empty,
      S => sig_realign_tag_reg0
    );
sig_realign_reg_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABAAA"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_psm_ld_realigner_reg,
      I2 => \^p_9_out\,
      I3 => sig_inhibit_rdy_n_1,
      I4 => \sig_realign_strt_offset_reg_reg[0]_0\,
      O => sig_realign_tag_reg0
    );
sig_realign_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_psm_ld_realigner_reg,
      Q => \^p_9_out\,
      R => sig_realign_tag_reg0
    );
\sig_realign_strt_offset_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_input_addr_reg(0),
      I1 => sig_psm_ld_calc1,
      O => sig_realign_strt_offset(0)
    );
\sig_realign_strt_offset_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_input_addr_reg(1),
      I1 => sig_psm_ld_calc1,
      O => sig_realign_strt_offset(1)
    );
\sig_realign_strt_offset_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_input_addr_reg(2),
      I1 => sig_psm_ld_calc1,
      O => sig_realign_strt_offset(2)
    );
\sig_realign_strt_offset_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realign_strt_offset(0),
      Q => \sig_realign_strt_offset_reg_reg[2]_0\(25),
      R => sig_realign_tag_reg0
    );
\sig_realign_strt_offset_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realign_strt_offset(1),
      Q => \sig_realign_strt_offset_reg_reg[2]_0\(26),
      R => sig_realign_tag_reg0
    );
\sig_realign_strt_offset_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realign_strt_offset(2),
      Q => \sig_realign_strt_offset_reg_reg[2]_0\(27),
      R => sig_realign_tag_reg0
    );
\sig_realigner_btt2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_input_addr_reg(0),
      I1 => sig_first_realigner_cmd,
      I2 => sig_skip_align2mbaa,
      I3 => sig_btt_residue_slice(0),
      O => sig_realigner_btt(0)
    );
\sig_realigner_btt2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => sig_btt_residue_slice(10),
      I1 => sig_skip_align2mbaa,
      I2 => sig_first_realigner_cmd,
      O => sig_realigner_btt(10)
    );
\sig_realigner_btt2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => sig_btt_upper_slice(0),
      I1 => sig_skip_align2mbaa,
      I2 => sig_first_realigner_cmd,
      O => sig_realigner_btt(11)
    );
\sig_realigner_btt2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => sig_btt_upper_slice(1),
      I1 => sig_skip_align2mbaa,
      I2 => sig_first_realigner_cmd,
      O => sig_realigner_btt(12)
    );
\sig_realigner_btt2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => sig_btt_upper_slice(2),
      I1 => sig_skip_align2mbaa,
      I2 => sig_first_realigner_cmd,
      O => sig_realigner_btt(13)
    );
\sig_realigner_btt2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => sig_btt_upper_slice(3),
      I1 => sig_skip_align2mbaa,
      I2 => sig_first_realigner_cmd,
      O => sig_realigner_btt(14)
    );
\sig_realigner_btt2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => sig_btt_upper_slice(4),
      I1 => sig_skip_align2mbaa,
      I2 => sig_first_realigner_cmd,
      O => sig_realigner_btt(15)
    );
\sig_realigner_btt2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => sig_btt_upper_slice(5),
      I1 => sig_skip_align2mbaa,
      I2 => sig_first_realigner_cmd,
      O => sig_realigner_btt(16)
    );
\sig_realigner_btt2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => sig_btt_upper_slice(6),
      I1 => sig_skip_align2mbaa,
      I2 => sig_first_realigner_cmd,
      O => sig_realigner_btt(17)
    );
\sig_realigner_btt2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => sig_btt_upper_slice(7),
      I1 => sig_skip_align2mbaa,
      I2 => sig_first_realigner_cmd,
      O => sig_realigner_btt(18)
    );
\sig_realigner_btt2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => sig_btt_upper_slice(8),
      I1 => sig_skip_align2mbaa,
      I2 => sig_first_realigner_cmd,
      O => sig_realigner_btt(19)
    );
\sig_realigner_btt2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => sig_input_addr_reg(0),
      I1 => sig_input_addr_reg(1),
      I2 => sig_first_realigner_cmd,
      I3 => sig_skip_align2mbaa,
      I4 => sig_btt_residue_slice(1),
      O => sig_realigner_btt(1)
    );
\sig_realigner_btt2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => sig_btt_upper_slice(9),
      I1 => sig_skip_align2mbaa,
      I2 => sig_first_realigner_cmd,
      O => sig_realigner_btt(20)
    );
\sig_realigner_btt2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => sig_btt_upper_slice(10),
      I1 => sig_skip_align2mbaa,
      I2 => sig_first_realigner_cmd,
      O => sig_realigner_btt(21)
    );
\sig_realigner_btt2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_skip_align2mbaa,
      I2 => sig_first_realigner_cmd,
      O => \sig_realigner_btt2[22]_i_1_n_0\
    );
\sig_realigner_btt2[22]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => sig_btt_upper_slice(11),
      I1 => sig_skip_align2mbaa,
      I2 => sig_first_realigner_cmd,
      O => sig_realigner_btt(22)
    );
\sig_realigner_btt2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF56FF00005600"
    )
        port map (
      I0 => sig_input_addr_reg(2),
      I1 => sig_input_addr_reg(1),
      I2 => sig_input_addr_reg(0),
      I3 => sig_first_realigner_cmd,
      I4 => sig_skip_align2mbaa,
      I5 => sig_btt_residue_slice(2),
      O => sig_realigner_btt(2)
    );
\sig_realigner_btt2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \sig_realigner_btt2[3]_i_2_n_0\,
      I1 => sig_first_realigner_cmd,
      I2 => sig_skip_align2mbaa,
      I3 => sig_btt_residue_slice(3),
      O => sig_realigner_btt(3)
    );
\sig_realigner_btt2[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => sig_input_addr_reg(3),
      I1 => sig_input_addr_reg(0),
      I2 => sig_input_addr_reg(1),
      I3 => sig_input_addr_reg(2),
      O => \sig_realigner_btt2[3]_i_2_n_0\
    );
\sig_realigner_btt2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \sig_realigner_btt2[4]_i_2_n_0\,
      I1 => sig_first_realigner_cmd,
      I2 => sig_skip_align2mbaa,
      I3 => sig_btt_residue_slice(4),
      O => sig_realigner_btt(4)
    );
\sig_realigner_btt2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => sig_input_addr_reg(4),
      I1 => sig_input_addr_reg(2),
      I2 => sig_input_addr_reg(1),
      I3 => sig_input_addr_reg(0),
      I4 => sig_input_addr_reg(3),
      O => \sig_realigner_btt2[4]_i_2_n_0\
    );
\sig_realigner_btt2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \sig_realigner_btt2[5]_i_2_n_0\,
      I1 => sig_first_realigner_cmd,
      I2 => sig_skip_align2mbaa,
      I3 => sig_btt_residue_slice(5),
      O => sig_realigner_btt(5)
    );
\sig_realigner_btt2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => sig_input_addr_reg(5),
      I1 => sig_input_addr_reg(3),
      I2 => sig_input_addr_reg(0),
      I3 => sig_input_addr_reg(1),
      I4 => sig_input_addr_reg(2),
      I5 => sig_input_addr_reg(4),
      O => \sig_realigner_btt2[5]_i_2_n_0\
    );
\sig_realigner_btt2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F0060"
    )
        port map (
      I0 => sig_input_addr_reg(6),
      I1 => \sig_realigner_btt2[7]_i_2_n_0\,
      I2 => sig_first_realigner_cmd,
      I3 => sig_skip_align2mbaa,
      I4 => sig_btt_residue_slice(6),
      O => sig_realigner_btt(6)
    );
\sig_realigner_btt2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF56FF00005600"
    )
        port map (
      I0 => sig_input_addr_reg(7),
      I1 => \sig_realigner_btt2[7]_i_2_n_0\,
      I2 => sig_input_addr_reg(6),
      I3 => sig_first_realigner_cmd,
      I4 => sig_skip_align2mbaa,
      I5 => sig_btt_residue_slice(7),
      O => sig_realigner_btt(7)
    );
\sig_realigner_btt2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sig_input_addr_reg(5),
      I1 => sig_input_addr_reg(3),
      I2 => sig_input_addr_reg(0),
      I3 => sig_input_addr_reg(1),
      I4 => sig_input_addr_reg(2),
      I5 => sig_input_addr_reg(4),
      O => \sig_realigner_btt2[7]_i_2_n_0\
    );
\sig_realigner_btt2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \sig_realigner_btt2[8]_i_2_n_0\,
      I1 => sig_first_realigner_cmd,
      I2 => sig_skip_align2mbaa,
      I3 => sig_btt_residue_slice(8),
      O => sig_realigner_btt(8)
    );
\sig_realigner_btt2[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => sig_input_addr_reg(8),
      I1 => sig_input_addr_reg(6),
      I2 => \sig_realigner_btt2[7]_i_2_n_0\,
      I3 => sig_input_addr_reg(7),
      O => \sig_realigner_btt2[8]_i_2_n_0\
    );
\sig_realigner_btt2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \sig_realigner_btt2[9]_i_2_n_0\,
      I1 => sig_first_realigner_cmd,
      I2 => sig_skip_align2mbaa,
      I3 => sig_btt_residue_slice(9),
      O => sig_realigner_btt(9)
    );
\sig_realigner_btt2[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => sig_input_addr_reg(9),
      I1 => sig_input_addr_reg(7),
      I2 => \sig_realigner_btt2[7]_i_2_n_0\,
      I3 => sig_input_addr_reg(6),
      I4 => sig_input_addr_reg(8),
      O => \sig_realigner_btt2[9]_i_2_n_0\
    );
\sig_realigner_btt2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(0),
      Q => sig_realigner_btt2(0),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(10),
      Q => sig_realigner_btt2(10),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(11),
      Q => sig_realigner_btt2(11),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(12),
      Q => sig_realigner_btt2(12),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(13),
      Q => sig_realigner_btt2(13),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(14),
      Q => sig_realigner_btt2(14),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(15),
      Q => sig_realigner_btt2(15),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(16),
      Q => sig_realigner_btt2(16),
      R => \sig_realigner_btt2[22]_i_1_n_0\
    );
\sig_realigner_btt2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(17),
      Q => sig_realigner_btt2(17),
      R => \sig_realigner_btt2[22]_i_1_n_0\
    );
\sig_realigner_btt2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(18),
      Q => sig_realigner_btt2(18),
      R => \sig_realigner_btt2[22]_i_1_n_0\
    );
\sig_realigner_btt2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(19),
      Q => sig_realigner_btt2(19),
      R => \sig_realigner_btt2[22]_i_1_n_0\
    );
\sig_realigner_btt2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(1),
      Q => sig_realigner_btt2(1),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(20),
      Q => sig_realigner_btt2(20),
      R => \sig_realigner_btt2[22]_i_1_n_0\
    );
\sig_realigner_btt2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(21),
      Q => sig_realigner_btt2(21),
      R => \sig_realigner_btt2[22]_i_1_n_0\
    );
\sig_realigner_btt2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(22),
      Q => sig_realigner_btt2(22),
      R => \sig_realigner_btt2[22]_i_1_n_0\
    );
\sig_realigner_btt2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(2),
      Q => sig_realigner_btt2(2),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(3),
      Q => sig_realigner_btt2(3),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(4),
      Q => sig_realigner_btt2(4),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(5),
      Q => sig_realigner_btt2(5),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(6),
      Q => sig_realigner_btt2(6),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(7),
      Q => sig_realigner_btt2(7),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(8),
      Q => sig_realigner_btt2(8),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(9),
      Q => sig_realigner_btt2(9),
      R => sig_init_reg
    );
sig_skip_align2mbaa_s_h_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C5C0"
    )
        port map (
      I0 => sig_psm_ld_chcmd_reg,
      I1 => sig_skip_align2mbaa,
      I2 => sig_psm_ld_realigner_reg,
      I3 => sig_skip_align2mbaa_s_h,
      I4 => sig_init_reg,
      O => sig_skip_align2mbaa_s_h_i_1_n_0
    );
sig_skip_align2mbaa_s_h_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_skip_align2mbaa_s_h_i_1_n_0,
      Q => sig_skip_align2mbaa_s_h,
      R => '0'
    );
\sig_xfer_addr_reg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAABBBB"
    )
        port map (
      I0 => sig_init_reg,
      I1 => \sig_xfer_addr_reg[31]_i_2_n_0\,
      I2 => sig_xfer_is_seq_reg_reg_1,
      I3 => sig_inhibit_rdy_n,
      I4 => \^p_11_out\,
      O => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD0DF"
    )
        port map (
      I0 => sig_inhibit_rdy_n_0,
      I1 => sig_cmd2addr_valid_reg_0,
      I2 => \^p_22_out\,
      I3 => \^p_11_out\,
      I4 => sig_csm_ld_xfer,
      O => \sig_xfer_addr_reg[31]_i_2_n_0\
    );
\sig_xfer_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \^sig_child_addr_cntr_lsh_reg[2]_0\(0),
      Q => \in\(0),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(10),
      Q => \in\(10),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(11),
      Q => \in\(11),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(12),
      Q => \in\(12),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(13),
      Q => \in\(13),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(14),
      Q => \in\(14),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => p_1_in,
      Q => \in\(15),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(0),
      Q => \in\(16),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(1),
      Q => \in\(17),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(2),
      Q => \in\(18),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(3),
      Q => \in\(19),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \^sig_child_addr_cntr_lsh_reg[2]_0\(1),
      Q => \in\(1),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(4),
      Q => \in\(20),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(5),
      Q => \in\(21),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(6),
      Q => \in\(22),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(7),
      Q => \in\(23),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(8),
      Q => \in\(24),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(9),
      Q => \in\(25),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(10),
      Q => \in\(26),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(11),
      Q => \in\(27),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(12),
      Q => \in\(28),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(13),
      Q => \in\(29),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \^sig_child_addr_cntr_lsh_reg[2]_0\(2),
      Q => \in\(2),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(14),
      Q => \in\(30),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(15),
      Q => \in\(31),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(3),
      Q => \in\(3),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(4),
      Q => \in\(4),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(5),
      Q => \in\(5),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(6),
      Q => \in\(6),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(7),
      Q => \in\(7),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(8),
      Q => \in\(8),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(9),
      Q => \in\(9),
      R => sig_xfer_cache_reg0
    );
sig_xfer_calc_err_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_qual_error_reg,
      Q => \in\(41),
      R => sig_xfer_cache_reg0
    );
sig_xfer_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => sig_child_qual_error_reg,
      I1 => \^sig_child_qual_first_of_2\,
      I2 => dout(12),
      I3 => dout(11),
      O => sig_xfer_cmd_cmplt_reg0
    );
sig_xfer_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_cmd_cmplt_reg0,
      Q => sig_xfer_cmd_cmplt_reg_reg_0(1),
      R => sig_xfer_cache_reg0
    );
sig_xfer_is_seq_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_is_seq_reg_reg_0,
      Q => sig_xfer_cmd_cmplt_reg_reg_0(0),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^sig_adjusted_addr_incr\(3),
      I1 => \^sig_adjusted_addr_incr\(0),
      I2 => \^sig_adjusted_addr_incr\(1),
      I3 => \^sig_adjusted_addr_incr\(2),
      O => \sig_xfer_len_reg[0]_i_1_n_0\
    );
\sig_xfer_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \sig_xfer_len_reg[0]_i_1_n_0\,
      Q => \in\(32),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => D(0),
      Q => \in\(33),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => D(1),
      Q => \in\(34),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => D(2),
      Q => \in\(35),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => D(3),
      Q => \in\(36),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => D(4),
      Q => \in\(37),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => D(5),
      Q => \in\(38),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => D(6),
      Q => \in\(39),
      R => sig_xfer_cache_reg0
    );
sig_xfer_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_qual_burst_type,
      Q => \in\(40),
      R => sig_xfer_cache_reg0
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_32_out\,
      I1 => empty,
      O => rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_datamover_mssai_skid_buf is
  port (
    \out\ : out STD_LOGIC;
    sig_s_ready_out_reg_0 : out STD_LOGIC;
    sig_m_valid_out_reg_0 : out STD_LOGIC;
    sig_strm_tstrb : out STD_LOGIC;
    sig_strm_tlast : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_btt_eq_0_reg : out STD_LOGIC;
    sig_m_valid_out_reg_1 : out STD_LOGIC;
    sig_sm_pop_cmd_fifo_reg : out STD_LOGIC;
    sig_eop_sent : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_m_valid_out_reg_2 : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_m_valid_out_reg_3 : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_data_reg_out_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_data_reg_out_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_data_reg_out_reg[7]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_data_reg_out_reg[7]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_data_reg_out_reg[7]_4\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_data_reg_out_reg[7]_5\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_data_reg_out_reg[7]_6\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_data_reg_out_reg[7]_7\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_m_valid_out_reg_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_first_dbeat_reg\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_clr_dbc_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\ : out STD_LOGIC;
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]_0\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_m_valid_dup_reg_0 : in STD_LOGIC;
    \sig_data_reg_out_reg[7]_8\ : in STD_LOGIC;
    sig_btt_eq_0 : in STD_LOGIC;
    sig_btt_eq_0_reg_0 : in STD_LOGIC;
    sig_btt_eq_0_reg_1 : in STD_LOGIC;
    sig_btt_eq_0_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_btt_eq_0_reg_3 : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_eop_halt_xfer : in STD_LOGIC;
    \sig_btt_cntr_reg[22]\ : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]_0\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg_reg[6][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ : in STD_LOGIC;
    skid2dre_wlast : in STD_LOGIC;
    skid2dre_wstrb : in STD_LOGIC;
    sig_clr_dbc_reg : in STD_LOGIC;
    sig_s_ready_dup_reg_0 : in STD_LOGIC;
    sig_s_ready_dup_reg_1 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    sig_data_reg_out_en : in STD_LOGIC;
    \sig_byte_cntr_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_byte_cntr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_datamover_mssai_skid_buf : entity is "axi_datamover_mssai_skid_buf";
end design_1_axi_dma_0_1_axi_datamover_mssai_skid_buf;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_datamover_mssai_skid_buf is
  signal \^include_packing.lsig_0ffset_cntr_reg[0]\ : STD_LOGIC;
  signal \^include_packing.lsig_0ffset_cntr_reg[0]_0\ : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_dre2ibtt_tdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^sig_eop_sent\ : STD_LOGIC;
  signal \sig_last_reg_out_i_1__2_n_0\ : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal \sig_last_skid_reg_i_1__1_n_0\ : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal \sig_m_valid_dup_i_1__0_n_0\ : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal \^sig_m_valid_out_reg_1\ : STD_LOGIC;
  signal \^sig_m_valid_out_reg_2\ : STD_LOGIC;
  signal \^sig_m_valid_out_reg_3\ : STD_LOGIC;
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal sig_s_ready_dup2 : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup2 : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup2 : signal is "no";
  signal sig_s_ready_dup3 : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup3 : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup3 : signal is "no";
  signal sig_s_ready_dup4 : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup4 : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup4 : signal is "no";
  signal \sig_s_ready_dup_i_1__2_n_0\ : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal \sig_strb_reg_out[0]_i_1__2_n_0\ : STD_LOGIC;
  signal sig_strb_skid_reg : STD_LOGIC;
  signal \sig_strb_skid_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \^sig_strm_tlast\ : STD_LOGIC;
  signal \^sig_strm_tstrb\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_4\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg[2][1]_i_4\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.lsig_first_dbeat_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sig_byte_cntr[10]_i_2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \sig_byte_cntr[7]_i_1\ : label is "soft_lutpair123";
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup2_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup2_reg : label is "no";
  attribute KEEP of sig_s_ready_dup3_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup3_reg : label is "no";
  attribute KEEP of sig_s_ready_dup4_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup4_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ <= \^include_packing.lsig_0ffset_cntr_reg[0]\;
  \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ <= \^include_packing.lsig_0ffset_cntr_reg[0]_0\;
  \out\ <= sig_m_valid_dup;
  sig_eop_sent <= \^sig_eop_sent\;
  sig_m_valid_out_reg_0 <= sig_m_valid_out;
  sig_m_valid_out_reg_1 <= \^sig_m_valid_out_reg_1\;
  sig_m_valid_out_reg_2 <= \^sig_m_valid_out_reg_2\;
  sig_m_valid_out_reg_3 <= \^sig_m_valid_out_reg_3\;
  sig_s_ready_out_reg_0 <= sig_s_ready_out;
  sig_strm_tlast <= \^sig_strm_tlast\;
  sig_strm_tstrb <= \^sig_strm_tstrb\;
\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55C00000"
    )
        port map (
      I0 => sig_sm_pop_cmd_fifo,
      I1 => \^sig_eop_sent\,
      I2 => lsig_cmd_fetch_pause,
      I3 => sig_need_cmd_flush,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_sm_pop_cmd_fifo_reg
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000022202"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(0),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      I2 => lsig_0ffset_cntr(1),
      I3 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(1),
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      O => \sig_data_reg_out_reg[7]_0\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000022202"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(1),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      I2 => lsig_0ffset_cntr(1),
      I3 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(1),
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      O => \sig_data_reg_out_reg[7]_0\(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000022202"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(2),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      I2 => lsig_0ffset_cntr(1),
      I3 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(1),
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      O => \sig_data_reg_out_reg[7]_0\(2)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000022202"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(3),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      I2 => lsig_0ffset_cntr(1),
      I3 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(1),
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      O => \sig_data_reg_out_reg[7]_0\(3)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000022202"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(4),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      I2 => lsig_0ffset_cntr(1),
      I3 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(1),
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      O => \sig_data_reg_out_reg[7]_0\(4)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000022202"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(5),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      I2 => lsig_0ffset_cntr(1),
      I3 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(1),
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      O => \sig_data_reg_out_reg[7]_0\(5)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000022202"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(6),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      I2 => lsig_0ffset_cntr(1),
      I3 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(1),
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      O => \sig_data_reg_out_reg[7]_0\(6)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000022202"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(7),
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      I2 => lsig_0ffset_cntr(1),
      I3 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(1),
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      O => \sig_data_reg_out_reg[7]_0\(7)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000022202"
    )
        port map (
      I0 => \^sig_m_valid_out_reg_2\,
      I1 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      I2 => lsig_0ffset_cntr(1),
      I3 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(1),
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      O => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_2\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000002A2"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(0),
      I1 => lsig_0ffset_cntr(1),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(1),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[7]_7\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000002A2"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(1),
      I1 => lsig_0ffset_cntr(1),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(1),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[7]_7\(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000002A2"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(2),
      I1 => lsig_0ffset_cntr(1),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(1),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[7]_7\(2)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000002A2"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(3),
      I1 => lsig_0ffset_cntr(1),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(1),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[7]_7\(3)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000002A2"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(4),
      I1 => lsig_0ffset_cntr(1),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(1),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[7]_7\(4)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000002A2"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(5),
      I1 => lsig_0ffset_cntr(1),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(1),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[7]_7\(5)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000002A2"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(6),
      I1 => lsig_0ffset_cntr(1),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(1),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[7]_7\(6)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000002A2"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(7),
      I1 => lsig_0ffset_cntr(1),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(1),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[7]_7\(7)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000002A2"
    )
        port map (
      I0 => \^sig_m_valid_out_reg_2\,
      I1 => lsig_0ffset_cntr(1),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(1),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^sig_m_valid_out_reg_3\,
      I1 => lsig_0ffset_cntr(0),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(0),
      O => \^include_packing.lsig_0ffset_cntr_reg[0]\
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(0),
      I1 => lsig_0ffset_cntr(2),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(2),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]_0\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[7]_3\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(1),
      I1 => lsig_0ffset_cntr(2),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(2),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]_0\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[7]_3\(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(2),
      I1 => lsig_0ffset_cntr(2),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(2),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]_0\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[7]_3\(2)
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(3),
      I1 => lsig_0ffset_cntr(2),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(2),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]_0\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[7]_3\(3)
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(4),
      I1 => lsig_0ffset_cntr(2),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(2),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]_0\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[7]_3\(4)
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(5),
      I1 => lsig_0ffset_cntr(2),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(2),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]_0\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[7]_3\(5)
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(6),
      I1 => lsig_0ffset_cntr(2),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(2),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]_0\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[7]_3\(6)
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(7),
      I1 => lsig_0ffset_cntr(2),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(2),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]_0\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[7]_3\(7)
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => \^sig_m_valid_out_reg_2\,
      I1 => lsig_0ffset_cntr(2),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(2),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]_0\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg[2][1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \^sig_m_valid_out_reg_3\,
      I1 => lsig_0ffset_cntr(0),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(0),
      O => \^include_packing.lsig_0ffset_cntr_reg[0]_0\
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(0),
      I1 => lsig_0ffset_cntr(2),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(2),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]_0\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[7]_6\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(1),
      I1 => lsig_0ffset_cntr(2),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(2),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]_0\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[7]_6\(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(2),
      I1 => lsig_0ffset_cntr(2),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(2),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]_0\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[7]_6\(2)
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(3),
      I1 => lsig_0ffset_cntr(2),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(2),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]_0\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[7]_6\(3)
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(4),
      I1 => lsig_0ffset_cntr(2),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(2),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]_0\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[7]_6\(4)
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(5),
      I1 => lsig_0ffset_cntr(2),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(2),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]_0\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[7]_6\(5)
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(6),
      I1 => lsig_0ffset_cntr(2),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(2),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]_0\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[7]_6\(6)
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(7),
      I1 => lsig_0ffset_cntr(2),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(2),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]_0\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[7]_6\(7)
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg[3][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => \^sig_m_valid_out_reg_2\,
      I1 => lsig_0ffset_cntr(2),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(2),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]_0\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]_0\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg[4][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(0),
      I1 => lsig_0ffset_cntr(1),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(1),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[7]_2\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg[4][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(1),
      I1 => lsig_0ffset_cntr(1),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(1),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[7]_2\(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg[4][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(2),
      I1 => lsig_0ffset_cntr(1),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(1),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[7]_2\(2)
    );
\INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg[4][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(3),
      I1 => lsig_0ffset_cntr(1),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(1),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[7]_2\(3)
    );
\INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg[4][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(4),
      I1 => lsig_0ffset_cntr(1),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(1),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[7]_2\(4)
    );
\INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg[4][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(5),
      I1 => lsig_0ffset_cntr(1),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(1),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[7]_2\(5)
    );
\INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg[4][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(6),
      I1 => lsig_0ffset_cntr(1),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(1),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[7]_2\(6)
    );
\INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg[4][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(7),
      I1 => lsig_0ffset_cntr(1),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(1),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \sig_data_reg_out_reg[7]_2\(7)
    );
\INCLUDE_PACKING.DO_REG_SLICES[4].lsig_flag_slice_reg[4][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => \^sig_m_valid_out_reg_2\,
      I1 => lsig_0ffset_cntr(1),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(1),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      O => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[5].lsig_data_slice_reg[5][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(0),
      I1 => lsig_0ffset_cntr(1),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(1),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[7]_5\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[5].lsig_data_slice_reg[5][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(1),
      I1 => lsig_0ffset_cntr(1),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(1),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[7]_5\(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[5].lsig_data_slice_reg[5][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(2),
      I1 => lsig_0ffset_cntr(1),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(1),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[7]_5\(2)
    );
\INCLUDE_PACKING.DO_REG_SLICES[5].lsig_data_slice_reg[5][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(3),
      I1 => lsig_0ffset_cntr(1),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(1),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[7]_5\(3)
    );
\INCLUDE_PACKING.DO_REG_SLICES[5].lsig_data_slice_reg[5][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(4),
      I1 => lsig_0ffset_cntr(1),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(1),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[7]_5\(4)
    );
\INCLUDE_PACKING.DO_REG_SLICES[5].lsig_data_slice_reg[5][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(5),
      I1 => lsig_0ffset_cntr(1),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(1),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[7]_5\(5)
    );
\INCLUDE_PACKING.DO_REG_SLICES[5].lsig_data_slice_reg[5][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(6),
      I1 => lsig_0ffset_cntr(1),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(1),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[7]_5\(6)
    );
\INCLUDE_PACKING.DO_REG_SLICES[5].lsig_data_slice_reg[5][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(7),
      I1 => lsig_0ffset_cntr(1),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(1),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \sig_data_reg_out_reg[7]_5\(7)
    );
\INCLUDE_PACKING.DO_REG_SLICES[5].lsig_flag_slice_reg[5][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => \^sig_m_valid_out_reg_2\,
      I1 => lsig_0ffset_cntr(1),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(1),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      I5 => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_1\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg[6][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002220200000000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(0),
      I1 => \^sig_m_valid_out_reg_3\,
      I2 => lsig_0ffset_cntr(0),
      I3 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(0),
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg_reg[6][0]\,
      O => \sig_data_reg_out_reg[7]_1\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg[6][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002220200000000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(1),
      I1 => \^sig_m_valid_out_reg_3\,
      I2 => lsig_0ffset_cntr(0),
      I3 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(0),
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg_reg[6][0]\,
      O => \sig_data_reg_out_reg[7]_1\(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg[6][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002220200000000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(2),
      I1 => \^sig_m_valid_out_reg_3\,
      I2 => lsig_0ffset_cntr(0),
      I3 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(0),
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg_reg[6][0]\,
      O => \sig_data_reg_out_reg[7]_1\(2)
    );
\INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg[6][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002220200000000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(3),
      I1 => \^sig_m_valid_out_reg_3\,
      I2 => lsig_0ffset_cntr(0),
      I3 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(0),
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg_reg[6][0]\,
      O => \sig_data_reg_out_reg[7]_1\(3)
    );
\INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg[6][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002220200000000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(4),
      I1 => \^sig_m_valid_out_reg_3\,
      I2 => lsig_0ffset_cntr(0),
      I3 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(0),
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg_reg[6][0]\,
      O => \sig_data_reg_out_reg[7]_1\(4)
    );
\INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg[6][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002220200000000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(5),
      I1 => \^sig_m_valid_out_reg_3\,
      I2 => lsig_0ffset_cntr(0),
      I3 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(0),
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg_reg[6][0]\,
      O => \sig_data_reg_out_reg[7]_1\(5)
    );
\INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg[6][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002220200000000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(6),
      I1 => \^sig_m_valid_out_reg_3\,
      I2 => lsig_0ffset_cntr(0),
      I3 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(0),
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg_reg[6][0]\,
      O => \sig_data_reg_out_reg[7]_1\(6)
    );
\INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg[6][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002220200000000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(7),
      I1 => \^sig_m_valid_out_reg_3\,
      I2 => lsig_0ffset_cntr(0),
      I3 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(0),
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg_reg[6][0]\,
      O => \sig_data_reg_out_reg[7]_1\(7)
    );
\INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg[6][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002220200000000"
    )
        port map (
      I0 => \^sig_m_valid_out_reg_2\,
      I1 => \^sig_m_valid_out_reg_3\,
      I2 => lsig_0ffset_cntr(0),
      I3 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(0),
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg_reg[6][0]\,
      O => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[7].lsig_data_slice_reg[7][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220002000000000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(0),
      I1 => \^sig_m_valid_out_reg_3\,
      I2 => lsig_0ffset_cntr(0),
      I3 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(0),
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg_reg[6][0]\,
      O => \sig_data_reg_out_reg[7]_4\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[7].lsig_data_slice_reg[7][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220002000000000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(1),
      I1 => \^sig_m_valid_out_reg_3\,
      I2 => lsig_0ffset_cntr(0),
      I3 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(0),
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg_reg[6][0]\,
      O => \sig_data_reg_out_reg[7]_4\(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[7].lsig_data_slice_reg[7][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220002000000000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(2),
      I1 => \^sig_m_valid_out_reg_3\,
      I2 => lsig_0ffset_cntr(0),
      I3 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(0),
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg_reg[6][0]\,
      O => \sig_data_reg_out_reg[7]_4\(2)
    );
\INCLUDE_PACKING.DO_REG_SLICES[7].lsig_data_slice_reg[7][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220002000000000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(3),
      I1 => \^sig_m_valid_out_reg_3\,
      I2 => lsig_0ffset_cntr(0),
      I3 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(0),
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg_reg[6][0]\,
      O => \sig_data_reg_out_reg[7]_4\(3)
    );
\INCLUDE_PACKING.DO_REG_SLICES[7].lsig_data_slice_reg[7][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220002000000000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(4),
      I1 => \^sig_m_valid_out_reg_3\,
      I2 => lsig_0ffset_cntr(0),
      I3 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(0),
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg_reg[6][0]\,
      O => \sig_data_reg_out_reg[7]_4\(4)
    );
\INCLUDE_PACKING.DO_REG_SLICES[7].lsig_data_slice_reg[7][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220002000000000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(5),
      I1 => \^sig_m_valid_out_reg_3\,
      I2 => lsig_0ffset_cntr(0),
      I3 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(0),
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg_reg[6][0]\,
      O => \sig_data_reg_out_reg[7]_4\(5)
    );
\INCLUDE_PACKING.DO_REG_SLICES[7].lsig_data_slice_reg[7][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220002000000000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(6),
      I1 => \^sig_m_valid_out_reg_3\,
      I2 => lsig_0ffset_cntr(0),
      I3 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(0),
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg_reg[6][0]\,
      O => \sig_data_reg_out_reg[7]_4\(6)
    );
\INCLUDE_PACKING.DO_REG_SLICES[7].lsig_data_slice_reg[7][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220002000000000"
    )
        port map (
      I0 => sig_dre2ibtt_tdata(7),
      I1 => \^sig_m_valid_out_reg_3\,
      I2 => lsig_0ffset_cntr(0),
      I3 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(0),
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg_reg[6][0]\,
      O => \sig_data_reg_out_reg[7]_4\(7)
    );
\INCLUDE_PACKING.DO_REG_SLICES[7].lsig_flag_slice_reg[7][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220002000000000"
    )
        port map (
      I0 => \^sig_m_valid_out_reg_2\,
      I1 => \^sig_m_valid_out_reg_3\,
      I2 => lsig_0ffset_cntr(0),
      I3 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(0),
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg_reg[6][0]\,
      O => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2\(0)
    );
\INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F407"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(0),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I2 => \^sig_m_valid_out_reg_3\,
      I3 => lsig_0ffset_cntr(0),
      O => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]_0\
    );
\INCLUDE_PACKING.lsig_0ffset_cntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF606F00006F60"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(0),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(1),
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I3 => lsig_0ffset_cntr(0),
      I4 => \^sig_m_valid_out_reg_3\,
      I5 => lsig_0ffset_cntr(1),
      O => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\
    );
\INCLUDE_PACKING.lsig_first_dbeat_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\,
      I1 => \^sig_m_valid_out_reg_3\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg\
    );
\INFERRED_GEN.cnt_i[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \sig_btt_cntr_reg[22]\,
      I1 => sig_m_valid_out,
      I2 => Q(0),
      I3 => sig_eop_halt_xfer,
      O => \^sig_m_valid_out_reg_3\
    );
\sig_btt_cntr[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000040FFFFFFFF"
    )
        port map (
      I0 => \sig_btt_cntr_reg[22]\,
      I1 => sig_m_valid_out,
      I2 => \^sig_strm_tlast\,
      I3 => sig_eop_halt_xfer,
      I4 => Q(0),
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \^sig_m_valid_out_reg_1\
    );
sig_btt_eq_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEEEEAAAFEEEE"
    )
        port map (
      I0 => \^sig_m_valid_out_reg_1\,
      I1 => sig_btt_eq_0,
      I2 => sig_btt_eq_0_reg_0,
      I3 => sig_btt_eq_0_reg_1,
      I4 => sig_btt_eq_0_reg_2(0),
      I5 => sig_btt_eq_0_reg_3,
      O => sig_btt_eq_0_reg
    );
\sig_byte_cntr[10]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_m_valid_out_reg_3\,
      O => sig_m_valid_out_reg_4(0)
    );
\sig_byte_cntr[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => sig_clr_dbc_reg,
      I1 => \^sig_m_valid_out_reg_3\,
      I2 => \^sig_strm_tstrb\,
      I3 => \sig_byte_cntr_reg[3]\(0),
      O => DI(0)
    );
\sig_byte_cntr[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FD0D0D0"
    )
        port map (
      I0 => sig_clr_dbc_reg,
      I1 => \^sig_m_valid_out_reg_3\,
      I2 => \sig_byte_cntr_reg[3]_0\(0),
      I3 => \^sig_strm_tstrb\,
      I4 => \sig_byte_cntr_reg[3]\(0),
      O => sig_clr_dbc_reg_reg(0)
    );
\sig_byte_cntr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^sig_m_valid_out_reg_3\,
      I1 => sig_clr_dbc_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => SR(0)
    );
\sig_data_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(0),
      I1 => D(0),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(1),
      I1 => D(1),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(2),
      I1 => D(2),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(3),
      I1 => D(3),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(4),
      I1 => D(4),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(5),
      I1 => D(5),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(6),
      I1 => D(6),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_s_ready_out,
      I1 => \sig_data_reg_out_reg[7]_8\,
      O => E(0)
    );
\sig_data_reg_out[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(7),
      I1 => D(7),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(0),
      Q => sig_dre2ibtt_tdata(0),
      R => '0'
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(1),
      Q => sig_dre2ibtt_tdata(1),
      R => '0'
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(2),
      Q => sig_dre2ibtt_tdata(2),
      R => '0'
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(3),
      Q => sig_dre2ibtt_tdata(3),
      R => '0'
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(4),
      Q => sig_dre2ibtt_tdata(4),
      R => '0'
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(5),
      Q => sig_dre2ibtt_tdata(5),
      R => '0'
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(6),
      Q => sig_dre2ibtt_tdata(6),
      R => '0'
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(7),
      Q => sig_dre2ibtt_tdata(7),
      R => '0'
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(0),
      Q => sig_data_skid_reg(0),
      R => '0'
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(1),
      Q => sig_data_skid_reg(1),
      R => '0'
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(2),
      Q => sig_data_skid_reg(2),
      R => '0'
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(3),
      Q => sig_data_skid_reg(3),
      R => '0'
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(4),
      Q => sig_data_skid_reg(4),
      R => '0'
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(5),
      Q => sig_data_skid_reg(5),
      R => '0'
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(6),
      Q => sig_data_skid_reg(6),
      R => '0'
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(7),
      Q => sig_data_skid_reg(7),
      R => '0'
    );
sig_dre2ibtt_eop_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => \^sig_strm_tlast\,
      I2 => sig_eop_halt_xfer,
      I3 => Q(0),
      O => \^sig_m_valid_out_reg_2\
    );
sig_eop_sent_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => Q(0),
      I1 => sig_eop_halt_xfer,
      I2 => \^sig_strm_tlast\,
      I3 => sig_m_valid_out,
      I4 => \sig_btt_cntr_reg[22]\,
      O => \^sig_eop_sent\
    );
\sig_last_reg_out_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => skid2dre_wlast,
      I1 => sig_s_ready_dup4,
      I2 => sig_last_skid_reg,
      I3 => sig_data_reg_out_en,
      I4 => \^sig_strm_tlast\,
      O => \sig_last_reg_out_i_1__2_n_0\
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_last_reg_out_i_1__2_n_0\,
      Q => \^sig_strm_tlast\,
      R => sig_stream_rst
    );
\sig_last_skid_reg_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => sig_last_skid_reg,
      I1 => sig_s_ready_dup,
      I2 => skid2dre_wlast,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \sig_last_skid_reg_i_1__1_n_0\
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_last_skid_reg_i_1__1_n_0\,
      Q => sig_last_skid_reg,
      R => '0'
    );
\sig_m_valid_dup_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2FF"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => sig_s_ready_dup,
      I2 => sig_s_ready_dup_reg_1,
      I3 => sig_data_reg_out_en,
      O => \sig_m_valid_dup_i_1__0_n_0\
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__0_n_0\,
      Q => sig_m_valid_dup,
      R => sig_m_valid_dup_reg_0
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__0_n_0\,
      Q => sig_m_valid_out,
      R => sig_m_valid_dup_reg_0
    );
sig_s_ready_dup2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__2_n_0\,
      Q => sig_s_ready_dup2,
      R => sig_stream_rst
    );
sig_s_ready_dup3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__2_n_0\,
      Q => sig_s_ready_dup3,
      R => sig_stream_rst
    );
sig_s_ready_dup4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__2_n_0\,
      Q => sig_s_ready_dup4,
      R => sig_stream_rst
    );
\sig_s_ready_dup_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAEEE"
    )
        port map (
      I0 => sig_s_ready_dup_reg_0,
      I1 => sig_s_ready_dup,
      I2 => sig_m_valid_dup,
      I3 => sig_s_ready_dup_reg_1,
      I4 => sig_init_reg,
      O => \sig_s_ready_dup_i_1__2_n_0\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__2_n_0\,
      Q => sig_s_ready_dup,
      R => sig_stream_rst
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__2_n_0\,
      Q => sig_s_ready_out,
      R => sig_stream_rst
    );
\sig_strb_reg_out[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => skid2dre_wstrb,
      I1 => sig_s_ready_dup3,
      I2 => sig_strb_skid_reg,
      I3 => sig_data_reg_out_en,
      I4 => \^sig_strm_tstrb\,
      O => \sig_strb_reg_out[0]_i_1__2_n_0\
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_strb_reg_out[0]_i_1__2_n_0\,
      Q => \^sig_strm_tstrb\,
      R => sig_stream_rst
    );
\sig_strb_skid_reg[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => sig_strb_skid_reg,
      I1 => sig_s_ready_dup,
      I2 => skid2dre_wstrb,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \sig_strb_skid_reg[0]_i_1__1_n_0\
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_strb_skid_reg[0]_i_1__1_n_0\,
      Q => sig_strb_skid_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_datamover_reset is
  port (
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    s2mm_halt_cmplt : out STD_LOGIC;
    sig_stream_rst : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    sig_s_h_halt_reg_reg_0 : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_halt_cmplt_reg_0 : in STD_LOGIC;
    sig_s_h_halt_reg_reg_1 : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_datamover_reset : entity is "axi_datamover_reset";
end design_1_axi_dma_0_1_axi_datamover_reset;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_datamover_reset is
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\ : STD_LOGIC;
  signal \^sig_rst2all_stop_request\ : STD_LOGIC;
  signal \^sig_stream_rst\ : STD_LOGIC;
begin
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\;
  sig_rst2all_stop_request <= \^sig_rst2all_stop_request\;
  sig_stream_rst <= \^sig_stream_rst\;
\sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \out\,
      Q => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      R => '0'
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_halt_cmplt_reg_0,
      Q => s2mm_halt_cmplt,
      R => \^sig_stream_rst\
    );
sig_halt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_rst2all_stop_request\,
      I1 => sig_halt_reg,
      O => sig_s_h_halt_reg_reg_0
    );
sig_s_h_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_s_h_halt_reg_reg_1,
      Q => \^sig_rst2all_stop_request\,
      R => \^sig_stream_rst\
    );
\sig_strb_reg_out[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      O => \^sig_stream_rst\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_datamover_skid2mm_buf is
  port (
    \out\ : out STD_LOGIC;
    sig_s_ready_out_reg_0 : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    sig_last_skid_reg : out STD_LOGIC;
    m_axi_s2mm_wlast : out STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    sig_data2skid_wlast : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_last_skid_mux_out : in STD_LOGIC;
    sig_m_valid_dup_reg_0 : in STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 63 downto 0 );
    sig_m_valid_dup_reg_1 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    \sig_strb_skid_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_strb_reg_out_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_datamover_skid2mm_buf : entity is "axi_datamover_skid2mm_buf";
end design_1_axi_dma_0_1_axi_datamover_skid2mm_buf;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_datamover_skid2mm_buf is
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal \sig_m_valid_dup_i_2__0_n_0\ : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal \sig_s_ready_dup_i_1__0_n_0\ : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  m_axi_s2mm_wvalid <= sig_m_valid_out;
  \out\ <= sig_s_ready_dup;
  sig_s_ready_out_reg_0 <= sig_s_ready_out;
\sig_data_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(10),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(10),
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(11),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(11),
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(12),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(12),
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(13),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(13),
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(14),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(14),
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(15),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(15),
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(16),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(16),
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(17),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(17),
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(18),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(18),
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(19),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(19),
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(20),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(20),
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(21),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(21),
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(22),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(22),
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(23),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(23),
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(24),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(24),
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(25),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(25),
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(26),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(26),
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(27),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(27),
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(28),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(28),
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(29),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(29),
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(30),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(30),
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(31),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(31),
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(32),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(32),
      O => sig_data_skid_mux_out(32)
    );
\sig_data_reg_out[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(33),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(33),
      O => sig_data_skid_mux_out(33)
    );
\sig_data_reg_out[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(34),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(34),
      O => sig_data_skid_mux_out(34)
    );
\sig_data_reg_out[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(35),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(35),
      O => sig_data_skid_mux_out(35)
    );
\sig_data_reg_out[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(36),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(36),
      O => sig_data_skid_mux_out(36)
    );
\sig_data_reg_out[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(37),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(37),
      O => sig_data_skid_mux_out(37)
    );
\sig_data_reg_out[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(38),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(38),
      O => sig_data_skid_mux_out(38)
    );
\sig_data_reg_out[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(39),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(39),
      O => sig_data_skid_mux_out(39)
    );
\sig_data_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(40),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(40),
      O => sig_data_skid_mux_out(40)
    );
\sig_data_reg_out[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(41),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(41),
      O => sig_data_skid_mux_out(41)
    );
\sig_data_reg_out[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(42),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(42),
      O => sig_data_skid_mux_out(42)
    );
\sig_data_reg_out[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(43),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(43),
      O => sig_data_skid_mux_out(43)
    );
\sig_data_reg_out[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(44),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(44),
      O => sig_data_skid_mux_out(44)
    );
\sig_data_reg_out[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(45),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(45),
      O => sig_data_skid_mux_out(45)
    );
\sig_data_reg_out[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(46),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(46),
      O => sig_data_skid_mux_out(46)
    );
\sig_data_reg_out[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(47),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(47),
      O => sig_data_skid_mux_out(47)
    );
\sig_data_reg_out[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(48),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(48),
      O => sig_data_skid_mux_out(48)
    );
\sig_data_reg_out[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(49),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(49),
      O => sig_data_skid_mux_out(49)
    );
\sig_data_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(50),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(50),
      O => sig_data_skid_mux_out(50)
    );
\sig_data_reg_out[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(51),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(51),
      O => sig_data_skid_mux_out(51)
    );
\sig_data_reg_out[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(52),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(52),
      O => sig_data_skid_mux_out(52)
    );
\sig_data_reg_out[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(53),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(53),
      O => sig_data_skid_mux_out(53)
    );
\sig_data_reg_out[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(54),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(54),
      O => sig_data_skid_mux_out(54)
    );
\sig_data_reg_out[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(55),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(55),
      O => sig_data_skid_mux_out(55)
    );
\sig_data_reg_out[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(56),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(56),
      O => sig_data_skid_mux_out(56)
    );
\sig_data_reg_out[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(57),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(57),
      O => sig_data_skid_mux_out(57)
    );
\sig_data_reg_out[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(58),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(58),
      O => sig_data_skid_mux_out(58)
    );
\sig_data_reg_out[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(59),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(59),
      O => sig_data_skid_mux_out(59)
    );
\sig_data_reg_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(60),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(60),
      O => sig_data_skid_mux_out(60)
    );
\sig_data_reg_out[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(61),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(61),
      O => sig_data_skid_mux_out(61)
    );
\sig_data_reg_out[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(62),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(62),
      O => sig_data_skid_mux_out(62)
    );
\sig_data_reg_out[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axi_s2mm_wready,
      I1 => sig_m_valid_dup,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(63),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(63),
      O => sig_data_skid_mux_out(63)
    );
\sig_data_reg_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(8),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(8),
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(9),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(9),
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(0),
      Q => m_axi_s2mm_wdata(0),
      R => '0'
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(10),
      Q => m_axi_s2mm_wdata(10),
      R => '0'
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(11),
      Q => m_axi_s2mm_wdata(11),
      R => '0'
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(12),
      Q => m_axi_s2mm_wdata(12),
      R => '0'
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(13),
      Q => m_axi_s2mm_wdata(13),
      R => '0'
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(14),
      Q => m_axi_s2mm_wdata(14),
      R => '0'
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(15),
      Q => m_axi_s2mm_wdata(15),
      R => '0'
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(16),
      Q => m_axi_s2mm_wdata(16),
      R => '0'
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(17),
      Q => m_axi_s2mm_wdata(17),
      R => '0'
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(18),
      Q => m_axi_s2mm_wdata(18),
      R => '0'
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(19),
      Q => m_axi_s2mm_wdata(19),
      R => '0'
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(1),
      Q => m_axi_s2mm_wdata(1),
      R => '0'
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(20),
      Q => m_axi_s2mm_wdata(20),
      R => '0'
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(21),
      Q => m_axi_s2mm_wdata(21),
      R => '0'
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(22),
      Q => m_axi_s2mm_wdata(22),
      R => '0'
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(23),
      Q => m_axi_s2mm_wdata(23),
      R => '0'
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(24),
      Q => m_axi_s2mm_wdata(24),
      R => '0'
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(25),
      Q => m_axi_s2mm_wdata(25),
      R => '0'
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(26),
      Q => m_axi_s2mm_wdata(26),
      R => '0'
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(27),
      Q => m_axi_s2mm_wdata(27),
      R => '0'
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(28),
      Q => m_axi_s2mm_wdata(28),
      R => '0'
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(29),
      Q => m_axi_s2mm_wdata(29),
      R => '0'
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(2),
      Q => m_axi_s2mm_wdata(2),
      R => '0'
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(30),
      Q => m_axi_s2mm_wdata(30),
      R => '0'
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(31),
      Q => m_axi_s2mm_wdata(31),
      R => '0'
    );
\sig_data_reg_out_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(32),
      Q => m_axi_s2mm_wdata(32),
      R => '0'
    );
\sig_data_reg_out_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(33),
      Q => m_axi_s2mm_wdata(33),
      R => '0'
    );
\sig_data_reg_out_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(34),
      Q => m_axi_s2mm_wdata(34),
      R => '0'
    );
\sig_data_reg_out_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(35),
      Q => m_axi_s2mm_wdata(35),
      R => '0'
    );
\sig_data_reg_out_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(36),
      Q => m_axi_s2mm_wdata(36),
      R => '0'
    );
\sig_data_reg_out_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(37),
      Q => m_axi_s2mm_wdata(37),
      R => '0'
    );
\sig_data_reg_out_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(38),
      Q => m_axi_s2mm_wdata(38),
      R => '0'
    );
\sig_data_reg_out_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(39),
      Q => m_axi_s2mm_wdata(39),
      R => '0'
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(3),
      Q => m_axi_s2mm_wdata(3),
      R => '0'
    );
\sig_data_reg_out_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(40),
      Q => m_axi_s2mm_wdata(40),
      R => '0'
    );
\sig_data_reg_out_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(41),
      Q => m_axi_s2mm_wdata(41),
      R => '0'
    );
\sig_data_reg_out_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(42),
      Q => m_axi_s2mm_wdata(42),
      R => '0'
    );
\sig_data_reg_out_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(43),
      Q => m_axi_s2mm_wdata(43),
      R => '0'
    );
\sig_data_reg_out_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(44),
      Q => m_axi_s2mm_wdata(44),
      R => '0'
    );
\sig_data_reg_out_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(45),
      Q => m_axi_s2mm_wdata(45),
      R => '0'
    );
\sig_data_reg_out_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(46),
      Q => m_axi_s2mm_wdata(46),
      R => '0'
    );
\sig_data_reg_out_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(47),
      Q => m_axi_s2mm_wdata(47),
      R => '0'
    );
\sig_data_reg_out_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(48),
      Q => m_axi_s2mm_wdata(48),
      R => '0'
    );
\sig_data_reg_out_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(49),
      Q => m_axi_s2mm_wdata(49),
      R => '0'
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(4),
      Q => m_axi_s2mm_wdata(4),
      R => '0'
    );
\sig_data_reg_out_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(50),
      Q => m_axi_s2mm_wdata(50),
      R => '0'
    );
\sig_data_reg_out_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(51),
      Q => m_axi_s2mm_wdata(51),
      R => '0'
    );
\sig_data_reg_out_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(52),
      Q => m_axi_s2mm_wdata(52),
      R => '0'
    );
\sig_data_reg_out_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(53),
      Q => m_axi_s2mm_wdata(53),
      R => '0'
    );
\sig_data_reg_out_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(54),
      Q => m_axi_s2mm_wdata(54),
      R => '0'
    );
\sig_data_reg_out_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(55),
      Q => m_axi_s2mm_wdata(55),
      R => '0'
    );
\sig_data_reg_out_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(56),
      Q => m_axi_s2mm_wdata(56),
      R => '0'
    );
\sig_data_reg_out_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(57),
      Q => m_axi_s2mm_wdata(57),
      R => '0'
    );
\sig_data_reg_out_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(58),
      Q => m_axi_s2mm_wdata(58),
      R => '0'
    );
\sig_data_reg_out_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(59),
      Q => m_axi_s2mm_wdata(59),
      R => '0'
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(5),
      Q => m_axi_s2mm_wdata(5),
      R => '0'
    );
\sig_data_reg_out_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(60),
      Q => m_axi_s2mm_wdata(60),
      R => '0'
    );
\sig_data_reg_out_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(61),
      Q => m_axi_s2mm_wdata(61),
      R => '0'
    );
\sig_data_reg_out_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(62),
      Q => m_axi_s2mm_wdata(62),
      R => '0'
    );
\sig_data_reg_out_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(63),
      Q => m_axi_s2mm_wdata(63),
      R => '0'
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(6),
      Q => m_axi_s2mm_wdata(6),
      R => '0'
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(7),
      Q => m_axi_s2mm_wdata(7),
      R => '0'
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(8),
      Q => m_axi_s2mm_wdata(8),
      R => '0'
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(9),
      Q => m_axi_s2mm_wdata(9),
      R => '0'
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(0),
      Q => sig_data_skid_reg(0),
      R => '0'
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(10),
      Q => sig_data_skid_reg(10),
      R => '0'
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(11),
      Q => sig_data_skid_reg(11),
      R => '0'
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(12),
      Q => sig_data_skid_reg(12),
      R => '0'
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(13),
      Q => sig_data_skid_reg(13),
      R => '0'
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(14),
      Q => sig_data_skid_reg(14),
      R => '0'
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(15),
      Q => sig_data_skid_reg(15),
      R => '0'
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(16),
      Q => sig_data_skid_reg(16),
      R => '0'
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(17),
      Q => sig_data_skid_reg(17),
      R => '0'
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(18),
      Q => sig_data_skid_reg(18),
      R => '0'
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(19),
      Q => sig_data_skid_reg(19),
      R => '0'
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(1),
      Q => sig_data_skid_reg(1),
      R => '0'
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(20),
      Q => sig_data_skid_reg(20),
      R => '0'
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(21),
      Q => sig_data_skid_reg(21),
      R => '0'
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(22),
      Q => sig_data_skid_reg(22),
      R => '0'
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(23),
      Q => sig_data_skid_reg(23),
      R => '0'
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(24),
      Q => sig_data_skid_reg(24),
      R => '0'
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(25),
      Q => sig_data_skid_reg(25),
      R => '0'
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(26),
      Q => sig_data_skid_reg(26),
      R => '0'
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(27),
      Q => sig_data_skid_reg(27),
      R => '0'
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(28),
      Q => sig_data_skid_reg(28),
      R => '0'
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(29),
      Q => sig_data_skid_reg(29),
      R => '0'
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(2),
      Q => sig_data_skid_reg(2),
      R => '0'
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(30),
      Q => sig_data_skid_reg(30),
      R => '0'
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(31),
      Q => sig_data_skid_reg(31),
      R => '0'
    );
\sig_data_skid_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(32),
      Q => sig_data_skid_reg(32),
      R => '0'
    );
\sig_data_skid_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(33),
      Q => sig_data_skid_reg(33),
      R => '0'
    );
\sig_data_skid_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(34),
      Q => sig_data_skid_reg(34),
      R => '0'
    );
\sig_data_skid_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(35),
      Q => sig_data_skid_reg(35),
      R => '0'
    );
\sig_data_skid_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(36),
      Q => sig_data_skid_reg(36),
      R => '0'
    );
\sig_data_skid_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(37),
      Q => sig_data_skid_reg(37),
      R => '0'
    );
\sig_data_skid_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(38),
      Q => sig_data_skid_reg(38),
      R => '0'
    );
\sig_data_skid_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(39),
      Q => sig_data_skid_reg(39),
      R => '0'
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(3),
      Q => sig_data_skid_reg(3),
      R => '0'
    );
\sig_data_skid_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(40),
      Q => sig_data_skid_reg(40),
      R => '0'
    );
\sig_data_skid_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(41),
      Q => sig_data_skid_reg(41),
      R => '0'
    );
\sig_data_skid_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(42),
      Q => sig_data_skid_reg(42),
      R => '0'
    );
\sig_data_skid_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(43),
      Q => sig_data_skid_reg(43),
      R => '0'
    );
\sig_data_skid_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(44),
      Q => sig_data_skid_reg(44),
      R => '0'
    );
\sig_data_skid_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(45),
      Q => sig_data_skid_reg(45),
      R => '0'
    );
\sig_data_skid_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(46),
      Q => sig_data_skid_reg(46),
      R => '0'
    );
\sig_data_skid_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(47),
      Q => sig_data_skid_reg(47),
      R => '0'
    );
\sig_data_skid_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(48),
      Q => sig_data_skid_reg(48),
      R => '0'
    );
\sig_data_skid_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(49),
      Q => sig_data_skid_reg(49),
      R => '0'
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(4),
      Q => sig_data_skid_reg(4),
      R => '0'
    );
\sig_data_skid_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(50),
      Q => sig_data_skid_reg(50),
      R => '0'
    );
\sig_data_skid_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(51),
      Q => sig_data_skid_reg(51),
      R => '0'
    );
\sig_data_skid_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(52),
      Q => sig_data_skid_reg(52),
      R => '0'
    );
\sig_data_skid_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(53),
      Q => sig_data_skid_reg(53),
      R => '0'
    );
\sig_data_skid_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(54),
      Q => sig_data_skid_reg(54),
      R => '0'
    );
\sig_data_skid_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(55),
      Q => sig_data_skid_reg(55),
      R => '0'
    );
\sig_data_skid_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(56),
      Q => sig_data_skid_reg(56),
      R => '0'
    );
\sig_data_skid_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(57),
      Q => sig_data_skid_reg(57),
      R => '0'
    );
\sig_data_skid_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(58),
      Q => sig_data_skid_reg(58),
      R => '0'
    );
\sig_data_skid_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(59),
      Q => sig_data_skid_reg(59),
      R => '0'
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(5),
      Q => sig_data_skid_reg(5),
      R => '0'
    );
\sig_data_skid_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(60),
      Q => sig_data_skid_reg(60),
      R => '0'
    );
\sig_data_skid_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(61),
      Q => sig_data_skid_reg(61),
      R => '0'
    );
\sig_data_skid_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(62),
      Q => sig_data_skid_reg(62),
      R => '0'
    );
\sig_data_skid_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(63),
      Q => sig_data_skid_reg(63),
      R => '0'
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(6),
      Q => sig_data_skid_reg(6),
      R => '0'
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(7),
      Q => sig_data_skid_reg(7),
      R => '0'
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(8),
      Q => sig_data_skid_reg(8),
      R => '0'
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(9),
      Q => sig_data_skid_reg(9),
      R => '0'
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => m_axi_s2mm_wlast,
      R => sig_stream_rst
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data2skid_wlast,
      Q => sig_last_skid_reg,
      R => sig_stream_rst
    );
\sig_m_valid_dup_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70FF"
    )
        port map (
      I0 => m_axi_s2mm_wready,
      I1 => sig_s_ready_dup,
      I2 => sig_m_valid_dup,
      I3 => sig_m_valid_dup_reg_1,
      O => \sig_m_valid_dup_i_2__0_n_0\
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_2__0_n_0\,
      Q => sig_m_valid_dup,
      R => sig_m_valid_dup_reg_0
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_2__0_n_0\,
      Q => sig_m_valid_out,
      R => sig_m_valid_dup_reg_0
    );
\sig_s_ready_dup_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEEEFE"
    )
        port map (
      I0 => m_axi_s2mm_wready,
      I1 => sig_init_reg,
      I2 => sig_s_ready_dup,
      I3 => sig_m_valid_dup,
      I4 => sig_m_valid_dup_reg_1,
      O => \sig_s_ready_dup_i_1__0_n_0\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__0_n_0\,
      Q => sig_s_ready_dup,
      R => sig_stream_rst
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__0_n_0\,
      Q => sig_s_ready_out,
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[7]_0\(0),
      Q => m_axi_s2mm_wstrb(0),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[7]_0\(1),
      Q => m_axi_s2mm_wstrb(1),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[7]_0\(2),
      Q => m_axi_s2mm_wstrb(2),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[7]_0\(3),
      Q => m_axi_s2mm_wstrb(3),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[7]_0\(4),
      Q => m_axi_s2mm_wstrb(4),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[7]_0\(5),
      Q => m_axi_s2mm_wstrb(5),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[7]_0\(6),
      Q => m_axi_s2mm_wstrb(6),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[7]_0\(7),
      Q => m_axi_s2mm_wstrb(7),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_strb_skid_reg_reg[7]_0\(0),
      Q => Q(0),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_strb_skid_reg_reg[7]_0\(1),
      Q => Q(1),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_strb_skid_reg_reg[7]_0\(2),
      Q => Q(2),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_strb_skid_reg_reg[7]_0\(3),
      Q => Q(3),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_strb_skid_reg_reg[7]_0\(4),
      Q => Q(4),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_strb_skid_reg_reg[7]_0\(5),
      Q => Q(5),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_strb_skid_reg_reg[7]_0\(6),
      Q => Q(6),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_strb_skid_reg_reg[7]_0\(7),
      Q => Q(7),
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_datamover_skid_buf is
  port (
    \out\ : out STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    sig_m_valid_out_reg_0 : out STD_LOGIC;
    skid2dre_wstrb : out STD_LOGIC;
    skid2dre_wlast : out STD_LOGIC;
    sig_sstrb_stop_mask : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sready_stop_reg_reg_0 : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_mvalid_stop_reg_reg_0 : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    sig_halt_reg_dly2 : in STD_LOGIC;
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_tlast : in STD_LOGIC;
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_datamover_skid_buf : entity is "axi_datamover_skid_buf";
end design_1_axi_dma_0_1_axi_datamover_skid_buf;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_datamover_skid_buf is
  signal sig_data_reg_out0 : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal sig_m_valid_dup_i_1_n_0 : STD_LOGIC;
  signal sig_m_valid_dup_i_2_n_0 : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_mvalid_stop : STD_LOGIC;
  signal sig_mvalid_stop_reg_i_1_n_0 : STD_LOGIC;
  signal sig_mvalid_stop_set : STD_LOGIC;
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal sig_s_ready_dup_i_1_n_0 : STD_LOGIC;
  signal \sig_s_ready_dup_i_2__1_n_0\ : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal sig_slast_with_stop : STD_LOGIC;
  signal \^sig_sstrb_stop_mask\ : STD_LOGIC;
  signal sig_sstrb_with_stop : STD_LOGIC;
  signal sig_strb_skid_mux_out : STD_LOGIC;
  signal sig_strb_skid_reg : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_last_skid_reg_i_1__0\ : label is "soft_lutpair64";
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[0]_i_1\ : label is "soft_lutpair64";
begin
  \out\ <= sig_m_valid_dup;
  s_axis_s2mm_tready <= sig_s_ready_out;
  sig_m_valid_out_reg_0 <= sig_m_valid_out;
  sig_sstrb_stop_mask <= \^sig_sstrb_stop_mask\;
\sig_data_reg_out[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_mvalid_stop,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_data_reg_out0
    );
\sig_data_reg_out[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(0),
      Q => Q(0),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(1),
      Q => Q(1),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(2),
      Q => Q(2),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(3),
      Q => Q(3),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(4),
      Q => Q(4),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(5),
      Q => Q(5),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(6),
      Q => Q(6),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(7),
      Q => Q(7),
      R => sig_data_reg_out0
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(0),
      Q => sig_data_skid_reg(0),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(1),
      Q => sig_data_skid_reg(1),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(2),
      Q => sig_data_skid_reg(2),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(3),
      Q => sig_data_skid_reg(3),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(4),
      Q => sig_data_skid_reg(4),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(5),
      Q => sig_data_skid_reg(5),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(6),
      Q => sig_data_skid_reg(6),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(7),
      Q => sig_data_skid_reg(7),
      R => sig_stream_rst
    );
\sig_last_reg_out_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\,
      I1 => s_axis_s2mm_tlast,
      I2 => sig_s_ready_dup,
      I3 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_last_skid_mux_out,
      Q => skid2dre_wlast,
      R => sig_data_reg_out0
    );
\sig_last_skid_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\,
      I1 => s_axis_s2mm_tlast,
      O => sig_slast_with_stop
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_slast_with_stop,
      Q => sig_last_skid_reg,
      R => sig_stream_rst
    );
sig_m_valid_dup_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sig_mvalid_stop,
      I1 => sig_init_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_m_valid_dup_i_2_n_0,
      I4 => sig_mvalid_stop_set,
      O => sig_m_valid_dup_i_1_n_0
    );
sig_m_valid_dup_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B3"
    )
        port map (
      I0 => sig_mvalid_stop_reg_reg_0,
      I1 => sig_m_valid_dup,
      I2 => sig_s_ready_dup,
      I3 => s_axis_s2mm_tvalid,
      O => sig_m_valid_dup_i_2_n_0
    );
sig_m_valid_dup_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8CAC8C8C"
    )
        port map (
      I0 => sig_mvalid_stop_reg_reg_0,
      I1 => \^sig_sstrb_stop_mask\,
      I2 => sig_m_valid_dup,
      I3 => sig_halt_reg_dly3,
      I4 => sig_halt_reg_dly2,
      O => sig_mvalid_stop_set
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_m_valid_dup_i_1_n_0,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_m_valid_dup_i_1_n_0,
      Q => sig_m_valid_out,
      R => '0'
    );
sig_mvalid_stop_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF200F00"
    )
        port map (
      I0 => sig_halt_reg_dly2,
      I1 => sig_halt_reg_dly3,
      I2 => sig_m_valid_dup,
      I3 => \^sig_sstrb_stop_mask\,
      I4 => sig_mvalid_stop_reg_reg_0,
      I5 => sig_mvalid_stop,
      O => sig_mvalid_stop_reg_i_1_n_0
    );
sig_mvalid_stop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_mvalid_stop_reg_i_1_n_0,
      Q => sig_mvalid_stop,
      R => sig_stream_rst
    );
sig_s_ready_dup_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20200020"
    )
        port map (
      I0 => \sig_s_ready_dup_i_2__1_n_0\,
      I1 => \^sig_sstrb_stop_mask\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_halt_reg_dly2,
      I4 => sig_halt_reg_dly3,
      O => sig_s_ready_dup_i_1_n_0
    );
\sig_s_ready_dup_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF70"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => s_axis_s2mm_tvalid,
      I2 => sig_s_ready_dup,
      I3 => sig_mvalid_stop_reg_reg_0,
      I4 => sig_init_reg,
      O => \sig_s_ready_dup_i_2__1_n_0\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_s_ready_dup_i_1_n_0,
      Q => sig_s_ready_dup,
      R => '0'
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_s_ready_dup_i_1_n_0,
      Q => sig_s_ready_out,
      R => '0'
    );
sig_sready_stop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_sready_stop_reg_reg_0,
      Q => \^sig_sstrb_stop_mask\,
      R => sig_stream_rst
    );
\sig_strb_reg_out[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => s_axis_s2mm_tkeep(0),
      I1 => \^sig_sstrb_stop_mask\,
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg,
      O => sig_strb_skid_mux_out
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out,
      Q => skid2dre_wstrb,
      R => sig_data_reg_out0
    );
\sig_strb_skid_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axis_s2mm_tkeep(0),
      I1 => \^sig_sstrb_stop_mask\,
      O => sig_sstrb_with_stop
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop,
      Q => sig_strb_skid_reg,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_axi_datamover_skid_buf__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    sig_ibtt2wdc_tlast : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : out STD_LOGIC;
    \sig_data_reg_out_reg[67]_0\ : out STD_LOGIC_VECTOR ( 67 downto 0 );
    sig_m_valid_out_reg_0 : out STD_LOGIC;
    sig_m_valid_out_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_m_valid_out_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_strb_reg_out_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 73 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_m_valid_out_reg_3 : in STD_LOGIC;
    sig_m_valid_dup_reg_0 : in STD_LOGIC;
    empty : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_init_reg : in STD_LOGIC;
    lsig_end_of_cmd_reg : in STD_LOGIC;
    lsig_eop_reg : in STD_LOGIC;
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_axi_datamover_skid_buf__parameterized0\ : entity is "axi_datamover_skid_buf";
end \design_1_axi_dma_0_1_axi_datamover_skid_buf__parameterized0\;

architecture STRUCTURE of \design_1_axi_dma_0_1_axi_datamover_skid_buf__parameterized0\ is
  signal \GEN_INDET_BTT.lsig_byte_cntr[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[3]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[3]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal sig_data_reg_out_en : STD_LOGIC;
  signal \^sig_data_reg_out_reg[67]_0\ : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal sig_ibtt2wdc_eop : STD_LOGIC;
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal \sig_m_valid_dup_i_1__2_n_0\ : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal \sig_s_ready_dup_i_1__1_n_0\ : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  \out\ <= sig_m_valid_out;
  \sig_data_reg_out_reg[67]_0\(67 downto 0) <= \^sig_data_reg_out_reg[67]_0\(67 downto 0);
\GEN_INDET_BTT.lsig_byte_cntr[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_m_valid_dup_reg_0,
      O => E(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_m_valid_dup_reg_0,
      I2 => \^sig_data_reg_out_reg[67]_0\(67),
      I3 => lsig_end_of_cmd_reg,
      O => \GEN_INDET_BTT.lsig_byte_cntr[3]_i_2_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_m_valid_dup_reg_0,
      I2 => \^sig_data_reg_out_reg[67]_0\(66),
      I3 => lsig_end_of_cmd_reg,
      O => \GEN_INDET_BTT.lsig_byte_cntr[3]_i_3_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_m_valid_dup_reg_0,
      I2 => \^sig_data_reg_out_reg[67]_0\(65),
      I3 => lsig_end_of_cmd_reg,
      O => \GEN_INDET_BTT.lsig_byte_cntr[3]_i_4_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_m_valid_dup_reg_0,
      I2 => \^sig_data_reg_out_reg[67]_0\(64),
      I3 => lsig_end_of_cmd_reg,
      O => \GEN_INDET_BTT.lsig_byte_cntr[3]_i_5_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_m_valid_out_reg_1(0),
      CO(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_1\,
      CO(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_2\,
      CO(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \GEN_INDET_BTT.lsig_byte_cntr[3]_i_2_n_0\,
      DI(2) => \GEN_INDET_BTT.lsig_byte_cntr[3]_i_3_n_0\,
      DI(1) => \GEN_INDET_BTT.lsig_byte_cntr[3]_i_4_n_0\,
      DI(0) => \GEN_INDET_BTT.lsig_byte_cntr[3]_i_5_n_0\,
      O(3 downto 0) => sig_m_valid_out_reg_2(3 downto 0),
      S(3 downto 0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]\(3 downto 0)
    );
\GEN_INDET_BTT.lsig_eop_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_m_valid_dup_reg_0,
      I2 => sig_ibtt2wdc_eop,
      I3 => lsig_eop_reg,
      O => sig_m_valid_out_reg_0
    );
\sig_data_reg_out[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(10),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(10),
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(11),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(11),
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(12),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(12),
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(13),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(13),
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(14),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(14),
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(15),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(15),
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(16),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(16),
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(17),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(17),
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(18),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(18),
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(19),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(19),
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(20),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(20),
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(21),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(21),
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(22),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(22),
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(23),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(23),
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(24),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(24),
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(25),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(25),
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(26),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(26),
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(27),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(27),
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(28),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(28),
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(29),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(29),
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(30),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(30),
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(31),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(31),
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(32),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(32),
      O => sig_data_skid_mux_out(32)
    );
\sig_data_reg_out[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(33),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(33),
      O => sig_data_skid_mux_out(33)
    );
\sig_data_reg_out[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(34),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(34),
      O => sig_data_skid_mux_out(34)
    );
\sig_data_reg_out[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(35),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(35),
      O => sig_data_skid_mux_out(35)
    );
\sig_data_reg_out[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(36),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(36),
      O => sig_data_skid_mux_out(36)
    );
\sig_data_reg_out[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(37),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(37),
      O => sig_data_skid_mux_out(37)
    );
\sig_data_reg_out[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(38),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(38),
      O => sig_data_skid_mux_out(38)
    );
\sig_data_reg_out[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(39),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(39),
      O => sig_data_skid_mux_out(39)
    );
\sig_data_reg_out[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(40),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(40),
      O => sig_data_skid_mux_out(40)
    );
\sig_data_reg_out[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(41),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(41),
      O => sig_data_skid_mux_out(41)
    );
\sig_data_reg_out[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(42),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(42),
      O => sig_data_skid_mux_out(42)
    );
\sig_data_reg_out[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(43),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(43),
      O => sig_data_skid_mux_out(43)
    );
\sig_data_reg_out[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(44),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(44),
      O => sig_data_skid_mux_out(44)
    );
\sig_data_reg_out[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(45),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(45),
      O => sig_data_skid_mux_out(45)
    );
\sig_data_reg_out[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(46),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(46),
      O => sig_data_skid_mux_out(46)
    );
\sig_data_reg_out[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(47),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(47),
      O => sig_data_skid_mux_out(47)
    );
\sig_data_reg_out[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(48),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(48),
      O => sig_data_skid_mux_out(48)
    );
\sig_data_reg_out[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(49),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(49),
      O => sig_data_skid_mux_out(49)
    );
\sig_data_reg_out[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(50),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(50),
      O => sig_data_skid_mux_out(50)
    );
\sig_data_reg_out[51]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(51),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(51),
      O => sig_data_skid_mux_out(51)
    );
\sig_data_reg_out[52]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(52),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(52),
      O => sig_data_skid_mux_out(52)
    );
\sig_data_reg_out[53]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(53),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(53),
      O => sig_data_skid_mux_out(53)
    );
\sig_data_reg_out[54]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(54),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(54),
      O => sig_data_skid_mux_out(54)
    );
\sig_data_reg_out[55]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(55),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(55),
      O => sig_data_skid_mux_out(55)
    );
\sig_data_reg_out[56]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(56),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(56),
      O => sig_data_skid_mux_out(56)
    );
\sig_data_reg_out[57]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(57),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(57),
      O => sig_data_skid_mux_out(57)
    );
\sig_data_reg_out[58]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(58),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(58),
      O => sig_data_skid_mux_out(58)
    );
\sig_data_reg_out[59]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(59),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(59),
      O => sig_data_skid_mux_out(59)
    );
\sig_data_reg_out[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[60]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(60),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(60),
      O => sig_data_skid_mux_out(60)
    );
\sig_data_reg_out[61]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(61),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(61),
      O => sig_data_skid_mux_out(61)
    );
\sig_data_reg_out[62]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(62),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(62),
      O => sig_data_skid_mux_out(62)
    );
\sig_data_reg_out[63]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(63),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(63),
      O => sig_data_skid_mux_out(63)
    );
\sig_data_reg_out[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(64),
      O => sig_data_skid_mux_out(64)
    );
\sig_data_reg_out[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(65),
      O => sig_data_skid_mux_out(65)
    );
\sig_data_reg_out[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(66),
      O => sig_data_skid_mux_out(66)
    );
\sig_data_reg_out[67]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => sig_m_valid_dup_reg_0,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[67]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(67),
      O => sig_data_skid_mux_out(67)
    );
\sig_data_reg_out[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(8),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(8),
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(9),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(9),
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(0),
      Q => \^sig_data_reg_out_reg[67]_0\(0),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(10),
      Q => \^sig_data_reg_out_reg[67]_0\(10),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(11),
      Q => \^sig_data_reg_out_reg[67]_0\(11),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(12),
      Q => \^sig_data_reg_out_reg[67]_0\(12),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(13),
      Q => \^sig_data_reg_out_reg[67]_0\(13),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(14),
      Q => \^sig_data_reg_out_reg[67]_0\(14),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(15),
      Q => \^sig_data_reg_out_reg[67]_0\(15),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(16),
      Q => \^sig_data_reg_out_reg[67]_0\(16),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(17),
      Q => \^sig_data_reg_out_reg[67]_0\(17),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(18),
      Q => \^sig_data_reg_out_reg[67]_0\(18),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(19),
      Q => \^sig_data_reg_out_reg[67]_0\(19),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(1),
      Q => \^sig_data_reg_out_reg[67]_0\(1),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(20),
      Q => \^sig_data_reg_out_reg[67]_0\(20),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(21),
      Q => \^sig_data_reg_out_reg[67]_0\(21),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(22),
      Q => \^sig_data_reg_out_reg[67]_0\(22),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(23),
      Q => \^sig_data_reg_out_reg[67]_0\(23),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(24),
      Q => \^sig_data_reg_out_reg[67]_0\(24),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(25),
      Q => \^sig_data_reg_out_reg[67]_0\(25),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(26),
      Q => \^sig_data_reg_out_reg[67]_0\(26),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(27),
      Q => \^sig_data_reg_out_reg[67]_0\(27),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(28),
      Q => \^sig_data_reg_out_reg[67]_0\(28),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(29),
      Q => \^sig_data_reg_out_reg[67]_0\(29),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(2),
      Q => \^sig_data_reg_out_reg[67]_0\(2),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(30),
      Q => \^sig_data_reg_out_reg[67]_0\(30),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(31),
      Q => \^sig_data_reg_out_reg[67]_0\(31),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(32),
      Q => \^sig_data_reg_out_reg[67]_0\(32),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(33),
      Q => \^sig_data_reg_out_reg[67]_0\(33),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(34),
      Q => \^sig_data_reg_out_reg[67]_0\(34),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(35),
      Q => \^sig_data_reg_out_reg[67]_0\(35),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(36),
      Q => \^sig_data_reg_out_reg[67]_0\(36),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(37),
      Q => \^sig_data_reg_out_reg[67]_0\(37),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(38),
      Q => \^sig_data_reg_out_reg[67]_0\(38),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(39),
      Q => \^sig_data_reg_out_reg[67]_0\(39),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(3),
      Q => \^sig_data_reg_out_reg[67]_0\(3),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(40),
      Q => \^sig_data_reg_out_reg[67]_0\(40),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(41),
      Q => \^sig_data_reg_out_reg[67]_0\(41),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(42),
      Q => \^sig_data_reg_out_reg[67]_0\(42),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(43),
      Q => \^sig_data_reg_out_reg[67]_0\(43),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(44),
      Q => \^sig_data_reg_out_reg[67]_0\(44),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(45),
      Q => \^sig_data_reg_out_reg[67]_0\(45),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(46),
      Q => \^sig_data_reg_out_reg[67]_0\(46),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(47),
      Q => \^sig_data_reg_out_reg[67]_0\(47),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(48),
      Q => \^sig_data_reg_out_reg[67]_0\(48),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(49),
      Q => \^sig_data_reg_out_reg[67]_0\(49),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(4),
      Q => \^sig_data_reg_out_reg[67]_0\(4),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(50),
      Q => \^sig_data_reg_out_reg[67]_0\(50),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(51),
      Q => \^sig_data_reg_out_reg[67]_0\(51),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(52),
      Q => \^sig_data_reg_out_reg[67]_0\(52),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(53),
      Q => \^sig_data_reg_out_reg[67]_0\(53),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(54),
      Q => \^sig_data_reg_out_reg[67]_0\(54),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(55),
      Q => \^sig_data_reg_out_reg[67]_0\(55),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(56),
      Q => \^sig_data_reg_out_reg[67]_0\(56),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(57),
      Q => \^sig_data_reg_out_reg[67]_0\(57),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(58),
      Q => \^sig_data_reg_out_reg[67]_0\(58),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(59),
      Q => \^sig_data_reg_out_reg[67]_0\(59),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(5),
      Q => \^sig_data_reg_out_reg[67]_0\(5),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(60),
      Q => \^sig_data_reg_out_reg[67]_0\(60),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(61),
      Q => \^sig_data_reg_out_reg[67]_0\(61),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(62),
      Q => \^sig_data_reg_out_reg[67]_0\(62),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(63),
      Q => \^sig_data_reg_out_reg[67]_0\(63),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(64),
      Q => \^sig_data_reg_out_reg[67]_0\(64),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(65),
      Q => \^sig_data_reg_out_reg[67]_0\(65),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(66),
      Q => \^sig_data_reg_out_reg[67]_0\(66),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(67),
      Q => \^sig_data_reg_out_reg[67]_0\(67),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(6),
      Q => \^sig_data_reg_out_reg[67]_0\(6),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(7),
      Q => \^sig_data_reg_out_reg[67]_0\(7),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(8),
      Q => \^sig_data_reg_out_reg[67]_0\(8),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(9),
      Q => \^sig_data_reg_out_reg[67]_0\(9),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(0),
      Q => sig_data_skid_reg(0),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(10),
      Q => sig_data_skid_reg(10),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(11),
      Q => sig_data_skid_reg(11),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(12),
      Q => sig_data_skid_reg(12),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(13),
      Q => sig_data_skid_reg(13),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(14),
      Q => sig_data_skid_reg(14),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(15),
      Q => sig_data_skid_reg(15),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(16),
      Q => sig_data_skid_reg(16),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(17),
      Q => sig_data_skid_reg(17),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(18),
      Q => sig_data_skid_reg(18),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(19),
      Q => sig_data_skid_reg(19),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(1),
      Q => sig_data_skid_reg(1),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(20),
      Q => sig_data_skid_reg(20),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(21),
      Q => sig_data_skid_reg(21),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(22),
      Q => sig_data_skid_reg(22),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(23),
      Q => sig_data_skid_reg(23),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(24),
      Q => sig_data_skid_reg(24),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(25),
      Q => sig_data_skid_reg(25),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(26),
      Q => sig_data_skid_reg(26),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(27),
      Q => sig_data_skid_reg(27),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(28),
      Q => sig_data_skid_reg(28),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(29),
      Q => sig_data_skid_reg(29),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(2),
      Q => sig_data_skid_reg(2),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(30),
      Q => sig_data_skid_reg(30),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(31),
      Q => sig_data_skid_reg(31),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(32),
      Q => sig_data_skid_reg(32),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(33),
      Q => sig_data_skid_reg(33),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(34),
      Q => sig_data_skid_reg(34),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(35),
      Q => sig_data_skid_reg(35),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(36),
      Q => sig_data_skid_reg(36),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(37),
      Q => sig_data_skid_reg(37),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(38),
      Q => sig_data_skid_reg(38),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(39),
      Q => sig_data_skid_reg(39),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(3),
      Q => sig_data_skid_reg(3),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(40),
      Q => sig_data_skid_reg(40),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(41),
      Q => sig_data_skid_reg(41),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(42),
      Q => sig_data_skid_reg(42),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(43),
      Q => sig_data_skid_reg(43),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(44),
      Q => sig_data_skid_reg(44),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(45),
      Q => sig_data_skid_reg(45),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(46),
      Q => sig_data_skid_reg(46),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(47),
      Q => sig_data_skid_reg(47),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(48),
      Q => sig_data_skid_reg(48),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(49),
      Q => sig_data_skid_reg(49),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(4),
      Q => sig_data_skid_reg(4),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(50),
      Q => sig_data_skid_reg(50),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(51),
      Q => sig_data_skid_reg(51),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(52),
      Q => sig_data_skid_reg(52),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(53),
      Q => sig_data_skid_reg(53),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(54),
      Q => sig_data_skid_reg(54),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(55),
      Q => sig_data_skid_reg(55),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(56),
      Q => sig_data_skid_reg(56),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(57),
      Q => sig_data_skid_reg(57),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(58),
      Q => sig_data_skid_reg(58),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(59),
      Q => sig_data_skid_reg(59),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(5),
      Q => sig_data_skid_reg(5),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(60),
      Q => sig_data_skid_reg(60),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(61),
      Q => sig_data_skid_reg(61),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(62),
      Q => sig_data_skid_reg(62),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(63),
      Q => sig_data_skid_reg(63),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(0),
      Q => sig_data_skid_reg(64),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(1),
      Q => sig_data_skid_reg(65),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(2),
      Q => sig_data_skid_reg(66),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(3),
      Q => sig_data_skid_reg(67),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(6),
      Q => sig_data_skid_reg(6),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(7),
      Q => sig_data_skid_reg(7),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(8),
      Q => sig_data_skid_reg(8),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(9),
      Q => sig_data_skid_reg(9),
      R => sig_stream_rst
    );
\sig_last_reg_out_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(72),
      I1 => sig_s_ready_dup,
      I2 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => sig_ibtt2wdc_tlast,
      R => sig_stream_rst
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(72),
      Q => sig_last_skid_reg,
      R => sig_stream_rst
    );
\sig_m_valid_dup_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AFF"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => sig_m_valid_dup_reg_0,
      I2 => sig_s_ready_dup,
      I3 => empty,
      O => \sig_m_valid_dup_i_1__2_n_0\
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__2_n_0\,
      Q => sig_m_valid_dup,
      R => sig_m_valid_out_reg_3
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__2_n_0\,
      Q => sig_m_valid_out,
      R => sig_m_valid_out_reg_3
    );
\sig_s_ready_dup_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8AFFFF"
    )
        port map (
      I0 => sig_s_ready_dup,
      I1 => empty,
      I2 => sig_m_valid_dup,
      I3 => sig_init_reg,
      I4 => sig_m_valid_dup_reg_0,
      O => \sig_s_ready_dup_i_1__1_n_0\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__1_n_0\,
      Q => sig_s_ready_dup,
      R => sig_stream_rst
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__1_n_0\,
      Q => sig_s_ready_out,
      R => sig_stream_rst
    );
\sig_strb_reg_out[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(64),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(0),
      O => sig_strb_skid_mux_out(0)
    );
\sig_strb_reg_out[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(65),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(1),
      O => sig_strb_skid_mux_out(1)
    );
\sig_strb_reg_out[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(66),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(2),
      O => sig_strb_skid_mux_out(2)
    );
\sig_strb_reg_out[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(67),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(3),
      O => sig_strb_skid_mux_out(3)
    );
\sig_strb_reg_out[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(68),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(4),
      O => sig_strb_skid_mux_out(4)
    );
\sig_strb_reg_out[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(69),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(5),
      O => sig_strb_skid_mux_out(5)
    );
\sig_strb_reg_out[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(70),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(6),
      O => sig_strb_skid_mux_out(6)
    );
\sig_strb_reg_out[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(71),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(7),
      O => sig_strb_skid_mux_out(7)
    );
\sig_strb_reg_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(73),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(8),
      O => sig_strb_skid_mux_out(8)
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(0),
      Q => \sig_strb_reg_out_reg[7]_0\(0),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(1),
      Q => \sig_strb_reg_out_reg[7]_0\(1),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(2),
      Q => \sig_strb_reg_out_reg[7]_0\(2),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(3),
      Q => \sig_strb_reg_out_reg[7]_0\(3),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(4),
      Q => \sig_strb_reg_out_reg[7]_0\(4),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(5),
      Q => \sig_strb_reg_out_reg[7]_0\(5),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(6),
      Q => \sig_strb_reg_out_reg[7]_0\(6),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(7),
      Q => \sig_strb_reg_out_reg[7]_0\(7),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(8),
      Q => sig_ibtt2wdc_eop,
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(64),
      Q => sig_strb_skid_reg(0),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(65),
      Q => sig_strb_skid_reg(1),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(66),
      Q => sig_strb_skid_reg(2),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(67),
      Q => sig_strb_skid_reg(3),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(68),
      Q => sig_strb_skid_reg(4),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(69),
      Q => sig_strb_skid_reg(5),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(70),
      Q => sig_strb_skid_reg(6),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(71),
      Q => sig_strb_skid_reg(7),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(73),
      Q => sig_strb_skid_reg(8),
      R => sig_stream_rst
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_s_ready_out,
      I1 => empty,
      O => rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_datamover_slice is
  port (
    slice_insert_valid : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_valid_fifo_ld12_out : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_btt_cntr_dup_reg[14]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_btt_cntr_dup_reg[22]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_eop_halt_xfer_reg : out STD_LOGIC;
    ld_btt_cntr_reg2_reg : out STD_LOGIC;
    ld_btt_cntr_reg2_reg_0 : out STD_LOGIC;
    ld_btt_cntr_reg1_reg : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    m_valid_i_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_cmd_full : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    sig_btt_eq_0 : in STD_LOGIC;
    ld_btt_cntr_reg3 : in STD_LOGIC;
    ld_btt_cntr_reg2 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    sig_eop_halt_xfer : in STD_LOGIC;
    sig_eop_halt_xfer_reg_0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ld_btt_cntr_reg1 : in STD_LOGIC;
    sig_btt_lteq_max_first_incr0_carry : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_datamover_slice : entity is "axi_datamover_slice";
end design_1_axi_dma_0_1_axi_datamover_slice;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_datamover_slice is
  signal \areset_d_reg_n_0_[0]\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m_valid_i_i_1_n_0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal sig_tstrb_fifo_rdy : STD_LOGIC;
  signal sig_tstrb_fifo_valid : STD_LOGIC;
  signal \^sig_valid_fifo_ld12_out\ : STD_LOGIC;
  signal \^slice_insert_valid\ : STD_LOGIC;
  signal \storage_data[4]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of m_valid_i_i_2 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of sig_eop_halt_xfer_i_1 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \sig_max_first_increment[0]_i_2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \storage_data[4]_i_1\ : label is "soft_lutpair129";
begin
  \in\(0) <= \^in\(0);
  sig_valid_fifo_ld12_out <= \^sig_valid_fifo_ld12_out\;
  slice_insert_valid <= \^slice_insert_valid\;
\areset_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_stream_rst,
      Q => \areset_d_reg_n_0_[0]\,
      R => '0'
    );
\areset_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \areset_d_reg_n_0_[0]\,
      Q => p_1_in,
      R => '0'
    );
ld_btt_cntr_reg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000AEAEAE"
    )
        port map (
      I0 => ld_btt_cntr_reg1,
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => CO(0),
      I4 => \^sig_valid_fifo_ld12_out\,
      I5 => sig_eop_halt_xfer_reg_0,
      O => ld_btt_cntr_reg1_reg
    );
ld_btt_cntr_reg2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E2E2E2"
    )
        port map (
      I0 => ld_btt_cntr_reg2,
      I1 => sig_tstrb_fifo_rdy,
      I2 => ld_btt_cntr_reg1,
      I3 => CO(0),
      I4 => \^sig_valid_fifo_ld12_out\,
      I5 => sig_eop_halt_xfer_reg_0,
      O => ld_btt_cntr_reg2_reg_0
    );
ld_btt_cntr_reg2_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000004F"
    )
        port map (
      I0 => m_valid_i_reg_0,
      I1 => sig_inhibit_rdy_n,
      I2 => \^slice_insert_valid\,
      I3 => p_1_in,
      I4 => \areset_d_reg_n_0_[0]\,
      O => sig_tstrb_fifo_rdy
    );
ld_btt_cntr_reg3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F774040"
    )
        port map (
      I0 => CO(0),
      I1 => sig_tstrb_fifo_rdy,
      I2 => ld_btt_cntr_reg2,
      I3 => sig_btt_eq_0,
      I4 => ld_btt_cntr_reg3,
      I5 => sig_eop_halt_xfer_reg_0,
      O => ld_btt_cntr_reg2_reg
    );
m_valid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF8A"
    )
        port map (
      I0 => \^slice_insert_valid\,
      I1 => m_valid_i_reg_0,
      I2 => sig_inhibit_rdy_n,
      I3 => sig_tstrb_fifo_valid,
      I4 => p_1_in,
      O => m_valid_i_i_1_n_0
    );
m_valid_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ld_btt_cntr_reg2,
      I1 => sig_btt_eq_0,
      I2 => ld_btt_cntr_reg3,
      O => sig_tstrb_fifo_valid
    );
m_valid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => m_valid_i_i_1_n_0,
      Q => \^slice_insert_valid\,
      R => '0'
    );
\sig_btt_cntr[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => sig_cmd_full,
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_btt_eq_0,
      I3 => \^sig_valid_fifo_ld12_out\,
      O => E(0)
    );
\sig_btt_lteq_max_first_incr0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(14),
      I1 => \out\(15),
      O => \sig_btt_cntr_dup_reg[14]\(3)
    );
\sig_btt_lteq_max_first_incr0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(12),
      I1 => \out\(13),
      O => \sig_btt_cntr_dup_reg[14]\(2)
    );
\sig_btt_lteq_max_first_incr0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(10),
      I1 => \out\(11),
      O => \sig_btt_cntr_dup_reg[14]\(1)
    );
\sig_btt_lteq_max_first_incr0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(8),
      I1 => \out\(9),
      O => \sig_btt_cntr_dup_reg[14]\(0)
    );
\sig_btt_lteq_max_first_incr0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(22),
      O => \sig_btt_cntr_dup_reg[22]\(3)
    );
\sig_btt_lteq_max_first_incr0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(20),
      I1 => \out\(21),
      O => \sig_btt_cntr_dup_reg[22]\(2)
    );
\sig_btt_lteq_max_first_incr0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(18),
      I1 => \out\(19),
      O => \sig_btt_cntr_dup_reg[22]\(1)
    );
\sig_btt_lteq_max_first_incr0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(16),
      I1 => \out\(17),
      O => \sig_btt_cntr_dup_reg[22]\(0)
    );
sig_btt_lteq_max_first_incr0_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \out\(1),
      I1 => sig_btt_lteq_max_first_incr0_carry,
      I2 => \out\(0),
      O => DI(0)
    );
sig_btt_lteq_max_first_incr0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(6),
      I1 => \out\(7),
      O => S(3)
    );
sig_btt_lteq_max_first_incr0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(4),
      I1 => \out\(5),
      O => S(2)
    );
sig_btt_lteq_max_first_incr0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(3),
      O => S(1)
    );
sig_btt_lteq_max_first_incr0_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => sig_btt_lteq_max_first_incr0_carry,
      O => S(0)
    );
sig_eop_halt_xfer_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^sig_valid_fifo_ld12_out\,
      I1 => sig_eop_halt_xfer,
      I2 => sig_eop_halt_xfer_reg_0,
      O => sig_eop_halt_xfer_reg
    );
\sig_max_first_increment[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => ld_btt_cntr_reg3,
      I1 => sig_btt_eq_0,
      I2 => ld_btt_cntr_reg2,
      I3 => sig_tstrb_fifo_rdy,
      O => \^sig_valid_fifo_ld12_out\
    );
\storage_data[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CO(0),
      I1 => \^sig_valid_fifo_ld12_out\,
      I2 => \^in\(0),
      O => \storage_data[4]_i_1_n_0\
    );
\storage_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \storage_data[4]_i_1_n_0\,
      Q => \^in\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_axi_datamover_strb_gen2__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_axi_datamover_strb_gen2__parameterized0\ : entity is "axi_datamover_strb_gen2";
end \design_1_axi_dma_0_1_axi_datamover_strb_gen2__parameterized0\;

architecture STRUCTURE of \design_1_axi_dma_0_1_axi_datamover_strb_gen2__parameterized0\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[1]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[2]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[4]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[6]_i_1\ : label is "soft_lutpair147";
begin
\sig_next_strt_strb_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(1),
      O => D(0)
    );
\sig_next_strt_strb_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(1),
      I2 => \out\(0),
      O => D(1)
    );
\sig_next_strt_strb_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => \out\(2),
      O => D(2)
    );
\sig_next_strt_strb_reg[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(1),
      O => D(3)
    );
\sig_next_strt_strb_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(1),
      I2 => \out\(0),
      O => D(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_dma_register_s2mm is
  port (
    s2mm_irqthresh_wren : out STD_LOGIC;
    p_11_out : out STD_LOGIC;
    \dmacr_i_reg[0]_0\ : out STD_LOGIC;
    \dmacr_i_reg[2]_0\ : out STD_LOGIC;
    s2mm_dmasr : out STD_LOGIC;
    idle : out STD_LOGIC;
    dma_interr_reg_0 : out STD_LOGIC;
    dma_slverr_reg_0 : out STD_LOGIC;
    dma_decerr_reg_0 : out STD_LOGIC;
    sg_interr_reg_0 : out STD_LOGIC;
    sg_slverr_reg_0 : out STD_LOGIC;
    sg_decerr_reg_0 : out STD_LOGIC;
    prmry_in : out STD_LOGIC;
    soft_reset_re0 : out STD_LOGIC;
    \dmacr_i_reg[29]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    s2mm_dmacr : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0\ : out STD_LOGIC;
    \m_axi_sg_rdata[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_7_out : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\ : out STD_LOGIC;
    dly_irq_reg_0 : out STD_LOGIC;
    irqthresh_wren_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    irqthresh_wren_reg_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    ioc_irq_reg_0 : out STD_LOGIC;
    err_irq_reg_0 : out STD_LOGIC;
    dma_slverr_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    sinit : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    irqdelay_wren0 : in STD_LOGIC;
    sg_ftch_error0 : in STD_LOGIC;
    \dmacr_i_reg[2]_1\ : in STD_LOGIC;
    halted_reg_0 : in STD_LOGIC;
    idle_reg_0 : in STD_LOGIC;
    dma_interr_reg_1 : in STD_LOGIC;
    dma_slverr_reg_2 : in STD_LOGIC;
    dma_decerr_reg_1 : in STD_LOGIC;
    sg_interr_reg_1 : in STD_LOGIC;
    sg_slverr_reg_1 : in STD_LOGIC;
    sg_decerr_reg_1 : in STD_LOGIC;
    \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_1\ : in STD_LOGIC;
    p_2_out : in STD_LOGIC_VECTOR ( 2 downto 0 );
    scndry_vect_out : in STD_LOGIC_VECTOR ( 28 downto 0 );
    s2mm_stop : in STD_LOGIC;
    \dmacr_i_reg[0]_1\ : in STD_LOGIC;
    soft_reset_d1 : in STD_LOGIC;
    p_24_out : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\ : in STD_LOGIC;
    ch2_delay_cnt_en : in STD_LOGIC;
    p_17_out : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1\ : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0\ : in STD_LOGIC;
    \p_9_in_carry__1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in1_in : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_dma_register_s2mm : entity is "axi_dma_register_s2mm";
end design_1_axi_dma_0_1_axi_dma_register_s2mm;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_dma_register_s2mm is
  signal \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6_n_0\ : STD_LOGIC;
  signal \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal curdesc_lsb_i : STD_LOGIC;
  signal dly_irq_i_1_n_0 : STD_LOGIC;
  signal \^dly_irq_reg_0\ : STD_LOGIC;
  signal \^dma_decerr_reg_0\ : STD_LOGIC;
  signal \^dma_interr_reg_0\ : STD_LOGIC;
  signal \^dma_slverr_reg_0\ : STD_LOGIC;
  signal \dmacr_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \^dmacr_i_reg[0]_0\ : STD_LOGIC;
  signal \^dmacr_i_reg[29]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^dmacr_i_reg[2]_0\ : STD_LOGIC;
  signal err_irq_i_1_n_0 : STD_LOGIC;
  signal err_irq_i_2_n_0 : STD_LOGIC;
  signal \^err_irq_reg_0\ : STD_LOGIC;
  signal error_d1 : STD_LOGIC;
  signal error_d1_i_1_n_0 : STD_LOGIC;
  signal error_pointer_set : STD_LOGIC;
  signal introut_i_1_n_0 : STD_LOGIC;
  signal introut_i_2_n_0 : STD_LOGIC;
  signal ioc_irq_i_1_n_0 : STD_LOGIC;
  signal \^ioc_irq_reg_0\ : STD_LOGIC;
  signal irqthresh_wren0 : STD_LOGIC;
  signal irqthresh_wren_i_2_n_0 : STD_LOGIC;
  signal irqthresh_wren_i_3_n_0 : STD_LOGIC;
  signal irqthresh_wren_i_4_n_0 : STD_LOGIC;
  signal \^p_11_out\ : STD_LOGIC;
  signal \^p_4_out\ : STD_LOGIC;
  signal \^s2mm_dmacr\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^s2mm_dmasr\ : STD_LOGIC;
  signal s2mm_irqdelay_wren : STD_LOGIC;
  signal \^s2mm_irqthresh_wren\ : STD_LOGIC;
  signal \^sg_decerr_reg_0\ : STD_LOGIC;
  signal sg_ftch_error : STD_LOGIC;
  signal \^sg_interr_reg_0\ : STD_LOGIC;
  signal \^sg_slverr_reg_0\ : STD_LOGIC;
  signal sg_updt_error : STD_LOGIC;
  signal sg_updt_error0 : STD_LOGIC;
  signal tailpntr_updated_d1 : STD_LOGIC;
  signal tailpntr_updated_d2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of introut_i_1 : label is "soft_lutpair63";
begin
  \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0\(25 downto 0) <= \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(25 downto 0);
  \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\ <= \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\;
  Q(2 downto 0) <= \^q\(2 downto 0);
  dly_irq_reg_0 <= \^dly_irq_reg_0\;
  dma_decerr_reg_0 <= \^dma_decerr_reg_0\;
  dma_interr_reg_0 <= \^dma_interr_reg_0\;
  dma_slverr_reg_0 <= \^dma_slverr_reg_0\;
  \dmacr_i_reg[0]_0\ <= \^dmacr_i_reg[0]_0\;
  \dmacr_i_reg[29]_0\(10 downto 0) <= \^dmacr_i_reg[29]_0\(10 downto 0);
  \dmacr_i_reg[2]_0\ <= \^dmacr_i_reg[2]_0\;
  err_irq_reg_0 <= \^err_irq_reg_0\;
  ioc_irq_reg_0 <= \^ioc_irq_reg_0\;
  p_11_out <= \^p_11_out\;
  p_4_out <= \^p_4_out\;
  s2mm_dmacr(6 downto 0) <= \^s2mm_dmacr\(6 downto 0);
  s2mm_dmasr <= \^s2mm_dmasr\;
  s2mm_irqthresh_wren <= \^s2mm_irqthresh_wren\;
  sg_decerr_reg_0 <= \^sg_decerr_reg_0\;
  sg_interr_reg_0 <= \^sg_interr_reg_0\;
  sg_slverr_reg_0 <= \^sg_slverr_reg_0\;
\GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dmacr_i_reg[2]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2]\,
      O => dma_slverr_reg_1(0)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dma_slverr_reg_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]\,
      O => dma_slverr_reg_1(1)
    );
\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_1\,
      Q => tailpntr_updated_d1,
      R => '0'
    );
\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d2_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => tailpntr_updated_d1,
      Q => tailpntr_updated_d2,
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \^p_11_out\,
      I1 => \^s2mm_dmasr\,
      I2 => p_2_out(1),
      I3 => p_8_out,
      I4 => \^dmacr_i_reg[0]_0\,
      I5 => error_pointer_set,
      O => curdesc_lsb_i
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(4),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(4),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(5),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(5),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(6),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(6),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(7),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(7),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(8),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(8),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(9),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(9),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(10),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(10),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(11),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(11),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(12),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(12),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(13),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(13),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(14),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(14),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(15),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(15),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(16),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(16),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(17),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(17),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(18),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(18),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(19),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(19),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(20),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(20),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(21),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(21),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(22),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(22),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(23),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(23),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(24),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(24),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(25),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(25),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(0),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(0),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(1),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(1),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(2),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(2),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(3),
      Q => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(3),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.error_pointer_set_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sg_ftch_error,
      I1 => sg_updt_error,
      O => \^p_11_out\
    );
\GEN_DESC_REG_FOR_SG.error_pointer_set_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => curdesc_lsb_i,
      D => \^p_11_out\,
      Q => error_pointer_set,
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(2),
      D => scndry_vect_out(7),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(4),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(2),
      D => scndry_vect_out(8),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(5),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(2),
      D => scndry_vect_out(9),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(6),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(2),
      D => scndry_vect_out(10),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(7),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(2),
      D => scndry_vect_out(11),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(8),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(2),
      D => scndry_vect_out(12),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(9),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(2),
      D => scndry_vect_out(13),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(10),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(2),
      D => scndry_vect_out(14),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(11),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(2),
      D => scndry_vect_out(15),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(12),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(2),
      D => scndry_vect_out(16),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(13),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(2),
      D => scndry_vect_out(17),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(14),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(2),
      D => scndry_vect_out(18),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(15),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(2),
      D => scndry_vect_out(19),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(16),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(2),
      D => scndry_vect_out(20),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(17),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(2),
      D => scndry_vect_out(21),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(18),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(2),
      D => scndry_vect_out(22),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(19),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(2),
      D => scndry_vect_out(23),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(20),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(2),
      D => scndry_vect_out(24),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(21),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(2),
      D => scndry_vect_out(25),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(22),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(2),
      D => scndry_vect_out(26),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(23),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(2),
      D => scndry_vect_out(27),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(24),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(2),
      D => scndry_vect_out(28),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(25),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(2),
      D => scndry_vect_out(3),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(0),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(2),
      D => scndry_vect_out(4),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(1),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(2),
      D => scndry_vect_out(5),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(2),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(2),
      D => scndry_vect_out(6),
      Q => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(3),
      R => sinit
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\,
      I1 => s2mm_irqdelay_wren,
      I2 => ch2_delay_cnt_en,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\,
      O => \^p_4_out\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2_n_0\,
      I1 => p_17_out,
      I2 => \^dly_irq_reg_0\,
      I3 => \out\,
      I4 => \^dmacr_i_reg[0]_0\,
      O => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0002"
    )
        port map (
      I0 => E(0),
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2_n_0\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0\,
      I4 => \^p_4_out\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => E(0),
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2_n_0\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0\,
      O => p_7_out
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^s2mm_dmacr\(2),
      I1 => \^dmacr_i_reg[29]_0\(10),
      I2 => \^s2mm_dmacr\(6),
      I3 => \^s2mm_dmacr\(5),
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \^s2mm_dmacr\(5),
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0\(3),
      I2 => \^s2mm_dmacr\(6),
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0\(4),
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1\,
      I5 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6_n_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^s2mm_dmacr\(3),
      I1 => \^s2mm_dmacr\(4),
      I2 => \^dmacr_i_reg[29]_0\(8),
      I3 => \^dmacr_i_reg[29]_0\(9),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^s2mm_dmacr\(4),
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0\(2),
      I2 => \^s2mm_dmacr\(3),
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0\(1),
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0\(0),
      I5 => \^s2mm_dmacr\(2),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015FFFF00150015"
    )
        port map (
      I0 => \^s2mm_irqthresh_wren\,
      I1 => \^q\(1),
      I2 => p_17_out,
      I3 => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]\(0),
      I4 => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0\,
      I5 => \^s2mm_dmacr\(1),
      O => irqthresh_wren_reg_0(0)
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^s2mm_irqthresh_wren\,
      I1 => \^q\(1),
      I2 => p_17_out,
      O => irqthresh_wren_reg_1
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tailpntr_updated_d1,
      I1 => tailpntr_updated_d2,
      O => \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0\
    );
\GEN_S2MM.reg2[64]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axi_sg_rdata(0),
      I1 => \^dmacr_i_reg[29]_0\(0),
      O => \m_axi_sg_rdata[31]\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[26]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^s2mm_dmacr\(0),
      O => D(0)
    );
dly_irq_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => scndry_vect_out(10),
      I1 => p_0_in1_in,
      I2 => p_17_out,
      I3 => \^dly_irq_reg_0\,
      O => dly_irq_i_1_n_0
    );
dly_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => dly_irq_i_1_n_0,
      Q => \^dly_irq_reg_0\,
      R => sinit
    );
dma_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => dma_decerr_reg_1,
      Q => \^dma_decerr_reg_0\,
      R => sinit
    );
dma_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => dma_interr_reg_1,
      Q => \^dma_interr_reg_0\,
      R => sinit
    );
dma_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => dma_slverr_reg_2,
      Q => \^dma_slverr_reg_0\,
      R => sinit
    );
\dmacr_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A80800000000"
    )
        port map (
      I0 => err_irq_i_2_n_0,
      I1 => \^dmacr_i_reg[0]_0\,
      I2 => p_2_out(0),
      I3 => scndry_vect_out(0),
      I4 => s2mm_stop,
      I5 => \dmacr_i_reg[0]_1\,
      O => \dmacr_i[0]_i_1_n_0\
    );
\dmacr_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \dmacr_i[0]_i_1_n_0\,
      Q => \^dmacr_i_reg[0]_0\,
      R => '0'
    );
\dmacr_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(9),
      Q => \^q\(0),
      R => sinit
    );
\dmacr_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(10),
      Q => \^q\(1),
      R => sinit
    );
\dmacr_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(11),
      Q => \^q\(2),
      R => sinit
    );
\dmacr_i_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(13),
      Q => \^s2mm_dmacr\(1),
      S => SR(0)
    );
\dmacr_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(14),
      Q => \^dmacr_i_reg[29]_0\(1),
      R => SR(0)
    );
\dmacr_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(15),
      Q => \^dmacr_i_reg[29]_0\(2),
      R => SR(0)
    );
\dmacr_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(16),
      Q => \^dmacr_i_reg[29]_0\(3),
      R => SR(0)
    );
\dmacr_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(17),
      Q => \^dmacr_i_reg[29]_0\(4),
      R => SR(0)
    );
\dmacr_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(18),
      Q => \^dmacr_i_reg[29]_0\(5),
      R => SR(0)
    );
\dmacr_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(19),
      Q => \^dmacr_i_reg[29]_0\(6),
      R => SR(0)
    );
\dmacr_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(20),
      Q => \^dmacr_i_reg[29]_0\(7),
      R => SR(0)
    );
\dmacr_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(21),
      Q => \^s2mm_dmacr\(2),
      R => sinit
    );
\dmacr_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(22),
      Q => \^s2mm_dmacr\(3),
      R => sinit
    );
\dmacr_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(23),
      Q => \^s2mm_dmacr\(4),
      R => sinit
    );
\dmacr_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(24),
      Q => \^dmacr_i_reg[29]_0\(8),
      R => sinit
    );
\dmacr_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(25),
      Q => \^dmacr_i_reg[29]_0\(9),
      R => sinit
    );
\dmacr_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(26),
      Q => \^dmacr_i_reg[29]_0\(10),
      R => sinit
    );
\dmacr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \dmacr_i_reg[2]_1\,
      Q => \^dmacr_i_reg[2]_0\,
      R => '0'
    );
\dmacr_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(27),
      Q => \^s2mm_dmacr\(5),
      R => sinit
    );
\dmacr_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(28),
      Q => \^s2mm_dmacr\(6),
      R => sinit
    );
\dmacr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(1),
      Q => \^s2mm_dmacr\(0),
      R => sinit
    );
\dmacr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_2_out(0),
      D => scndry_vect_out(2),
      Q => \^dmacr_i_reg[29]_0\(0),
      R => sinit
    );
err_irq_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777F000F"
    )
        port map (
      I0 => scndry_vect_out(11),
      I1 => p_0_in1_in,
      I2 => error_d1,
      I3 => err_irq_i_2_n_0,
      I4 => \^err_irq_reg_0\,
      O => err_irq_i_1_n_0
    );
err_irq_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^dma_decerr_reg_0\,
      I1 => \^dma_slverr_reg_0\,
      I2 => \^dma_interr_reg_0\,
      I3 => \^sg_decerr_reg_0\,
      I4 => \^sg_interr_reg_0\,
      I5 => \^sg_slverr_reg_0\,
      O => err_irq_i_2_n_0
    );
err_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => err_irq_i_1_n_0,
      Q => \^err_irq_reg_0\,
      R => sinit
    );
error_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^sg_slverr_reg_0\,
      I1 => \^sg_interr_reg_0\,
      I2 => \^sg_decerr_reg_0\,
      I3 => \^dma_interr_reg_0\,
      I4 => \^dma_slverr_reg_0\,
      I5 => \^dma_decerr_reg_0\,
      O => error_d1_i_1_n_0
    );
error_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => error_d1_i_1_n_0,
      Q => error_d1,
      R => sinit
    );
halted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => halted_reg_0,
      Q => \^s2mm_dmasr\,
      R => '0'
    );
idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => idle_reg_0,
      Q => idle,
      R => '0'
    );
introut_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^dmacr_i_reg[2]_0\,
      I1 => \out\,
      I2 => introut_i_2_n_0,
      O => introut_i_1_n_0
    );
introut_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000077707770777"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^dly_irq_reg_0\,
      I2 => \^q\(0),
      I3 => \^ioc_irq_reg_0\,
      I4 => \^q\(2),
      I5 => \^err_irq_reg_0\,
      O => introut_i_2_n_0
    );
introut_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => introut_i_1_n_0,
      Q => prmry_in,
      R => '0'
    );
ioc_irq_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => scndry_vect_out(9),
      I1 => p_0_in1_in,
      I2 => p_18_out,
      I3 => \^ioc_irq_reg_0\,
      O => ioc_irq_i_1_n_0
    );
ioc_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ioc_irq_i_1_n_0,
      Q => \^ioc_irq_reg_0\,
      R => sinit
    );
irqdelay_wren_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => irqdelay_wren0,
      Q => s2mm_irqdelay_wren,
      R => sinit
    );
irqthresh_wren_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => p_2_out(0),
      I1 => irqthresh_wren_i_2_n_0,
      I2 => irqthresh_wren_i_3_n_0,
      I3 => irqthresh_wren_i_4_n_0,
      O => irqthresh_wren0
    );
irqthresh_wren_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^s2mm_dmacr\(1),
      I1 => scndry_vect_out(13),
      I2 => scndry_vect_out(15),
      I3 => \^dmacr_i_reg[29]_0\(2),
      I4 => scndry_vect_out(14),
      I5 => \^dmacr_i_reg[29]_0\(1),
      O => irqthresh_wren_i_2_n_0
    );
irqthresh_wren_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^dmacr_i_reg[29]_0\(3),
      I1 => scndry_vect_out(16),
      I2 => scndry_vect_out(17),
      I3 => \^dmacr_i_reg[29]_0\(4),
      I4 => scndry_vect_out(18),
      I5 => \^dmacr_i_reg[29]_0\(5),
      O => irqthresh_wren_i_3_n_0
    );
irqthresh_wren_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dmacr_i_reg[29]_0\(7),
      I1 => scndry_vect_out(20),
      I2 => \^dmacr_i_reg[29]_0\(6),
      I3 => scndry_vect_out(19),
      O => irqthresh_wren_i_4_n_0
    );
irqthresh_wren_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => irqthresh_wren0,
      Q => \^s2mm_irqthresh_wren\,
      R => sinit
    );
\p_9_in_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(25),
      I1 => \p_9_in_carry__1\(1),
      I2 => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[31]_0\(24),
      I3 => \p_9_in_carry__1\(0),
      O => S(0)
    );
sg_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sg_decerr_reg_1,
      Q => \^sg_decerr_reg_0\,
      R => sinit
    );
sg_ftch_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sg_ftch_error0,
      Q => sg_ftch_error,
      R => sinit
    );
sg_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sg_interr_reg_1,
      Q => \^sg_interr_reg_0\,
      R => sinit
    );
sg_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sg_slverr_reg_1,
      Q => \^sg_slverr_reg_0\,
      R => sinit
    );
sg_updt_error_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^dma_decerr_reg_0\,
      I1 => \^dma_slverr_reg_0\,
      I2 => \^dma_interr_reg_0\,
      I3 => p_24_out,
      I4 => p_23_out,
      I5 => p_22_out,
      O => sg_updt_error0
    );
sg_updt_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sg_updt_error0,
      Q => sg_updt_error,
      R => sinit
    );
soft_reset_re_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dmacr_i_reg[2]_0\,
      I1 => soft_reset_d1,
      O => soft_reset_re0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_dma_s2mm_cmdsts_if is
  port (
    p_5_out : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    p_3_out : out STD_LOGIC;
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_0\ : out STD_LOGIC;
    \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0\ : out STD_LOGIC;
    sts_received_i_reg_0 : out STD_LOGIC;
    m_axis_s2mm_sts_tready : out STD_LOGIC;
    dma_s2mm_error : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_1\ : out STD_LOGIC;
    \GEN_ASYNC_RESET.halt_i_reg\ : out STD_LOGIC;
    \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_1\ : out STD_LOGIC;
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[22]_0\ : out STD_LOGIC_VECTOR ( 22 downto 0 );
    sinit : in STD_LOGIC;
    s2mm_interr_i : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    s2mm_slverr_i : in STD_LOGIC;
    s2mm_decerr_i : in STD_LOGIC;
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_2\ : in STD_LOGIC;
    \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_2\ : in STD_LOGIC;
    sts_received_i_reg_1 : in STD_LOGIC;
    s_axis_s2mm_cmd_tready : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axis_s2mm_sts_tvalid_int : in STD_LOGIC;
    sts_received_d1 : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    cmd_wr_mask : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    queue_rden2_new : in STD_LOGIC;
    \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\ : in STD_LOGIC;
    s2mm_cs : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_stop_i2_out : in STD_LOGIC;
    s_axis_s2mm_updtptr_tlast : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 22 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_dma_s2mm_cmdsts_if : entity is "axi_dma_s2mm_cmdsts_if";
end design_1_axi_dma_0_1_axi_dma_s2mm_cmdsts_if;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_dma_s2mm_cmdsts_if is
  signal \^gen_hold_no_data.s_axis_s2mm_cmd_tvalid_reg_0\ : STD_LOGIC;
  signal \^indeterminate_btt_mode.s2mm_packet_eof_i_reg_0\ : STD_LOGIC;
  signal \^dma_s2mm_error\ : STD_LOGIC;
  signal \^m_axis_s2mm_sts_tready\ : STD_LOGIC;
  signal \^p_3_out\ : STD_LOGIC;
  signal \^p_4_out\ : STD_LOGIC;
  signal \^p_5_out\ : STD_LOGIC;
  signal s2mm_error_i_1_n_0 : STD_LOGIC;
  signal \^sts_received_i_reg_0\ : STD_LOGIC;
  signal sts_tready_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[30]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \GEN_SOF_QUEUE_MODE.cmd_wr_mask_i_1\ : label is "soft_lutpair55";
begin
  \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0\ <= \^gen_hold_no_data.s_axis_s2mm_cmd_tvalid_reg_0\;
  \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_0\ <= \^indeterminate_btt_mode.s2mm_packet_eof_i_reg_0\;
  dma_s2mm_error <= \^dma_s2mm_error\;
  m_axis_s2mm_sts_tready <= \^m_axis_s2mm_sts_tready\;
  p_3_out <= \^p_3_out\;
  p_4_out <= \^p_4_out\;
  p_5_out <= \^p_5_out\;
  sts_received_i_reg_0 <= \^sts_received_i_reg_0\;
\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAFAAAAAAAEAA"
    )
        port map (
      I0 => queue_rden2_new,
      I1 => \^gen_hold_no_data.s_axis_s2mm_cmd_tvalid_reg_0\,
      I2 => \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\,
      I3 => s2mm_cs(0),
      I4 => s2mm_stop_i2_out,
      I5 => s_axis_s2mm_updtptr_tlast,
      O => \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_1\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => s2mm_halt,
      I1 => \^sts_received_i_reg_0\,
      I2 => sts_received_d1,
      O => \GEN_ASYNC_RESET.halt_i_reg\
    );
\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_2\,
      Q => \^gen_hold_no_data.s_axis_s2mm_cmd_tvalid_reg_0\,
      R => sinit
    );
\GEN_SOF_QUEUE_MODE.cmd_wr_mask_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0010"
    )
        port map (
      I0 => \^indeterminate_btt_mode.s2mm_packet_eof_i_reg_0\,
      I1 => sts_received_d1,
      I2 => \^sts_received_i_reg_0\,
      I3 => s2mm_halt,
      I4 => cmd_wr_mask,
      O => \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_1\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(0),
      Q => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[22]_0\(0),
      R => sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(10),
      Q => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[22]_0\(10),
      R => sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(11),
      Q => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[22]_0\(11),
      R => sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(12),
      Q => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[22]_0\(12),
      R => sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(13),
      Q => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[22]_0\(13),
      R => sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(14),
      Q => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[22]_0\(14),
      R => sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(15),
      Q => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[22]_0\(15),
      R => sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(16),
      Q => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[22]_0\(16),
      R => sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(17),
      Q => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[22]_0\(17),
      R => sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(18),
      Q => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[22]_0\(18),
      R => sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(19),
      Q => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[22]_0\(19),
      R => sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(1),
      Q => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[22]_0\(1),
      R => sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(20),
      Q => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[22]_0\(20),
      R => sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(21),
      Q => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[22]_0\(21),
      R => sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(22),
      Q => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[22]_0\(22),
      R => sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(2),
      Q => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[22]_0\(2),
      R => sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(3),
      Q => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[22]_0\(3),
      R => sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(4),
      Q => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[22]_0\(4),
      R => sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(5),
      Q => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[22]_0\(5),
      R => sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(6),
      Q => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[22]_0\(6),
      R => sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(7),
      Q => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[22]_0\(7),
      R => sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(8),
      Q => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[22]_0\(8),
      R => sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(9),
      Q => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[22]_0\(9),
      R => sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_decerr_i,
      Q => \^p_3_out\,
      R => sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_interr_i,
      Q => \^p_5_out\,
      R => sinit
    );
\INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_2\,
      Q => \^indeterminate_btt_mode.s2mm_packet_eof_i_reg_0\,
      R => '0'
    );
\INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_slverr_i,
      Q => \^p_4_out\,
      R => sinit
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[66]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_hold_no_data.s_axis_s2mm_cmd_tvalid_reg_0\,
      I1 => s_axis_s2mm_cmd_tready,
      O => E(0)
    );
s2mm_error_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \^p_4_out\,
      I1 => \^p_3_out\,
      I2 => \^p_5_out\,
      I3 => p_8_out,
      I4 => Q(0),
      I5 => \^dma_s2mm_error\,
      O => s2mm_error_i_1_n_0
    );
s2mm_error_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_error_i_1_n_0,
      Q => \^dma_s2mm_error\,
      R => sinit
    );
sts_received_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sts_received_i_reg_1,
      Q => \^sts_received_i_reg_0\,
      R => '0'
    );
sts_tready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
        port map (
      I0 => \^sts_received_i_reg_0\,
      I1 => \out\,
      I2 => \^m_axis_s2mm_sts_tready\,
      I3 => m_axis_s2mm_sts_tvalid_int,
      O => sts_tready_i_1_n_0
    );
sts_tready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sts_tready_i_1_n_0,
      Q => \^m_axis_s2mm_sts_tready\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_dma_s2mm_sg_if is
  port (
    sts_received_d1 : out STD_LOGIC;
    p_19_out : out STD_LOGIC;
    updt_data_reg_0 : out STD_LOGIC;
    cmd_wr_mask : out STD_LOGIC;
    \GEN_DESC_UPDT_QUEUE.updt_sts_reg_0\ : out STD_LOGIC;
    updt_data_reg_1 : out STD_LOGIC;
    updt_data_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sts_received_i_reg : out STD_LOGIC;
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]_0\ : out STD_LOGIC;
    \GEN_DESC_UPDT_QUEUE.updt_sts_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \updt_desc_reg0_reg[31]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    sinit : in STD_LOGIC;
    \GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0\ : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    updt_data_reg_3 : in STD_LOGIC;
    \GEN_SOF_QUEUE_MODE.cmd_wr_mask_reg_0\ : in STD_LOGIC;
    s2mm_stop_i2_out : in STD_LOGIC;
    \QUEUE_COUNT.cmnds_queued_shift_reg[0]\ : in STD_LOGIC;
    \QUEUE_COUNT.cmnds_queued_shift_reg[0]_0\ : in STD_LOGIC;
    \QUEUE_COUNT.cmnds_queued_shift_reg[0]_1\ : in STD_LOGIC;
    ptr2_queue_full : in STD_LOGIC;
    m_axis_s2mm_sts_tvalid_int : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sts2_queue_full : in STD_LOGIC;
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26]_0\ : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0]_0\ : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    p_5_out : in STD_LOGIC;
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[22]_0\ : in STD_LOGIC_VECTOR ( 22 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_dma_s2mm_sg_if : entity is "axi_dma_s2mm_sg_if";
end design_1_axi_dma_0_1_axi_dma_s2mm_sg_if;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_dma_s2mm_sg_if is
  signal \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[31]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_desc_updt_queue.gen_desc_updt_no_stsapp.updt_desc_sts_reg[31]_0\ : STD_LOGIC;
  signal \GEN_DESC_UPDT_QUEUE.updt_sts_i_1_n_0\ : STD_LOGIC;
  signal \^gen_desc_updt_queue.updt_sts_reg_0\ : STD_LOGIC;
  signal \GEN_SOF_QUEUE_MODE.sof_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SOF_QUEUE_MODE.sof_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SOF_QUEUE_MODE.sof_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SOF_QUEUE_MODE.sof_received_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SOF_QUEUE_MODE.sof_received_i_2_n_0\ : STD_LOGIC;
  signal \^cmd_wr_mask\ : STD_LOGIC;
  signal p_20_out : STD_LOGIC;
  signal sof_count : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sof_received : STD_LOGIC;
  signal sof_received_set : STD_LOGIC;
  signal \^sts_received_d1\ : STD_LOGIC;
  signal sts_received_re : STD_LOGIC;
  signal \^updt_data_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_DESC_UPDT_QUEUE.updt_sts_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout[31]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \GEN_SOF_QUEUE_MODE.sof_count[0]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \GEN_SOF_QUEUE_MODE.sof_count[2]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \GEN_SOF_QUEUE_MODE.sof_count[2]_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \GEN_SOF_QUEUE_MODE.sof_received_i_2\ : label is "soft_lutpair54";
begin
  \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]_0\ <= \^gen_desc_updt_queue.gen_desc_updt_no_stsapp.updt_desc_sts_reg[31]_0\;
  \GEN_DESC_UPDT_QUEUE.updt_sts_reg_0\ <= \^gen_desc_updt_queue.updt_sts_reg_0\;
  cmd_wr_mask <= \^cmd_wr_mask\;
  sts_received_d1 <= \^sts_received_d1\;
  updt_data_reg_0 <= \^updt_data_reg_0\;
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF000400"
    )
        port map (
      I0 => s2mm_halt,
      I1 => \GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0\,
      I2 => \^sts_received_d1\,
      I3 => \out\,
      I4 => \^gen_desc_updt_queue.gen_desc_updt_no_stsapp.updt_desc_sts_reg[31]_0\,
      O => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[31]_i_1_n_0\
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0]_0\,
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[22]_0\(0),
      Q => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0\(0),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0]_0\,
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[22]_0\(10),
      Q => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0\(10),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0]_0\,
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[22]_0\(11),
      Q => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0\(11),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0]_0\,
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[22]_0\(12),
      Q => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0\(12),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0]_0\,
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[22]_0\(13),
      Q => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0\(13),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0]_0\,
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[22]_0\(14),
      Q => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0\(14),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0]_0\,
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[22]_0\(15),
      Q => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0\(15),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0]_0\,
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[22]_0\(16),
      Q => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0\(16),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0]_0\,
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[22]_0\(17),
      Q => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0\(17),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0]_0\,
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[22]_0\(18),
      Q => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0\(18),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0]_0\,
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[22]_0\(19),
      Q => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0\(19),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0]_0\,
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[22]_0\(1),
      Q => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0\(1),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0]_0\,
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[22]_0\(20),
      Q => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0\(20),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0]_0\,
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[22]_0\(21),
      Q => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0\(21),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0]_0\,
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[22]_0\(22),
      Q => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0\(22),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0]_0\,
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26]_0\,
      Q => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0\(23),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0]_0\,
      D => sof_received,
      Q => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0\(24),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0]_0\,
      D => p_5_out,
      Q => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0\(25),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0]_0\,
      D => p_4_out,
      Q => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0\(26),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0]_0\,
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[22]_0\(2),
      Q => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0\(2),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0]_0\,
      D => p_3_out,
      Q => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0\(27),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[31]_i_1_n_0\,
      Q => \^gen_desc_updt_queue.gen_desc_updt_no_stsapp.updt_desc_sts_reg[31]_0\,
      R => '0'
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0]_0\,
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[22]_0\(3),
      Q => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0\(3),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0]_0\,
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[22]_0\(4),
      Q => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0\(4),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0]_0\,
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[22]_0\(5),
      Q => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0\(5),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0]_0\,
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[22]_0\(6),
      Q => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0\(6),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0]_0\,
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[22]_0\(7),
      Q => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0\(7),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0]_0\,
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[22]_0\(8),
      Q => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0\(8),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0]_0\,
      D => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[22]_0\(9),
      Q => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0\(9),
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.desc_update_done_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^gen_desc_updt_queue.gen_desc_updt_no_stsapp.updt_desc_sts_reg[31]_0\,
      I1 => sts2_queue_full,
      I2 => \^gen_desc_updt_queue.updt_sts_reg_0\,
      O => p_20_out
    );
\GEN_DESC_UPDT_QUEUE.desc_update_done_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => p_20_out,
      Q => p_19_out,
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.sts_received_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0\,
      Q => \^sts_received_d1\,
      R => sinit
    );
\GEN_DESC_UPDT_QUEUE.updt_sts_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC0C8888"
    )
        port map (
      I0 => sts_received_re,
      I1 => \out\,
      I2 => \^gen_desc_updt_queue.gen_desc_updt_no_stsapp.updt_desc_sts_reg[31]_0\,
      I3 => sts2_queue_full,
      I4 => \^gen_desc_updt_queue.updt_sts_reg_0\,
      O => \GEN_DESC_UPDT_QUEUE.updt_sts_i_1_n_0\
    );
\GEN_DESC_UPDT_QUEUE.updt_sts_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_DESC_UPDT_QUEUE.updt_sts_i_1_n_0\,
      Q => \^gen_desc_updt_queue.updt_sts_reg_0\,
      R => '0'
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_desc_updt_queue.updt_sts_reg_0\,
      I1 => sts2_queue_full,
      O => \GEN_DESC_UPDT_QUEUE.updt_sts_reg_1\(0)
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^updt_data_reg_0\,
      I1 => ptr2_queue_full,
      O => updt_data_reg_2(0)
    );
\GEN_SOF_QUEUE_MODE.cmd_wr_mask_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_SOF_QUEUE_MODE.cmd_wr_mask_reg_0\,
      Q => \^cmd_wr_mask\,
      R => sinit
    );
\GEN_SOF_QUEUE_MODE.sof_count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FBFB04"
    )
        port map (
      I0 => \^sts_received_d1\,
      I1 => \GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0\,
      I2 => s2mm_halt,
      I3 => p_8_out,
      I4 => sof_count(0),
      O => \GEN_SOF_QUEUE_MODE.sof_count[0]_i_1_n_0\
    );
\GEN_SOF_QUEUE_MODE.sof_count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77777E7788888188"
    )
        port map (
      I0 => sof_count(0),
      I1 => p_8_out,
      I2 => s2mm_halt,
      I3 => \GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0\,
      I4 => \^sts_received_d1\,
      I5 => sof_count(1),
      O => \GEN_SOF_QUEUE_MODE.sof_count[1]_i_1_n_0\
    );
\GEN_SOF_QUEUE_MODE.sof_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE7F0180"
    )
        port map (
      I0 => sof_count(1),
      I1 => sof_count(0),
      I2 => p_8_out,
      I3 => sts_received_re,
      I4 => sof_count(2),
      O => \GEN_SOF_QUEUE_MODE.sof_count[2]_i_1_n_0\
    );
\GEN_SOF_QUEUE_MODE.sof_count[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^sts_received_d1\,
      I1 => \GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0\,
      I2 => s2mm_halt,
      O => sts_received_re
    );
\GEN_SOF_QUEUE_MODE.sof_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_SOF_QUEUE_MODE.sof_count[0]_i_1_n_0\,
      Q => sof_count(0),
      R => sinit
    );
\GEN_SOF_QUEUE_MODE.sof_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_SOF_QUEUE_MODE.sof_count[1]_i_1_n_0\,
      Q => sof_count(1),
      R => sinit
    );
\GEN_SOF_QUEUE_MODE.sof_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_SOF_QUEUE_MODE.sof_count[2]_i_1_n_0\,
      Q => sof_count(2),
      R => sinit
    );
\GEN_SOF_QUEUE_MODE.sof_received_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2AFFFFFF0000"
    )
        port map (
      I0 => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26]_0\,
      I1 => sof_count(0),
      I2 => \GEN_SOF_QUEUE_MODE.sof_received_i_2_n_0\,
      I3 => sts_received_re,
      I4 => sof_received_set,
      I5 => sof_received,
      O => \GEN_SOF_QUEUE_MODE.sof_received_i_1_n_0\
    );
\GEN_SOF_QUEUE_MODE.sof_received_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sof_count(1),
      I1 => sof_count(2),
      O => \GEN_SOF_QUEUE_MODE.sof_received_i_2_n_0\
    );
\GEN_SOF_QUEUE_MODE.sof_received_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888F8888888888"
    )
        port map (
      I0 => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26]_0\,
      I1 => sts_received_re,
      I2 => sof_count(0),
      I3 => p_8_out,
      I4 => \^cmd_wr_mask\,
      I5 => \GEN_SOF_QUEUE_MODE.sof_received_i_2_n_0\,
      O => sof_received_set
    );
\GEN_SOF_QUEUE_MODE.sof_received_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_SOF_QUEUE_MODE.sof_received_i_1_n_0\,
      Q => sof_received,
      R => sinit
    );
\QUEUE_COUNT.cmnds_queued_shift[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \^updt_data_reg_0\,
      I1 => s2mm_stop_i2_out,
      I2 => \QUEUE_COUNT.cmnds_queued_shift_reg[0]\,
      I3 => \QUEUE_COUNT.cmnds_queued_shift_reg[0]_0\,
      I4 => \QUEUE_COUNT.cmnds_queued_shift_reg[0]_1\,
      O => updt_data_reg_1
    );
sts_received_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E000E0E0E0E0E0"
    )
        port map (
      I0 => \GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0\,
      I1 => m_axis_s2mm_sts_tvalid_int,
      I2 => \out\,
      I3 => \^gen_desc_updt_queue.gen_desc_updt_no_stsapp.updt_desc_sts_reg[31]_0\,
      I4 => sts2_queue_full,
      I5 => \^gen_desc_updt_queue.updt_sts_reg_0\,
      O => sts_received_i_reg
    );
updt_data_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt_data_reg_3,
      Q => \^updt_data_reg_0\,
      R => '0'
    );
\updt_desc_reg0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => Q(4),
      Q => \updt_desc_reg0_reg[31]_0\(4),
      R => sinit
    );
\updt_desc_reg0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => Q(5),
      Q => \updt_desc_reg0_reg[31]_0\(5),
      R => sinit
    );
\updt_desc_reg0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => Q(6),
      Q => \updt_desc_reg0_reg[31]_0\(6),
      R => sinit
    );
\updt_desc_reg0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => Q(7),
      Q => \updt_desc_reg0_reg[31]_0\(7),
      R => sinit
    );
\updt_desc_reg0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => Q(8),
      Q => \updt_desc_reg0_reg[31]_0\(8),
      R => sinit
    );
\updt_desc_reg0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => Q(9),
      Q => \updt_desc_reg0_reg[31]_0\(9),
      R => sinit
    );
\updt_desc_reg0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => Q(10),
      Q => \updt_desc_reg0_reg[31]_0\(10),
      R => sinit
    );
\updt_desc_reg0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => Q(11),
      Q => \updt_desc_reg0_reg[31]_0\(11),
      R => sinit
    );
\updt_desc_reg0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => Q(12),
      Q => \updt_desc_reg0_reg[31]_0\(12),
      R => sinit
    );
\updt_desc_reg0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => Q(13),
      Q => \updt_desc_reg0_reg[31]_0\(13),
      R => sinit
    );
\updt_desc_reg0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => Q(14),
      Q => \updt_desc_reg0_reg[31]_0\(14),
      R => sinit
    );
\updt_desc_reg0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => Q(15),
      Q => \updt_desc_reg0_reg[31]_0\(15),
      R => sinit
    );
\updt_desc_reg0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => Q(16),
      Q => \updt_desc_reg0_reg[31]_0\(16),
      R => sinit
    );
\updt_desc_reg0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => Q(17),
      Q => \updt_desc_reg0_reg[31]_0\(17),
      R => sinit
    );
\updt_desc_reg0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => Q(18),
      Q => \updt_desc_reg0_reg[31]_0\(18),
      R => sinit
    );
\updt_desc_reg0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => Q(19),
      Q => \updt_desc_reg0_reg[31]_0\(19),
      R => sinit
    );
\updt_desc_reg0_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => Q(20),
      Q => \updt_desc_reg0_reg[31]_0\(20),
      R => sinit
    );
\updt_desc_reg0_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => Q(21),
      Q => \updt_desc_reg0_reg[31]_0\(21),
      R => sinit
    );
\updt_desc_reg0_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => Q(22),
      Q => \updt_desc_reg0_reg[31]_0\(22),
      R => sinit
    );
\updt_desc_reg0_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => Q(23),
      Q => \updt_desc_reg0_reg[31]_0\(23),
      R => sinit
    );
\updt_desc_reg0_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => Q(24),
      Q => \updt_desc_reg0_reg[31]_0\(24),
      R => sinit
    );
\updt_desc_reg0_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => Q(25),
      Q => \updt_desc_reg0_reg[31]_0\(25),
      R => sinit
    );
\updt_desc_reg0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => Q(0),
      Q => \updt_desc_reg0_reg[31]_0\(0),
      R => sinit
    );
\updt_desc_reg0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => Q(1),
      Q => \updt_desc_reg0_reg[31]_0\(1),
      R => sinit
    );
\updt_desc_reg0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => Q(2),
      Q => \updt_desc_reg0_reg[31]_0\(2),
      R => sinit
    );
\updt_desc_reg0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_8_out,
      D => Q(3),
      Q => \updt_desc_reg0_reg[31]_0\(3),
      R => sinit
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_dma_s2mm_sm is
  port (
    \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]_1\ : out STD_LOGIC;
    \QUEUE_COUNT.cmnds_queued_shift_reg[0]_0\ : out STD_LOGIC;
    sinit : in STD_LOGIC;
    \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]_2\ : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    p_26_out : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    \QUEUE_COUNT.cmnds_queued_shift_reg[0]_1\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s2mm_stop_i2_out : in STD_LOGIC;
    \QUEUE_COUNT.cmnds_queued_shift_reg[1]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_dma_s2mm_sm : entity is "axi_dma_s2mm_sm";
end design_1_axi_dma_0_1_axi_dma_s2mm_sm;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_dma_s2mm_sm is
  signal \^fsm_sequential_gen_sm_for_no_length.s2mm_cs_reg[0]_0\ : STD_LOGIC;
  signal \QUEUE_COUNT.cmnds_queued_shift[0]_i_1_n_0\ : STD_LOGIC;
  signal \QUEUE_COUNT.cmnds_queued_shift[1]_i_1_n_0\ : STD_LOGIC;
  signal \QUEUE_COUNT.cmnds_queued_shift[2]_i_1_n_0\ : STD_LOGIC;
  signal \QUEUE_COUNT.cmnds_queued_shift[3]_i_1_n_0\ : STD_LOGIC;
  signal \^queue_count.cmnds_queued_shift_reg[0]_0\ : STD_LOGIC;
  signal cmnds_queued_shift : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\ : label is "fetch_descriptor:01,iSTATE:10,wait_status:10,idle:00";
begin
  \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]_0\ <= \^fsm_sequential_gen_sm_for_no_length.s2mm_cs_reg[0]_0\;
  \QUEUE_COUNT.cmnds_queued_shift_reg[0]_0\ <= \^queue_count.cmnds_queued_shift_reg[0]_0\;
\FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]_2\,
      Q => \^fsm_sequential_gen_sm_for_no_length.s2mm_cs_reg[0]_0\,
      R => sinit
    );
\QUEUE_COUNT.cmnds_queued_shift[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EB2B0000"
    )
        port map (
      I0 => \^queue_count.cmnds_queued_shift_reg[0]_0\,
      I1 => p_19_out,
      I2 => \QUEUE_COUNT.cmnds_queued_shift_reg[0]_1\,
      I3 => cmnds_queued_shift(1),
      I4 => \out\,
      I5 => s2mm_stop_i2_out,
      O => \QUEUE_COUNT.cmnds_queued_shift[0]_i_1_n_0\
    );
\QUEUE_COUNT.cmnds_queued_shift[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EB2BE828"
    )
        port map (
      I0 => cmnds_queued_shift(1),
      I1 => \QUEUE_COUNT.cmnds_queued_shift_reg[0]_1\,
      I2 => p_19_out,
      I3 => cmnds_queued_shift(2),
      I4 => \^queue_count.cmnds_queued_shift_reg[0]_0\,
      I5 => \QUEUE_COUNT.cmnds_queued_shift_reg[1]_0\,
      O => \QUEUE_COUNT.cmnds_queued_shift[1]_i_1_n_0\
    );
\QUEUE_COUNT.cmnds_queued_shift[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EB2BE828"
    )
        port map (
      I0 => cmnds_queued_shift(2),
      I1 => \QUEUE_COUNT.cmnds_queued_shift_reg[0]_1\,
      I2 => p_19_out,
      I3 => cmnds_queued_shift(3),
      I4 => cmnds_queued_shift(1),
      I5 => \QUEUE_COUNT.cmnds_queued_shift_reg[1]_0\,
      O => \QUEUE_COUNT.cmnds_queued_shift[2]_i_1_n_0\
    );
\QUEUE_COUNT.cmnds_queued_shift[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002B280000"
    )
        port map (
      I0 => cmnds_queued_shift(3),
      I1 => \QUEUE_COUNT.cmnds_queued_shift_reg[0]_1\,
      I2 => p_19_out,
      I3 => cmnds_queued_shift(2),
      I4 => \out\,
      I5 => s2mm_stop_i2_out,
      O => \QUEUE_COUNT.cmnds_queued_shift[3]_i_1_n_0\
    );
\QUEUE_COUNT.cmnds_queued_shift_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \QUEUE_COUNT.cmnds_queued_shift[0]_i_1_n_0\,
      Q => \^queue_count.cmnds_queued_shift_reg[0]_0\,
      R => '0'
    );
\QUEUE_COUNT.cmnds_queued_shift_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \QUEUE_COUNT.cmnds_queued_shift[1]_i_1_n_0\,
      Q => cmnds_queued_shift(1),
      R => '0'
    );
\QUEUE_COUNT.cmnds_queued_shift_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \QUEUE_COUNT.cmnds_queued_shift[2]_i_1_n_0\,
      Q => cmnds_queued_shift(2),
      R => '0'
    );
\QUEUE_COUNT.cmnds_queued_shift_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \QUEUE_COUNT.cmnds_queued_shift[3]_i_1_n_0\,
      Q => cmnds_queued_shift(3),
      R => '0'
    );
s2mm_halted_set_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \^fsm_sequential_gen_sm_for_no_length.s2mm_cs_reg[0]_0\,
      I1 => p_32_out,
      I2 => \^queue_count.cmnds_queued_shift_reg[0]_0\,
      I3 => p_26_out,
      O => \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_dma_s2mm_sts_mngr is
  port (
    all_is_idle_d1_reg_0 : out STD_LOGIC;
    s2mm_halted_clr_reg_0 : out STD_LOGIC;
    sinit : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    s2mm_halted_set0 : in STD_LOGIC;
    s2mm_all_idle : in STD_LOGIC;
    idle : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s2mm_dmasr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_dma_s2mm_sts_mngr : entity is "axi_dma_s2mm_sts_mngr";
end design_1_axi_dma_0_1_axi_dma_s2mm_sts_mngr;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_dma_s2mm_sts_mngr is
  signal all_is_idle_d1 : STD_LOGIC;
  signal s2mm_halted_clr : STD_LOGIC;
  signal s2mm_halted_set : STD_LOGIC;
begin
all_is_idle_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_all_idle,
      Q => all_is_idle_d1,
      R => sinit
    );
halted_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => s2mm_halted_clr,
      I1 => s2mm_dmasr,
      I2 => \out\,
      I3 => s2mm_halted_set,
      O => s2mm_halted_clr_reg_0
    );
idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F54000000000"
    )
        port map (
      I0 => all_is_idle_d1,
      I1 => s2mm_dmacr(0),
      I2 => s2mm_all_idle,
      I3 => idle,
      I4 => s2mm_halted_set,
      I5 => \out\,
      O => all_is_idle_d1_reg_0
    );
s2mm_halted_clr_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_dmacr(0),
      Q => s2mm_halted_clr,
      R => sinit
    );
s2mm_halted_set_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_halted_set0,
      Q => s2mm_halted_set,
      R => sinit
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_dma_sofeof_gen is
  port (
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ : out STD_LOGIC;
    \GEN_FOR_SYNC.s_valid_d1_reg_0\ : out STD_LOGIC;
    axi_dma_tstvec : out STD_LOGIC_VECTOR ( 0 to 0 );
    sinit : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tready : in STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    ch2_delay_cnt_en : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_dma_sofeof_gen : entity is "axi_dma_sofeof_gen";
end design_1_axi_dma_0_1_axi_dma_sofeof_gen;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_dma_sofeof_gen is
  signal \GEN_FOR_SYNC.s_sof_generated_i_1_n_0\ : STD_LOGIC;
  signal \^gen_for_sync.s_valid_d1_reg_0\ : STD_LOGIC;
  signal \^axi_dma_tstvec\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_out : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal s_last : STD_LOGIC;
  signal s_last_d1 : STD_LOGIC;
  signal s_ready : STD_LOGIC;
  signal s_sof_d1_cdc_tig : STD_LOGIC;
  signal s_sof_generated : STD_LOGIC;
  signal s_valid : STD_LOGIC;
  signal s_valid_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_FOR_SYNC.s_valid_d1_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \axi_dma_tstvec[2]_INST_0\ : label is "soft_lutpair56";
begin
  \GEN_FOR_SYNC.s_valid_d1_reg_0\ <= \^gen_for_sync.s_valid_d1_reg_0\;
  axi_dma_tstvec(0) <= \^axi_dma_tstvec\(0);
\GEN_FOR_SYNC.s_last_d1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_last,
      I1 => s_valid,
      I2 => s_ready,
      O => p_0_out
    );
\GEN_FOR_SYNC.s_last_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => p_0_out,
      Q => s_last_d1,
      R => sinit
    );
\GEN_FOR_SYNC.s_last_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axis_s2mm_tlast,
      Q => s_last,
      R => sinit
    );
\GEN_FOR_SYNC.s_ready_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axis_s2mm_tready,
      Q => s_ready,
      R => sinit
    );
\GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_sof_generated,
      Q => s_sof_d1_cdc_tig,
      R => sinit
    );
\GEN_FOR_SYNC.s_sof_generated_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAA200"
    )
        port map (
      I0 => \out\,
      I1 => s_valid_d1,
      I2 => s_sof_d1_cdc_tig,
      I3 => p_5_in,
      I4 => s_sof_generated,
      I5 => \^axi_dma_tstvec\(0),
      O => \GEN_FOR_SYNC.s_sof_generated_i_1_n_0\
    );
\GEN_FOR_SYNC.s_sof_generated_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_FOR_SYNC.s_sof_generated_i_1_n_0\,
      Q => s_sof_generated,
      R => '0'
    );
\GEN_FOR_SYNC.s_valid_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_ready,
      I1 => s_valid,
      O => p_5_in
    );
\GEN_FOR_SYNC.s_valid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => p_5_in,
      Q => s_valid_d1,
      R => sinit
    );
\GEN_FOR_SYNC.s_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axis_s2mm_tvalid,
      Q => s_valid,
      R => sinit
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DC"
    )
        port map (
      I0 => \^gen_for_sync.s_valid_d1_reg_0\,
      I1 => \^axi_dma_tstvec\(0),
      I2 => ch2_delay_cnt_en,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\
    );
\axi_dma_tstvec[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D000"
    )
        port map (
      I0 => s_valid_d1,
      I1 => s_sof_d1_cdc_tig,
      I2 => s_ready,
      I3 => s_valid,
      I4 => s_sof_generated,
      O => \^gen_for_sync.s_valid_d1_reg_0\
    );
\axi_dma_tstvec[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080808080"
    )
        port map (
      I0 => s_ready,
      I1 => s_valid,
      I2 => s_last,
      I3 => s_sof_d1_cdc_tig,
      I4 => s_sof_generated,
      I5 => s_last_d1,
      O => \^axi_dma_tstvec\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_sg_addr_cntl is
  port (
    sig_addr2rsc_cmd_fifo_empty : out STD_LOGIC;
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 25 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    sm_set_error : in STD_LOGIC;
    sig_cmd_burst_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_addr_valid_reg_reg_0 : in STD_LOGIC;
    sig_posted_to_axi_2_reg_0 : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    sig_addr_reg_empty_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_sg_addr_cntl : entity is "axi_sg_addr_cntl";
end design_1_axi_dma_0_1_axi_sg_addr_cntl;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_sg_addr_cntl is
  signal \^m_axi_sg_arlen\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_addr2rsc_calc_error : STD_LOGIC;
  signal \^sig_addr2rsc_cmd_fifo_empty\ : STD_LOGIC;
  signal \sig_next_addr_reg[31]_i_1__0_n_0\ : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  signal sig_push_addr_reg1_out : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  m_axi_sg_arlen(0) <= \^m_axi_sg_arlen\(0);
  sig_addr2rsc_cmd_fifo_empty <= \^sig_addr2rsc_cmd_fifo_empty\;
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => \^sig_addr2rsc_cmd_fifo_empty\,
      S => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_addr_valid_reg_reg_0,
      Q => m_axi_sg_arvalid,
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => sm_set_error,
      Q => sig_addr2rsc_calc_error,
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => sig_addr2rsc_calc_error,
      I1 => \^m_axi_sg_arlen\(0),
      I2 => m_axi_sg_arready,
      I3 => sig_addr_reg_empty_reg_0,
      O => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg[31]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_addr2rsc_cmd_fifo_empty\,
      I1 => sig_mstr2addr_cmd_valid,
      O => sig_push_addr_reg1_out
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(4),
      Q => m_axi_sg_araddr(4),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(5),
      Q => m_axi_sg_araddr(5),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(6),
      Q => m_axi_sg_araddr(6),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(7),
      Q => m_axi_sg_araddr(7),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(8),
      Q => m_axi_sg_araddr(8),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(9),
      Q => m_axi_sg_araddr(9),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(10),
      Q => m_axi_sg_araddr(10),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(11),
      Q => m_axi_sg_araddr(11),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(12),
      Q => m_axi_sg_araddr(12),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(13),
      Q => m_axi_sg_araddr(13),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(14),
      Q => m_axi_sg_araddr(14),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(15),
      Q => m_axi_sg_araddr(15),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(16),
      Q => m_axi_sg_araddr(16),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(17),
      Q => m_axi_sg_araddr(17),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(18),
      Q => m_axi_sg_araddr(18),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(19),
      Q => m_axi_sg_araddr(19),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(20),
      Q => m_axi_sg_araddr(20),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(21),
      Q => m_axi_sg_araddr(21),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(22),
      Q => m_axi_sg_araddr(22),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(23),
      Q => m_axi_sg_araddr(23),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(24),
      Q => m_axi_sg_araddr(24),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(25),
      Q => m_axi_sg_araddr(25),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(0),
      Q => m_axi_sg_araddr(0),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(1),
      Q => m_axi_sg_araddr(1),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(2),
      Q => m_axi_sg_araddr(2),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(3),
      Q => m_axi_sg_araddr(3),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_cmd_burst_reg(0),
      Q => m_axi_sg_arburst(0),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '1',
      Q => \^m_axi_sg_arlen\(0),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_push_addr_reg1_out,
      Q => sig_posted_to_axi_2,
      R => sig_posted_to_axi_2_reg_0
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_push_addr_reg1_out,
      Q => sig_posted_to_axi,
      R => sig_posted_to_axi_2_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_axi_sg_addr_cntl__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    sig_addr2wsc_cmd_fifo_empty : out STD_LOGIC;
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 27 downto 0 );
    sig_addr_reg_empty_reg_0 : out STD_LOGIC;
    sig_push_addr_reg1_out : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_calc2dm_calc_err : in STD_LOGIC;
    sig_addr_valid_reg_reg_0 : in STD_LOGIC;
    \sig_next_addr_reg_reg[3]_0\ : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_data2all_tlast_error : in STD_LOGIC;
    sig_addr_reg_empty_reg_1 : in STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_axi_sg_addr_cntl__parameterized0\ : entity is "axi_sg_addr_cntl";
end \design_1_axi_dma_0_1_axi_sg_addr_cntl__parameterized0\;

architecture STRUCTURE of \design_1_axi_dma_0_1_axi_sg_addr_cntl__parameterized0\ is
  signal sig_addr2wsc_calc_error : STD_LOGIC;
  signal \^sig_addr2wsc_cmd_fifo_empty\ : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal \sig_next_addr_reg[31]_i_1__1_n_0\ : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  \out\ <= sig_posted_to_axi;
  sig_addr2wsc_cmd_fifo_empty <= \^sig_addr2wsc_cmd_fifo_empty\;
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => \^sig_addr2wsc_cmd_fifo_empty\,
      S => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_push_addr_reg1_out,
      Q => sig_addr_reg_full,
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_addr_valid_reg_reg_0,
      Q => m_axi_sg_awvalid,
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_calc2dm_calc_err,
      Q => sig_addr2wsc_calc_error,
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_cmd_reg_empty_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^sig_addr2wsc_cmd_fifo_empty\,
      I1 => sig_data2all_tlast_error,
      I2 => sig_addr_reg_empty_reg_1,
      O => sig_addr_reg_empty_reg_0
    );
\sig_next_addr_reg[31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => sig_addr2wsc_calc_error,
      I1 => sig_addr_reg_full,
      I2 => m_axi_sg_awready,
      I3 => sig_addr_reg_empty_reg_1,
      O => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(5),
      Q => m_axi_sg_awaddr(6),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(6),
      Q => m_axi_sg_awaddr(7),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(7),
      Q => m_axi_sg_awaddr(8),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(8),
      Q => m_axi_sg_awaddr(9),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(9),
      Q => m_axi_sg_awaddr(10),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(10),
      Q => m_axi_sg_awaddr(11),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(11),
      Q => m_axi_sg_awaddr(12),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(12),
      Q => m_axi_sg_awaddr(13),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(13),
      Q => m_axi_sg_awaddr(14),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(14),
      Q => m_axi_sg_awaddr(15),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(15),
      Q => m_axi_sg_awaddr(16),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(16),
      Q => m_axi_sg_awaddr(17),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(17),
      Q => m_axi_sg_awaddr(18),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(18),
      Q => m_axi_sg_awaddr(19),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(19),
      Q => m_axi_sg_awaddr(20),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(20),
      Q => m_axi_sg_awaddr(21),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(21),
      Q => m_axi_sg_awaddr(22),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(22),
      Q => m_axi_sg_awaddr(23),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(23),
      Q => m_axi_sg_awaddr(24),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(24),
      Q => m_axi_sg_awaddr(25),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(25),
      Q => m_axi_sg_awaddr(26),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(26),
      Q => m_axi_sg_awaddr(27),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => \sig_next_addr_reg_reg[3]_0\,
      Q => m_axi_sg_awaddr(0),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(0),
      Q => m_axi_sg_awaddr(1),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(1),
      Q => m_axi_sg_awaddr(2),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(2),
      Q => m_axi_sg_awaddr(3),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(3),
      Q => m_axi_sg_awaddr(4),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => Q(4),
      Q => m_axi_sg_awaddr(5),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_addr_reg1_out,
      D => '1',
      Q => m_axi_sg_awsize(0),
      R => \sig_next_addr_reg[31]_i_1__1_n_0\
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_push_addr_reg1_out,
      Q => sig_posted_to_axi_2,
      R => sig_stream_rst
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_push_addr_reg1_out,
      Q => sig_posted_to_axi,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_sg_fifo is
  port (
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    s_axis_updt_cmd_tready : out STD_LOGIC;
    sig_init_reg_reg_0 : out STD_LOGIC;
    sig_init_reg_reg_1 : out STD_LOGIC;
    sig_init_reg_reg_2 : out STD_LOGIC;
    sig_init_reg_reg_3 : out STD_LOGIC;
    sig_init_reg_reg_4 : out STD_LOGIC;
    sig_btt_is_zero : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 27 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_3 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    sig_init_done_2 : in STD_LOGIC;
    p_20_out_1 : in STD_LOGIC;
    sig_load_input_cmd : in STD_LOGIC;
    sig_addr2wsc_cmd_fifo_empty : in STD_LOGIC;
    sig_data2all_tlast_error : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\ : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_sg_fifo : entity is "axi_sg_fifo";
end design_1_axi_dma_0_1_axi_sg_fifo;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_sg_fifo is
  signal \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg\ : STD_LOGIC;
  signal \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3_n_0\ : STD_LOGIC;
  signal \^s_axis_updt_cmd_tready\ : STD_LOGIC;
  signal sig_init_done_4 : STD_LOGIC;
  signal \sig_init_done_i_1__9_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_init_done_i_1__10\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__11\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__12\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__7\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__8\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__9\ : label is "soft_lutpair27";
begin
  Q(27 downto 0) <= \^q\(27 downto 0);
  s_axis_updt_cmd_tready <= \^s_axis_updt_cmd_tready\;
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => '1',
      Q => \^q\(0),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(0),
      Q => \^q\(1),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(1),
      Q => \^q\(2),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(2),
      Q => \^q\(3),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(3),
      Q => \^q\(4),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(4),
      Q => \^q\(5),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(5),
      Q => \^q\(6),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(6),
      Q => \^q\(7),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(7),
      Q => \^q\(8),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(8),
      Q => \^q\(9),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(9),
      Q => \^q\(10),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(10),
      Q => \^q\(11),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(11),
      Q => \^q\(12),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(12),
      Q => \^q\(13),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(13),
      Q => \^q\(14),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(14),
      Q => \^q\(15),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(15),
      Q => \^q\(16),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(16),
      Q => \^q\(17),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(17),
      Q => \^q\(18),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(18),
      Q => \^q\(19),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(19),
      Q => \^q\(20),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(20),
      Q => \^q\(21),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(21),
      Q => \^q\(22),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(22),
      Q => \^q\(23),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(23),
      Q => \^q\(24),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(24),
      Q => \^q\(25),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(25),
      Q => \^q\(26),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0),
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(26),
      Q => \^q\(27),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2222F222"
    )
        port map (
      I0 => \^s_axis_updt_cmd_tready\,
      I1 => p_20_out_1,
      I2 => sig_load_input_cmd,
      I3 => sig_addr2wsc_cmd_fifo_empty,
      I4 => sig_data2all_tlast_error,
      I5 => sig_init_done_4,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3_n_0\,
      Q => \^s_axis_updt_cmd_tready\,
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      Q => sig_cmd2mstr_cmd_valid,
      R => '0'
    );
\sig_btt_is_zero_reg_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => sig_btt_is_zero
    );
\sig_init_done_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      I1 => \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2\,
      I2 => sig_init_done_reg_0,
      I3 => sig_init_done_3,
      O => sig_init_reg_reg_2
    );
\sig_init_done_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      I1 => \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2\,
      I2 => sig_init_done_reg_0,
      I3 => sig_init_done_1,
      O => sig_init_reg_reg_3
    );
\sig_init_done_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      I1 => \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2\,
      I2 => sig_init_done_reg_0,
      I3 => sig_init_done_2,
      O => sig_init_reg_reg_4
    );
\sig_init_done_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      I1 => \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2\,
      I2 => sig_init_done_reg_0,
      I3 => sig_init_done,
      O => sig_init_reg_reg_0
    );
\sig_init_done_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      I1 => \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2\,
      I2 => sig_init_done_reg_0,
      I3 => sig_init_done_0,
      O => sig_init_reg_reg_1
    );
\sig_init_done_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      I1 => \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2\,
      I2 => sig_init_done_reg_0,
      I3 => sig_init_done_4,
      O => \sig_init_done_i_1__9_n_0\
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \sig_init_done_i_1__9_n_0\,
      Q => sig_init_done_4,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      Q => \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2\,
      S => sig_stream_rst
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_stream_rst,
      Q => \I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_sg_fifo_27 is
  port (
    sig_init_done : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : out STD_LOGIC;
    sig_btt_is_zero : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 26 downto 0 );
    sig_init_done_reg_0 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\ : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    sig_addr2rsc_cmd_fifo_empty : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_sg_fifo_27 : entity is "axi_sg_fifo";
end design_1_axi_dma_0_1_axi_sg_fifo_27;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_sg_fifo_27 is
  signal \^q\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_empty_reg_reg_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1_n_0\ : STD_LOGIC;
  signal \^sig_cmd2mstr_cmd_valid\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
  signal sig_push_regfifo : STD_LOGIC;
begin
  Q(26 downto 0) <= \^q\(26 downto 0);
  \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ <= \^use_single_reg.sig_regfifo_empty_reg_reg_0\;
  sig_cmd2mstr_cmd_valid <= \^sig_cmd2mstr_cmd_valid\;
  sig_init_done <= \^sig_init_done\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I1 => s_axis_ftch_cmd_tvalid,
      O => sig_push_regfifo
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => '1',
      Q => \^q\(0),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(0),
      Q => \^q\(1),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(1),
      Q => \^q\(2),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(2),
      Q => \^q\(3),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(3),
      Q => \^q\(4),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(4),
      Q => \^q\(5),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(5),
      Q => \^q\(6),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(6),
      Q => \^q\(7),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(7),
      Q => \^q\(8),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(8),
      Q => \^q\(9),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(9),
      Q => \^q\(10),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(10),
      Q => \^q\(11),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(11),
      Q => \^q\(12),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(12),
      Q => \^q\(13),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(13),
      Q => \^q\(14),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(14),
      Q => \^q\(15),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(15),
      Q => \^q\(16),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(16),
      Q => \^q\(17),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(17),
      Q => \^q\(18),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(18),
      Q => \^q\(19),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(19),
      Q => \^q\(20),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(20),
      Q => \^q\(21),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(21),
      Q => \^q\(22),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(22),
      Q => \^q\(23),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(23),
      Q => \^q\(24),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(24),
      Q => \^q\(25),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(25),
      Q => \^q\(26),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4444444"
    )
        port map (
      I0 => s_axis_ftch_cmd_tvalid,
      I1 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I2 => sig_addr2rsc_cmd_fifo_empty,
      I3 => \^sig_cmd2mstr_cmd_valid\,
      I4 => sig_cmd_reg_empty,
      I5 => \^sig_init_done\,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0\,
      Q => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F08080F0F08080"
    )
        port map (
      I0 => s_axis_ftch_cmd_tvalid,
      I1 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I2 => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      I3 => sig_cmd_reg_empty,
      I4 => \^sig_cmd2mstr_cmd_valid\,
      I5 => sig_addr2rsc_cmd_fifo_empty,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1_n_0\,
      Q => \^sig_cmd2mstr_cmd_valid\,
      R => '0'
    );
sig_btt_is_zero_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => sig_btt_is_zero
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_axi_sg_fifo__parameterized0\ is
  port (
    sig_init_done : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : out STD_LOGIC;
    updt_decerr_i : out STD_LOGIC;
    updt_interr_i : out STD_LOGIC;
    updt_slverr_i : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\ : out STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC;
    p_18_out_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_axi_sg_fifo__parameterized0\ : entity is "axi_sg_fifo";
end \design_1_axi_dma_0_1_axi_sg_fifo__parameterized0\;

architecture STRUCTURE of \design_1_axi_dma_0_1_axi_sg_fifo__parameterized0\ is
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_empty_reg_reg_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4_n_0\ : STD_LOGIC;
  signal m_axis_updt_sts_tdata : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal m_axis_updt_sts_tvalid : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of updt_decerr_i_i_1 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of updt_slverr_i_i_1 : label is "soft_lutpair25";
begin
  \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ <= \^use_single_reg.sig_regfifo_empty_reg_reg_0\;
  sig_init_done <= \^sig_init_done\;
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I1 => sig_wsc2stat_status_valid,
      I2 => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(0),
      Q => m_axis_updt_sts_tdata(4),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(1),
      Q => m_axis_updt_sts_tdata(5),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(2),
      Q => m_axis_updt_sts_tdata(6),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => E(0),
      D => D(3),
      Q => m_axis_updt_sts_tdata(7),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF222"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I1 => sig_wsc2stat_status_valid,
      I2 => p_18_out_0,
      I3 => m_axis_updt_sts_tvalid,
      I4 => \^sig_init_done\,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4_n_0\,
      Q => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080F080"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I1 => sig_wsc2stat_status_valid,
      I2 => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\,
      I3 => m_axis_updt_sts_tvalid,
      I4 => p_18_out_0,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4_n_0\,
      Q => m_axis_updt_sts_tvalid,
      R => '0'
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
updt_decerr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_updt_sts_tvalid,
      I1 => m_axis_updt_sts_tdata(5),
      O => updt_decerr_i
    );
updt_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => m_axis_updt_sts_tdata(5),
      I1 => m_axis_updt_sts_tdata(7),
      I2 => m_axis_updt_sts_tdata(4),
      I3 => m_axis_updt_sts_tdata(6),
      I4 => m_axis_updt_sts_tvalid,
      I5 => \out\,
      O => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0\
    );
updt_interr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_updt_sts_tvalid,
      I1 => m_axis_updt_sts_tdata(4),
      O => updt_interr_i
    );
updt_slverr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_updt_sts_tvalid,
      I1 => m_axis_updt_sts_tdata(6),
      O => updt_slverr_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_axi_sg_fifo__parameterized0_26\ is
  port (
    sig_init_done_0 : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : out STD_LOGIC;
    ftch_decerr_i : out STD_LOGIC;
    ftch_slverr_i : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : out STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\ : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_rd_sts_reg_empty_reg : in STD_LOGIC;
    p_18_out_0 : in STD_LOGIC;
    sig_rd_sts_okay_reg : in STD_LOGIC;
    sig_rsc2stat_status : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_axi_sg_fifo__parameterized0_26\ : entity is "axi_sg_fifo";
end \design_1_axi_dma_0_1_axi_sg_fifo__parameterized0_26\;

architecture STRUCTURE of \design_1_axi_dma_0_1_axi_sg_fifo__parameterized0_26\ is
  signal \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0\ : STD_LOGIC;
  signal m_axis_ftch_sts_tdata : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal m_axis_ftch_sts_tvalid : STD_LOGIC;
  signal \^sig_init_done_0\ : STD_LOGIC;
  signal sig_stat2rsc_status_ready : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of ftch_decerr_i_i_1 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of ftch_done_i_1 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of ftch_slverr_i_i_1 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of sig_rd_sts_decerr_reg_i_1 : label is "soft_lutpair18";
begin
  sig_init_done_0 <= \^sig_init_done_0\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => sig_rsc2stat_status(0),
      I1 => sig_rsc2stat_status_valid,
      I2 => sig_stat2rsc_status_ready,
      I3 => m_axis_ftch_sts_tdata(5),
      O => \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => sig_rsc2stat_status(1),
      I1 => sig_rsc2stat_status_valid,
      I2 => sig_stat2rsc_status_ready,
      I3 => m_axis_ftch_sts_tdata(6),
      O => \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => sig_rd_sts_okay_reg,
      I1 => sig_rsc2stat_status_valid,
      I2 => sig_stat2rsc_status_ready,
      I3 => m_axis_ftch_sts_tdata(7),
      O => \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1_n_0\,
      Q => m_axis_ftch_sts_tdata(5),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1_n_0\,
      Q => m_axis_ftch_sts_tdata(6),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1_n_0\,
      Q => m_axis_ftch_sts_tdata(7),
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF222"
    )
        port map (
      I0 => sig_stat2rsc_status_ready,
      I1 => sig_rsc2stat_status_valid,
      I2 => m_axis_ftch_sts_tvalid,
      I3 => p_18_out_0,
      I4 => \^sig_init_done_0\,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0\,
      Q => sig_stat2rsc_status_ready,
      R => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F08080"
    )
        port map (
      I0 => sig_stat2rsc_status_ready,
      I1 => sig_rsc2stat_status_valid,
      I2 => sig_rd_sts_reg_empty_reg,
      I3 => p_18_out_0,
      I4 => m_axis_ftch_sts_tvalid,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0\,
      Q => m_axis_ftch_sts_tvalid,
      R => '0'
    );
ftch_decerr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_ftch_sts_tvalid,
      I1 => m_axis_ftch_sts_tdata(5),
      O => ftch_decerr_i
    );
ftch_done_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_ftch_sts_tvalid,
      I1 => m_axis_ftch_sts_tdata(7),
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\
    );
ftch_slverr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_ftch_sts_tvalid,
      I1 => m_axis_ftch_sts_tdata(6),
      O => ftch_slverr_i
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done_0\,
      R => '0'
    );
sig_rd_sts_decerr_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => sig_stat2rsc_status_ready,
      I1 => sig_rsc2stat_status_valid,
      I2 => sig_rd_sts_reg_empty_reg,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_sg_ftch_cmdsts_if is
  port (
    p_18_out_0 : out STD_LOGIC;
    ftch_done : out STD_LOGIC;
    ftch_decerr : out STD_LOGIC;
    ftch_slverr : out STD_LOGIC;
    ftch_error_reg_0 : out STD_LOGIC;
    s_axis_ftch_cmd_tvalid : out STD_LOGIC;
    ftch_error_early : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ftch_error_reg_1 : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sinit : in STD_LOGIC;
    ftch_done_reg_0 : in STD_LOGIC;
    ftch_decerr_i : in STD_LOGIC;
    ftch_slverr_i : in STD_LOGIC;
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_rvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_ftch_cmd_tready : in STD_LOGIC;
    p_27_out : in STD_LOGIC;
    \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_sg_ftch_cmdsts_if : entity is "axi_sg_ftch_cmdsts_if";
end design_1_axi_dma_0_1_axi_sg_ftch_cmdsts_if;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_sg_ftch_cmdsts_if is
  signal \^ftch_decerr\ : STD_LOGIC;
  signal \^ftch_done\ : STD_LOGIC;
  signal \^ftch_error_early\ : STD_LOGIC;
  signal ftch_error_early_i_1_n_0 : STD_LOGIC;
  signal ftch_error_i_1_n_0 : STD_LOGIC;
  signal \^ftch_error_reg_0\ : STD_LOGIC;
  signal \^ftch_slverr\ : STD_LOGIC;
  signal \^s_axis_ftch_cmd_tvalid\ : STD_LOGIC;
  signal s_axis_ftch_cmd_tvalid_i_1_n_0 : STD_LOGIC;
  signal sg_rresp : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sg_rvalid : STD_LOGIC;
begin
  ftch_decerr <= \^ftch_decerr\;
  ftch_done <= \^ftch_done\;
  ftch_error_early <= \^ftch_error_early\;
  ftch_error_reg_0 <= \^ftch_error_reg_0\;
  ftch_slverr <= \^ftch_slverr\;
  s_axis_ftch_cmd_tvalid <= \^s_axis_ftch_cmd_tvalid\;
\GEN_CH2_FETCH.ch2_ftch_interr_set_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => \^ftch_error_reg_0\,
      I1 => \^ftch_done\,
      I2 => p_27_out,
      I3 => \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg\,
      O => ftch_error_reg_1
    );
\ftch_cs[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => \^ftch_done\,
      I1 => Q(1),
      I2 => \^ftch_error_reg_0\,
      I3 => Q(0),
      O => D(0)
    );
ftch_decerr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ftch_decerr_i,
      Q => \^ftch_decerr\,
      R => sinit
    );
ftch_done_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ftch_done_reg_0,
      Q => \^ftch_done\,
      R => sinit
    );
ftch_error_early_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => sg_rresp(1),
      I1 => sg_rvalid,
      I2 => \^ftch_error_early\,
      O => ftch_error_early_i_1_n_0
    );
ftch_error_early_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ftch_error_early_i_1_n_0,
      Q => \^ftch_error_early\,
      R => sinit
    );
ftch_error_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^ftch_decerr\,
      I1 => \^ftch_slverr\,
      I2 => \^ftch_error_reg_0\,
      O => ftch_error_i_1_n_0
    );
ftch_error_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ftch_error_i_1_n_0,
      Q => \^ftch_error_reg_0\,
      R => sinit
    );
ftch_slverr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ftch_slverr_i,
      Q => \^ftch_slverr\,
      R => sinit
    );
m_axis_ftch_sts_tready_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \out\,
      Q => p_18_out_0,
      R => '0'
    );
s_axis_ftch_cmd_tvalid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55750030"
    )
        port map (
      I0 => s_axis_ftch_cmd_tready,
      I1 => \^ftch_error_reg_0\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \^s_axis_ftch_cmd_tvalid\,
      O => s_axis_ftch_cmd_tvalid_i_1_n_0
    );
s_axis_ftch_cmd_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axis_ftch_cmd_tvalid_i_1_n_0,
      Q => \^s_axis_ftch_cmd_tvalid\,
      R => sinit
    );
\sg_rresp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => m_axi_sg_rresp(0),
      Q => sg_rresp(1),
      R => sinit
    );
sg_rvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => m_axi_sg_rvalid,
      Q => sg_rvalid,
      R => sinit
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_sg_ftch_pntr is
  port (
    ch2_use_crntdesc : out STD_LOGIC;
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0\ : out STD_LOGIC;
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    sinit : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1\ : in STD_LOGIC;
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_2\ : in STD_LOGIC;
    ch2_nxtdesc_wren : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \p_9_in_carry__0_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_sg_ftch_pntr : entity is "axi_sg_ftch_pntr";
end design_1_axi_dma_0_1_axi_sg_ftch_pntr;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_sg_ftch_pntr is
  signal \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \GEN_PNTR_FOR_CH2.ch2_sg_idle_i_1_n_0\ : STD_LOGIC;
  signal \^gen_pntr_for_ch2.ch2_sg_idle_reg_0\ : STD_LOGIC;
  signal \GEN_PNTR_FOR_CH2.ch2_use_crntdesc_i_1_n_0\ : STD_LOGIC;
  signal ch2_run_stop_d1 : STD_LOGIC;
  signal \^ch2_use_crntdesc\ : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \p_9_in_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \p_9_in_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \p_9_in_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \p_9_in_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \p_9_in_carry__0_n_0\ : STD_LOGIC;
  signal \p_9_in_carry__0_n_1\ : STD_LOGIC;
  signal \p_9_in_carry__0_n_2\ : STD_LOGIC;
  signal \p_9_in_carry__0_n_3\ : STD_LOGIC;
  signal p_9_in_carry_i_1_n_0 : STD_LOGIC;
  signal p_9_in_carry_i_2_n_0 : STD_LOGIC;
  signal p_9_in_carry_i_3_n_0 : STD_LOGIC;
  signal p_9_in_carry_i_4_n_0 : STD_LOGIC;
  signal p_9_in_carry_n_0 : STD_LOGIC;
  signal p_9_in_carry_n_1 : STD_LOGIC;
  signal p_9_in_carry_n_2 : STD_LOGIC;
  signal p_9_in_carry_n_3 : STD_LOGIC;
  signal NLW_p_9_in_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_9_in_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_9_in_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_9_in_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(25 downto 0) <= \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(25 downto 0);
  \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0\ <= \^gen_pntr_for_ch2.ch2_sg_idle_reg_0\;
  ch2_use_crntdesc <= \^ch2_use_crntdesc\;
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ch2_use_crntdesc\,
      I1 => ch2_nxtdesc_wren,
      O => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(4),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(4),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(5),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(5),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(6),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(6),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(7),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(7),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(8),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(8),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(9),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(9),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(10),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(10),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(11),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(11),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(12),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(12),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(13),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(13),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(14),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(14),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(15),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(15),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(16),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(16),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(17),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(17),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(18),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(18),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(19),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(19),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(20),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(20),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(21),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(21),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(22),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(22),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(23),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(23),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(24),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(24),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(25),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(25),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(0),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(0),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(1),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(1),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(2),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(2),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0\,
      D => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(3),
      Q => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(3),
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_run_stop_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_dmacr(0),
      Q => ch2_run_stop_d1,
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77777555FFFFFFFF"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1\,
      I1 => \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_2\,
      I2 => p_9_in,
      I3 => ch2_nxtdesc_wren,
      I4 => \^gen_pntr_for_ch2.ch2_sg_idle_reg_0\,
      I5 => s2mm_dmacr(0),
      O => \GEN_PNTR_FOR_CH2.ch2_sg_idle_i_1_n_0\
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_PNTR_FOR_CH2.ch2_sg_idle_i_1_n_0\,
      Q => \^gen_pntr_for_ch2.ch2_sg_idle_reg_0\,
      R => '0'
    );
\GEN_PNTR_FOR_CH2.ch2_use_crntdesc_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => \^ch2_use_crntdesc\,
      I1 => s2mm_dmacr(0),
      I2 => ch2_run_stop_d1,
      I3 => \out\,
      I4 => ch2_nxtdesc_wren,
      O => \GEN_PNTR_FOR_CH2.ch2_use_crntdesc_i_1_n_0\
    );
\GEN_PNTR_FOR_CH2.ch2_use_crntdesc_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_PNTR_FOR_CH2.ch2_use_crntdesc_i_1_n_0\,
      Q => \^ch2_use_crntdesc\,
      R => '0'
    );
p_9_in_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_9_in_carry_n_0,
      CO(2) => p_9_in_carry_n_1,
      CO(1) => p_9_in_carry_n_2,
      CO(0) => p_9_in_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_p_9_in_carry_O_UNCONNECTED(3 downto 0),
      S(3) => p_9_in_carry_i_1_n_0,
      S(2) => p_9_in_carry_i_2_n_0,
      S(1) => p_9_in_carry_i_3_n_0,
      S(0) => p_9_in_carry_i_4_n_0
    );
\p_9_in_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_9_in_carry_n_0,
      CO(3) => \p_9_in_carry__0_n_0\,
      CO(2) => \p_9_in_carry__0_n_1\,
      CO(1) => \p_9_in_carry__0_n_2\,
      CO(0) => \p_9_in_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_9_in_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_9_in_carry__0_i_1_n_0\,
      S(2) => \p_9_in_carry__0_i_2_n_0\,
      S(1) => \p_9_in_carry__0_i_3_n_0\,
      S(0) => \p_9_in_carry__0_i_4_n_0\
    );
\p_9_in_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(22),
      I1 => \p_9_in_carry__0_0\(22),
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(23),
      I3 => \p_9_in_carry__0_0\(23),
      I4 => \p_9_in_carry__0_0\(21),
      I5 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(21),
      O => \p_9_in_carry__0_i_1_n_0\
    );
\p_9_in_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(18),
      I1 => \p_9_in_carry__0_0\(18),
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(19),
      I3 => \p_9_in_carry__0_0\(19),
      I4 => \p_9_in_carry__0_0\(20),
      I5 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(20),
      O => \p_9_in_carry__0_i_2_n_0\
    );
\p_9_in_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(16),
      I1 => \p_9_in_carry__0_0\(16),
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(17),
      I3 => \p_9_in_carry__0_0\(17),
      I4 => \p_9_in_carry__0_0\(15),
      I5 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(15),
      O => \p_9_in_carry__0_i_3_n_0\
    );
\p_9_in_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(13),
      I1 => \p_9_in_carry__0_0\(13),
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(14),
      I3 => \p_9_in_carry__0_0\(14),
      I4 => \p_9_in_carry__0_0\(12),
      I5 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(12),
      O => \p_9_in_carry__0_i_4_n_0\
    );
\p_9_in_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_9_in_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_9_in_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => p_9_in,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_9_in_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => S(0)
    );
p_9_in_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(9),
      I1 => \p_9_in_carry__0_0\(9),
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(11),
      I3 => \p_9_in_carry__0_0\(11),
      I4 => \p_9_in_carry__0_0\(10),
      I5 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(10),
      O => p_9_in_carry_i_1_n_0
    );
p_9_in_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(6),
      I1 => \p_9_in_carry__0_0\(6),
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(8),
      I3 => \p_9_in_carry__0_0\(8),
      I4 => \p_9_in_carry__0_0\(7),
      I5 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(7),
      O => p_9_in_carry_i_2_n_0
    );
p_9_in_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(3),
      I1 => \p_9_in_carry__0_0\(3),
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(5),
      I3 => \p_9_in_carry__0_0\(5),
      I4 => \p_9_in_carry__0_0\(4),
      I5 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(4),
      O => p_9_in_carry_i_3_n_0
    );
p_9_in_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(1),
      I1 => \p_9_in_carry__0_0\(1),
      I2 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(2),
      I3 => \p_9_in_carry__0_0\(2),
      I4 => \p_9_in_carry__0_0\(0),
      I5 => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]_0\(0),
      O => p_9_in_carry_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_sg_ftch_queue is
  port (
    ch2_ftch_queue_empty : out STD_LOGIC;
    ch2_ftch_pause : out STD_LOGIC;
    \GEN_S2MM.queue_dout2_valid_reg_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_S2MM.queue_dout2_new_reg[90]_0\ : out STD_LOGIC_VECTOR ( 81 downto 0 );
    \GEN_S2MM.queue_empty2_new_reg_0\ : out STD_LOGIC;
    \GEN_S2MM.queue_dout2_valid_reg_1\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 25 downto 0 );
    p_11_out : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    scndry_vect_out : in STD_LOGIC_VECTOR ( 25 downto 0 );
    p_0_in : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axis_s2mm_updtptr_tlast : in STD_LOGIC;
    s2mm_stop_i2_out : in STD_LOGIC;
    s2mm_cs : in STD_LOGIC_VECTOR ( 0 to 0 );
    ptr2_queue_full : in STD_LOGIC;
    ch2_ftch_active : in STD_LOGIC;
    \GEN_S2MM.reg2_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_rvalid : in STD_LOGIC;
    s_axis_s2mm_cmd_tready : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid_split : in STD_LOGIC;
    sinit : in STD_LOGIC;
    \CURRENT_BD_32.current_bd_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \CURRENT_BD_32.current_bd_reg[31]_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_S2MM.reg2_reg[64]_0\ : in STD_LOGIC_VECTOR ( 55 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_sg_ftch_queue : entity is "axi_sg_ftch_queue";
end design_1_axi_dma_0_1_axi_sg_ftch_queue;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_sg_ftch_queue is
  signal \^gen_s2mm.queue_dout2_new_reg[90]_0\ : STD_LOGIC_VECTOR ( 81 downto 0 );
  signal \GEN_S2MM.queue_dout2_valid_i_1_n_0\ : STD_LOGIC;
  signal \^gen_s2mm.queue_dout2_valid_reg_0\ : STD_LOGIC;
  signal \GEN_S2MM.queue_empty2_new_i_1_n_0\ : STD_LOGIC;
  signal \^gen_s2mm.queue_empty2_new_reg_0\ : STD_LOGIC;
  signal \GEN_S2MM.queue_full2_new_i_1_n_0\ : STD_LOGIC;
  signal \^ch2_ftch_pause\ : STD_LOGIC;
  signal \^ch2_ftch_queue_empty\ : STD_LOGIC;
  signal current_bd : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal queue_wren2_new : STD_LOGIC;
  signal reg2 : STD_LOGIC_VECTOR ( 90 downto 0 );
begin
  \GEN_S2MM.queue_dout2_new_reg[90]_0\(81 downto 0) <= \^gen_s2mm.queue_dout2_new_reg[90]_0\(81 downto 0);
  \GEN_S2MM.queue_dout2_valid_reg_0\ <= \^gen_s2mm.queue_dout2_valid_reg_0\;
  \GEN_S2MM.queue_empty2_new_reg_0\ <= \^gen_s2mm.queue_empty2_new_reg_0\;
  ch2_ftch_pause <= \^ch2_ftch_pause\;
  ch2_ftch_queue_empty <= \^ch2_ftch_queue_empty\;
\CURRENT_BD_32.current_bd_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \CURRENT_BD_32.current_bd_reg[6]_0\(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(4),
      Q => current_bd(10),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \CURRENT_BD_32.current_bd_reg[6]_0\(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(5),
      Q => current_bd(11),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \CURRENT_BD_32.current_bd_reg[6]_0\(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(6),
      Q => current_bd(12),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \CURRENT_BD_32.current_bd_reg[6]_0\(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(7),
      Q => current_bd(13),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \CURRENT_BD_32.current_bd_reg[6]_0\(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(8),
      Q => current_bd(14),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \CURRENT_BD_32.current_bd_reg[6]_0\(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(9),
      Q => current_bd(15),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \CURRENT_BD_32.current_bd_reg[6]_0\(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(10),
      Q => current_bd(16),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \CURRENT_BD_32.current_bd_reg[6]_0\(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(11),
      Q => current_bd(17),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \CURRENT_BD_32.current_bd_reg[6]_0\(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(12),
      Q => current_bd(18),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \CURRENT_BD_32.current_bd_reg[6]_0\(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(13),
      Q => current_bd(19),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \CURRENT_BD_32.current_bd_reg[6]_0\(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(14),
      Q => current_bd(20),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \CURRENT_BD_32.current_bd_reg[6]_0\(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(15),
      Q => current_bd(21),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \CURRENT_BD_32.current_bd_reg[6]_0\(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(16),
      Q => current_bd(22),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \CURRENT_BD_32.current_bd_reg[6]_0\(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(17),
      Q => current_bd(23),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \CURRENT_BD_32.current_bd_reg[6]_0\(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(18),
      Q => current_bd(24),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \CURRENT_BD_32.current_bd_reg[6]_0\(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(19),
      Q => current_bd(25),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \CURRENT_BD_32.current_bd_reg[6]_0\(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(20),
      Q => current_bd(26),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \CURRENT_BD_32.current_bd_reg[6]_0\(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(21),
      Q => current_bd(27),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \CURRENT_BD_32.current_bd_reg[6]_0\(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(22),
      Q => current_bd(28),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \CURRENT_BD_32.current_bd_reg[6]_0\(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(23),
      Q => current_bd(29),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \CURRENT_BD_32.current_bd_reg[6]_0\(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(24),
      Q => current_bd(30),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \CURRENT_BD_32.current_bd_reg[6]_0\(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(25),
      Q => current_bd(31),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \CURRENT_BD_32.current_bd_reg[6]_0\(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(0),
      Q => current_bd(6),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \CURRENT_BD_32.current_bd_reg[6]_0\(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(1),
      Q => current_bd(7),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \CURRENT_BD_32.current_bd_reg[6]_0\(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(2),
      Q => current_bd(8),
      R => sinit
    );
\CURRENT_BD_32.current_bd_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \CURRENT_BD_32.current_bd_reg[6]_0\(0),
      D => \CURRENT_BD_32.current_bd_reg[31]_0\(3),
      Q => current_bd(9),
      R => sinit
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(4),
      I1 => p_11_out,
      I2 => \^gen_s2mm.queue_dout2_new_reg[90]_0\(60),
      I3 => \^gen_s2mm.queue_dout2_valid_reg_0\,
      I4 => s2mm_dmacr(0),
      I5 => scndry_vect_out(4),
      O => D(4)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(5),
      I1 => p_11_out,
      I2 => \^gen_s2mm.queue_dout2_new_reg[90]_0\(61),
      I3 => \^gen_s2mm.queue_dout2_valid_reg_0\,
      I4 => s2mm_dmacr(0),
      I5 => scndry_vect_out(5),
      O => D(5)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(6),
      I1 => p_11_out,
      I2 => \^gen_s2mm.queue_dout2_new_reg[90]_0\(62),
      I3 => \^gen_s2mm.queue_dout2_valid_reg_0\,
      I4 => s2mm_dmacr(0),
      I5 => scndry_vect_out(6),
      O => D(6)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(7),
      I1 => p_11_out,
      I2 => \^gen_s2mm.queue_dout2_new_reg[90]_0\(63),
      I3 => \^gen_s2mm.queue_dout2_valid_reg_0\,
      I4 => s2mm_dmacr(0),
      I5 => scndry_vect_out(7),
      O => D(7)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(8),
      I1 => p_11_out,
      I2 => \^gen_s2mm.queue_dout2_new_reg[90]_0\(64),
      I3 => \^gen_s2mm.queue_dout2_valid_reg_0\,
      I4 => s2mm_dmacr(0),
      I5 => scndry_vect_out(8),
      O => D(8)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(9),
      I1 => p_11_out,
      I2 => \^gen_s2mm.queue_dout2_new_reg[90]_0\(65),
      I3 => \^gen_s2mm.queue_dout2_valid_reg_0\,
      I4 => s2mm_dmacr(0),
      I5 => scndry_vect_out(9),
      O => D(9)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(10),
      I1 => p_11_out,
      I2 => \^gen_s2mm.queue_dout2_new_reg[90]_0\(66),
      I3 => \^gen_s2mm.queue_dout2_valid_reg_0\,
      I4 => s2mm_dmacr(0),
      I5 => scndry_vect_out(10),
      O => D(10)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(11),
      I1 => p_11_out,
      I2 => \^gen_s2mm.queue_dout2_new_reg[90]_0\(67),
      I3 => \^gen_s2mm.queue_dout2_valid_reg_0\,
      I4 => s2mm_dmacr(0),
      I5 => scndry_vect_out(11),
      O => D(11)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(12),
      I1 => p_11_out,
      I2 => \^gen_s2mm.queue_dout2_new_reg[90]_0\(68),
      I3 => \^gen_s2mm.queue_dout2_valid_reg_0\,
      I4 => s2mm_dmacr(0),
      I5 => scndry_vect_out(12),
      O => D(12)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(13),
      I1 => p_11_out,
      I2 => \^gen_s2mm.queue_dout2_new_reg[90]_0\(69),
      I3 => \^gen_s2mm.queue_dout2_valid_reg_0\,
      I4 => s2mm_dmacr(0),
      I5 => scndry_vect_out(13),
      O => D(13)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(14),
      I1 => p_11_out,
      I2 => \^gen_s2mm.queue_dout2_new_reg[90]_0\(70),
      I3 => \^gen_s2mm.queue_dout2_valid_reg_0\,
      I4 => s2mm_dmacr(0),
      I5 => scndry_vect_out(14),
      O => D(14)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(15),
      I1 => p_11_out,
      I2 => \^gen_s2mm.queue_dout2_new_reg[90]_0\(71),
      I3 => \^gen_s2mm.queue_dout2_valid_reg_0\,
      I4 => s2mm_dmacr(0),
      I5 => scndry_vect_out(15),
      O => D(15)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(16),
      I1 => p_11_out,
      I2 => \^gen_s2mm.queue_dout2_new_reg[90]_0\(72),
      I3 => \^gen_s2mm.queue_dout2_valid_reg_0\,
      I4 => s2mm_dmacr(0),
      I5 => scndry_vect_out(16),
      O => D(16)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(17),
      I1 => p_11_out,
      I2 => \^gen_s2mm.queue_dout2_new_reg[90]_0\(73),
      I3 => \^gen_s2mm.queue_dout2_valid_reg_0\,
      I4 => s2mm_dmacr(0),
      I5 => scndry_vect_out(17),
      O => D(17)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(18),
      I1 => p_11_out,
      I2 => \^gen_s2mm.queue_dout2_new_reg[90]_0\(74),
      I3 => \^gen_s2mm.queue_dout2_valid_reg_0\,
      I4 => s2mm_dmacr(0),
      I5 => scndry_vect_out(18),
      O => D(18)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(19),
      I1 => p_11_out,
      I2 => \^gen_s2mm.queue_dout2_new_reg[90]_0\(75),
      I3 => \^gen_s2mm.queue_dout2_valid_reg_0\,
      I4 => s2mm_dmacr(0),
      I5 => scndry_vect_out(19),
      O => D(19)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(20),
      I1 => p_11_out,
      I2 => \^gen_s2mm.queue_dout2_new_reg[90]_0\(76),
      I3 => \^gen_s2mm.queue_dout2_valid_reg_0\,
      I4 => s2mm_dmacr(0),
      I5 => scndry_vect_out(20),
      O => D(20)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(21),
      I1 => p_11_out,
      I2 => \^gen_s2mm.queue_dout2_new_reg[90]_0\(77),
      I3 => \^gen_s2mm.queue_dout2_valid_reg_0\,
      I4 => s2mm_dmacr(0),
      I5 => scndry_vect_out(21),
      O => D(21)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(22),
      I1 => p_11_out,
      I2 => \^gen_s2mm.queue_dout2_new_reg[90]_0\(78),
      I3 => \^gen_s2mm.queue_dout2_valid_reg_0\,
      I4 => s2mm_dmacr(0),
      I5 => scndry_vect_out(22),
      O => D(22)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(23),
      I1 => p_11_out,
      I2 => \^gen_s2mm.queue_dout2_new_reg[90]_0\(79),
      I3 => \^gen_s2mm.queue_dout2_valid_reg_0\,
      I4 => s2mm_dmacr(0),
      I5 => scndry_vect_out(23),
      O => D(23)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(24),
      I1 => p_11_out,
      I2 => \^gen_s2mm.queue_dout2_new_reg[90]_0\(80),
      I3 => \^gen_s2mm.queue_dout2_valid_reg_0\,
      I4 => s2mm_dmacr(0),
      I5 => scndry_vect_out(24),
      O => D(24)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(25),
      I1 => p_11_out,
      I2 => \^gen_s2mm.queue_dout2_new_reg[90]_0\(81),
      I3 => \^gen_s2mm.queue_dout2_valid_reg_0\,
      I4 => s2mm_dmacr(0),
      I5 => scndry_vect_out(25),
      O => D(25)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(0),
      I1 => p_11_out,
      I2 => \^gen_s2mm.queue_dout2_new_reg[90]_0\(56),
      I3 => \^gen_s2mm.queue_dout2_valid_reg_0\,
      I4 => s2mm_dmacr(0),
      I5 => scndry_vect_out(0),
      O => D(0)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(1),
      I1 => p_11_out,
      I2 => \^gen_s2mm.queue_dout2_new_reg[90]_0\(57),
      I3 => \^gen_s2mm.queue_dout2_valid_reg_0\,
      I4 => s2mm_dmacr(0),
      I5 => scndry_vect_out(1),
      O => D(1)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(2),
      I1 => p_11_out,
      I2 => \^gen_s2mm.queue_dout2_new_reg[90]_0\(58),
      I3 => \^gen_s2mm.queue_dout2_valid_reg_0\,
      I4 => s2mm_dmacr(0),
      I5 => scndry_vect_out(2),
      O => D(2)
    );
\GEN_DESC_REG_FOR_SG.curdesc_lsb_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(3),
      I1 => p_11_out,
      I2 => \^gen_s2mm.queue_dout2_new_reg[90]_0\(59),
      I3 => \^gen_s2mm.queue_dout2_valid_reg_0\,
      I4 => s2mm_dmacr(0),
      I5 => scndry_vect_out(3),
      O => D(3)
    );
\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7530"
    )
        port map (
      I0 => s_axis_s2mm_cmd_tready,
      I1 => \^gen_s2mm.queue_dout2_new_reg[90]_0\(55),
      I2 => \^gen_s2mm.queue_dout2_valid_reg_0\,
      I3 => s_axis_s2mm_cmd_tvalid_split,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\
    );
\GEN_S2MM.queue_dout2_new[90]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \^ch2_ftch_queue_empty\,
      I1 => s_axis_s2mm_updtptr_tlast,
      I2 => s2mm_stop_i2_out,
      I3 => s2mm_dmacr(0),
      I4 => s2mm_cs(0),
      O => \^gen_s2mm.queue_empty2_new_reg_0\
    );
\GEN_S2MM.queue_dout2_new_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(0),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(0),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(10),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(10),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(11),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(11),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(12),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(12),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(13),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(13),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(14),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(14),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(15),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(15),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(16),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(16),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(17),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(17),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(18),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(18),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(19),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(19),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(1),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(1),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(20),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(20),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(21),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(21),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(22),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(22),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(23),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(23),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(24),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(24),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(25),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(25),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(26),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(26),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(27),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(27),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(28),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(28),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(29),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(29),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(2),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(2),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(30),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(30),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(31),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(31),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(32),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(32),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(33),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(33),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(34),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(34),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(35),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(35),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(36),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(36),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(37),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(37),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(38),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(38),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(39),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(39),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(3),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(3),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(40),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(40),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(41),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(41),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(42),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(42),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(43),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(43),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(44),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(44),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(45),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(45),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(46),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(46),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(47),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(47),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(48),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(48),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(49),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(49),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(4),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(4),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(50),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(50),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(51),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(51),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(52),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(52),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(53),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(53),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(54),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(54),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(5),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(5),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(64),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(55),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(65),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(56),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(66),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(57),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(67),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(58),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(68),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(59),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(69),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(60),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(6),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(6),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(70),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(61),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(71),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(62),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(72),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(63),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(73),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(64),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(74),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(65),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(75),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(66),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(76),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(67),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(77),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(68),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(78),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(69),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(79),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(70),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(7),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(7),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(80),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(71),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(81),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(72),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(82),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(73),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(83),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(74),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(84),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(75),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(85),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(76),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(86),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(77),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(87),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(78),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(88),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(79),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(89),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(80),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(8),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(8),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(90),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(81),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_new_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^gen_s2mm.queue_empty2_new_reg_0\,
      D => reg2(9),
      Q => \^gen_s2mm.queue_dout2_new_reg[90]_0\(9),
      R => SR(0)
    );
\GEN_S2MM.queue_dout2_valid_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => p_0_in,
      I1 => \out\,
      I2 => \^gen_s2mm.queue_empty2_new_reg_0\,
      I3 => \^gen_s2mm.queue_dout2_valid_reg_0\,
      O => \GEN_S2MM.queue_dout2_valid_i_1_n_0\
    );
\GEN_S2MM.queue_dout2_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_S2MM.queue_dout2_valid_i_1_n_0\,
      Q => \^gen_s2mm.queue_dout2_valid_reg_0\,
      R => '0'
    );
\GEN_S2MM.queue_empty2_new_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF2F"
    )
        port map (
      I0 => \^ch2_ftch_queue_empty\,
      I1 => queue_wren2_new,
      I2 => \out\,
      I3 => p_0_in,
      I4 => \^gen_s2mm.queue_empty2_new_reg_0\,
      O => \GEN_S2MM.queue_empty2_new_i_1_n_0\
    );
\GEN_S2MM.queue_empty2_new_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_S2MM.queue_empty2_new_i_1_n_0\,
      Q => \^ch2_ftch_queue_empty\,
      R => '0'
    );
\GEN_S2MM.queue_full2_new_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E0"
    )
        port map (
      I0 => \^ch2_ftch_pause\,
      I1 => queue_wren2_new,
      I2 => \out\,
      I3 => p_0_in,
      I4 => \^gen_s2mm.queue_empty2_new_reg_0\,
      O => \GEN_S2MM.queue_full2_new_i_1_n_0\
    );
\GEN_S2MM.queue_full2_new_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_S2MM.queue_full2_new_i_1_n_0\,
      Q => \^ch2_ftch_pause\,
      R => '0'
    );
\GEN_S2MM.reg2[90]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^ch2_ftch_pause\,
      I1 => ch2_ftch_active,
      I2 => \GEN_S2MM.reg2_reg[0]_0\(0),
      I3 => m_axi_sg_rvalid,
      O => queue_wren2_new
    );
\GEN_S2MM.reg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(0),
      Q => reg2(0),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(10),
      Q => reg2(10),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(11),
      Q => reg2(11),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(12),
      Q => reg2(12),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(13),
      Q => reg2(13),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(14),
      Q => reg2(14),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(15),
      Q => reg2(15),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(16),
      Q => reg2(16),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(17),
      Q => reg2(17),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(18),
      Q => reg2(18),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(19),
      Q => reg2(19),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(1),
      Q => reg2(1),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(20),
      Q => reg2(20),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(21),
      Q => reg2(21),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(22),
      Q => reg2(22),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(23),
      Q => reg2(23),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(24),
      Q => reg2(24),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(25),
      Q => reg2(25),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(26),
      Q => reg2(26),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(27),
      Q => reg2(27),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(28),
      Q => reg2(28),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(29),
      Q => reg2(29),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(2),
      Q => reg2(2),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(30),
      Q => reg2(30),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(31),
      Q => reg2(31),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(32),
      Q => reg2(32),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(33),
      Q => reg2(33),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(34),
      Q => reg2(34),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(35),
      Q => reg2(35),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(36),
      Q => reg2(36),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(37),
      Q => reg2(37),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(38),
      Q => reg2(38),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(39),
      Q => reg2(39),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(3),
      Q => reg2(3),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(40),
      Q => reg2(40),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(41),
      Q => reg2(41),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(42),
      Q => reg2(42),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(43),
      Q => reg2(43),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(44),
      Q => reg2(44),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(45),
      Q => reg2(45),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(46),
      Q => reg2(46),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(47),
      Q => reg2(47),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(48),
      Q => reg2(48),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(49),
      Q => reg2(49),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(4),
      Q => reg2(4),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(50),
      Q => reg2(50),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(51),
      Q => reg2(51),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(52),
      Q => reg2(52),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(53),
      Q => reg2(53),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(54),
      Q => reg2(54),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(5),
      Q => reg2(5),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(55),
      Q => reg2(64),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(6),
      Q => reg2(65),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(7),
      Q => reg2(66),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(8),
      Q => reg2(67),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(9),
      Q => reg2(68),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(10),
      Q => reg2(69),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(6),
      Q => reg2(6),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(11),
      Q => reg2(70),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(12),
      Q => reg2(71),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(13),
      Q => reg2(72),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(14),
      Q => reg2(73),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(15),
      Q => reg2(74),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(16),
      Q => reg2(75),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(17),
      Q => reg2(76),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(18),
      Q => reg2(77),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(19),
      Q => reg2(78),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(20),
      Q => reg2(79),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(7),
      Q => reg2(7),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(21),
      Q => reg2(80),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(22),
      Q => reg2(81),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(23),
      Q => reg2(82),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(24),
      Q => reg2(83),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(25),
      Q => reg2(84),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(26),
      Q => reg2(85),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(27),
      Q => reg2(86),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(28),
      Q => reg2(87),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(29),
      Q => reg2(88),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(30),
      Q => reg2(89),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(8),
      Q => reg2(8),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => current_bd(31),
      Q => reg2(90),
      R => SR(0)
    );
\GEN_S2MM.reg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => queue_wren2_new,
      D => \GEN_S2MM.reg2_reg[64]_0\(9),
      Q => reg2(9),
      R => SR(0)
    );
updt_data_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C088"
    )
        port map (
      I0 => \^gen_s2mm.queue_dout2_valid_reg_0\,
      I1 => \out\,
      I2 => ptr2_queue_full,
      I3 => s_axis_s2mm_updtptr_tlast,
      O => \GEN_S2MM.queue_dout2_valid_reg_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_sg_ftch_sm is
  port (
    p_27_out : out STD_LOGIC;
    \GEN_CH2_FETCH.ch2_active_i_reg_0\ : out STD_LOGIC;
    \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg_0\ : out STD_LOGIC;
    p_32_out : out STD_LOGIC;
    \GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0\ : out STD_LOGIC;
    \GEN_CH2_FETCH.ch2_ftch_decerr_set_reg_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_ASYNC_RESET.scndry_resetn_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_all_idle : out STD_LOGIC;
    \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_reg_0\ : out STD_LOGIC;
    s2mm_halted_set0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    sg_ftch_error0 : out STD_LOGIC;
    \dmacr_i_reg[0]\ : out STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg_0\ : out STD_LOGIC;
    sinit : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg_1\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \GEN_CH2_FETCH.ch2_ftch_idle_reg_0\ : in STD_LOGIC;
    \ftch_error_addr_reg[31]_0\ : in STD_LOGIC;
    ch2_ftch_queue_empty : in STD_LOGIC;
    ch2_ftch_pause : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_3_out : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0\ : in STD_LOGIC;
    p_26_out : in STD_LOGIC;
    cmnds_queued_shift : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_cs : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_updtptr_tlast : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC;
    s2mm_halted_set_reg : in STD_LOGIC;
    dma_s2mm_error : in STD_LOGIC;
    soft_reset : in STD_LOGIC;
    \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg\ : in STD_LOGIC;
    ftch_error_early : in STD_LOGIC;
    \ftch_error_addr_reg[31]_1\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    ftch_stale_desc : in STD_LOGIC;
    ftch_done : in STD_LOGIC;
    ftch_slverr : in STD_LOGIC;
    ftch_decerr : in STD_LOGIC;
    \ftch_error_addr_reg[31]_2\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \ftch_cs_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_sg_ftch_sm : entity is "axi_sg_ftch_sm";
end design_1_axi_dma_0_1_axi_sg_ftch_sm;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_sg_ftch_sm is
  signal \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_3_n_0\ : STD_LOGIC;
  signal \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch2_fetch.gen_ch2_stale_check.ch2_stale_descriptor_reg_0\ : STD_LOGIC;
  signal \GEN_CH2_FETCH.ch2_active_i_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch2_fetch.ch2_active_i_reg_0\ : STD_LOGIC;
  signal \GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch2_fetch.ch2_ftch_decerr_set_reg_0\ : STD_LOGIC;
  signal \GEN_CH2_FETCH.ch2_ftch_idle_i_1_n_0\ : STD_LOGIC;
  signal \GEN_CH2_FETCH.ch2_ftch_idle_i_2_n_0\ : STD_LOGIC;
  signal \^gen_ch2_fetch.ch2_ftch_interr_set_i_reg_0\ : STD_LOGIC;
  signal \GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch2_fetch.ch2_ftch_slverr_set_reg_0\ : STD_LOGIC;
  signal \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ftch_cs[0]_i_1_n_0\ : STD_LOGIC;
  signal \ftch_cs[0]_i_2_n_0\ : STD_LOGIC;
  signal \ftch_error_addr[31]_i_1__0_n_0\ : STD_LOGIC;
  signal ftch_error_addr_1 : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal \^p_27_out\ : STD_LOGIC;
  signal \^p_32_out\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CURRENT_BD_32.current_bd[31]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_3\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \GEN_CH2_FETCH.ch2_active_i_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \QUEUE_COUNT.cmnds_queued_shift[2]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \ftch_error_addr[24]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of s2mm_halted_set_i_1 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of sg_ftch_error_i_1 : label is "soft_lutpair46";
begin
  \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_reg_0\ <= \^gen_ch2_fetch.gen_ch2_stale_check.ch2_stale_descriptor_reg_0\;
  \GEN_CH2_FETCH.ch2_active_i_reg_0\ <= \^gen_ch2_fetch.ch2_active_i_reg_0\;
  \GEN_CH2_FETCH.ch2_ftch_decerr_set_reg_0\ <= \^gen_ch2_fetch.ch2_ftch_decerr_set_reg_0\;
  \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg_0\ <= \^gen_ch2_fetch.ch2_ftch_interr_set_i_reg_0\;
  \GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0\ <= \^gen_ch2_fetch.ch2_ftch_slverr_set_reg_0\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  p_27_out <= \^p_27_out\;
  p_32_out <= \^p_32_out\;
\CURRENT_BD_32.current_bd[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^gen_ch2_fetch.ch2_active_i_reg_0\,
      I1 => \ftch_error_addr_reg[31]_0\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => E(0)
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_3_n_0\,
      I1 => p_26_out,
      I2 => cmnds_queued_shift(0),
      I3 => \^p_32_out\,
      I4 => s2mm_cs(0),
      O => s2mm_all_idle
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => s2mm_dmacr(0),
      I1 => \^gen_ch2_fetch.gen_ch2_stale_check.ch2_stale_descriptor_reg_0\,
      I2 => s_axis_s2mm_updtptr_tlast,
      I3 => ch2_ftch_queue_empty,
      O => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_3_n_0\
    );
\GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^gen_ch2_fetch.ch2_active_i_reg_0\,
      I1 => ftch_stale_desc,
      I2 => \^p_27_out\,
      O => \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1_n_0\
    );
\GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_i_1_n_0\,
      Q => \^p_27_out\,
      R => sinit
    );
\GEN_CH2_FETCH.ch2_active_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => \ftch_error_addr_reg[31]_0\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \ftch_cs[0]_i_2_n_0\,
      I4 => \^gen_ch2_fetch.ch2_active_i_reg_0\,
      O => \GEN_CH2_FETCH.ch2_active_i_i_1_n_0\
    );
\GEN_CH2_FETCH.ch2_active_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_FETCH.ch2_active_i_i_1_n_0\,
      Q => \^gen_ch2_fetch.ch2_active_i_reg_0\,
      R => sinit
    );
\GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => ftch_decerr,
      I1 => \^gen_ch2_fetch.ch2_active_i_reg_0\,
      I2 => \^gen_ch2_fetch.ch2_ftch_decerr_set_reg_0\,
      O => \GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1_n_0\
    );
\GEN_CH2_FETCH.ch2_ftch_decerr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_FETCH.ch2_ftch_decerr_set_i_1_n_0\,
      Q => \^gen_ch2_fetch.ch2_ftch_decerr_set_reg_0\,
      R => sinit
    );
\GEN_CH2_FETCH.ch2_ftch_idle_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF5D5"
    )
        port map (
      I0 => \out\,
      I1 => \GEN_CH2_FETCH.ch2_ftch_idle_i_2_n_0\,
      I2 => \GEN_CH2_FETCH.ch2_ftch_idle_reg_0\,
      I3 => \^p_32_out\,
      I4 => \ftch_error_addr_reg[31]_0\,
      I5 => \^gen_ch2_fetch.ch2_ftch_interr_set_i_reg_0\,
      O => \GEN_CH2_FETCH.ch2_ftch_idle_i_1_n_0\
    );
\GEN_CH2_FETCH.ch2_ftch_idle_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888A8A0202020A"
    )
        port map (
      I0 => ch2_ftch_queue_empty,
      I1 => \^q\(0),
      I2 => \ftch_cs[0]_i_2_n_0\,
      I3 => \ftch_error_addr_reg[31]_0\,
      I4 => \^gen_ch2_fetch.ch2_active_i_reg_0\,
      I5 => \^q\(1),
      O => \GEN_CH2_FETCH.ch2_ftch_idle_i_2_n_0\
    );
\GEN_CH2_FETCH.ch2_ftch_idle_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_FETCH.ch2_ftch_idle_i_1_n_0\,
      Q => \^p_32_out\,
      R => '0'
    );
\GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg_1\,
      Q => \^gen_ch2_fetch.ch2_ftch_interr_set_i_reg_0\,
      R => sinit
    );
\GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => ftch_slverr,
      I1 => \^gen_ch2_fetch.ch2_active_i_reg_0\,
      I2 => \^gen_ch2_fetch.ch2_ftch_slverr_set_reg_0\,
      O => \GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1_n_0\
    );
\GEN_CH2_FETCH.ch2_ftch_slverr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_FETCH.ch2_ftch_slverr_set_i_1_n_0\,
      Q => \^gen_ch2_fetch.ch2_ftch_slverr_set_reg_0\,
      R => sinit
    );
\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^gen_ch2_fetch.gen_ch2_stale_check.ch2_stale_descriptor_reg_0\,
      I1 => s2mm_dmacr(0),
      O => \dmacr_i_reg[0]\
    );
\GEN_S2MM_DMA_CONTROL.s2mm_stop_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFFE"
    )
        port map (
      I0 => \^p_27_out\,
      I1 => dma_s2mm_error,
      I2 => soft_reset,
      I3 => \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg\,
      I4 => \^gen_ch2_fetch.ch2_active_i_reg_0\,
      I5 => ftch_error_early,
      O => \^gen_ch2_fetch.gen_ch2_stale_check.ch2_stale_descriptor_reg_0\
    );
\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2_n_0\,
      I1 => \out\,
      I2 => \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\(0),
      I3 => m_axi_sg_rvalid,
      I4 => m_axi_sg_rdata(0),
      I5 => s2mm_dmacr(1),
      O => \GEN_ASYNC_RESET.scndry_resetn_reg\
    );
\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0ECECA0F0"
    )
        port map (
      I0 => p_0_in,
      I1 => m_axi_sg_rvalid,
      I2 => \^gen_ch2_fetch.ch2_active_i_reg_0\,
      I3 => ch2_ftch_pause,
      I4 => \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0\,
      I5 => \ftch_error_addr[31]_i_1__0_n_0\,
      O => \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2_n_0\
    );
\QUEUE_COUNT.cmnds_queued_shift[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^gen_ch2_fetch.gen_ch2_stale_check.ch2_stale_descriptor_reg_0\,
      I1 => \out\,
      O => \GEN_ASYNC_RESET.scndry_resetn_reg_0\
    );
\ftch_cs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCCCA222"
    )
        port map (
      I0 => \ftch_cs[0]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => ftch_done,
      I3 => \^gen_ch2_fetch.ch2_active_i_reg_0\,
      I4 => \^q\(0),
      I5 => \ftch_error_addr_reg[31]_0\,
      O => \ftch_cs[0]_i_1_n_0\
    );
\ftch_cs[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => ch2_ftch_pause,
      I1 => \^p_27_out\,
      I2 => \GEN_CH2_FETCH.ch2_ftch_idle_reg_0\,
      I3 => s2mm_dmacr(0),
      I4 => p_3_out,
      I5 => p_0_in,
      O => \ftch_cs[0]_i_2_n_0\
    );
\ftch_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \ftch_cs[0]_i_1_n_0\,
      Q => \^q\(0),
      R => sinit
    );
\ftch_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \ftch_cs_reg[1]_0\(0),
      Q => \^q\(1),
      R => sinit
    );
\ftch_error_addr[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(10),
      I1 => \^gen_ch2_fetch.ch2_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch2_fetch.ch2_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch2_fetch.ch2_ftch_interr_set_i_reg_0\,
      I4 => \ftch_error_addr_reg[31]_1\(4),
      O => D(4)
    );
\ftch_error_addr[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(11),
      I1 => \^gen_ch2_fetch.ch2_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch2_fetch.ch2_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch2_fetch.ch2_ftch_interr_set_i_reg_0\,
      I4 => \ftch_error_addr_reg[31]_1\(5),
      O => D(5)
    );
\ftch_error_addr[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(12),
      I1 => \^gen_ch2_fetch.ch2_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch2_fetch.ch2_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch2_fetch.ch2_ftch_interr_set_i_reg_0\,
      I4 => \ftch_error_addr_reg[31]_1\(6),
      O => D(6)
    );
\ftch_error_addr[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(13),
      I1 => \^gen_ch2_fetch.ch2_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch2_fetch.ch2_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch2_fetch.ch2_ftch_interr_set_i_reg_0\,
      I4 => \ftch_error_addr_reg[31]_1\(7),
      O => D(7)
    );
\ftch_error_addr[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(14),
      I1 => \^gen_ch2_fetch.ch2_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch2_fetch.ch2_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch2_fetch.ch2_ftch_interr_set_i_reg_0\,
      I4 => \ftch_error_addr_reg[31]_1\(8),
      O => D(8)
    );
\ftch_error_addr[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(15),
      I1 => \^gen_ch2_fetch.ch2_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch2_fetch.ch2_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch2_fetch.ch2_ftch_interr_set_i_reg_0\,
      I4 => \ftch_error_addr_reg[31]_1\(9),
      O => D(9)
    );
\ftch_error_addr[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(16),
      I1 => \^gen_ch2_fetch.ch2_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch2_fetch.ch2_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch2_fetch.ch2_ftch_interr_set_i_reg_0\,
      I4 => \ftch_error_addr_reg[31]_1\(10),
      O => D(10)
    );
\ftch_error_addr[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(17),
      I1 => \^gen_ch2_fetch.ch2_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch2_fetch.ch2_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch2_fetch.ch2_ftch_interr_set_i_reg_0\,
      I4 => \ftch_error_addr_reg[31]_1\(11),
      O => D(11)
    );
\ftch_error_addr[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(18),
      I1 => \^gen_ch2_fetch.ch2_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch2_fetch.ch2_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch2_fetch.ch2_ftch_interr_set_i_reg_0\,
      I4 => \ftch_error_addr_reg[31]_1\(12),
      O => D(12)
    );
\ftch_error_addr[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(19),
      I1 => \^gen_ch2_fetch.ch2_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch2_fetch.ch2_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch2_fetch.ch2_ftch_interr_set_i_reg_0\,
      I4 => \ftch_error_addr_reg[31]_1\(13),
      O => D(13)
    );
\ftch_error_addr[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(20),
      I1 => \^gen_ch2_fetch.ch2_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch2_fetch.ch2_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch2_fetch.ch2_ftch_interr_set_i_reg_0\,
      I4 => \ftch_error_addr_reg[31]_1\(14),
      O => D(14)
    );
\ftch_error_addr[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(21),
      I1 => \^gen_ch2_fetch.ch2_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch2_fetch.ch2_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch2_fetch.ch2_ftch_interr_set_i_reg_0\,
      I4 => \ftch_error_addr_reg[31]_1\(15),
      O => D(15)
    );
\ftch_error_addr[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(22),
      I1 => \^gen_ch2_fetch.ch2_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch2_fetch.ch2_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch2_fetch.ch2_ftch_interr_set_i_reg_0\,
      I4 => \ftch_error_addr_reg[31]_1\(16),
      O => D(16)
    );
\ftch_error_addr[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(23),
      I1 => \^gen_ch2_fetch.ch2_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch2_fetch.ch2_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch2_fetch.ch2_ftch_interr_set_i_reg_0\,
      I4 => \ftch_error_addr_reg[31]_1\(17),
      O => D(17)
    );
\ftch_error_addr[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(24),
      I1 => \^gen_ch2_fetch.ch2_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch2_fetch.ch2_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch2_fetch.ch2_ftch_interr_set_i_reg_0\,
      I4 => \ftch_error_addr_reg[31]_1\(18),
      O => D(18)
    );
\ftch_error_addr[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(25),
      I1 => \^gen_ch2_fetch.ch2_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch2_fetch.ch2_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch2_fetch.ch2_ftch_interr_set_i_reg_0\,
      I4 => \ftch_error_addr_reg[31]_1\(19),
      O => D(19)
    );
\ftch_error_addr[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(26),
      I1 => \^gen_ch2_fetch.ch2_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch2_fetch.ch2_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch2_fetch.ch2_ftch_interr_set_i_reg_0\,
      I4 => \ftch_error_addr_reg[31]_1\(20),
      O => D(20)
    );
\ftch_error_addr[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(27),
      I1 => \^gen_ch2_fetch.ch2_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch2_fetch.ch2_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch2_fetch.ch2_ftch_interr_set_i_reg_0\,
      I4 => \ftch_error_addr_reg[31]_1\(21),
      O => D(21)
    );
\ftch_error_addr[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(28),
      I1 => \^gen_ch2_fetch.ch2_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch2_fetch.ch2_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch2_fetch.ch2_ftch_interr_set_i_reg_0\,
      I4 => \ftch_error_addr_reg[31]_1\(22),
      O => D(22)
    );
\ftch_error_addr[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(29),
      I1 => \^gen_ch2_fetch.ch2_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch2_fetch.ch2_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch2_fetch.ch2_ftch_interr_set_i_reg_0\,
      I4 => \ftch_error_addr_reg[31]_1\(23),
      O => D(23)
    );
\ftch_error_addr[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(30),
      I1 => \^gen_ch2_fetch.ch2_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch2_fetch.ch2_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch2_fetch.ch2_ftch_interr_set_i_reg_0\,
      I4 => \ftch_error_addr_reg[31]_1\(24),
      O => D(24)
    );
\ftch_error_addr[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \ftch_error_addr_reg[31]_0\,
      O => \ftch_error_addr[31]_i_1__0_n_0\
    );
\ftch_error_addr[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(31),
      I1 => \^gen_ch2_fetch.ch2_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch2_fetch.ch2_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch2_fetch.ch2_ftch_interr_set_i_reg_0\,
      I4 => \ftch_error_addr_reg[31]_1\(25),
      O => D(25)
    );
\ftch_error_addr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(6),
      I1 => \^gen_ch2_fetch.ch2_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch2_fetch.ch2_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch2_fetch.ch2_ftch_interr_set_i_reg_0\,
      I4 => \ftch_error_addr_reg[31]_1\(0),
      O => D(0)
    );
\ftch_error_addr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(7),
      I1 => \^gen_ch2_fetch.ch2_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch2_fetch.ch2_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch2_fetch.ch2_ftch_interr_set_i_reg_0\,
      I4 => \ftch_error_addr_reg[31]_1\(1),
      O => D(1)
    );
\ftch_error_addr[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(8),
      I1 => \^gen_ch2_fetch.ch2_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch2_fetch.ch2_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch2_fetch.ch2_ftch_interr_set_i_reg_0\,
      I4 => \ftch_error_addr_reg[31]_1\(2),
      O => D(2)
    );
\ftch_error_addr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => ftch_error_addr_1(9),
      I1 => \^gen_ch2_fetch.ch2_ftch_decerr_set_reg_0\,
      I2 => \^gen_ch2_fetch.ch2_ftch_slverr_set_reg_0\,
      I3 => \^gen_ch2_fetch.ch2_ftch_interr_set_i_reg_0\,
      I4 => \ftch_error_addr_reg[31]_1\(3),
      O => D(3)
    );
\ftch_error_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \ftch_error_addr_reg[31]_2\(4),
      Q => ftch_error_addr_1(10),
      R => sinit
    );
\ftch_error_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \ftch_error_addr_reg[31]_2\(5),
      Q => ftch_error_addr_1(11),
      R => sinit
    );
\ftch_error_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \ftch_error_addr_reg[31]_2\(6),
      Q => ftch_error_addr_1(12),
      R => sinit
    );
\ftch_error_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \ftch_error_addr_reg[31]_2\(7),
      Q => ftch_error_addr_1(13),
      R => sinit
    );
\ftch_error_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \ftch_error_addr_reg[31]_2\(8),
      Q => ftch_error_addr_1(14),
      R => sinit
    );
\ftch_error_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \ftch_error_addr_reg[31]_2\(9),
      Q => ftch_error_addr_1(15),
      R => sinit
    );
\ftch_error_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \ftch_error_addr_reg[31]_2\(10),
      Q => ftch_error_addr_1(16),
      R => sinit
    );
\ftch_error_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \ftch_error_addr_reg[31]_2\(11),
      Q => ftch_error_addr_1(17),
      R => sinit
    );
\ftch_error_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \ftch_error_addr_reg[31]_2\(12),
      Q => ftch_error_addr_1(18),
      R => sinit
    );
\ftch_error_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \ftch_error_addr_reg[31]_2\(13),
      Q => ftch_error_addr_1(19),
      R => sinit
    );
\ftch_error_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \ftch_error_addr_reg[31]_2\(14),
      Q => ftch_error_addr_1(20),
      R => sinit
    );
\ftch_error_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \ftch_error_addr_reg[31]_2\(15),
      Q => ftch_error_addr_1(21),
      R => sinit
    );
\ftch_error_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \ftch_error_addr_reg[31]_2\(16),
      Q => ftch_error_addr_1(22),
      R => sinit
    );
\ftch_error_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \ftch_error_addr_reg[31]_2\(17),
      Q => ftch_error_addr_1(23),
      R => sinit
    );
\ftch_error_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \ftch_error_addr_reg[31]_2\(18),
      Q => ftch_error_addr_1(24),
      R => sinit
    );
\ftch_error_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \ftch_error_addr_reg[31]_2\(19),
      Q => ftch_error_addr_1(25),
      R => sinit
    );
\ftch_error_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \ftch_error_addr_reg[31]_2\(20),
      Q => ftch_error_addr_1(26),
      R => sinit
    );
\ftch_error_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \ftch_error_addr_reg[31]_2\(21),
      Q => ftch_error_addr_1(27),
      R => sinit
    );
\ftch_error_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \ftch_error_addr_reg[31]_2\(22),
      Q => ftch_error_addr_1(28),
      R => sinit
    );
\ftch_error_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \ftch_error_addr_reg[31]_2\(23),
      Q => ftch_error_addr_1(29),
      R => sinit
    );
\ftch_error_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \ftch_error_addr_reg[31]_2\(24),
      Q => ftch_error_addr_1(30),
      R => sinit
    );
\ftch_error_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \ftch_error_addr_reg[31]_2\(25),
      Q => ftch_error_addr_1(31),
      R => sinit
    );
\ftch_error_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \ftch_error_addr_reg[31]_2\(0),
      Q => ftch_error_addr_1(6),
      R => sinit
    );
\ftch_error_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \ftch_error_addr_reg[31]_2\(1),
      Q => ftch_error_addr_1(7),
      R => sinit
    );
\ftch_error_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \ftch_error_addr_reg[31]_2\(2),
      Q => ftch_error_addr_1(8),
      R => sinit
    );
\ftch_error_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \ftch_error_addr[31]_i_1__0_n_0\,
      D => \ftch_error_addr_reg[31]_2\(3),
      Q => ftch_error_addr_1(9),
      R => sinit
    );
s2mm_halted_set_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => \^gen_ch2_fetch.gen_ch2_stale_check.ch2_stale_descriptor_reg_0\,
      I1 => s2mm_halt_cmplt,
      I2 => s2mm_halted_set_reg,
      I3 => s2mm_dmacr(0),
      O => s2mm_halted_set0
    );
sg_ftch_error_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^gen_ch2_fetch.ch2_ftch_decerr_set_reg_0\,
      I1 => \^gen_ch2_fetch.ch2_ftch_slverr_set_reg_0\,
      I2 => \^gen_ch2_fetch.ch2_ftch_interr_set_i_reg_0\,
      O => sg_ftch_error0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_sg_intrpt is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0\ : out STD_LOGIC;
    ch2_delay_cnt_en : out STD_LOGIC;
    p_18_out : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[3]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_1\ : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_4_out : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\ : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[1]_0\ : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_irqthresh_wren : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg_1\ : in STD_LOGIC;
    sinit : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_sg_intrpt : entity is "axi_sg_intrpt";
end design_1_axi_dma_0_1_axi_sg_intrpt;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_sg_intrpt is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg_0\ : STD_LOGIC;
  signal \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg_1\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.ch2_thresh_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ch2_dly_fast_cnt : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ch2_dly_fast_incr : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[3]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[4]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[6]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_2\ : label is "soft_lutpair11";
begin
  E(0) <= \^e\(0);
  \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0\ <= \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg_0\;
  \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_1\ <= \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg_1\;
  \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0\(7 downto 0) <= \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(7 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1]\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0]\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0\,
      O => ch2_dly_fast_cnt(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"98"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0]\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1]\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0\,
      O => ch2_dly_fast_cnt(1)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5]\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3]\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2]\,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4]\,
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6]\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2]\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0]\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1]\,
      O => ch2_dly_fast_cnt(2)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0]\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1]\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2]\,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3]\,
      O => ch2_dly_fast_cnt(3)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0]\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1]\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3]\,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2]\,
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4]\,
      O => ch2_dly_fast_cnt(4)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0]\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1]\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4]\,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2]\,
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3]\,
      I5 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5]\,
      O => ch2_dly_fast_cnt(5)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5]\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3]\,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2]\,
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4]\,
      I5 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6]\,
      O => ch2_dly_fast_cnt(6)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0]\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1]\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(0),
      Q => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0]\,
      R => p_4_out
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(1),
      Q => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1]\,
      R => p_4_out
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(2),
      Q => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2]\,
      S => p_4_out
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(3),
      Q => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3]\,
      S => p_4_out
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(4),
      Q => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4]\,
      S => p_4_out
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(5),
      Q => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5]\,
      S => p_4_out
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(6),
      Q => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6]\,
      S => p_4_out
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6]\,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4]\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2]\,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3]\,
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5]\,
      I5 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0\,
      O => ch2_dly_fast_incr
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ch2_dly_fast_incr,
      Q => \^e\(0),
      R => p_4_out
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\,
      Q => ch2_delay_cnt_en,
      R => '0'
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => plusOp(1)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => plusOp(2)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => plusOp(3)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => plusOp(4)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => plusOp(5)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0\,
      O => plusOp(6)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(7),
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0\,
      I2 => \^q\(6),
      O => plusOp(7)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => plusOp(0),
      Q => \^q\(0),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => plusOp(1),
      Q => \^q\(1),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => plusOp(2),
      Q => \^q\(2),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => plusOp(3),
      Q => \^q\(3),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => plusOp(4),
      Q => \^q\(4),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => plusOp(5),
      Q => \^q\(5),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => plusOp(6),
      Q => \^q\(6),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^e\(0),
      D => plusOp(7),
      Q => \^q\(7),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(3),
      I1 => s2mm_dmacr(7),
      I2 => s2mm_dmacr(9),
      I3 => \^q\(5),
      I4 => s2mm_dmacr(8),
      I5 => \^q\(4),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[3]_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => p_7_out,
      Q => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg_0\,
      R => p_4_out
    );
\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000800080"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_2_n_0\,
      I1 => \out\,
      I2 => \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg_1\,
      I3 => s2mm_irqthresh_wren,
      I4 => \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg_0\(0),
      I5 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg_0\,
      O => \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(5),
      I1 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(2),
      I2 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(7),
      I3 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(3),
      I4 => \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_3_n_0\,
      O => \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_2_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(4),
      I1 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(6),
      I2 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(0),
      I3 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(1),
      O => \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_3_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_1_n_0\,
      Q => p_18_out,
      R => '0'
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444F44F"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg_1\,
      I1 => s2mm_dmacr(0),
      I2 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(1),
      I3 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(0),
      I4 => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[1]_0\,
      O => \GEN_INCLUDE_S2MM.ch2_thresh_count[1]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(2),
      I1 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(0),
      I2 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(1),
      I3 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg_1\,
      I4 => s2mm_dmacr(1),
      O => \GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9FFFFAAA90000"
    )
        port map (
      I0 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(3),
      I1 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(2),
      I2 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(1),
      I3 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(0),
      I4 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg_1\,
      I5 => s2mm_dmacr(2),
      O => \GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(4),
      I1 => \GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_2_n_0\,
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg_1\,
      I3 => s2mm_dmacr(3),
      O => \GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(3),
      I1 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(2),
      I2 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(1),
      I3 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(0),
      O => \GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_2_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(5),
      I1 => \GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_2_n_0\,
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg_1\,
      I3 => s2mm_dmacr(4),
      O => \GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(4),
      I1 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(0),
      I2 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(1),
      I3 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(2),
      I4 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(3),
      O => \GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_2_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(6),
      I1 => \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3_n_0\,
      I2 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg_1\,
      I3 => s2mm_dmacr(5),
      O => \GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(7),
      I1 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(6),
      I2 => \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3_n_0\,
      I3 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg_1\,
      I4 => s2mm_dmacr(6),
      O => \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_2_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(3),
      I1 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(2),
      I2 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(1),
      I3 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(0),
      I4 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(4),
      I5 => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(5),
      O => \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_3_n_0\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg_0\,
      I1 => \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg_0\(0),
      I2 => s2mm_irqthresh_wren,
      I3 => \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_i_2_n_0\,
      O => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg_1\
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1\(0),
      D => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0\(0),
      Q => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(0),
      S => sinit
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1\(0),
      D => \GEN_INCLUDE_S2MM.ch2_thresh_count[1]_i_1_n_0\,
      Q => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(1),
      R => sinit
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1\(0),
      D => \GEN_INCLUDE_S2MM.ch2_thresh_count[2]_i_1_n_0\,
      Q => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(2),
      R => sinit
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1\(0),
      D => \GEN_INCLUDE_S2MM.ch2_thresh_count[3]_i_1_n_0\,
      Q => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(3),
      R => sinit
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1\(0),
      D => \GEN_INCLUDE_S2MM.ch2_thresh_count[4]_i_1_n_0\,
      Q => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(4),
      R => sinit
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1\(0),
      D => \GEN_INCLUDE_S2MM.ch2_thresh_count[5]_i_1_n_0\,
      Q => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(5),
      R => sinit
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1\(0),
      D => \GEN_INCLUDE_S2MM.ch2_thresh_count[6]_i_1_n_0\,
      Q => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(6),
      R => sinit
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1\(0),
      D => \GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_2_n_0\,
      Q => \^gen_include_s2mm.ch2_thresh_count_reg[7]_0\(7),
      R => sinit
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_sg_rd_status_cntl is
  port (
    sig_rsc2stat_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_rd_sts_okay_reg : out STD_LOGIC;
    sig_rsc2stat_status_valid : out STD_LOGIC;
    sig_rsc2data_ready : out STD_LOGIC;
    sig_rd_sts_reg_empty_reg_0 : in STD_LOGIC;
    sig_push_rd_sts_reg : in STD_LOGIC;
    sig_rd_sts_decerr_reg0 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    sig_data2rsc_okay : in STD_LOGIC;
    sig_data2rsc_decerr : in STD_LOGIC;
    sig_data2rsc_slverr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_sg_rd_status_cntl : entity is "axi_sg_rd_status_cntl";
end design_1_axi_dma_0_1_axi_sg_rd_status_cntl;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_sg_rd_status_cntl is
  signal \sig_rd_sts_okay_reg0__0\ : STD_LOGIC;
  signal sig_rd_sts_slverr_reg0 : STD_LOGIC;
  signal \^sig_rsc2stat_status\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  sig_rsc2stat_status(1 downto 0) <= \^sig_rsc2stat_status\(1 downto 0);
sig_rd_sts_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_decerr_reg0,
      Q => \^sig_rsc2stat_status\(0),
      R => sig_rd_sts_reg_empty_reg_0
    );
sig_rd_sts_okay_reg0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => sig_data2rsc_okay,
      I1 => sig_data2rsc_decerr,
      I2 => \^sig_rsc2stat_status\(0),
      I3 => \^sig_rsc2stat_status\(1),
      I4 => sig_data2rsc_slverr,
      O => \sig_rd_sts_okay_reg0__0\
    );
sig_rd_sts_okay_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_rd_sts_reg,
      D => \sig_rd_sts_okay_reg0__0\,
      Q => sig_rd_sts_okay_reg,
      S => sig_rd_sts_reg_empty_reg_0
    );
sig_rd_sts_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_rd_sts_reg,
      D => '0',
      Q => sig_rsc2data_ready,
      S => sig_rd_sts_reg_empty_reg_0
    );
sig_rd_sts_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_data2rsc_valid,
      Q => sig_rsc2stat_status_valid,
      R => sig_rd_sts_reg_empty_reg_0
    );
sig_rd_sts_slverr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_rsc2stat_status\(1),
      I1 => sig_data2rsc_slverr,
      O => sig_rd_sts_slverr_reg0
    );
sig_rd_sts_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_slverr_reg0,
      Q => \^sig_rsc2stat_status\(1),
      R => sig_rd_sts_reg_empty_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_sg_rddata_cntl is
  port (
    m_axi_sg_rready : out STD_LOGIC;
    sig_data2rsc_valid : out STD_LOGIC;
    sig_data2rsc_okay : out STD_LOGIC;
    sig_data2rsc_decerr : out STD_LOGIC;
    sig_data2rsc_slverr : out STD_LOGIC;
    sig_push_rd_sts_reg : out STD_LOGIC;
    sig_rd_sts_decerr_reg0 : out STD_LOGIC;
    mm2s_rlast_del_reg_0 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_rsc2data_ready : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_coelsc_okay_reg_reg_0 : in STD_LOGIC;
    sig_rsc2stat_status : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_sg_rddata_cntl : entity is "axi_sg_rddata_cntl";
end design_1_axi_dma_0_1_axi_sg_rddata_cntl;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_sg_rddata_cntl is
  signal mm2s_rlast_del_i_1_n_0 : STD_LOGIC;
  signal sig_coelsc_decerr_reg_i_1_n_0 : STD_LOGIC;
  signal sig_coelsc_okay_reg_i_1_n_0 : STD_LOGIC;
  signal sig_coelsc_slverr_reg_i_1_n_0 : STD_LOGIC;
  signal \^sig_data2rsc_decerr\ : STD_LOGIC;
  signal \^sig_data2rsc_okay\ : STD_LOGIC;
  signal \^sig_data2rsc_slverr\ : STD_LOGIC;
  signal \^sig_data2rsc_valid\ : STD_LOGIC;
begin
  sig_data2rsc_decerr <= \^sig_data2rsc_decerr\;
  sig_data2rsc_okay <= \^sig_data2rsc_okay\;
  sig_data2rsc_slverr <= \^sig_data2rsc_slverr\;
  sig_data2rsc_valid <= \^sig_data2rsc_valid\;
mm2s_rlast_del_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_sg_rvalid,
      I1 => m_axi_sg_rlast,
      O => mm2s_rlast_del_i_1_n_0
    );
mm2s_rlast_del_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => mm2s_rlast_del_i_1_n_0,
      Q => \^sig_data2rsc_valid\,
      R => mm2s_rlast_del_reg_0
    );
mm2s_rready_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => '1',
      Q => m_axi_sg_rready,
      R => mm2s_rlast_del_reg_0
    );
sig_coelsc_decerr_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA000000000000"
    )
        port map (
      I0 => \^sig_data2rsc_decerr\,
      I1 => m_axi_sg_rvalid,
      I2 => m_axi_sg_rresp(0),
      I3 => m_axi_sg_rresp(1),
      I4 => sig_rsc2data_ready,
      I5 => sig_coelsc_okay_reg_reg_0,
      O => sig_coelsc_decerr_reg_i_1_n_0
    );
sig_coelsc_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_coelsc_decerr_reg_i_1_n_0,
      Q => \^sig_data2rsc_decerr\,
      R => '0'
    );
sig_coelsc_okay_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2EFFFFFF"
    )
        port map (
      I0 => \^sig_data2rsc_okay\,
      I1 => m_axi_sg_rvalid,
      I2 => m_axi_sg_rresp(1),
      I3 => sig_rsc2data_ready,
      I4 => sig_coelsc_okay_reg_reg_0,
      O => sig_coelsc_okay_reg_i_1_n_0
    );
sig_coelsc_okay_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_coelsc_okay_reg_i_1_n_0,
      Q => \^sig_data2rsc_okay\,
      R => '0'
    );
sig_coelsc_slverr_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEA000000000000"
    )
        port map (
      I0 => \^sig_data2rsc_slverr\,
      I1 => m_axi_sg_rvalid,
      I2 => m_axi_sg_rresp(1),
      I3 => m_axi_sg_rresp(0),
      I4 => sig_rsc2data_ready,
      I5 => sig_coelsc_okay_reg_reg_0,
      O => sig_coelsc_slverr_reg_i_1_n_0
    );
sig_coelsc_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_coelsc_slverr_reg_i_1_n_0,
      Q => \^sig_data2rsc_slverr\,
      R => '0'
    );
sig_rd_sts_decerr_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_data2rsc_valid\,
      I1 => sig_rsc2data_ready,
      O => sig_push_rd_sts_reg
    );
sig_rd_sts_decerr_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_data2rsc_decerr\,
      I1 => sig_rsc2stat_status(0),
      O => sig_rd_sts_decerr_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_sg_reset is
  port (
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_addr2rsc_cmd_fifo_empty : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_sg_reset : entity is "axi_sg_reset";
end design_1_axi_dma_0_1_axi_sg_reset;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_sg_reset is
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of mm2s_rready_i_1 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of sig_cmd_reg_empty_i_1 : label is "soft_lutpair23";
begin
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0\;
mm2s_rready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0\,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1
    );
sig_cmd_reg_empty_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0\,
      I1 => sig_addr2rsc_cmd_fifo_empty,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2
    );
sig_cmd_stat_rst_user_reg_n_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3,
      Q => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_sg_scc is
  port (
    sig_cmd_reg_empty : out STD_LOGIC;
    sig_mstr2addr_cmd_valid : out STD_LOGIC;
    sig_cmd_burst_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    sm_set_error : out STD_LOGIC;
    sm_set_error_reg_0 : out STD_LOGIC;
    \sig_cmd_addr_reg_reg[31]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \sig_cmd_addr_reg_reg[6]_0\ : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_btt_is_zero : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 26 downto 0 );
    sm_set_error_reg_1 : in STD_LOGIC;
    sig_cmd2mstr_cmd_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_sg_scc : entity is "axi_sg_scc";
end design_1_axi_dma_0_1_axi_sg_scc;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_sg_scc is
  signal sig_btt_is_zero_reg : STD_LOGIC;
  signal \^sig_cmd_reg_empty\ : STD_LOGIC;
  signal sig_load_input_cmd : STD_LOGIC;
  signal \^sm_set_error\ : STD_LOGIC;
  signal \sm_set_error_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_addr_valid_reg_i_1__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \sm_set_error_i_1__0\ : label is "soft_lutpair22";
begin
  sig_cmd_reg_empty <= \^sig_cmd_reg_empty\;
  sm_set_error <= \^sm_set_error\;
\sig_addr_valid_reg_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sm_set_error\,
      O => sm_set_error_reg_0
    );
sig_btt_is_zero_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => sig_btt_is_zero,
      Q => sig_btt_is_zero_reg,
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
sig_cmd2addr_valid1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => '1',
      Q => sig_mstr2addr_cmd_valid,
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(5),
      Q => \sig_cmd_addr_reg_reg[31]_0\(4),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(6),
      Q => \sig_cmd_addr_reg_reg[31]_0\(5),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(7),
      Q => \sig_cmd_addr_reg_reg[31]_0\(6),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(8),
      Q => \sig_cmd_addr_reg_reg[31]_0\(7),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(9),
      Q => \sig_cmd_addr_reg_reg[31]_0\(8),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(10),
      Q => \sig_cmd_addr_reg_reg[31]_0\(9),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(11),
      Q => \sig_cmd_addr_reg_reg[31]_0\(10),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(12),
      Q => \sig_cmd_addr_reg_reg[31]_0\(11),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(13),
      Q => \sig_cmd_addr_reg_reg[31]_0\(12),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(14),
      Q => \sig_cmd_addr_reg_reg[31]_0\(13),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(15),
      Q => \sig_cmd_addr_reg_reg[31]_0\(14),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(16),
      Q => \sig_cmd_addr_reg_reg[31]_0\(15),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(17),
      Q => \sig_cmd_addr_reg_reg[31]_0\(16),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(18),
      Q => \sig_cmd_addr_reg_reg[31]_0\(17),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(19),
      Q => \sig_cmd_addr_reg_reg[31]_0\(18),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(20),
      Q => \sig_cmd_addr_reg_reg[31]_0\(19),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(21),
      Q => \sig_cmd_addr_reg_reg[31]_0\(20),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(22),
      Q => \sig_cmd_addr_reg_reg[31]_0\(21),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(23),
      Q => \sig_cmd_addr_reg_reg[31]_0\(22),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(24),
      Q => \sig_cmd_addr_reg_reg[31]_0\(23),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(25),
      Q => \sig_cmd_addr_reg_reg[31]_0\(24),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(26),
      Q => \sig_cmd_addr_reg_reg[31]_0\(25),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(1),
      Q => \sig_cmd_addr_reg_reg[31]_0\(0),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(2),
      Q => \sig_cmd_addr_reg_reg[31]_0\(1),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(3),
      Q => \sig_cmd_addr_reg_reg[31]_0\(2),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(4),
      Q => \sig_cmd_addr_reg_reg[31]_0\(3),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
\sig_cmd_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => Q(0),
      Q => sig_cmd_burst_reg(0),
      R => \sig_cmd_addr_reg_reg[6]_0\
    );
sig_cmd_reg_empty_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_cmd_reg_empty\,
      I1 => sig_cmd2mstr_cmd_valid,
      O => sig_load_input_cmd
    );
sig_cmd_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_load_input_cmd,
      D => '0',
      Q => \^sig_cmd_reg_empty\,
      S => \sig_cmd_addr_reg_reg[6]_0\
    );
\sm_set_error_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_btt_is_zero_reg,
      I1 => \^sm_set_error\,
      O => \sm_set_error_i_1__0_n_0\
    );
sm_set_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \sm_set_error_i_1__0_n_0\,
      Q => \^sm_set_error\,
      R => sm_set_error_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_sg_scc_wr is
  port (
    sig_cmd_reg_empty : out STD_LOGIC;
    sig_load_input_cmd : out STD_LOGIC;
    sig_mstr2data_cmd_valid : out STD_LOGIC;
    \sig_cmd_addr_reg_reg[3]_0\ : out STD_LOGIC;
    sig_calc2dm_calc_err : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sm_set_error_reg_0 : out STD_LOGIC;
    \sig_cmd_addr_reg_reg[31]_0\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \sig_cmd_addr_reg_reg[3]_1\ : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_btt_is_zero : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 27 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    sig_addr2wsc_cmd_fifo_empty : in STD_LOGIC;
    sig_data2all_tlast_error : in STD_LOGIC;
    sig_cmd2mstr_cmd_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_sg_scc_wr : entity is "axi_sg_scc_wr";
end design_1_axi_dma_0_1_axi_sg_scc_wr;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_sg_scc_wr is
  signal sig_btt_is_zero_reg_reg_n_0 : STD_LOGIC;
  signal \^sig_calc2dm_calc_err\ : STD_LOGIC;
  signal \^sig_cmd_reg_empty\ : STD_LOGIC;
  signal \^sig_load_input_cmd\ : STD_LOGIC;
  signal \^sig_mstr2data_cmd_valid\ : STD_LOGIC;
  signal sm_set_error_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_addr_valid_reg_i_1__1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of sm_set_error_i_1 : label is "soft_lutpair29";
begin
  sig_calc2dm_calc_err <= \^sig_calc2dm_calc_err\;
  sig_cmd_reg_empty <= \^sig_cmd_reg_empty\;
  sig_load_input_cmd <= \^sig_load_input_cmd\;
  sig_mstr2data_cmd_valid <= \^sig_mstr2data_cmd_valid\;
\sig_addr_valid_reg_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_calc2dm_calc_err\,
      O => sm_set_error_reg_0
    );
sig_btt_is_zero_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^sig_load_input_cmd\,
      D => sig_btt_is_zero,
      Q => sig_btt_is_zero_reg_reg_n_0,
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
sig_cmd2addr_valid1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^sig_load_input_cmd\,
      D => '1',
      Q => \^sig_mstr2data_cmd_valid\,
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^sig_load_input_cmd\,
      D => Q(6),
      Q => \sig_cmd_addr_reg_reg[31]_0\(5),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^sig_load_input_cmd\,
      D => Q(7),
      Q => \sig_cmd_addr_reg_reg[31]_0\(6),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^sig_load_input_cmd\,
      D => Q(8),
      Q => \sig_cmd_addr_reg_reg[31]_0\(7),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^sig_load_input_cmd\,
      D => Q(9),
      Q => \sig_cmd_addr_reg_reg[31]_0\(8),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^sig_load_input_cmd\,
      D => Q(10),
      Q => \sig_cmd_addr_reg_reg[31]_0\(9),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^sig_load_input_cmd\,
      D => Q(11),
      Q => \sig_cmd_addr_reg_reg[31]_0\(10),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^sig_load_input_cmd\,
      D => Q(12),
      Q => \sig_cmd_addr_reg_reg[31]_0\(11),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^sig_load_input_cmd\,
      D => Q(13),
      Q => \sig_cmd_addr_reg_reg[31]_0\(12),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^sig_load_input_cmd\,
      D => Q(14),
      Q => \sig_cmd_addr_reg_reg[31]_0\(13),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^sig_load_input_cmd\,
      D => Q(15),
      Q => \sig_cmd_addr_reg_reg[31]_0\(14),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^sig_load_input_cmd\,
      D => Q(16),
      Q => \sig_cmd_addr_reg_reg[31]_0\(15),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^sig_load_input_cmd\,
      D => Q(17),
      Q => \sig_cmd_addr_reg_reg[31]_0\(16),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^sig_load_input_cmd\,
      D => Q(18),
      Q => \sig_cmd_addr_reg_reg[31]_0\(17),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^sig_load_input_cmd\,
      D => Q(19),
      Q => \sig_cmd_addr_reg_reg[31]_0\(18),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^sig_load_input_cmd\,
      D => Q(20),
      Q => \sig_cmd_addr_reg_reg[31]_0\(19),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^sig_load_input_cmd\,
      D => Q(21),
      Q => \sig_cmd_addr_reg_reg[31]_0\(20),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^sig_load_input_cmd\,
      D => Q(22),
      Q => \sig_cmd_addr_reg_reg[31]_0\(21),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^sig_load_input_cmd\,
      D => Q(23),
      Q => \sig_cmd_addr_reg_reg[31]_0\(22),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^sig_load_input_cmd\,
      D => Q(24),
      Q => \sig_cmd_addr_reg_reg[31]_0\(23),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^sig_load_input_cmd\,
      D => Q(25),
      Q => \sig_cmd_addr_reg_reg[31]_0\(24),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^sig_load_input_cmd\,
      D => Q(26),
      Q => \sig_cmd_addr_reg_reg[31]_0\(25),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^sig_load_input_cmd\,
      D => Q(27),
      Q => \sig_cmd_addr_reg_reg[31]_0\(26),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^sig_load_input_cmd\,
      D => Q(0),
      Q => \sig_cmd_addr_reg_reg[3]_0\,
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^sig_load_input_cmd\,
      D => Q(1),
      Q => \sig_cmd_addr_reg_reg[31]_0\(0),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^sig_load_input_cmd\,
      D => Q(2),
      Q => \sig_cmd_addr_reg_reg[31]_0\(1),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^sig_load_input_cmd\,
      D => Q(3),
      Q => \sig_cmd_addr_reg_reg[31]_0\(2),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^sig_load_input_cmd\,
      D => Q(4),
      Q => \sig_cmd_addr_reg_reg[31]_0\(3),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^sig_load_input_cmd\,
      D => Q(5),
      Q => \sig_cmd_addr_reg_reg[31]_0\(4),
      R => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_cmd_reg_empty_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_cmd_reg_empty\,
      I1 => sig_cmd2mstr_cmd_valid,
      O => \^sig_load_input_cmd\
    );
sig_cmd_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \^sig_load_input_cmd\,
      D => '0',
      Q => \^sig_cmd_reg_empty\,
      S => \sig_cmd_addr_reg_reg[3]_1\
    );
\sig_next_addr_reg[31]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^sig_mstr2data_cmd_valid\,
      I1 => sig_addr2wsc_cmd_fifo_empty,
      I2 => sig_data2all_tlast_error,
      O => sig_push_addr_reg1_out
    );
sm_set_error_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_btt_is_zero_reg_reg_n_0,
      I1 => \^sig_calc2dm_calc_err\,
      O => sm_set_error_i_1_n_0
    );
sm_set_error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sm_set_error_i_1_n_0,
      Q => \^sig_calc2dm_calc_err\,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_sg_updt_cmdsts_if is
  port (
    updt_decerr : out STD_LOGIC;
    updt_interr : out STD_LOGIC;
    updt_slverr : out STD_LOGIC;
    updt_error_reg_0 : out STD_LOGIC;
    p_20_out_1 : out STD_LOGIC;
    updt_done : out STD_LOGIC;
    updt_error_reg_1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_10_out : out STD_LOGIC;
    updt_error_reg_2 : out STD_LOGIC;
    updt_done_reg_0 : out STD_LOGIC;
    dma2_slverr_reg : out STD_LOGIC;
    dma2_decerr_reg : out STD_LOGIC;
    sinit : in STD_LOGIC;
    updt_decerr_i : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    updt_interr_i : in STD_LOGIC;
    updt_slverr_i : in STD_LOGIC;
    s_axis_updt_cmd_tvalid_reg_0 : in STD_LOGIC;
    updt_done_reg_1 : in STD_LOGIC;
    p_5_out : in STD_LOGIC;
    s_axis_updt_cmd_tready : in STD_LOGIC;
    p_7_out_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_6_out : in STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_dma_interr_set_reg\ : in STD_LOGIC;
    p_5_out_3 : in STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg\ : in STD_LOGIC;
    p_4_out_4 : in STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_sg_updt_cmdsts_if : entity is "axi_sg_updt_cmdsts_if";
end design_1_axi_dma_0_1_axi_sg_updt_cmdsts_if;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_sg_updt_cmdsts_if is
  signal \^p_20_out_1\ : STD_LOGIC;
  signal \^updt_decerr\ : STD_LOGIC;
  signal \^updt_done\ : STD_LOGIC;
  signal updt_error_i_1_n_0 : STD_LOGIC;
  signal \^updt_error_reg_0\ : STD_LOGIC;
  signal \^updt_interr\ : STD_LOGIC;
  signal \^updt_slverr\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_CH2_UPDATE.ch2_dma_interr_set_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \GEN_CH2_UPDATE.ch2_dma_slverr_set_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \GEN_S2MM_DMA_CONTROL.s2mm_stop_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \updt_cs[0]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of updt_error_i_1 : label is "soft_lutpair0";
begin
  p_20_out_1 <= \^p_20_out_1\;
  updt_decerr <= \^updt_decerr\;
  updt_done <= \^updt_done\;
  updt_error_reg_0 <= \^updt_error_reg_0\;
  updt_interr <= \^updt_interr\;
  updt_slverr <= \^updt_slverr\;
\GEN_CH2_UPDATE.ch2_dma_decerr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => p_4_out_4,
      I1 => \^updt_done\,
      I2 => \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg\,
      O => dma2_decerr_reg
    );
\GEN_CH2_UPDATE.ch2_dma_interr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^updt_done\,
      I1 => p_6_out,
      I2 => \GEN_CH2_UPDATE.ch2_dma_interr_set_reg\,
      O => updt_done_reg_0
    );
\GEN_CH2_UPDATE.ch2_dma_slverr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => p_5_out_3,
      I1 => \^updt_done\,
      I2 => \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg\,
      O => dma2_slverr_reg
    );
\GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^updt_done\,
      I1 => p_7_out_2,
      O => p_10_out
    );
\GEN_S2MM_DMA_CONTROL.s2mm_stop_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^updt_error_reg_0\,
      I1 => p_5_out,
      O => updt_error_reg_1
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_20_out_1\,
      I1 => s_axis_updt_cmd_tready,
      O => E(0)
    );
s_axis_updt_cmd_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axis_updt_cmd_tvalid_reg_0,
      Q => \^p_20_out_1\,
      R => sinit
    );
\updt_cs[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => \^updt_error_reg_0\,
      I1 => Q(1),
      I2 => \^updt_done\,
      I3 => Q(0),
      O => updt_error_reg_2
    );
updt_decerr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt_decerr_i,
      Q => \^updt_decerr\,
      R => sinit
    );
updt_done_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt_done_reg_1,
      Q => \^updt_done\,
      R => '0'
    );
updt_error_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^updt_interr\,
      I1 => \^updt_decerr\,
      I2 => \^updt_slverr\,
      I3 => \^updt_error_reg_0\,
      O => updt_error_i_1_n_0
    );
updt_error_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt_error_i_1_n_0,
      Q => \^updt_error_reg_0\,
      R => sinit
    );
updt_interr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt_interr_i,
      Q => \^updt_interr\,
      R => sinit
    );
updt_slverr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt_slverr_i,
      Q => \^updt_slverr\,
      R => sinit
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_sg_updt_queue is
  port (
    updt_curdesc_wren_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_reg_0\ : out STD_LOGIC;
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_reg_0\ : out STD_LOGIC;
    sts2_queue_full : out STD_LOGIC;
    follower_full_s2mm : out STD_LOGIC;
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg_0\ : out STD_LOGIC;
    p_7_out_2 : out STD_LOGIC;
    p_6_out : out STD_LOGIC;
    p_5_out_3 : out STD_LOGIC;
    p_4_out_4 : out STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_reg_1\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 25 downto 0 );
    sinit : in STD_LOGIC;
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0\ : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    updt2_ioc_reg_0 : in STD_LOGIC;
    p_21_out : in STD_LOGIC;
    p_20_out : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    \FSM_sequential_pntr_cs_reg[1]_0\ : in STD_LOGIC;
    p_5_out : in STD_LOGIC;
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg_1\ : in STD_LOGIC;
    s_axis_s2mm_updtptr_tlast : in STD_LOGIC;
    s_axis_s2mm_updtsts_tvalid : in STD_LOGIC;
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_1\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_1\ : in STD_LOGIC_VECTOR ( 28 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_sg_updt_queue : entity is "axi_sg_updt_queue";
end design_1_axi_dma_0_1_axi_sg_updt_queue;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_sg_updt_queue is
  signal \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_empty_i_1_n_0\ : STD_LOGIC;
  signal \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_full_i_1_n_0\ : STD_LOGIC;
  signal \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_i_1_n_0\ : STD_LOGIC;
  signal \^gen_q_for_sync.s2mm_channel.follower_empty_s2mm_reg_0\ : STD_LOGIC;
  signal \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_1_n_0\ : STD_LOGIC;
  signal \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_i_1_n_0\ : STD_LOGIC;
  signal \^gen_q_for_sync.s2mm_channel.ptr2_queue_empty_reg_0\ : STD_LOGIC;
  signal \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_1_n_0\ : STD_LOGIC;
  signal \^gen_q_for_sync.s2mm_channel.ptr2_queue_full_reg_0\ : STD_LOGIC;
  signal dma2_decerr_i_1_n_0 : STD_LOGIC;
  signal dma2_interr_i_1_n_0 : STD_LOGIC;
  signal dma2_slverr_i_1_n_0 : STD_LOGIC;
  signal \^follower_full_s2mm\ : STD_LOGIC;
  signal \^m_axi_sg_wdata\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \^p_4_out_4\ : STD_LOGIC;
  signal \^p_5_out_3\ : STD_LOGIC;
  signal \^p_6_out\ : STD_LOGIC;
  signal \^p_7_out_2\ : STD_LOGIC;
  signal pntr_cs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pntr_ns : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ptr2_queue_dout : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal sts2_queue_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sts2_queue_empty : STD_LOGIC;
  signal \^sts2_queue_full\ : STD_LOGIC;
  signal sts2_rden : STD_LOGIC;
  signal updt2_ioc_i_1_n_0 : STD_LOGIC;
  signal updt_active_d2 : STD_LOGIC;
  signal updt_curdesc0 : STD_LOGIC;
  signal writing_status : STD_LOGIC;
  signal writing_status_d1 : STD_LOGIC;
  signal writing_status_re_ch2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_pntr_cs[0]_i_1\ : label is "soft_lutpair8";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_pntr_cs_reg[0]\ : label is "read_curdesc_lsb:01,write_status:10,idle:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_pntr_cs_reg[1]\ : label is "read_curdesc_lsb:01,write_status:10,idle:00";
  attribute SOFT_HLUTNM of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_empty_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_full_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of writing_status_d1_i_1 : label is "soft_lutpair8";
begin
  \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg_0\ <= \^gen_q_for_sync.s2mm_channel.follower_empty_s2mm_reg_0\;
  \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_reg_0\ <= \^gen_q_for_sync.s2mm_channel.ptr2_queue_empty_reg_0\;
  \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_reg_0\ <= \^gen_q_for_sync.s2mm_channel.ptr2_queue_full_reg_0\;
  follower_full_s2mm <= \^follower_full_s2mm\;
  m_axi_sg_wdata(28 downto 0) <= \^m_axi_sg_wdata\(28 downto 0);
  p_4_out_4 <= \^p_4_out_4\;
  p_5_out_3 <= \^p_5_out_3\;
  p_6_out <= \^p_6_out\;
  p_7_out_2 <= \^p_7_out_2\;
  sts2_queue_full <= \^sts2_queue_full\;
\FSM_sequential_pntr_cs[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BB0C"
    )
        port map (
      I0 => \^gen_q_for_sync.s2mm_channel.ptr2_queue_empty_reg_0\,
      I1 => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0\,
      I2 => updt_active_d2,
      I3 => pntr_cs(0),
      I4 => pntr_cs(1),
      O => pntr_ns(0)
    );
\FSM_sequential_pntr_cs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000050503FFF0000"
    )
        port map (
      I0 => \^gen_q_for_sync.s2mm_channel.ptr2_queue_empty_reg_0\,
      I1 => \^m_axi_sg_wdata\(28),
      I2 => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0\,
      I3 => \FSM_sequential_pntr_cs_reg[1]_0\,
      I4 => pntr_cs(1),
      I5 => pntr_cs(0),
      O => pntr_ns(1)
    );
\FSM_sequential_pntr_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => pntr_ns(0),
      Q => pntr_cs(0),
      R => sinit
    );
\FSM_sequential_pntr_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => pntr_ns(1),
      Q => pntr_cs(1),
      R => sinit
    );
\GEN_CH2_UPDATE.ch2_updt_idle_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^gen_q_for_sync.s2mm_channel.ptr2_queue_empty_reg_0\,
      I1 => \^gen_q_for_sync.s2mm_channel.follower_empty_s2mm_reg_0\,
      I2 => p_5_out,
      O => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_reg_1\
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_1\(0),
      Q => sts2_queue_dout(0),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_1\(10),
      Q => sts2_queue_dout(10),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_1\(11),
      Q => sts2_queue_dout(11),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_1\(12),
      Q => sts2_queue_dout(12),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_1\(13),
      Q => sts2_queue_dout(13),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_1\(14),
      Q => sts2_queue_dout(14),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_1\(15),
      Q => sts2_queue_dout(15),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_1\(16),
      Q => sts2_queue_dout(16),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_1\(17),
      Q => sts2_queue_dout(17),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_1\(18),
      Q => sts2_queue_dout(18),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_1\(19),
      Q => sts2_queue_dout(19),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_1\(1),
      Q => sts2_queue_dout(1),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_1\(20),
      Q => sts2_queue_dout(20),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_1\(21),
      Q => sts2_queue_dout(21),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_1\(22),
      Q => sts2_queue_dout(22),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_1\(23),
      Q => sts2_queue_dout(26),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_1\(24),
      Q => sts2_queue_dout(27),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_1\(25),
      Q => sts2_queue_dout(28),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_1\(26),
      Q => sts2_queue_dout(29),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_1\(2),
      Q => sts2_queue_dout(2),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_1\(27),
      Q => sts2_queue_dout(30),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_1\(28),
      Q => sts2_queue_dout(31),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_1\(3),
      Q => sts2_queue_dout(3),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_1\(4),
      Q => sts2_queue_dout(4),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_1\(5),
      Q => sts2_queue_dout(5),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_1\(6),
      Q => sts2_queue_dout(6),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_1\(7),
      Q => sts2_queue_dout(7),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_1\(8),
      Q => sts2_queue_dout(8),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_1\(9),
      Q => sts2_queue_dout(9),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_empty_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFFF0F"
    )
        port map (
      I0 => \^sts2_queue_full\,
      I1 => s_axis_s2mm_updtsts_tvalid,
      I2 => \out\,
      I3 => \^gen_q_for_sync.s2mm_channel.follower_empty_s2mm_reg_0\,
      I4 => sts2_queue_empty,
      O => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_empty_i_1_n_0\
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_empty_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_empty_i_1_n_0\,
      Q => sts2_queue_empty,
      R => '0'
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_full_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E000E0"
    )
        port map (
      I0 => \^sts2_queue_full\,
      I1 => s_axis_s2mm_updtsts_tvalid,
      I2 => \out\,
      I3 => \^gen_q_for_sync.s2mm_channel.follower_empty_s2mm_reg_0\,
      I4 => sts2_queue_empty,
      O => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_full_i_1_n_0\
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_full_i_1_n_0\,
      Q => \^sts2_queue_full\,
      R => '0'
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^gen_q_for_sync.s2mm_channel.follower_empty_s2mm_reg_0\,
      I1 => sts2_queue_empty,
      I2 => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg_1\,
      O => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_i_1_n_0\
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_i_1_n_0\,
      Q => \^gen_q_for_sync.s2mm_channel.follower_empty_s2mm_reg_0\,
      R => '0'
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => \^follower_full_s2mm\,
      I1 => \^gen_q_for_sync.s2mm_channel.follower_empty_s2mm_reg_0\,
      I2 => sts2_queue_empty,
      I3 => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg_1\,
      O => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_1_n_0\
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_1_n_0\,
      Q => \^follower_full_s2mm\,
      R => '0'
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_q_for_sync.s2mm_channel.follower_empty_s2mm_reg_0\,
      I1 => sts2_queue_empty,
      O => sts2_rden
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(0),
      Q => \^m_axi_sg_wdata\(0),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(10),
      Q => \^m_axi_sg_wdata\(10),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(11),
      Q => \^m_axi_sg_wdata\(11),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(12),
      Q => \^m_axi_sg_wdata\(12),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(13),
      Q => \^m_axi_sg_wdata\(13),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(14),
      Q => \^m_axi_sg_wdata\(14),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(15),
      Q => \^m_axi_sg_wdata\(15),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(16),
      Q => \^m_axi_sg_wdata\(16),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(17),
      Q => \^m_axi_sg_wdata\(17),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(18),
      Q => \^m_axi_sg_wdata\(18),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(19),
      Q => \^m_axi_sg_wdata\(19),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(1),
      Q => \^m_axi_sg_wdata\(1),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(20),
      Q => \^m_axi_sg_wdata\(20),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(21),
      Q => \^m_axi_sg_wdata\(21),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(22),
      Q => \^m_axi_sg_wdata\(22),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(26),
      Q => \^m_axi_sg_wdata\(23),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(27),
      Q => \^m_axi_sg_wdata\(24),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(28),
      Q => \^m_axi_sg_wdata\(25),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(29),
      Q => \^m_axi_sg_wdata\(26),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(2),
      Q => \^m_axi_sg_wdata\(2),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(30),
      Q => \^m_axi_sg_wdata\(27),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(31),
      Q => \^m_axi_sg_wdata\(28),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(3),
      Q => \^m_axi_sg_wdata\(3),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(4),
      Q => \^m_axi_sg_wdata\(4),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(5),
      Q => \^m_axi_sg_wdata\(5),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(6),
      Q => \^m_axi_sg_wdata\(6),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(7),
      Q => \^m_axi_sg_wdata\(7),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(8),
      Q => \^m_axi_sg_wdata\(8),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sts2_rden,
      D => sts2_queue_dout(9),
      Q => \^m_axi_sg_wdata\(9),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_1\(4),
      Q => ptr2_queue_dout(10),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_1\(5),
      Q => ptr2_queue_dout(11),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_1\(6),
      Q => ptr2_queue_dout(12),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_1\(7),
      Q => ptr2_queue_dout(13),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_1\(8),
      Q => ptr2_queue_dout(14),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_1\(9),
      Q => ptr2_queue_dout(15),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_1\(10),
      Q => ptr2_queue_dout(16),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_1\(11),
      Q => ptr2_queue_dout(17),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_1\(12),
      Q => ptr2_queue_dout(18),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_1\(13),
      Q => ptr2_queue_dout(19),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_1\(14),
      Q => ptr2_queue_dout(20),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_1\(15),
      Q => ptr2_queue_dout(21),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_1\(16),
      Q => ptr2_queue_dout(22),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_1\(17),
      Q => ptr2_queue_dout(23),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_1\(18),
      Q => ptr2_queue_dout(24),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_1\(19),
      Q => ptr2_queue_dout(25),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_1\(20),
      Q => ptr2_queue_dout(26),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_1\(21),
      Q => ptr2_queue_dout(27),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_1\(22),
      Q => ptr2_queue_dout(28),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_1\(23),
      Q => ptr2_queue_dout(29),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_1\(24),
      Q => ptr2_queue_dout(30),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_1\(25),
      Q => ptr2_queue_dout(31),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_1\(0),
      Q => ptr2_queue_dout(6),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_1\(1),
      Q => ptr2_queue_dout(7),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_1\(2),
      Q => ptr2_queue_dout(8),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0\(0),
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_1\(3),
      Q => ptr2_queue_dout(9),
      R => sinit
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8AFF"
    )
        port map (
      I0 => \^gen_q_for_sync.s2mm_channel.ptr2_queue_empty_reg_0\,
      I1 => \^gen_q_for_sync.s2mm_channel.ptr2_queue_full_reg_0\,
      I2 => s_axis_s2mm_updtptr_tlast,
      I3 => \out\,
      I4 => updt_curdesc0,
      O => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_i_1_n_0\
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_i_1_n_0\,
      Q => \^gen_q_for_sync.s2mm_channel.ptr2_queue_empty_reg_0\,
      R => '0'
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^gen_q_for_sync.s2mm_channel.ptr2_queue_full_reg_0\,
      I1 => s_axis_s2mm_updtptr_tlast,
      I2 => \out\,
      I3 => updt_curdesc0,
      O => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_1_n_0\
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_i_1_n_0\,
      Q => \^gen_q_for_sync.s2mm_channel.ptr2_queue_full_reg_0\,
      R => '0'
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0\,
      Q => updt_active_d2,
      R => sinit
    );
dma2_decerr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \^p_4_out_4\,
      I1 => writing_status_re_ch2,
      I2 => \^m_axi_sg_wdata\(27),
      I3 => \out\,
      I4 => p_19_out,
      O => dma2_decerr_i_1_n_0
    );
dma2_decerr_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => dma2_decerr_i_1_n_0,
      Q => \^p_4_out_4\,
      R => '0'
    );
dma2_interr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \^p_6_out\,
      I1 => writing_status_re_ch2,
      I2 => \^m_axi_sg_wdata\(25),
      I3 => \out\,
      I4 => p_21_out,
      O => dma2_interr_i_1_n_0
    );
dma2_interr_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => dma2_interr_i_1_n_0,
      Q => \^p_6_out\,
      R => '0'
    );
dma2_slverr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \^p_5_out_3\,
      I1 => writing_status_re_ch2,
      I2 => \^m_axi_sg_wdata\(26),
      I3 => \out\,
      I4 => p_20_out,
      O => dma2_slverr_i_1_n_0
    );
dma2_slverr_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => dma2_slverr_i_1_n_0,
      Q => \^p_5_out_3\,
      R => '0'
    );
updt2_ioc_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \^p_7_out_2\,
      I1 => writing_status_re_ch2,
      I2 => \^m_axi_sg_wdata\(23),
      I3 => \out\,
      I4 => updt2_ioc_reg_0,
      O => updt2_ioc_i_1_n_0
    );
updt2_ioc_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => pntr_cs(0),
      I1 => pntr_cs(1),
      I2 => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0\,
      I3 => writing_status_d1,
      O => writing_status_re_ch2
    );
updt2_ioc_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt2_ioc_i_1_n_0,
      Q => \^p_7_out_2\,
      R => '0'
    );
\updt_curdesc[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^gen_q_for_sync.s2mm_channel.ptr2_queue_empty_reg_0\,
      I1 => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0\,
      I2 => pntr_cs(0),
      I3 => pntr_cs(1),
      O => updt_curdesc0
    );
\updt_curdesc_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(10),
      Q => Q(4),
      R => sinit
    );
\updt_curdesc_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(11),
      Q => Q(5),
      R => sinit
    );
\updt_curdesc_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(12),
      Q => Q(6),
      R => sinit
    );
\updt_curdesc_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(13),
      Q => Q(7),
      R => sinit
    );
\updt_curdesc_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(14),
      Q => Q(8),
      R => sinit
    );
\updt_curdesc_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(15),
      Q => Q(9),
      R => sinit
    );
\updt_curdesc_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(16),
      Q => Q(10),
      R => sinit
    );
\updt_curdesc_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(17),
      Q => Q(11),
      R => sinit
    );
\updt_curdesc_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(18),
      Q => Q(12),
      R => sinit
    );
\updt_curdesc_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(19),
      Q => Q(13),
      R => sinit
    );
\updt_curdesc_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(20),
      Q => Q(14),
      R => sinit
    );
\updt_curdesc_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(21),
      Q => Q(15),
      R => sinit
    );
\updt_curdesc_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(22),
      Q => Q(16),
      R => sinit
    );
\updt_curdesc_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(23),
      Q => Q(17),
      R => sinit
    );
\updt_curdesc_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(24),
      Q => Q(18),
      R => sinit
    );
\updt_curdesc_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(25),
      Q => Q(19),
      R => sinit
    );
\updt_curdesc_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(26),
      Q => Q(20),
      R => sinit
    );
\updt_curdesc_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(27),
      Q => Q(21),
      R => sinit
    );
\updt_curdesc_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(28),
      Q => Q(22),
      R => sinit
    );
\updt_curdesc_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(29),
      Q => Q(23),
      R => sinit
    );
\updt_curdesc_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(30),
      Q => Q(24),
      R => sinit
    );
\updt_curdesc_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(31),
      Q => Q(25),
      R => sinit
    );
\updt_curdesc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(6),
      Q => Q(0),
      R => sinit
    );
\updt_curdesc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(7),
      Q => Q(1),
      R => sinit
    );
\updt_curdesc_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(8),
      Q => Q(2),
      R => sinit
    );
\updt_curdesc_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_curdesc0,
      D => ptr2_queue_dout(9),
      Q => Q(3),
      R => sinit
    );
updt_curdesc_wren_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt_curdesc0,
      Q => updt_curdesc_wren_reg_0(0),
      R => sinit
    );
writing_status_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pntr_cs(1),
      I1 => pntr_cs(0),
      O => writing_status
    );
writing_status_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => writing_status,
      Q => writing_status_d1,
      R => sinit
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_sg_updt_sm is
  port (
    \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_0\ : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_0\ : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0\ : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0\ : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_active_i_reg_0\ : out STD_LOGIC;
    p_26_out : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_updt_interr_set_reg_0\ : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_0\ : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_updt_interr_set_reg_1\ : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_1\ : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg_1\ : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_1\ : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_2\ : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_1\ : out STD_LOGIC;
    \update_address_reg[31]_0\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \updt_error_addr_reg[31]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    sinit : in STD_LOGIC;
    p_10_out : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_2\ : in STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_2\ : in STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_3\ : in STD_LOGIC;
    p_5_out : in STD_LOGIC;
    \updt_cs_reg[2]_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_updt_idle_reg_0\ : in STD_LOGIC;
    updt_done : in STD_LOGIC;
    follower_empty_s2mm : in STD_LOGIC;
    ptr2_queue_empty : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]\ : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_irqthresh_wren : in STD_LOGIC;
    sg_ftch_error0 : in STD_LOGIC;
    s_axis_updt_cmd_tready : in STD_LOGIC;
    p_20_out_1 : in STD_LOGIC;
    p_31_out : in STD_LOGIC;
    sg_interr_reg : in STD_LOGIC;
    p_30_out : in STD_LOGIC;
    sg_slverr_reg : in STD_LOGIC;
    p_29_out : in STD_LOGIC;
    sg_decerr_reg : in STD_LOGIC;
    \updt_cs_reg[0]_0\ : in STD_LOGIC;
    \update_address_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    updt_interr : in STD_LOGIC;
    updt_slverr : in STD_LOGIC;
    updt_decerr : in STD_LOGIC;
    dma_slverr_reg : in STD_LOGIC;
    dma_decerr_reg : in STD_LOGIC;
    dma_interr_reg : in STD_LOGIC;
    \update_address_reg[31]_1\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_sg_updt_sm : entity is "axi_sg_updt_sm";
end design_1_axi_dma_0_1_axi_sg_updt_sm;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_sg_updt_sm is
  signal \GEN_CH2_UPDATE.ch2_active_i_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch2_update.ch2_active_i_reg_0\ : STD_LOGIC;
  signal \^gen_ch2_update.ch2_dma_decerr_set_reg_0\ : STD_LOGIC;
  signal \^gen_ch2_update.ch2_dma_interr_set_reg_0\ : STD_LOGIC;
  signal \^gen_ch2_update.ch2_dma_slverr_set_reg_0\ : STD_LOGIC;
  signal \GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch2_update.ch2_updt_decerr_set_reg_0\ : STD_LOGIC;
  signal \GEN_CH2_UPDATE.ch2_updt_idle_i_1_n_0\ : STD_LOGIC;
  signal \GEN_CH2_UPDATE.ch2_updt_idle_i_3_n_0\ : STD_LOGIC;
  signal \GEN_CH2_UPDATE.ch2_updt_interr_set_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch2_update.ch2_updt_interr_set_reg_0\ : STD_LOGIC;
  signal \^gen_ch2_update.ch2_updt_ioc_irq_set_reg_0\ : STD_LOGIC;
  signal \GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ch2_update.ch2_updt_slverr_set_reg_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ftch_error_addr[31]_i_3_n_0\ : STD_LOGIC;
  signal \^p_26_out\ : STD_LOGIC;
  signal \^update_address_reg[31]_0\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal updt_cmnd_wr : STD_LOGIC;
  signal updt_cs : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \updt_cs[0]_i_1_n_0\ : STD_LOGIC;
  signal \updt_cs[0]_i_3_n_0\ : STD_LOGIC;
  signal \updt_cs[1]_i_1_n_0\ : STD_LOGIC;
  signal updt_ns : STD_LOGIC_VECTOR ( 2 to 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \GEN_CH2_UPDATE.ch2_updt_idle_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \GEN_CH2_UPDATE.ch2_updt_interr_set_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \ftch_error_addr[31]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of sg_decerr_i_1 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of sg_slverr_i_1 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \updt_cs[2]_i_1\ : label is "soft_lutpair3";
begin
  \GEN_CH2_UPDATE.ch2_active_i_reg_0\ <= \^gen_ch2_update.ch2_active_i_reg_0\;
  \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0\ <= \^gen_ch2_update.ch2_dma_decerr_set_reg_0\;
  \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_0\ <= \^gen_ch2_update.ch2_dma_interr_set_reg_0\;
  \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0\ <= \^gen_ch2_update.ch2_dma_slverr_set_reg_0\;
  \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg_0\ <= \^gen_ch2_update.ch2_updt_decerr_set_reg_0\;
  \GEN_CH2_UPDATE.ch2_updt_interr_set_reg_0\ <= \^gen_ch2_update.ch2_updt_interr_set_reg_0\;
  \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_0\ <= \^gen_ch2_update.ch2_updt_ioc_irq_set_reg_0\;
  \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_0\ <= \^gen_ch2_update.ch2_updt_slverr_set_reg_0\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  p_26_out <= \^p_26_out\;
  \update_address_reg[31]_0\(26 downto 0) <= \^update_address_reg[31]_0\(26 downto 0);
\GEN_CH2_UPDATE.ch2_active_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55030000"
    )
        port map (
      I0 => updt_done,
      I1 => \updt_cs[0]_i_3_n_0\,
      I2 => updt_cs(2),
      I3 => \^gen_ch2_update.ch2_active_i_reg_0\,
      I4 => \out\,
      O => \GEN_CH2_UPDATE.ch2_active_i_i_1_n_0\
    );
\GEN_CH2_UPDATE.ch2_active_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_UPDATE.ch2_active_i_i_1_n_0\,
      Q => \^gen_ch2_update.ch2_active_i_reg_0\,
      R => '0'
    );
\GEN_CH2_UPDATE.ch2_dma_decerr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_3\,
      Q => \^gen_ch2_update.ch2_dma_decerr_set_reg_0\,
      R => sinit
    );
\GEN_CH2_UPDATE.ch2_dma_interr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_2\,
      Q => \^gen_ch2_update.ch2_dma_interr_set_reg_0\,
      R => sinit
    );
\GEN_CH2_UPDATE.ch2_dma_slverr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_2\,
      Q => \^gen_ch2_update.ch2_dma_slverr_set_reg_0\,
      R => sinit
    );
\GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => updt_decerr,
      I1 => \^gen_ch2_update.ch2_active_i_reg_0\,
      I2 => \^gen_ch2_update.ch2_updt_decerr_set_reg_0\,
      O => \GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1_n_0\
    );
\GEN_CH2_UPDATE.ch2_updt_decerr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_UPDATE.ch2_updt_decerr_set_i_1_n_0\,
      Q => \^gen_ch2_update.ch2_updt_decerr_set_reg_0\,
      R => sinit
    );
\GEN_CH2_UPDATE.ch2_updt_idle_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFEFEFEFFF"
    )
        port map (
      I0 => p_5_out,
      I1 => \updt_cs_reg[2]_0\,
      I2 => \out\,
      I3 => \GEN_CH2_UPDATE.ch2_updt_idle_reg_0\,
      I4 => \GEN_CH2_UPDATE.ch2_updt_idle_i_3_n_0\,
      I5 => \^p_26_out\,
      O => \GEN_CH2_UPDATE.ch2_updt_idle_i_1_n_0\
    );
\GEN_CH2_UPDATE.ch2_updt_idle_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4AAAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \updt_cs_reg[2]_0\,
      I2 => updt_cs(2),
      I3 => \^gen_ch2_update.ch2_active_i_reg_0\,
      I4 => \^q\(1),
      O => \GEN_CH2_UPDATE.ch2_updt_idle_i_3_n_0\
    );
\GEN_CH2_UPDATE.ch2_updt_idle_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_UPDATE.ch2_updt_idle_i_1_n_0\,
      Q => \^p_26_out\,
      R => '0'
    );
\GEN_CH2_UPDATE.ch2_updt_interr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => updt_interr,
      I1 => \^gen_ch2_update.ch2_active_i_reg_0\,
      I2 => \^gen_ch2_update.ch2_updt_interr_set_reg_0\,
      O => \GEN_CH2_UPDATE.ch2_updt_interr_set_i_1_n_0\
    );
\GEN_CH2_UPDATE.ch2_updt_interr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_UPDATE.ch2_updt_interr_set_i_1_n_0\,
      Q => \^gen_ch2_update.ch2_updt_interr_set_reg_0\,
      R => sinit
    );
\GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => p_10_out,
      Q => \^gen_ch2_update.ch2_updt_ioc_irq_set_reg_0\,
      R => sinit
    );
\GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => updt_slverr,
      I1 => \^gen_ch2_update.ch2_active_i_reg_0\,
      I2 => \^gen_ch2_update.ch2_updt_slverr_set_reg_0\,
      O => \GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1_n_0\
    );
\GEN_CH2_UPDATE.ch2_updt_slverr_set_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_CH2_UPDATE.ch2_updt_slverr_set_i_1_n_0\,
      Q => \^gen_ch2_update.ch2_updt_slverr_set_reg_0\,
      R => sinit
    );
\GEN_INCLUDE_S2MM.ch2_thresh_count[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \^gen_ch2_update.ch2_updt_ioc_irq_set_reg_0\,
      I1 => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]\,
      I2 => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0\(0),
      I3 => s2mm_irqthresh_wren,
      O => \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_1\(0)
    );
dma_decerr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_ch2_update.ch2_dma_decerr_set_reg_0\,
      I1 => dma_decerr_reg,
      O => \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_2\
    );
dma_interr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_ch2_update.ch2_dma_interr_set_reg_0\,
      I1 => dma_interr_reg,
      O => \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_1\
    );
dma_slverr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_ch2_update.ch2_dma_slverr_set_reg_0\,
      I1 => dma_slverr_reg,
      O => \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_1\
    );
\ftch_error_addr[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ftch_error_addr[31]_i_3_n_0\,
      I1 => sg_ftch_error0,
      I2 => \^gen_ch2_update.ch2_dma_decerr_set_reg_0\,
      I3 => \^gen_ch2_update.ch2_dma_interr_set_reg_0\,
      I4 => \^gen_ch2_update.ch2_dma_slverr_set_reg_0\,
      O => \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_1\(0)
    );
\ftch_error_addr[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^gen_ch2_update.ch2_updt_decerr_set_reg_0\,
      I1 => \^gen_ch2_update.ch2_updt_slverr_set_reg_0\,
      I2 => \^gen_ch2_update.ch2_updt_interr_set_reg_0\,
      O => \ftch_error_addr[31]_i_3_n_0\
    );
s_axis_updt_cmd_tvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555575500000300"
    )
        port map (
      I0 => s_axis_updt_cmd_tready,
      I1 => \^q\(0),
      I2 => updt_cs(2),
      I3 => \^q\(1),
      I4 => \updt_cs_reg[2]_0\,
      I5 => p_20_out_1,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\
    );
sg_decerr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^gen_ch2_update.ch2_updt_decerr_set_reg_0\,
      I1 => p_29_out,
      I2 => sg_decerr_reg,
      O => \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg_1\
    );
sg_interr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^gen_ch2_update.ch2_updt_interr_set_reg_0\,
      I1 => p_31_out,
      I2 => sg_interr_reg,
      O => \GEN_CH2_UPDATE.ch2_updt_interr_set_reg_1\
    );
sg_slverr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^gen_ch2_update.ch2_updt_slverr_set_reg_0\,
      I1 => p_30_out,
      I2 => sg_slverr_reg,
      O => \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_1\
    );
\update_address_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => \update_address_reg[31]_1\(4),
      Q => \^update_address_reg[31]_0\(5),
      R => sinit
    );
\update_address_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => \update_address_reg[31]_1\(5),
      Q => \^update_address_reg[31]_0\(6),
      R => sinit
    );
\update_address_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => \update_address_reg[31]_1\(6),
      Q => \^update_address_reg[31]_0\(7),
      R => sinit
    );
\update_address_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => \update_address_reg[31]_1\(7),
      Q => \^update_address_reg[31]_0\(8),
      R => sinit
    );
\update_address_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => \update_address_reg[31]_1\(8),
      Q => \^update_address_reg[31]_0\(9),
      R => sinit
    );
\update_address_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => \update_address_reg[31]_1\(9),
      Q => \^update_address_reg[31]_0\(10),
      R => sinit
    );
\update_address_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => \update_address_reg[31]_1\(10),
      Q => \^update_address_reg[31]_0\(11),
      R => sinit
    );
\update_address_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => \update_address_reg[31]_1\(11),
      Q => \^update_address_reg[31]_0\(12),
      R => sinit
    );
\update_address_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => \update_address_reg[31]_1\(12),
      Q => \^update_address_reg[31]_0\(13),
      R => sinit
    );
\update_address_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => \update_address_reg[31]_1\(13),
      Q => \^update_address_reg[31]_0\(14),
      R => sinit
    );
\update_address_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => \update_address_reg[31]_1\(14),
      Q => \^update_address_reg[31]_0\(15),
      R => sinit
    );
\update_address_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => \update_address_reg[31]_1\(15),
      Q => \^update_address_reg[31]_0\(16),
      R => sinit
    );
\update_address_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => \update_address_reg[31]_1\(16),
      Q => \^update_address_reg[31]_0\(17),
      R => sinit
    );
\update_address_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => \update_address_reg[31]_1\(17),
      Q => \^update_address_reg[31]_0\(18),
      R => sinit
    );
\update_address_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => \update_address_reg[31]_1\(18),
      Q => \^update_address_reg[31]_0\(19),
      R => sinit
    );
\update_address_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => \update_address_reg[31]_1\(19),
      Q => \^update_address_reg[31]_0\(20),
      R => sinit
    );
\update_address_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => \update_address_reg[31]_1\(20),
      Q => \^update_address_reg[31]_0\(21),
      R => sinit
    );
\update_address_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => \update_address_reg[31]_1\(21),
      Q => \^update_address_reg[31]_0\(22),
      R => sinit
    );
\update_address_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => \update_address_reg[31]_1\(22),
      Q => \^update_address_reg[31]_0\(23),
      R => sinit
    );
\update_address_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => \update_address_reg[31]_1\(23),
      Q => \^update_address_reg[31]_0\(24),
      R => sinit
    );
\update_address_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => \update_address_reg[31]_1\(24),
      Q => \^update_address_reg[31]_0\(25),
      R => sinit
    );
\update_address_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => \update_address_reg[31]_1\(25),
      Q => \^update_address_reg[31]_0\(26),
      R => sinit
    );
\update_address_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => '1',
      Q => \^update_address_reg[31]_0\(0),
      R => sinit
    );
\update_address_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => \update_address_reg[31]_1\(0),
      Q => \^update_address_reg[31]_0\(1),
      R => sinit
    );
\update_address_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => \update_address_reg[31]_1\(1),
      Q => \^update_address_reg[31]_0\(2),
      R => sinit
    );
\update_address_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => \update_address_reg[31]_1\(2),
      Q => \^update_address_reg[31]_0\(3),
      R => sinit
    );
\update_address_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \update_address_reg[4]_0\(0),
      D => \update_address_reg[31]_1\(3),
      Q => \^update_address_reg[31]_0\(4),
      R => sinit
    );
\updt_cs[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444454455555555"
    )
        port map (
      I0 => updt_cs(2),
      I1 => \updt_cs_reg[0]_0\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \update_address_reg[4]_0\(0),
      I5 => \updt_cs[0]_i_3_n_0\,
      O => \updt_cs[0]_i_1_n_0\
    );
\updt_cs[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_5_out,
      I1 => follower_empty_s2mm,
      I2 => ptr2_queue_empty,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \updt_cs_reg[2]_0\,
      O => \updt_cs[0]_i_3_n_0\
    );
\updt_cs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0515101000101010"
    )
        port map (
      I0 => updt_cs(2),
      I1 => \updt_cs_reg[2]_0\,
      I2 => \^q\(1),
      I3 => updt_done,
      I4 => \^q\(0),
      I5 => \update_address_reg[4]_0\(0),
      O => \updt_cs[1]_i_1_n_0\
    );
\updt_cs[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"03A2"
    )
        port map (
      I0 => \updt_cs_reg[2]_0\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => updt_cs(2),
      O => updt_ns(2)
    );
\updt_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \updt_cs[0]_i_1_n_0\,
      Q => \^q\(0),
      R => sinit
    );
\updt_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \updt_cs[1]_i_1_n_0\,
      Q => \^q\(1),
      R => sinit
    );
\updt_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => updt_ns(2),
      Q => updt_cs(2),
      R => sinit
    );
\updt_error_addr[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \updt_cs_reg[2]_0\,
      I1 => \^q\(1),
      I2 => updt_cs(2),
      I3 => \^q\(0),
      O => updt_cmnd_wr
    );
\updt_error_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(5),
      Q => \updt_error_addr_reg[31]_0\(4),
      R => sinit
    );
\updt_error_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(6),
      Q => \updt_error_addr_reg[31]_0\(5),
      R => sinit
    );
\updt_error_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(7),
      Q => \updt_error_addr_reg[31]_0\(6),
      R => sinit
    );
\updt_error_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(8),
      Q => \updt_error_addr_reg[31]_0\(7),
      R => sinit
    );
\updt_error_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(9),
      Q => \updt_error_addr_reg[31]_0\(8),
      R => sinit
    );
\updt_error_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(10),
      Q => \updt_error_addr_reg[31]_0\(9),
      R => sinit
    );
\updt_error_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(11),
      Q => \updt_error_addr_reg[31]_0\(10),
      R => sinit
    );
\updt_error_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(12),
      Q => \updt_error_addr_reg[31]_0\(11),
      R => sinit
    );
\updt_error_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(13),
      Q => \updt_error_addr_reg[31]_0\(12),
      R => sinit
    );
\updt_error_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(14),
      Q => \updt_error_addr_reg[31]_0\(13),
      R => sinit
    );
\updt_error_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(15),
      Q => \updt_error_addr_reg[31]_0\(14),
      R => sinit
    );
\updt_error_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(16),
      Q => \updt_error_addr_reg[31]_0\(15),
      R => sinit
    );
\updt_error_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(17),
      Q => \updt_error_addr_reg[31]_0\(16),
      R => sinit
    );
\updt_error_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(18),
      Q => \updt_error_addr_reg[31]_0\(17),
      R => sinit
    );
\updt_error_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(19),
      Q => \updt_error_addr_reg[31]_0\(18),
      R => sinit
    );
\updt_error_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(20),
      Q => \updt_error_addr_reg[31]_0\(19),
      R => sinit
    );
\updt_error_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(21),
      Q => \updt_error_addr_reg[31]_0\(20),
      R => sinit
    );
\updt_error_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(22),
      Q => \updt_error_addr_reg[31]_0\(21),
      R => sinit
    );
\updt_error_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(23),
      Q => \updt_error_addr_reg[31]_0\(22),
      R => sinit
    );
\updt_error_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(24),
      Q => \updt_error_addr_reg[31]_0\(23),
      R => sinit
    );
\updt_error_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(25),
      Q => \updt_error_addr_reg[31]_0\(24),
      R => sinit
    );
\updt_error_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(26),
      Q => \updt_error_addr_reg[31]_0\(25),
      R => sinit
    );
\updt_error_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(1),
      Q => \updt_error_addr_reg[31]_0\(0),
      R => sinit
    );
\updt_error_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(2),
      Q => \updt_error_addr_reg[31]_0\(1),
      R => sinit
    );
\updt_error_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(3),
      Q => \updt_error_addr_reg[31]_0\(2),
      R => sinit
    );
\updt_error_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => updt_cmnd_wr,
      D => \^update_address_reg[31]_0\(4),
      Q => \updt_error_addr_reg[31]_0\(3),
      R => sinit
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_sg_wrdata_cntl is
  port (
    sig_next_calc_error_reg : out STD_LOGIC;
    sig_dqual_reg_empty : out STD_LOGIC;
    sig_push_to_wsc : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_data2all_tlast_error : out STD_LOGIC;
    sig_tlast_err_stop : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_wready_0 : out STD_LOGIC;
    m_axi_sg_wlast : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0\ : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0\ : out STD_LOGIC;
    sig_calc2dm_calc_err : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_push_err2wsc_reg_0 : in STD_LOGIC;
    sig_addr2wsc_cmd_fifo_empty : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    follower_full_s2mm : in STD_LOGIC;
    m_axi_sg_wvalid_0 : in STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    m_axi_sg_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_push_to_wsc_reg_0 : in STD_LOGIC;
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_sg_wrdata_cntl : entity is "axi_sg_wrdata_cntl";
end design_1_axi_dma_0_1_axi_sg_wrdata_cntl;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_sg_wrdata_cntl is
  signal \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0\ : STD_LOGIC;
  signal m_axi_sg_wlast_INST_0_i_1_n_0 : STD_LOGIC;
  signal m_axi_sg_wlast_INST_0_i_2_n_0 : STD_LOGIC;
  signal m_axi_sg_wvalid_INST_0_i_1_n_0 : STD_LOGIC;
  signal m_axi_sg_wvalid_INST_0_i_2_n_0 : STD_LOGIC;
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_addr_posted_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \^sig_data2all_tlast_error\ : STD_LOGIC;
  signal sig_data2mstr_cmd_ready : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt0 : STD_LOGIC;
  signal sig_data2wsc_last_err0 : STD_LOGIC;
  signal sig_dbeat_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_dbeat_cntr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal sig_last_mmap_dbeat_reg : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal \sig_ld_new_cmd_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \^sig_next_calc_error_reg\ : STD_LOGIC;
  signal sig_next_calc_error_reg_i_1_n_0 : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_push_err2wsc : STD_LOGIC;
  signal \sig_push_err2wsc_i_1__0_n_0\ : STD_LOGIC;
  signal \^sig_push_to_wsc\ : STD_LOGIC;
  signal \sig_push_to_wsc_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_push_to_wsc_i_2__0_n_0\ : STD_LOGIC;
  signal \^sig_tlast_err_stop\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_pntr_cs[1]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[2][6]_srl3_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of m_axi_sg_wlast_INST_0 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of m_axi_sg_wvalid_INST_0_i_2 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[0]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[1]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[2]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[3]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[6]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_2__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \sig_last_mmap_dbeat_reg_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \sig_ld_new_cmd_reg_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \sig_push_err2wsc_i_1__0\ : label is "soft_lutpair36";
begin
  sig_data2all_tlast_error <= \^sig_data2all_tlast_error\;
  sig_next_calc_error_reg <= \^sig_next_calc_error_reg\;
  sig_push_to_wsc <= \^sig_push_to_wsc\;
  sig_tlast_err_stop <= \^sig_tlast_err_stop\;
\FSM_sequential_pntr_cs[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => m_axi_sg_wready,
      I1 => m_axi_sg_wvalid_INST_0_i_1_n_0,
      I2 => follower_full_s2mm,
      I3 => m_axi_sg_wvalid_0,
      I4 => \^sig_data2all_tlast_error\,
      O => m_axi_sg_wready_0
    );
\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => \^sig_push_to_wsc\,
      I1 => sig_push_to_wsc_reg_0,
      I2 => sig_inhibit_rdy_n,
      I3 => \^sig_data2all_tlast_error\,
      I4 => \^sig_tlast_err_stop\,
      O => \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0\,
      Q => \^sig_tlast_err_stop\,
      R => sig_stream_rst
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88780000"
    )
        port map (
      I0 => m_axi_sg_wdata(0),
      I1 => m_axi_sg_wvalid_0,
      I2 => sig_next_cmd_cmplt_reg,
      I3 => m_axi_sg_wlast_INST_0_i_1_n_0,
      I4 => \sig_dbeat_cntr[7]_i_3_n_0\,
      I5 => \^sig_data2all_tlast_error\,
      O => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0\
    );
\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0\,
      Q => \^sig_data2all_tlast_error\,
      R => sig_stream_rst
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_full_s2mm_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000FFFFFFFF"
    )
        port map (
      I0 => \^sig_data2all_tlast_error\,
      I1 => m_axi_sg_wvalid_0,
      I2 => follower_full_s2mm,
      I3 => m_axi_sg_wvalid_INST_0_i_1_n_0,
      I4 => m_axi_sg_wready,
      I5 => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg\,
      O => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0\
    );
\INFERRED_GEN.data_reg[2][6]_srl3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^sig_tlast_err_stop\,
      I1 => sig_inhibit_rdy_n,
      I2 => sig_push_to_wsc_reg_0,
      I3 => \^sig_push_to_wsc\,
      O => \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CCCCCC88888888"
    )
        port map (
      I0 => E(0),
      I1 => sig_push_err2wsc_reg_0,
      I2 => \^sig_data2all_tlast_error\,
      I3 => sig_addr2wsc_cmd_fifo_empty,
      I4 => sig_cmd_reg_empty,
      I5 => sig_cmd2mstr_cmd_valid,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
m_axi_sg_wlast_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => m_axi_sg_wlast_INST_0_i_1_n_0,
      O => m_axi_sg_wlast
    );
m_axi_sg_wlast_INST_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_dbeat_cntr(7),
      I1 => m_axi_sg_wlast_INST_0_i_2_n_0,
      I2 => sig_dbeat_cntr(6),
      O => m_axi_sg_wlast_INST_0_i_1_n_0
    );
m_axi_sg_wlast_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(5),
      I1 => sig_dbeat_cntr(3),
      I2 => sig_dbeat_cntr(1),
      I3 => sig_dbeat_cntr(0),
      I4 => sig_dbeat_cntr(2),
      I5 => sig_dbeat_cntr(4),
      O => m_axi_sg_wlast_INST_0_i_2_n_0
    );
m_axi_sg_wvalid_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => follower_full_s2mm,
      I1 => m_axi_sg_wvalid_0,
      I2 => \^sig_data2all_tlast_error\,
      I3 => m_axi_sg_wvalid_INST_0_i_1_n_0,
      O => m_axi_sg_wvalid
    );
m_axi_sg_wvalid_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDFDDDDDDDFDDDF"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => \^sig_next_calc_error_reg\,
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(2),
      I4 => m_axi_sg_wvalid_INST_0_i_2_n_0,
      I5 => sig_addr_posted_cntr(0),
      O => m_axi_sg_wvalid_INST_0_i_1_n_0
    );
m_axi_sg_wvalid_INST_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => \out\,
      O => m_axi_sg_wvalid_INST_0_i_2_n_0
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F08F0EF0"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => \out\,
      I3 => sig_last_mmap_dbeat_reg,
      I4 => sig_addr_posted_cntr(0),
      O => \sig_addr_posted_cntr[0]_i_1_n_0\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4D2B4D0"
    )
        port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => \out\,
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(0),
      I4 => sig_addr_posted_cntr(2),
      O => \sig_addr_posted_cntr[1]_i_1_n_0\
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD4000"
    )
        port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => \out\,
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(0),
      I4 => sig_addr_posted_cntr(2),
      O => \sig_addr_posted_cntr[2]_i_1_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[0]_i_1_n_0\,
      Q => sig_addr_posted_cntr(0),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[1]_i_1_n_0\,
      Q => sig_addr_posted_cntr(1),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[2]_i_1_n_0\,
      Q => sig_addr_posted_cntr(2),
      R => sig_stream_rst
    );
sig_data2wsc_calc_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \sig_push_to_wsc_i_2__0_n_0\,
      D => \^sig_next_calc_error_reg\,
      Q => \in\(2),
      R => \sig_push_to_wsc_i_1__0_n_0\
    );
sig_data2wsc_cmd_cmplt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFECCC"
    )
        port map (
      I0 => \sig_dbeat_cntr[7]_i_3_n_0\,
      I1 => sig_next_cmd_cmplt_reg,
      I2 => m_axi_sg_wvalid_0,
      I3 => m_axi_sg_wdata(0),
      I4 => \^sig_data2all_tlast_error\,
      O => sig_data2wsc_cmd_cmplt0
    );
sig_data2wsc_cmd_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \sig_push_to_wsc_i_2__0_n_0\,
      D => sig_data2wsc_cmd_cmplt0,
      Q => \in\(0),
      R => \sig_push_to_wsc_i_1__0_n_0\
    );
sig_data2wsc_last_err_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEABFEAAAAAAAAA"
    )
        port map (
      I0 => \^sig_data2all_tlast_error\,
      I1 => m_axi_sg_wdata(0),
      I2 => m_axi_sg_wvalid_0,
      I3 => sig_next_cmd_cmplt_reg,
      I4 => m_axi_sg_wlast_INST_0_i_1_n_0,
      I5 => \sig_dbeat_cntr[7]_i_3_n_0\,
      O => sig_data2wsc_last_err0
    );
sig_data2wsc_last_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \sig_push_to_wsc_i_2__0_n_0\,
      D => sig_data2wsc_last_err0,
      Q => \in\(1),
      R => \sig_push_to_wsc_i_1__0_n_0\
    );
\sig_dbeat_cntr[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_dbeat_cntr(0),
      I1 => sig_data2mstr_cmd_ready,
      O => \sig_dbeat_cntr[0]_i_1__0_n_0\
    );
\sig_dbeat_cntr[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => sig_dbeat_cntr(0),
      I2 => sig_dbeat_cntr(1),
      O => \sig_dbeat_cntr[1]_i_1__0_n_0\
    );
\sig_dbeat_cntr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5401"
    )
        port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => sig_dbeat_cntr(1),
      I2 => sig_dbeat_cntr(0),
      I3 => sig_dbeat_cntr(2),
      O => \sig_dbeat_cntr[2]_i_1__0_n_0\
    );
\sig_dbeat_cntr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => sig_dbeat_cntr(2),
      I2 => sig_dbeat_cntr(0),
      I3 => sig_dbeat_cntr(1),
      I4 => sig_dbeat_cntr(3),
      O => \sig_dbeat_cntr[3]_i_1__0_n_0\
    );
\sig_dbeat_cntr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555400000001"
    )
        port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => sig_dbeat_cntr(3),
      I2 => sig_dbeat_cntr(1),
      I3 => sig_dbeat_cntr(0),
      I4 => sig_dbeat_cntr(2),
      I5 => sig_dbeat_cntr(4),
      O => \sig_dbeat_cntr[4]_i_1__0_n_0\
    );
\sig_dbeat_cntr[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => \sig_dbeat_cntr[5]_i_2__0_n_0\,
      I2 => sig_dbeat_cntr(5),
      O => \sig_dbeat_cntr[5]_i_1__0_n_0\
    );
\sig_dbeat_cntr[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(4),
      I1 => sig_dbeat_cntr(2),
      I2 => sig_dbeat_cntr(0),
      I3 => sig_dbeat_cntr(1),
      I4 => sig_dbeat_cntr(3),
      O => \sig_dbeat_cntr[5]_i_2__0_n_0\
    );
\sig_dbeat_cntr[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => m_axi_sg_wlast_INST_0_i_2_n_0,
      I2 => sig_dbeat_cntr(6),
      O => \sig_dbeat_cntr[6]_i_1__0_n_0\
    );
\sig_dbeat_cntr[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \sig_dbeat_cntr[7]_i_3_n_0\,
      I1 => m_axi_sg_wlast_INST_0_i_1_n_0,
      I2 => sig_data2mstr_cmd_ready,
      O => \sig_dbeat_cntr[7]_i_1__0_n_0\
    );
\sig_dbeat_cntr[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5401"
    )
        port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => sig_dbeat_cntr(6),
      I2 => m_axi_sg_wlast_INST_0_i_2_n_0,
      I3 => sig_dbeat_cntr(7),
      O => \sig_dbeat_cntr[7]_i_2__0_n_0\
    );
\sig_dbeat_cntr[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F800"
    )
        port map (
      I0 => follower_full_s2mm,
      I1 => m_axi_sg_wvalid_0,
      I2 => \^sig_data2all_tlast_error\,
      I3 => m_axi_sg_wready,
      I4 => m_axi_sg_wvalid_INST_0_i_1_n_0,
      O => \sig_dbeat_cntr[7]_i_3_n_0\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \sig_dbeat_cntr[7]_i_1__0_n_0\,
      D => \sig_dbeat_cntr[0]_i_1__0_n_0\,
      Q => sig_dbeat_cntr(0),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \sig_dbeat_cntr[7]_i_1__0_n_0\,
      D => \sig_dbeat_cntr[1]_i_1__0_n_0\,
      Q => sig_dbeat_cntr(1),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \sig_dbeat_cntr[7]_i_1__0_n_0\,
      D => \sig_dbeat_cntr[2]_i_1__0_n_0\,
      Q => sig_dbeat_cntr(2),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \sig_dbeat_cntr[7]_i_1__0_n_0\,
      D => \sig_dbeat_cntr[3]_i_1__0_n_0\,
      Q => sig_dbeat_cntr(3),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \sig_dbeat_cntr[7]_i_1__0_n_0\,
      D => \sig_dbeat_cntr[4]_i_1__0_n_0\,
      Q => sig_dbeat_cntr(4),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \sig_dbeat_cntr[7]_i_1__0_n_0\,
      D => \sig_dbeat_cntr[5]_i_1__0_n_0\,
      Q => sig_dbeat_cntr(5),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \sig_dbeat_cntr[7]_i_1__0_n_0\,
      D => \sig_dbeat_cntr[6]_i_1__0_n_0\,
      Q => sig_dbeat_cntr(6),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \sig_dbeat_cntr[7]_i_1__0_n_0\,
      D => \sig_dbeat_cntr[7]_i_2__0_n_0\,
      Q => sig_dbeat_cntr(7),
      R => sig_stream_rst
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => '0',
      Q => sig_dqual_reg_empty,
      S => sig_next_calc_error_reg_i_1_n_0
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => sig_data2mstr_cmd_ready,
      Q => sig_dqual_reg_full,
      R => sig_next_calc_error_reg_i_1_n_0
    );
\sig_last_mmap_dbeat_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_dbeat_cntr[7]_i_3_n_0\,
      I1 => m_axi_sg_wlast_INST_0_i_1_n_0,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => sig_last_mmap_dbeat_reg,
      R => sig_stream_rst
    );
\sig_ld_new_cmd_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_data2mstr_cmd_ready,
      I1 => sig_push_err2wsc_reg_0,
      I2 => sig_ld_new_cmd_reg,
      O => \sig_ld_new_cmd_reg_i_1__0_n_0\
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \sig_ld_new_cmd_reg_i_1__0_n_0\,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
sig_next_calc_error_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0200FFFF"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => \^sig_next_calc_error_reg\,
      I2 => sig_data2mstr_cmd_ready,
      I3 => sig_last_mmap_dbeat,
      I4 => sig_push_err2wsc_reg_0,
      O => sig_next_calc_error_reg_i_1_n_0
    );
\sig_next_calc_error_reg_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(2),
      I3 => sig_dqual_reg_empty_reg_0,
      O => sig_data2mstr_cmd_ready
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => sig_calc2dm_calc_err,
      Q => \^sig_next_calc_error_reg\,
      R => sig_next_calc_error_reg_i_1_n_0
    );
sig_next_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_data2mstr_cmd_ready,
      D => '1',
      Q => sig_next_cmd_cmplt_reg,
      R => sig_next_calc_error_reg_i_1_n_0
    );
\sig_push_err2wsc_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_next_calc_error_reg\,
      I1 => sig_ld_new_cmd_reg,
      I2 => sig_push_err2wsc_reg_0,
      I3 => sig_push_err2wsc,
      O => \sig_push_err2wsc_i_1__0_n_0\
    );
sig_push_err2wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \sig_push_err2wsc_i_1__0_n_0\,
      Q => sig_push_err2wsc,
      R => '0'
    );
\sig_push_to_wsc_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000020FFFFFFFF"
    )
        port map (
      I0 => \^sig_push_to_wsc\,
      I1 => sig_push_to_wsc_reg_0,
      I2 => sig_inhibit_rdy_n,
      I3 => sig_push_err2wsc,
      I4 => sig_last_mmap_dbeat,
      I5 => sig_push_err2wsc_reg_0,
      O => \sig_push_to_wsc_i_1__0_n_0\
    );
\sig_push_to_wsc_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \^sig_tlast_err_stop\,
      I1 => sig_last_mmap_dbeat,
      I2 => sig_push_err2wsc,
      O => \sig_push_to_wsc_i_2__0_n_0\
    );
sig_push_to_wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \sig_push_to_wsc_i_2__0_n_0\,
      D => \sig_push_to_wsc_i_2__0_n_0\,
      Q => \^sig_push_to_wsc\,
      R => \sig_push_to_wsc_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_cdc_sync is
  port (
    scndry_out : out STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_cdc_sync : entity is "cdc_sync";
end design_1_axi_dma_0_1_cdc_sync;

architecture STRUCTURE of design_1_axi_dma_0_1_cdc_sync is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => axi_resetn,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_cdc_sync_0 is
  port (
    scndry_out : out STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_cdc_sync_0 : entity is "cdc_sync";
end design_1_axi_dma_0_1_cdc_sync_0;

architecture STRUCTURE of design_1_axi_dma_0_1_cdc_sync_0 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi_resetn,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_cdc_sync_1 is
  port (
    scndry_out : out STD_LOGIC;
    prmry_in : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_cdc_sync_1 : entity is "cdc_sync";
end design_1_axi_dma_0_1_cdc_sync_1;

architecture STRUCTURE of design_1_axi_dma_0_1_cdc_sync_1 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => prmry_in,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_cdc_sync_18 is
  port (
    s2mm_introut : out STD_LOGIC;
    prmry_in : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_cdc_sync_18 : entity is "cdc_sync";
end design_1_axi_dma_0_1_cdc_sync_18;

architecture STRUCTURE of design_1_axi_dma_0_1_cdc_sync_18 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_in,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s2mm_introut,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_cdc_sync_19 is
  port (
    \GEN_ASYNC_WRITE.awvalid_to2_reg\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    awvalid_to2 : in STD_LOGIC;
    ip_addr_cap : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_cdc_sync_19 : entity is "cdc_sync";
end design_1_axi_dma_0_1_cdc_sync_19;

architecture STRUCTURE of design_1_axi_dma_0_1_cdc_sync_19 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => prmry_in,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
\GEN_ASYNC_WRITE.ip_addr_cap_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => awvalid_to2,
      I1 => \^scndry_out\,
      I2 => ip_addr_cap,
      O => \GEN_ASYNC_WRITE.awvalid_to2_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_cdc_sync_2 is
  port (
    \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg\ : out STD_LOGIC;
    soft_reset_clr : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    soft_reset : in STD_LOGIC;
    s2mm_all_idle : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_cdc_sync_2 : entity is "cdc_sync";
end design_1_axi_dma_0_1_cdc_sync_2;

architecture STRUCTURE of design_1_axi_dma_0_1_cdc_sync_2 is
  signal s_halt_cmplt : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => prmry_in,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_halt_cmplt,
      R => '0'
    );
\GEN_ASYNC_RESET.s_soft_reset_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4444444"
    )
        port map (
      I0 => soft_reset_clr,
      I1 => s_soft_reset_i,
      I2 => soft_reset,
      I3 => s_halt_cmplt,
      I4 => s2mm_all_idle,
      O => \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_cdc_sync_20 is
  port (
    \GEN_ASYNC_WRITE.rdy_to2_reg\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    \GEN_ASYNC_WRITE.bvalid_i_reg\ : in STD_LOGIC;
    \GEN_ASYNC_WRITE.bvalid_i_reg_0\ : in STD_LOGIC;
    s_axi_lite_bvalid : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_cdc_sync_20 : entity is "cdc_sync";
end design_1_axi_dma_0_1_cdc_sync_20;

architecture STRUCTURE of design_1_axi_dma_0_1_cdc_sync_20 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.bvalid_i_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of s_axi_lite_wready_INST_0 : label is "soft_lutpair57";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_in,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
\GEN_ASYNC_WRITE.bvalid_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020F020"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.bvalid_i_reg\,
      I1 => \^scndry_out\,
      I2 => \GEN_ASYNC_WRITE.bvalid_i_reg_0\,
      I3 => s_axi_lite_bvalid,
      I4 => s_axi_lite_bready,
      O => \GEN_ASYNC_WRITE.rdy_to2_reg\
    );
s_axi_lite_wready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.bvalid_i_reg\,
      I1 => \^scndry_out\,
      O => s_axi_lite_awready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_cdc_sync_21 is
  port (
    p_0_out : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    rdy_back : in STD_LOGIC;
    \GEN_ASYNC_WRITE.rdy_cdc_from_reg\ : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_cdc_sync_21 : entity is "cdc_sync";
end design_1_axi_dma_0_1_cdc_sync_21;

architecture STRUCTURE of design_1_axi_dma_0_1_cdc_sync_21 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => prmry_in,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
\GEN_ASYNC_WRITE.ip_addr_cap_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => rdy_back,
      I1 => \^scndry_out\,
      I2 => \GEN_ASYNC_WRITE.rdy_cdc_from_reg\,
      O => p_0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_cdc_sync_22 is
  port (
    \GEN_ASYNC_WRITE.wvalid_to2_reg\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    wvalid_to2 : in STD_LOGIC;
    ip_data_cap : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_cdc_sync_22 : entity is "cdc_sync";
end design_1_axi_dma_0_1_cdc_sync_22;

architecture STRUCTURE of design_1_axi_dma_0_1_cdc_sync_22 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => prmry_in,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
\GEN_ASYNC_WRITE.ip_data_cap_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => wvalid_to2,
      I1 => \^scndry_out\,
      I2 => ip_data_cap,
      O => \GEN_ASYNC_WRITE.wvalid_to2_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_cdc_sync_3 is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    \GEN_ASYNC_RESET.halt_i_reg\ : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_cdc_sync_3 : entity is "cdc_sync";
end design_1_axi_dma_0_1_cdc_sync_3;

architecture STRUCTURE of design_1_axi_dma_0_1_cdc_sync_3 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => prmry_in,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
\GEN_ASYNC_RESET.halt_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^scndry_out\,
      I1 => s2mm_halt,
      I2 => \GEN_ASYNC_RESET.halt_i_reg\,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_cdc_sync__parameterized0\ is
  port (
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2\ : out STD_LOGIC;
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[16]\ : in STD_LOGIC;
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[12]\ : in STD_LOGIC;
    rdy : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_cdc_sync__parameterized0\ : entity is "cdc_sync";
end \design_1_axi_dma_0_1_cdc_sync__parameterized0\;

architecture STRUCTURE of \design_1_axi_dma_0_1_cdc_sync__parameterized0\ is
  signal \GEN_ASYNC_WRITE.axi2ip_wrce[14]_i_2_n_0\ : STD_LOGIC;
  signal awaddr_d1_cdc_tig : STD_LOGIC_VECTOR ( 6 downto 2 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.axi2ip_wrce[13]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.axi2ip_wrce[14]_i_1\ : label is "soft_lutpair58";
begin
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(0),
      Q => awaddr_d1_cdc_tig(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(1),
      Q => awaddr_d1_cdc_tig(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(2),
      Q => awaddr_d1_cdc_tig(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(3),
      Q => awaddr_d1_cdc_tig(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(4),
      Q => awaddr_d1_cdc_tig(6),
      R => '0'
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.axi2ip_wrce[14]_i_2_n_0\,
      I1 => awaddr_d1_cdc_tig(2),
      I2 => awaddr_d1_cdc_tig(4),
      I3 => awaddr_d1_cdc_tig(3),
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.axi2ip_wrce[14]_i_2_n_0\,
      I1 => awaddr_d1_cdc_tig(2),
      I2 => awaddr_d1_cdc_tig(4),
      I3 => awaddr_d1_cdc_tig(3),
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.axi2ip_wrce[14]_i_2_n_0\,
      I1 => awaddr_d1_cdc_tig(2),
      I2 => awaddr_d1_cdc_tig(3),
      I3 => awaddr_d1_cdc_tig(4),
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[12]\,
      I1 => rdy,
      I2 => awaddr_d1_cdc_tig(6),
      I3 => awaddr_d1_cdc_tig(5),
      O => \GEN_ASYNC_WRITE.axi2ip_wrce[14]_i_2_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => awaddr_d1_cdc_tig(6),
      I1 => awaddr_d1_cdc_tig(5),
      I2 => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[16]\,
      I3 => awaddr_d1_cdc_tig(2),
      I4 => awaddr_d1_cdc_tig(3),
      I5 => awaddr_d1_cdc_tig(4),
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_cdc_sync__parameterized1\ is
  port (
    irqdelay_wren0 : out STD_LOGIC;
    scndry_vect_out : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    irqdelay_wren_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \dmacr_i_reg[2]_0\ : in STD_LOGIC;
    soft_reset_clr : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 29 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_cdc_sync__parameterized1\ : entity is "cdc_sync";
end \design_1_axi_dma_0_1_cdc_sync__parameterized1\;

architecture STRUCTURE of \design_1_axi_dma_0_1_cdc_sync__parameterized1\ is
  signal \dmacr_i[23]_i_2_n_0\ : STD_LOGIC;
  signal irqdelay_wren_i_2_n_0 : STD_LOGIC;
  signal irqdelay_wren_i_3_n_0 : STD_LOGIC;
  signal irqdelay_wren_i_4_n_0 : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^scndry_vect_out\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
begin
  scndry_vect_out(28 downto 0) <= \^scndry_vect_out\(28 downto 0);
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(0),
      Q => \^scndry_vect_out\(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(8),
      Q => \^scndry_vect_out\(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(9),
      Q => \^scndry_vect_out\(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(10),
      Q => \^scndry_vect_out\(9),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(11),
      Q => \^scndry_vect_out\(10),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(12),
      Q => \^scndry_vect_out\(11),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(13),
      Q => \^scndry_vect_out\(12),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(14),
      Q => \^scndry_vect_out\(13),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(15),
      Q => \^scndry_vect_out\(14),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(16),
      Q => \^scndry_vect_out\(15),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(17),
      Q => \^scndry_vect_out\(16),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(18),
      Q => \^scndry_vect_out\(17),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(19),
      Q => \^scndry_vect_out\(18),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(20),
      Q => \^scndry_vect_out\(19),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(21),
      Q => \^scndry_vect_out\(20),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(22),
      Q => \^scndry_vect_out\(21),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(23),
      Q => \^scndry_vect_out\(22),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(24),
      Q => \^scndry_vect_out\(23),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(25),
      Q => \^scndry_vect_out\(24),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(26),
      Q => \^scndry_vect_out\(25),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(27),
      Q => \^scndry_vect_out\(26),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(1),
      Q => p_1_out(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(28),
      Q => \^scndry_vect_out\(27),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(29),
      Q => \^scndry_vect_out\(28),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(2),
      Q => \^scndry_vect_out\(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(3),
      Q => \^scndry_vect_out\(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(4),
      Q => \^scndry_vect_out\(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(5),
      Q => \^scndry_vect_out\(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(6),
      Q => \^scndry_vect_out\(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_wdata(7),
      Q => \^scndry_vect_out\(6),
      R => '0'
    );
\dmacr_i[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => \dmacr_i[23]_i_2_n_0\,
      I1 => \^scndry_vect_out\(17),
      I2 => \^scndry_vect_out\(14),
      I3 => \^scndry_vect_out\(20),
      I4 => \out\,
      O => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\(0)
    );
\dmacr_i[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \^scndry_vect_out\(18),
      I1 => \^scndry_vect_out\(13),
      I2 => \^scndry_vect_out\(16),
      I3 => \^scndry_vect_out\(19),
      I4 => \^scndry_vect_out\(15),
      I5 => irqdelay_wren_reg,
      O => \dmacr_i[23]_i_2_n_0\
    );
\dmacr_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => \dmacr_i_reg[2]_0\,
      I1 => irqdelay_wren_reg,
      I2 => p_1_out(2),
      I3 => soft_reset_clr,
      O => \dmacr_i_reg[2]\
    );
irqdelay_wren_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => irqdelay_wren_reg,
      I1 => irqdelay_wren_i_2_n_0,
      I2 => irqdelay_wren_i_3_n_0,
      I3 => irqdelay_wren_i_4_n_0,
      O => irqdelay_wren0
    );
irqdelay_wren_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^scndry_vect_out\(21),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \^scndry_vect_out\(23),
      I4 => Q(1),
      I5 => \^scndry_vect_out\(22),
      O => irqdelay_wren_i_2_n_0
    );
irqdelay_wren_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^scndry_vect_out\(24),
      I1 => Q(3),
      I2 => Q(5),
      I3 => \^scndry_vect_out\(26),
      I4 => Q(4),
      I5 => \^scndry_vect_out\(25),
      O => irqdelay_wren_i_3_n_0
    );
irqdelay_wren_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^scndry_vect_out\(27),
      I1 => Q(6),
      I2 => \^scndry_vect_out\(28),
      I3 => Q(7),
      O => irqdelay_wren_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_cdc_sync__parameterized2\ is
  port (
    scndry_vect_out : out STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_cdc_sync__parameterized2\ : entity is "cdc_sync";
end \design_1_axi_dma_0_1_cdc_sync__parameterized2\;

architecture STRUCTURE of \design_1_axi_dma_0_1_cdc_sync__parameterized2\ is
  signal s_level_out_bus_d1_cdc_to_0 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_1 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_2 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_3 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_4 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_5 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_6 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_7 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_8 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_9 : STD_LOGIC;
  signal s_level_out_bus_d2_0 : STD_LOGIC;
  signal s_level_out_bus_d2_1 : STD_LOGIC;
  signal s_level_out_bus_d2_2 : STD_LOGIC;
  signal s_level_out_bus_d2_3 : STD_LOGIC;
  signal s_level_out_bus_d2_4 : STD_LOGIC;
  signal s_level_out_bus_d2_5 : STD_LOGIC;
  signal s_level_out_bus_d2_6 : STD_LOGIC;
  signal s_level_out_bus_d2_7 : STD_LOGIC;
  signal s_level_out_bus_d2_8 : STD_LOGIC;
  signal s_level_out_bus_d2_9 : STD_LOGIC;
  signal s_level_out_bus_d3_0 : STD_LOGIC;
  signal s_level_out_bus_d3_1 : STD_LOGIC;
  signal s_level_out_bus_d3_2 : STD_LOGIC;
  signal s_level_out_bus_d3_3 : STD_LOGIC;
  signal s_level_out_bus_d3_4 : STD_LOGIC;
  signal s_level_out_bus_d3_5 : STD_LOGIC;
  signal s_level_out_bus_d3_6 : STD_LOGIC;
  signal s_level_out_bus_d3_7 : STD_LOGIC;
  signal s_level_out_bus_d3_8 : STD_LOGIC;
  signal s_level_out_bus_d3_9 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_0,
      Q => s_level_out_bus_d2_0,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_1,
      Q => s_level_out_bus_d2_1,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_2,
      Q => s_level_out_bus_d2_2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_3,
      Q => s_level_out_bus_d2_3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_4,
      Q => s_level_out_bus_d2_4,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_5,
      Q => s_level_out_bus_d2_5,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_6,
      Q => s_level_out_bus_d2_6,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_7,
      Q => s_level_out_bus_d2_7,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_8,
      Q => s_level_out_bus_d2_8,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_9,
      Q => s_level_out_bus_d2_9,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d2_0,
      Q => s_level_out_bus_d3_0,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d2_1,
      Q => s_level_out_bus_d3_1,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d2_2,
      Q => s_level_out_bus_d3_2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d2_3,
      Q => s_level_out_bus_d3_3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d2_4,
      Q => s_level_out_bus_d3_4,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d2_5,
      Q => s_level_out_bus_d3_5,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d2_6,
      Q => s_level_out_bus_d3_6,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d2_7,
      Q => s_level_out_bus_d3_7,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d2_8,
      Q => s_level_out_bus_d3_8,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d2_9,
      Q => s_level_out_bus_d3_9,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d3_0,
      Q => scndry_vect_out(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d3_1,
      Q => scndry_vect_out(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d3_2,
      Q => scndry_vect_out(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d3_3,
      Q => scndry_vect_out(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d3_4,
      Q => scndry_vect_out(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d3_5,
      Q => scndry_vect_out(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d3_6,
      Q => scndry_vect_out(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d3_7,
      Q => scndry_vect_out(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d3_8,
      Q => scndry_vect_out(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_bus_d3_9,
      Q => scndry_vect_out(9),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_araddr(0),
      Q => s_level_out_bus_d1_cdc_to_0,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_araddr(1),
      Q => s_level_out_bus_d1_cdc_to_1,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_araddr(2),
      Q => s_level_out_bus_d1_cdc_to_2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_araddr(3),
      Q => s_level_out_bus_d1_cdc_to_3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_araddr(4),
      Q => s_level_out_bus_d1_cdc_to_4,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_araddr(5),
      Q => s_level_out_bus_d1_cdc_to_5,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_araddr(6),
      Q => s_level_out_bus_d1_cdc_to_6,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_araddr(7),
      Q => s_level_out_bus_d1_cdc_to_7,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_araddr(8),
      Q => s_level_out_bus_d1_cdc_to_8,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_araddr(9),
      Q => s_level_out_bus_d1_cdc_to_9,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_cdc_sync__parameterized3\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    scndry_out : out STD_LOGIC;
    ip_arvalid_d3 : in STD_LOGIC;
    s_axi_lite_arready : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_cdc_sync__parameterized3\ : entity is "cdc_sync";
end \design_1_axi_dma_0_1_cdc_sync__parameterized3\;

architecture STRUCTURE of \design_1_axi_dma_0_1_cdc_sync__parameterized3\ is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_axi_lite_arready,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
\GEN_ASYNC_READ.rvalid_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^scndry_out\,
      I1 => ip_arvalid_d3,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_cdc_sync__parameterized4\ is
  port (
    scndry_vect_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_cdc_sync__parameterized4\ : entity is "cdc_sync";
end \design_1_axi_dma_0_1_cdc_sync__parameterized4\;

architecture STRUCTURE of \design_1_axi_dma_0_1_cdc_sync__parameterized4\ is
  signal s_level_out_bus_d1_cdc_to_0 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_1 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_10 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_11 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_12 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_13 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_14 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_15 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_16 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_17 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_18 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_19 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_2 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_20 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_21 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_22 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_23 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_24 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_25 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_26 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_27 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_28 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_29 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_3 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_30 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_31 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_4 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_5 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_6 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_7 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_8 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to_9 : STD_LOGIC;
  signal s_level_out_bus_d2_0 : STD_LOGIC;
  signal s_level_out_bus_d2_1 : STD_LOGIC;
  signal s_level_out_bus_d2_10 : STD_LOGIC;
  signal s_level_out_bus_d2_11 : STD_LOGIC;
  signal s_level_out_bus_d2_12 : STD_LOGIC;
  signal s_level_out_bus_d2_13 : STD_LOGIC;
  signal s_level_out_bus_d2_14 : STD_LOGIC;
  signal s_level_out_bus_d2_15 : STD_LOGIC;
  signal s_level_out_bus_d2_16 : STD_LOGIC;
  signal s_level_out_bus_d2_17 : STD_LOGIC;
  signal s_level_out_bus_d2_18 : STD_LOGIC;
  signal s_level_out_bus_d2_19 : STD_LOGIC;
  signal s_level_out_bus_d2_2 : STD_LOGIC;
  signal s_level_out_bus_d2_20 : STD_LOGIC;
  signal s_level_out_bus_d2_21 : STD_LOGIC;
  signal s_level_out_bus_d2_22 : STD_LOGIC;
  signal s_level_out_bus_d2_23 : STD_LOGIC;
  signal s_level_out_bus_d2_24 : STD_LOGIC;
  signal s_level_out_bus_d2_25 : STD_LOGIC;
  signal s_level_out_bus_d2_26 : STD_LOGIC;
  signal s_level_out_bus_d2_27 : STD_LOGIC;
  signal s_level_out_bus_d2_28 : STD_LOGIC;
  signal s_level_out_bus_d2_29 : STD_LOGIC;
  signal s_level_out_bus_d2_3 : STD_LOGIC;
  signal s_level_out_bus_d2_30 : STD_LOGIC;
  signal s_level_out_bus_d2_31 : STD_LOGIC;
  signal s_level_out_bus_d2_4 : STD_LOGIC;
  signal s_level_out_bus_d2_5 : STD_LOGIC;
  signal s_level_out_bus_d2_6 : STD_LOGIC;
  signal s_level_out_bus_d2_7 : STD_LOGIC;
  signal s_level_out_bus_d2_8 : STD_LOGIC;
  signal s_level_out_bus_d2_9 : STD_LOGIC;
  signal s_level_out_bus_d3_0 : STD_LOGIC;
  signal s_level_out_bus_d3_1 : STD_LOGIC;
  signal s_level_out_bus_d3_10 : STD_LOGIC;
  signal s_level_out_bus_d3_11 : STD_LOGIC;
  signal s_level_out_bus_d3_12 : STD_LOGIC;
  signal s_level_out_bus_d3_13 : STD_LOGIC;
  signal s_level_out_bus_d3_14 : STD_LOGIC;
  signal s_level_out_bus_d3_15 : STD_LOGIC;
  signal s_level_out_bus_d3_16 : STD_LOGIC;
  signal s_level_out_bus_d3_17 : STD_LOGIC;
  signal s_level_out_bus_d3_18 : STD_LOGIC;
  signal s_level_out_bus_d3_19 : STD_LOGIC;
  signal s_level_out_bus_d3_2 : STD_LOGIC;
  signal s_level_out_bus_d3_20 : STD_LOGIC;
  signal s_level_out_bus_d3_21 : STD_LOGIC;
  signal s_level_out_bus_d3_22 : STD_LOGIC;
  signal s_level_out_bus_d3_23 : STD_LOGIC;
  signal s_level_out_bus_d3_24 : STD_LOGIC;
  signal s_level_out_bus_d3_25 : STD_LOGIC;
  signal s_level_out_bus_d3_26 : STD_LOGIC;
  signal s_level_out_bus_d3_27 : STD_LOGIC;
  signal s_level_out_bus_d3_28 : STD_LOGIC;
  signal s_level_out_bus_d3_29 : STD_LOGIC;
  signal s_level_out_bus_d3_3 : STD_LOGIC;
  signal s_level_out_bus_d3_30 : STD_LOGIC;
  signal s_level_out_bus_d3_31 : STD_LOGIC;
  signal s_level_out_bus_d3_4 : STD_LOGIC;
  signal s_level_out_bus_d3_5 : STD_LOGIC;
  signal s_level_out_bus_d3_6 : STD_LOGIC;
  signal s_level_out_bus_d3_7 : STD_LOGIC;
  signal s_level_out_bus_d3_8 : STD_LOGIC;
  signal s_level_out_bus_d3_9 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_0,
      Q => s_level_out_bus_d2_0,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_10,
      Q => s_level_out_bus_d2_10,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_11,
      Q => s_level_out_bus_d2_11,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_12,
      Q => s_level_out_bus_d2_12,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_13,
      Q => s_level_out_bus_d2_13,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_14,
      Q => s_level_out_bus_d2_14,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_15,
      Q => s_level_out_bus_d2_15,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_16,
      Q => s_level_out_bus_d2_16,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_17,
      Q => s_level_out_bus_d2_17,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_18,
      Q => s_level_out_bus_d2_18,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_19,
      Q => s_level_out_bus_d2_19,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_1,
      Q => s_level_out_bus_d2_1,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_20,
      Q => s_level_out_bus_d2_20,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_21,
      Q => s_level_out_bus_d2_21,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_22,
      Q => s_level_out_bus_d2_22,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_23,
      Q => s_level_out_bus_d2_23,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_24,
      Q => s_level_out_bus_d2_24,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_25,
      Q => s_level_out_bus_d2_25,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_26,
      Q => s_level_out_bus_d2_26,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_27,
      Q => s_level_out_bus_d2_27,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_28,
      Q => s_level_out_bus_d2_28,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_29,
      Q => s_level_out_bus_d2_29,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_2,
      Q => s_level_out_bus_d2_2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_30,
      Q => s_level_out_bus_d2_30,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_31,
      Q => s_level_out_bus_d2_31,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_3,
      Q => s_level_out_bus_d2_3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_4,
      Q => s_level_out_bus_d2_4,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_5,
      Q => s_level_out_bus_d2_5,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_6,
      Q => s_level_out_bus_d2_6,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_7,
      Q => s_level_out_bus_d2_7,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_8,
      Q => s_level_out_bus_d2_8,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to_9,
      Q => s_level_out_bus_d2_9,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_0,
      Q => s_level_out_bus_d3_0,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_10,
      Q => s_level_out_bus_d3_10,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_11,
      Q => s_level_out_bus_d3_11,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_12,
      Q => s_level_out_bus_d3_12,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_13,
      Q => s_level_out_bus_d3_13,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_14,
      Q => s_level_out_bus_d3_14,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_15,
      Q => s_level_out_bus_d3_15,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_16,
      Q => s_level_out_bus_d3_16,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_17,
      Q => s_level_out_bus_d3_17,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_18,
      Q => s_level_out_bus_d3_18,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_19,
      Q => s_level_out_bus_d3_19,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_1,
      Q => s_level_out_bus_d3_1,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_20,
      Q => s_level_out_bus_d3_20,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_21,
      Q => s_level_out_bus_d3_21,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_22,
      Q => s_level_out_bus_d3_22,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_23,
      Q => s_level_out_bus_d3_23,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_24,
      Q => s_level_out_bus_d3_24,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_25,
      Q => s_level_out_bus_d3_25,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_26,
      Q => s_level_out_bus_d3_26,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_27,
      Q => s_level_out_bus_d3_27,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_28,
      Q => s_level_out_bus_d3_28,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_29,
      Q => s_level_out_bus_d3_29,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_2,
      Q => s_level_out_bus_d3_2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_30,
      Q => s_level_out_bus_d3_30,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_31,
      Q => s_level_out_bus_d3_31,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_3,
      Q => s_level_out_bus_d3_3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_4,
      Q => s_level_out_bus_d3_4,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_5,
      Q => s_level_out_bus_d3_5,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_6,
      Q => s_level_out_bus_d3_6,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_7,
      Q => s_level_out_bus_d3_7,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_8,
      Q => s_level_out_bus_d3_8,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d2_9,
      Q => s_level_out_bus_d3_9,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_0,
      Q => scndry_vect_out(0),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_10,
      Q => scndry_vect_out(10),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_11,
      Q => scndry_vect_out(11),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_12,
      Q => scndry_vect_out(12),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_13,
      Q => scndry_vect_out(13),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_14,
      Q => scndry_vect_out(14),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_15,
      Q => scndry_vect_out(15),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_16,
      Q => scndry_vect_out(16),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_17,
      Q => scndry_vect_out(17),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_18,
      Q => scndry_vect_out(18),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_19,
      Q => scndry_vect_out(19),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_1,
      Q => scndry_vect_out(1),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_20,
      Q => scndry_vect_out(20),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_21,
      Q => scndry_vect_out(21),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_22,
      Q => scndry_vect_out(22),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_23,
      Q => scndry_vect_out(23),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_24,
      Q => scndry_vect_out(24),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_25,
      Q => scndry_vect_out(25),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_26,
      Q => scndry_vect_out(26),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_27,
      Q => scndry_vect_out(27),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_28,
      Q => scndry_vect_out(28),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_29,
      Q => scndry_vect_out(29),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_2,
      Q => scndry_vect_out(2),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_30,
      Q => scndry_vect_out(30),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_31,
      Q => scndry_vect_out(31),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_3,
      Q => scndry_vect_out(3),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_4,
      Q => scndry_vect_out(4),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_5,
      Q => scndry_vect_out(5),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_6,
      Q => scndry_vect_out(6),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_7,
      Q => scndry_vect_out(7),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_8,
      Q => scndry_vect_out(8),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_bus_d3_9,
      Q => scndry_vect_out(9),
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(0),
      Q => s_level_out_bus_d1_cdc_to_0,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(10),
      Q => s_level_out_bus_d1_cdc_to_10,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(11),
      Q => s_level_out_bus_d1_cdc_to_11,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(12),
      Q => s_level_out_bus_d1_cdc_to_12,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(13),
      Q => s_level_out_bus_d1_cdc_to_13,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(14),
      Q => s_level_out_bus_d1_cdc_to_14,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(15),
      Q => s_level_out_bus_d1_cdc_to_15,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(16),
      Q => s_level_out_bus_d1_cdc_to_16,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(17),
      Q => s_level_out_bus_d1_cdc_to_17,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(18),
      Q => s_level_out_bus_d1_cdc_to_18,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(19),
      Q => s_level_out_bus_d1_cdc_to_19,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(1),
      Q => s_level_out_bus_d1_cdc_to_1,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(20),
      Q => s_level_out_bus_d1_cdc_to_20,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(21),
      Q => s_level_out_bus_d1_cdc_to_21,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(22),
      Q => s_level_out_bus_d1_cdc_to_22,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(23),
      Q => s_level_out_bus_d1_cdc_to_23,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(24),
      Q => s_level_out_bus_d1_cdc_to_24,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(25),
      Q => s_level_out_bus_d1_cdc_to_25,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(26),
      Q => s_level_out_bus_d1_cdc_to_26,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(27),
      Q => s_level_out_bus_d1_cdc_to_27,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(28),
      Q => s_level_out_bus_d1_cdc_to_28,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(29),
      Q => s_level_out_bus_d1_cdc_to_29,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(2),
      Q => s_level_out_bus_d1_cdc_to_2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(30),
      Q => s_level_out_bus_d1_cdc_to_30,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(31),
      Q => s_level_out_bus_d1_cdc_to_31,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(3),
      Q => s_level_out_bus_d1_cdc_to_3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(4),
      Q => s_level_out_bus_d1_cdc_to_4,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(5),
      Q => s_level_out_bus_d1_cdc_to_5,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(6),
      Q => s_level_out_bus_d1_cdc_to_6,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(7),
      Q => s_level_out_bus_d1_cdc_to_7,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(8),
      Q => s_level_out_bus_d1_cdc_to_8,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(9),
      Q => s_level_out_bus_d1_cdc_to_9,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_cntr_incr_decr_addn_f is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_next_sequential_reg_reg : out STD_LOGIC;
    fifo_full_p1 : out STD_LOGIC;
    sig_ld_new_cmd_reg_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s_ready_out_reg : out STD_LOGIC;
    sig_posted_to_axi_reg : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\ : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1\ : out STD_LOGIC;
    p_11_out : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    sel : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_next_calc_error_reg_reg : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_next_calc_error_reg_reg_0 : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_next_calc_error_reg_reg_1 : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_s_ready_dup_i_2 : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_next_calc_error_reg_i_6_0 : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_single_dbeat_reg : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_cntr_incr_decr_addn_f : entity is "cntr_incr_decr_addn_f";
end design_1_axi_dma_0_1_cntr_incr_decr_addn_f;

architecture STRUCTURE of design_1_axi_dma_0_1_cntr_incr_decr_addn_f is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_next_calc_error_reg_i_5_n_0 : STD_LOGIC;
  signal sig_next_calc_error_reg_i_7_n_0 : STD_LOGIC;
  signal sig_next_calc_error_reg_i_8_n_0 : STD_LOGIC;
  signal sig_next_calc_error_reg_i_9_n_0 : STD_LOGIC;
  signal \^sig_next_sequential_reg_reg\ : STD_LOGIC;
  signal \^sig_posted_to_axi_reg\ : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal \^sig_s_ready_out_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of sig_ld_new_cmd_reg_i_1 : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \sig_next_calc_error_reg_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of sig_next_calc_error_reg_i_7 : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of sig_next_calc_error_reg_i_9 : label is "soft_lutpair149";
begin
  E(0) <= \^e\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  sig_next_sequential_reg_reg <= \^sig_next_sequential_reg_reg\;
  sig_posted_to_axi_reg <= \^sig_posted_to_axi_reg\;
  sig_s_ready_out_reg <= \^sig_s_ready_out_reg\;
\FIFO_Full_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0101000"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => \^sig_next_sequential_reg_reg\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => sel,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5595AA6A"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_11_out,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I3 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I4 => \^sig_next_sequential_reg_reg\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40BFFF00BF4000"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => p_11_out,
      I3 => \^q\(0),
      I4 => \^sig_next_sequential_reg_reg\,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"017F0180"
    )
        port map (
      I0 => sel,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^sig_next_sequential_reg_reg\,
      I4 => sig_rd_empty,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => sig_stream_rst
    );
\sig_dbeat_cntr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF544444444444"
    )
        port map (
      I0 => sig_next_calc_error_reg_i_5_n_0,
      I1 => sig_dqual_reg_empty,
      I2 => sig_dqual_reg_empty_reg,
      I3 => sig_next_sequential_reg,
      I4 => sig_next_calc_error_reg_reg,
      I5 => \^sig_s_ready_out_reg\,
      O => \^e\(0)
    );
sig_last_dbeat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"53FF030353000303"
    )
        port map (
      I0 => sig_last_dbeat_reg,
      I1 => sig_last_dbeat_reg_0,
      I2 => \^sig_next_sequential_reg_reg\,
      I3 => \^e\(0),
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => sig_dqual_reg_empty_reg,
      O => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\
    );
sig_ld_new_cmd_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sig_ld_new_cmd_reg,
      I1 => \^sig_next_sequential_reg_reg\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_ld_new_cmd_reg_reg
    );
\sig_next_calc_error_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FF"
    )
        port map (
      I0 => \^sig_s_ready_out_reg\,
      I1 => sig_next_calc_error_reg_reg,
      I2 => \^sig_next_sequential_reg_reg\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1\
    );
sig_next_calc_error_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => \^sig_s_ready_out_reg\,
      I1 => sig_next_sequential_reg,
      I2 => sig_dqual_reg_empty_reg,
      I3 => sig_dqual_reg_empty,
      I4 => sig_next_calc_error_reg_i_5_n_0,
      O => \^sig_next_sequential_reg_reg\
    );
sig_next_calc_error_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008080800"
    )
        port map (
      I0 => sig_next_calc_error_reg_reg_0,
      I1 => sig_dqual_reg_full,
      I2 => sig_next_calc_error_reg,
      I3 => sig_next_calc_error_reg_reg_1,
      I4 => sig_halt_reg,
      I5 => \^sig_posted_to_axi_reg\,
      O => \^sig_s_ready_out_reg\
    );
sig_next_calc_error_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFFFFFE"
    )
        port map (
      I0 => sig_next_calc_error_reg_i_7_n_0,
      I1 => sig_next_calc_error_reg,
      I2 => sig_rd_empty,
      I3 => sig_wdc_status_going_full,
      I4 => sig_wsc2stat_status_valid,
      I5 => sig_stat2wsc_status_ready,
      O => sig_next_calc_error_reg_i_5_n_0
    );
sig_next_calc_error_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F010F333FFFFFFFF"
    )
        port map (
      I0 => sig_s_ready_dup_i_2,
      I1 => sig_next_calc_error_reg_i_8_n_0,
      I2 => sig_last_mmap_dbeat_reg,
      I3 => sig_halt_reg,
      I4 => sig_addr_posted_cntr(0),
      I5 => sig_next_calc_error_reg_i_9_n_0,
      O => \^sig_posted_to_axi_reg\
    );
sig_next_calc_error_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(1),
      O => sig_next_calc_error_reg_i_7_n_0
    );
sig_next_calc_error_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(2),
      O => sig_next_calc_error_reg_i_8_n_0
    );
sig_next_calc_error_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555FFFD"
    )
        port map (
      I0 => sig_next_calc_error_reg_i_6_0,
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(2),
      I3 => sig_addr_posted_cntr(1),
      I4 => sig_next_calc_error_reg,
      O => sig_next_calc_error_reg_i_9_n_0
    );
sig_single_dbeat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F002000"
    )
        port map (
      I0 => \^sig_next_sequential_reg_reg\,
      I1 => sig_last_dbeat_reg,
      I2 => \^e\(0),
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => sig_single_dbeat_reg,
      O => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_cntr_incr_decr_addn_f_23 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_wr_fifo : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_cntr_incr_decr_addn_f_23 : entity is "cntr_incr_decr_addn_f";
end design_1_axi_dma_0_1_cntr_incr_decr_addn_f_23;

architecture STRUCTURE of design_1_axi_dma_0_1_cntr_incr_decr_addn_f_23 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__5\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__5\ : label is "soft_lutpair42";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\FIFO_Full_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01122000"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I1 => \^q\(2),
      I2 => \^sig_wr_fifo\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE1EEEEE11E11111"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I1 => \^q\(2),
      I2 => m_axi_sg_bvalid,
      I3 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I4 => sig_inhibit_rdy_n,
      I5 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777E8881"
    )
        port map (
      I0 => \^sig_wr_fifo\,
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I4 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F807F01"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^sig_wr_fifo\,
      I3 => \^q\(2),
      I4 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => sig_stream_rst
    );
\INFERRED_GEN.data_reg[2][1]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axi_sg_bvalid,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I2 => sig_inhibit_rdy_n,
      O => \^sig_wr_fifo\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_cntr_incr_decr_addn_f_24 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    FIFO_Full_reg : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_cntr_incr_decr_addn_f_24 : entity is "cntr_incr_decr_addn_f";
end design_1_axi_dma_0_1_cntr_incr_decr_addn_f_24;

architecture STRUCTURE of design_1_axi_dma_0_1_cntr_incr_decr_addn_f_24 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__6\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__6\ : label is "soft_lutpair39";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\FIFO_Full_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01122000"
    )
        port map (
      I0 => FIFO_Full_reg,
      I1 => \^q\(2),
      I2 => FIFO_Full_reg_0,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => \^q\(1),
      I1 => FIFO_Full_reg_0,
      I2 => \^q\(0),
      I3 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F7F8001"
    )
        port map (
      I0 => \^q\(1),
      I1 => FIFO_Full_reg_0,
      I2 => \^q\(0),
      I3 => FIFO_Full_reg,
      I4 => \^q\(2),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_cntr_incr_decr_addn_f_5 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_addr_reg1_out : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : out STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_1\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_cntr_incr_decr_addn_f_5 : entity is "cntr_incr_decr_addn_f";
end design_1_axi_dma_0_1_cntr_incr_decr_addn_f_5;

architecture STRUCTURE of design_1_axi_dma_0_1_cntr_incr_decr_addn_f_5 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_push_addr_reg1_out\ : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_next_addr_reg[31]_i_2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of sig_posted_to_axi_2_i_1 : label is "soft_lutpair132";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  sig_push_addr_reg1_out <= \^sig_push_addr_reg1_out\;
\FIFO_Full_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000686600000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_wr_fifo,
      I2 => sig_halt_reg,
      I3 => FIFO_Full_reg,
      I4 => sig_rd_empty,
      I5 => \^q\(1),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5955A6AA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I3 => p_22_out,
      I4 => \^sig_push_addr_reg1_out\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20DFFF00DF2000"
    )
        port map (
      I0 => p_22_out,
      I1 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I3 => \^q\(0),
      I4 => \^sig_push_addr_reg1_out\,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6646CCCCCCCCCCDC"
    )
        port map (
      I0 => \^q\(1),
      I1 => sig_rd_empty,
      I2 => FIFO_Full_reg,
      I3 => sig_halt_reg,
      I4 => sig_wr_fifo,
      I5 => \^q\(0),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => sig_stream_rst
    );
\sig_next_addr_reg[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sig_halt_reg,
      I1 => FIFO_Full_reg,
      I2 => sig_rd_empty,
      O => \^sig_push_addr_reg1_out\
    );
sig_posted_to_axi_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => FIFO_Full_reg,
      I2 => sig_halt_reg,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \INFERRED_GEN.cnt_i_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_cntr_incr_decr_addn_f_9 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    sig_sm_pop_cmd_fifo_ns : out STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_pop_cmd_fifo_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_7_out : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_cntr_incr_decr_addn_f_9 : entity is "cntr_incr_decr_addn_f";
end design_1_axi_dma_0_1_cntr_incr_decr_addn_f_9;

architecture STRUCTURE of design_1_axi_dma_0_1_cntr_incr_decr_addn_f_9 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_sm_pop_cmd_fifo_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__3\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[1]_i_1__3\ : label is "soft_lutpair130";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\FIFO_Full_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"21020000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => sig_sm_pop_cmd_fifo,
      I3 => sig_wr_fifo,
      I4 => \^q\(1),
      O => fifo_full_p1
    );
\FSM_sequential_sig_cmdcntl_sm_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000320000FF3000"
    )
        port map (
      I0 => sig_need_cmd_flush,
      I1 => \^q\(2),
      I2 => \out\(0),
      I3 => sig_sm_pop_cmd_fifo_reg(0),
      I4 => sig_sm_pop_cmd_fifo_reg(2),
      I5 => sig_sm_pop_cmd_fifo_reg(1),
      O => D(0)
    );
\INFERRED_GEN.cnt_i[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBF40BF4040BF40"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I2 => p_9_out,
      I3 => sig_sm_pop_cmd_fifo,
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65AAAA9A"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => sig_sm_pop_cmd_fifo,
      I3 => \^q\(0),
      I4 => sig_wr_fifo,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7708FF10"
    )
        port map (
      I0 => \^q\(1),
      I1 => sig_wr_fifo,
      I2 => sig_sm_pop_cmd_fifo,
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => sig_stream_rst
    );
sig_sm_ld_dre_cmd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => p_7_out,
      I1 => \^q\(2),
      I2 => \out\(0),
      I3 => sig_sm_pop_cmd_fifo_reg(2),
      I4 => sig_sm_pop_cmd_fifo_reg(0),
      I5 => sig_sm_pop_cmd_fifo_i_2_n_0,
      O => sig_sm_ld_dre_cmd_ns
    );
sig_sm_pop_cmd_fifo_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C000C0000000E0"
    )
        port map (
      I0 => p_7_out,
      I1 => sig_sm_pop_cmd_fifo_i_2_n_0,
      I2 => sig_sm_pop_cmd_fifo_reg(0),
      I3 => sig_sm_pop_cmd_fifo_reg(2),
      I4 => \out\(0),
      I5 => \^q\(2),
      O => sig_sm_pop_cmd_fifo_ns
    );
sig_sm_pop_cmd_fifo_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(2),
      I1 => sig_sm_pop_cmd_fifo_reg(1),
      I2 => sig_need_cmd_flush,
      O => sig_sm_pop_cmd_fifo_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_cntr_incr_decr_addn_f__parameterized0\ is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_wr_fifo : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_cntr_incr_decr_addn_f__parameterized0\ : entity is "cntr_incr_decr_addn_f";
end \design_1_axi_dma_0_1_cntr_incr_decr_addn_f__parameterized0\;

architecture STRUCTURE of \design_1_axi_dma_0_1_cntr_incr_decr_addn_f__parameterized0\ is
  signal \INFERRED_GEN.cnt_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
FIFO_Full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0014004200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^sig_wr_fifo\,
      I3 => \^q\(3),
      I4 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I5 => \^q\(2),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE1EEEEE11E11111"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I1 => \^q\(3),
      I2 => m_axi_s2mm_bvalid,
      I3 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I4 => sig_inhibit_rdy_n,
      I5 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20DFFF00DF2000"
    )
        port map (
      I0 => m_axi_s2mm_bvalid,
      I1 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I2 => sig_inhibit_rdy_n,
      I3 => \^q\(0),
      I4 => \INFERRED_GEN.cnt_i[1]_i_2_n_0\,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(3),
      I1 => sig_coelsc_reg_empty,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_1\(0),
      O => \INFERRED_GEN.cnt_i[1]_i_2_n_0\
    );
\INFERRED_GEN.cnt_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFFFEE0000001"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I1 => \^q\(3),
      I2 => \^sig_wr_fifo\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7870F0F0F0F0F0F1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^sig_wr_fifo\,
      I2 => \^q\(3),
      I3 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => \^q\(3),
      S => sig_stream_rst
    );
\INFERRED_GEN.data_reg[5][1]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axi_s2mm_bvalid,
      I1 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I2 => sig_inhibit_rdy_n,
      O => \^sig_wr_fifo\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_cntr_incr_decr_addn_f__parameterized0_4\ is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \INFERRED_GEN.cnt_i_reg[3]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    FIFO_Full_reg : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    \sig_wdc_statcnt_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_cntr_incr_decr_addn_f__parameterized0_4\ : entity is "cntr_incr_decr_addn_f";
end \design_1_axi_dma_0_1_cntr_incr_decr_addn_f__parameterized0_4\;

architecture STRUCTURE of \design_1_axi_dma_0_1_cntr_incr_decr_addn_f__parameterized0_4\ is
  signal \INFERRED_GEN.cnt_i[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[3]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  \INFERRED_GEN.cnt_i_reg[3]_0\ <= \^inferred_gen.cnt_i_reg[3]_0\;
  Q(3 downto 0) <= \^q\(3 downto 0);
\FIFO_Full_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200002880"
    )
        port map (
      I0 => \^q\(2),
      I1 => FIFO_Full_reg,
      I2 => \^q\(0),
      I3 => FIFO_Full_reg_0,
      I4 => \^q\(3),
      I5 => \^q\(1),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0FF4FFF4F00B0"
    )
        port map (
      I0 => \out\(0),
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\(0),
      I2 => sig_coelsc_reg_empty,
      I3 => \^q\(3),
      I4 => FIFO_Full_reg,
      I5 => \^q\(0),
      O => \INFERRED_GEN.cnt_i[0]_i_1__6_n_0\
    );
\INFERRED_GEN.cnt_i[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFF08080000F7"
    )
        port map (
      I0 => sig_data2wsc_valid,
      I1 => sig_inhibit_rdy_n,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I3 => \^q\(0),
      I4 => \^inferred_gen.cnt_i_reg[3]_0\,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => FIFO_Full_reg,
      I1 => \^q\(0),
      I2 => \^inferred_gen.cnt_i_reg[3]_0\,
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"64CCCCCCCCCCCCCD"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => FIFO_Full_reg_0,
      I3 => \^q\(0),
      I4 => FIFO_Full_reg,
      I5 => \^q\(2),
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => \^q\(3),
      I1 => sig_coelsc_reg_empty,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_0\(0),
      I3 => \out\(0),
      O => \^inferred_gen.cnt_i_reg[3]_0\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \INFERRED_GEN.cnt_i[0]_i_1__6_n_0\,
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => \^q\(3),
      S => sig_stream_rst
    );
\sig_wdc_statcnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66996619CC33CC33"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[3]_0\,
      I1 => \sig_wdc_statcnt_reg[3]\(1),
      I2 => \sig_wdc_statcnt_reg[3]\(2),
      I3 => \sig_wdc_statcnt_reg[3]\(0),
      I4 => \sig_wdc_statcnt_reg[3]\(3),
      I5 => FIFO_Full_reg,
      O => D(0)
    );
\sig_wdc_statcnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FEC8013"
    )
        port map (
      I0 => FIFO_Full_reg,
      I1 => \sig_wdc_statcnt_reg[3]\(0),
      I2 => \^inferred_gen.cnt_i_reg[3]_0\,
      I3 => \sig_wdc_statcnt_reg[3]\(1),
      I4 => \sig_wdc_statcnt_reg[3]\(2),
      O => D(1)
    );
\sig_wdc_statcnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999999991998"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[3]_0\,
      I1 => FIFO_Full_reg,
      I2 => \sig_wdc_statcnt_reg[3]\(2),
      I3 => \sig_wdc_statcnt_reg[3]\(1),
      I4 => \sig_wdc_statcnt_reg[3]\(3),
      I5 => \sig_wdc_statcnt_reg[3]\(0),
      O => E(0)
    );
\sig_wdc_statcnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFE8001FFFA0005"
    )
        port map (
      I0 => \sig_wdc_statcnt_reg[3]\(1),
      I1 => \^inferred_gen.cnt_i_reg[3]_0\,
      I2 => \sig_wdc_statcnt_reg[3]\(2),
      I3 => \sig_wdc_statcnt_reg[3]\(0),
      I4 => \sig_wdc_statcnt_reg[3]\(3),
      I5 => FIFO_Full_reg,
      O => D(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_cntr_incr_decr_addn_f__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    fifo_full_p1 : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[4]_0\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_data_reg_out_en : out STD_LOGIC;
    sig_eop_halt_xfer_reg : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_flag_slice_reg_reg[7][1]\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_1\ : in STD_LOGIC;
    slice_insert_valid : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][1]\ : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_flag_slice_reg_reg[7][1]_0\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]_0\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_1\ : in STD_LOGIC;
    sig_eop_halt_xfer : in STD_LOGIC;
    sig_strm_tlast : in STD_LOGIC;
    sig_dre2ibtt_tlast_reg_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_data_reg_out_reg[7]\ : in STD_LOGIC;
    \sig_data_reg_out_reg[7]_0\ : in STD_LOGIC;
    sig_eop_sent_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_cntr_incr_decr_addn_f__parameterized1\ : entity is "cntr_incr_decr_addn_f";
end \design_1_axi_dma_0_1_cntr_incr_decr_addn_f__parameterized1\;

architecture STRUCTURE of \design_1_axi_dma_0_1_cntr_incr_decr_addn_f__parameterized1\ is
  signal FIFO_Full_i_2_n_0 : STD_LOGIC;
  signal FIFO_Full_i_3_n_0 : STD_LOGIC;
  signal \INFERRED_GEN.cnt_i[4]_i_4_n_0\ : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[4]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FIFO_Full_i_2 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of FIFO_Full_i_3 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[0]_i_1__3\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[4]_i_4\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \sig_data_reg_out[7]_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \sig_s_ready_dup_i_2__0\ : label is "soft_lutpair126";
begin
  \INFERRED_GEN.cnt_i_reg[4]_0\ <= \^inferred_gen.cnt_i_reg[4]_0\;
  Q(4 downto 0) <= \^q\(4 downto 0);
  SS(0) <= \^ss\(0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\FIFO_Full_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00410404"
    )
        port map (
      I0 => FIFO_Full_i_2_n_0,
      I1 => \^q\(3),
      I2 => FIFO_Full_i_3_n_0,
      I3 => \^q\(4),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_flag_slice_reg_reg[7][1]\,
      O => fifo_full_p1
    );
FIFO_Full_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D77FFFFE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_flag_slice_reg_reg[7][1]\,
      I2 => \^sig_wr_fifo\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => FIFO_Full_i_2_n_0
    );
FIFO_Full_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF0001"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^sig_wr_fifo\,
      I3 => \^q\(0),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_flag_slice_reg_reg[7][1]\,
      O => FIFO_Full_i_3_n_0
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000022202"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[4]_0\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][1]\,
      I2 => lsig_0ffset_cntr(1),
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]\(1),
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\,
      O => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000002A2"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[4]_0\,
      I1 => lsig_0ffset_cntr(1),
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]\(1),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\,
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_1\,
      O => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_2\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg[2][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[4]_0\,
      I1 => lsig_0ffset_cntr(2),
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]\(2),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]_0\,
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][1]\,
      O => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg[3][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[4]_0\,
      I1 => lsig_0ffset_cntr(2),
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]\(2),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]_0\,
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_1\,
      O => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]_0\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[4].lsig_flag_slice_reg[4][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[4]_0\,
      I1 => lsig_0ffset_cntr(1),
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]\(1),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\,
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][1]\,
      O => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[5].lsig_flag_slice_reg[5][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[4]_0\,
      I1 => lsig_0ffset_cntr(1),
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]\(1),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\,
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_1\,
      O => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_1\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg[6][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002220200000000"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[4]_0\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_flag_slice_reg_reg[7][1]\,
      I2 => lsig_0ffset_cntr(0),
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]\(0),
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_flag_slice_reg_reg[7][1]_0\,
      O => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[7].lsig_flag_slice_reg[7][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220002000000000"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[4]_0\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_flag_slice_reg_reg[7][1]\,
      I2 => lsig_0ffset_cntr(0),
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]\(0),
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_flag_slice_reg_reg[7][1]_0\,
      O => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\(0)
    );
\INFERRED_GEN.cnt_i[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAA6555"
    )
        port map (
      I0 => \^q\(0),
      I1 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I3 => slice_insert_valid,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_flag_slice_reg_reg[7][1]\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9A9A9A96AA9A9A9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_flag_slice_reg_reg[7][1]\,
      I2 => \^q\(0),
      I3 => slice_insert_valid,
      I4 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I5 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => \^q\(1),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_flag_slice_reg_reg[7][1]\,
      I2 => \^q\(0),
      I3 => \^sig_wr_fifo\,
      I4 => \^q\(2),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^sig_wr_fifo\,
      I3 => \^q\(0),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_flag_slice_reg_reg[7][1]\,
      I5 => \^q\(3),
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_eop_sent_reg,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \^ss\(0)
    );
\INFERRED_GEN.cnt_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60A0A0A0A0A0A0A3"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_flag_slice_reg_reg[7][1]\,
      I3 => \INFERRED_GEN.cnt_i[4]_i_4_n_0\,
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => addr_i_p1(4)
    );
\INFERRED_GEN.cnt_i[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4000FF40"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I1 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I2 => slice_insert_valid,
      I3 => \^q\(0),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_flag_slice_reg_reg[7][1]\,
      O => \INFERRED_GEN.cnt_i[4]_i_4_n_0\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => \^q\(3),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(4),
      Q => \^q\(4),
      S => \^ss\(0)
    );
\INFERRED_GEN.data_reg[15][4]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => slice_insert_valid,
      I1 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      O => \^sig_wr_fifo\
    );
\sig_data_reg_out[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \^q\(4),
      I1 => sig_eop_halt_xfer,
      I2 => \sig_data_reg_out_reg[7]\,
      I3 => \sig_data_reg_out_reg[7]_0\,
      O => sig_data_reg_out_en
    );
sig_dre2ibtt_tlast_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11001000"
    )
        port map (
      I0 => \^q\(4),
      I1 => sig_eop_halt_xfer,
      I2 => sig_strm_tlast,
      I3 => sig_dre2ibtt_tlast_reg_reg,
      I4 => \out\(0),
      O => \^inferred_gen.cnt_i_reg[4]_0\
    );
\sig_s_ready_dup_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sig_data_reg_out_reg[7]\,
      I1 => sig_eop_halt_xfer,
      I2 => \^q\(4),
      O => sig_eop_halt_xfer_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_dynshreg_f is
  port (
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \m_axi_sg_bresp[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sel : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 0 to 1 );
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_dynshreg_f : entity is "dynshreg_f";
end design_1_axi_dma_0_1_dynshreg_f;

architecture STRUCTURE of design_1_axi_dma_0_1_dynshreg_f is
  signal \^m_axi_sg_bresp[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_wresp_sfifo_out : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1\ : label is "soft_lutpair43";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][0]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[2][0]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][0]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][1]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][1]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][1]_srl3 ";
begin
  \m_axi_sg_bresp[1]\(0) <= \^m_axi_sg_bresp[1]\(0);
\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \out\(0),
      I1 => sig_wresp_sfifo_out(0),
      I2 => \^m_axi_sg_bresp[1]\(0),
      I3 => D(0),
      O => \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5504"
    )
        port map (
      I0 => \out\(0),
      I1 => \^m_axi_sg_bresp[1]\(0),
      I2 => sig_wresp_sfifo_out(0),
      I3 => D(1),
      O => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\
    );
\INFERRED_GEN.data_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => m_axi_sg_aclk,
      D => m_axi_sg_bresp(1),
      Q => \^m_axi_sg_bresp[1]\(0)
    );
\INFERRED_GEN.data_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(1),
      A1 => addr(0),
      A2 => '0',
      A3 => '0',
      CE => sel,
      CLK => m_axi_sg_aclk,
      D => m_axi_sg_bresp(0),
      Q => sig_wresp_sfifo_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_dynshreg_f__parameterized0\ is
  port (
    p_4_out : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    sig_push_coelsc_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : out STD_LOGIC;
    sig_data2wsc_cmd_cmplt_reg : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_tlast_err_stop : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_dynshreg_f__parameterized0\ : entity is "dynshreg_f";
end \design_1_axi_dma_0_1_dynshreg_f__parameterized0\;

architecture STRUCTURE of \design_1_axi_dma_0_1_dynshreg_f__parameterized0\ is
  signal \^inferred_gen.cnt_i_reg[2]\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_dcntl_sfifo_out : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_3\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_2__0\ : label is "soft_lutpair41";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][4]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[2][4]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][5]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][5]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][5]_srl3 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[2][6]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] ";
  attribute srl_name of \INFERRED_GEN.data_reg[2][6]_srl3\ : label is "U0/\GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][6]_srl3 ";
begin
  \INFERRED_GEN.cnt_i_reg[2]\ <= \^inferred_gen.cnt_i_reg[2]\;
  \out\(1 downto 0) <= \^out\(1 downto 0);
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EF00"
    )
        port map (
      I0 => sig_dcntl_sfifo_out(1),
      I1 => \^out\(1),
      I2 => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      I3 => sig_coelsc_reg_empty,
      I4 => Q(2),
      O => sig_push_coelsc_reg
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_dcntl_sfifo_out(1),
      I1 => \^out\(1),
      I2 => D(0),
      O => p_4_out
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => D(0),
      I1 => \^out\(1),
      I2 => sig_dcntl_sfifo_out(1),
      I3 => D(2),
      I4 => \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\(0),
      I5 => D(1),
      O => \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      O => sig_data2wsc_cmd_cmplt_reg
    );
\INFERRED_GEN.cnt_i[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AAAAA55655555"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[2]\,
      I1 => sig_tlast_err_stop,
      I2 => sig_inhibit_rdy_n,
      I3 => \INFERRED_GEN.cnt_i_reg[0]\,
      I4 => sig_push_to_wsc,
      I5 => Q(0),
      O => \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg\(0)
    );
\INFERRED_GEN.cnt_i[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBFB"
    )
        port map (
      I0 => Q(2),
      I1 => sig_coelsc_reg_empty,
      I2 => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      I3 => \^out\(1),
      I4 => sig_dcntl_sfifo_out(1),
      O => \^inferred_gen.cnt_i_reg[2]\
    );
\INFERRED_GEN.cnt_i[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10FF"
    )
        port map (
      I0 => sig_dcntl_sfifo_out(1),
      I1 => \^out\(1),
      I2 => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      I3 => sig_coelsc_reg_empty,
      O => \INFERRED_GEN.cnt_i_reg[2]_0\
    );
\INFERRED_GEN.data_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0\,
      CLK => m_axi_sg_aclk,
      D => \in\(2),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0\,
      CLK => m_axi_sg_aclk,
      D => \in\(1),
      Q => sig_dcntl_sfifo_out(1)
    );
\INFERRED_GEN.data_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0\,
      CLK => m_axi_sg_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_dynshreg_f__parameterized1\ is
  port (
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_wr_fifo : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 0 to 2 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_dynshreg_f__parameterized1\ : entity is "dynshreg_f";
end \design_1_axi_dma_0_1_dynshreg_f__parameterized1\;

architecture STRUCTURE of \design_1_axi_dma_0_1_dynshreg_f__parameterized1\ is
  signal sig_wresp_sfifo_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_i_1\ : label is "soft_lutpair161";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 ";
begin
\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(0),
      I1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1\(0),
      I2 => sig_wresp_sfifo_out(0),
      I3 => sig_wresp_sfifo_out(1),
      O => \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4544"
    )
        port map (
      I0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(0),
      I1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1\(1),
      I2 => sig_wresp_sfifo_out(0),
      I3 => sig_wresp_sfifo_out(1),
      O => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\
    );
\INFERRED_GEN.data_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(2),
      A1 => addr(1),
      A2 => addr(0),
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => m_axi_s2mm_bresp(1),
      Q => sig_wresp_sfifo_out(1)
    );
\INFERRED_GEN.data_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(2),
      A1 => addr(1),
      A2 => addr(0),
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => m_axi_s2mm_bresp(0),
      Q => sig_wresp_sfifo_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_dynshreg_f__parameterized2\ is
  port (
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \INFERRED_GEN.cnt_i_reg[3]_0\ : out STD_LOGIC;
    sig_push_to_wsc_reg : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_data2wsc_valid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\ : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_dynshreg_f__parameterized2\ : entity is "dynshreg_f";
end \design_1_axi_dma_0_1_dynshreg_f__parameterized2\;

architecture STRUCTURE of \design_1_axi_dma_0_1_dynshreg_f__parameterized2\ is
  signal \^out\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \^sig_push_to_wsc_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[3]_i_2__0\ : label is "soft_lutpair160";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][10]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][10]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][10]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][11]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][11]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][11]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][12]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][12]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][13]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][13]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][13]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][14]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][14]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][14]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][15]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][15]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][15]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][16]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][16]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][16]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][17]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][17]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][17]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][18]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][18]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][18]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][19]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][19]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][19]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][20]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][20]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][20]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][21]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][21]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][21]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][22]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][22]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][22]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][23]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][23]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][23]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][24]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][24]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][24]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][25]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][25]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][25]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][2]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][2]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][2]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][3]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][3]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][3]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][4]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][4]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][4]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][5]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][5]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][5]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][6]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][6]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][6]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][7]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][7]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][8]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][8]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][8]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][9]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][9]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][9]_srl6 ";
begin
  \out\(25 downto 0) <= \^out\(25 downto 0);
  sig_push_to_wsc_reg <= \^sig_push_to_wsc_reg\;
\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\(0),
      I1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0),
      O => p_4_out
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => \^out\(0),
      I1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(0),
      I2 => sig_coelsc_reg_empty,
      I3 => Q(3),
      O => \INFERRED_GEN.cnt_i_reg[3]\(0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(1),
      O => p_0_in
    );
\INFERRED_GEN.cnt_i[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^out\(0),
      I1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(0),
      I2 => sig_coelsc_reg_empty,
      O => \INFERRED_GEN.cnt_i_reg[3]_0\
    );
\INFERRED_GEN.data_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_push_to_wsc_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(25),
      Q => \^out\(25)
    );
\INFERRED_GEN.data_reg[5][10]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_push_to_wsc_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[5][11]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_push_to_wsc_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[5][12]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_push_to_wsc_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[5][13]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_push_to_wsc_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[5][14]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_push_to_wsc_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[5][15]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_push_to_wsc_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[5][16]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_push_to_wsc_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[5][17]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_push_to_wsc_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[5][18]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_push_to_wsc_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[5][19]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_push_to_wsc_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_push_to_wsc_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(24),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[5][20]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_push_to_wsc_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[5][21]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_push_to_wsc_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[5][22]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_push_to_wsc_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[5][23]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_push_to_wsc_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[5][24]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_push_to_wsc_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[5][25]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_push_to_wsc_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[5][25]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_data2wsc_valid,
      I1 => sig_inhibit_rdy_n,
      I2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\,
      O => \^sig_push_to_wsc_reg\
    );
\INFERRED_GEN.data_reg[5][2]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_push_to_wsc_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(23),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[5][3]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_push_to_wsc_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(22),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[5][4]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_push_to_wsc_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(21),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[5][5]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_push_to_wsc_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(20),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[5][6]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_push_to_wsc_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(19),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[5][7]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_push_to_wsc_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(18),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[5][8]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_push_to_wsc_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(17),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[5][9]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_push_to_wsc_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_dynshreg_f__parameterized3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_xfer_len_reg_reg[5]\ : out STD_LOGIC;
    sel : out STD_LOGIC;
    \sig_xfer_addr_reg_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    sig_next_sequential_reg_reg : in STD_LOGIC;
    sig_next_sequential_reg_reg_0 : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    sig_first_dbeat_reg_1 : in STD_LOGIC;
    sig_first_dbeat_reg_2 : in STD_LOGIC;
    sig_first_dbeat_reg_3 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_next_calc_error_reg_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    sig_next_calc_error_reg_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_dynshreg_f__parameterized3\ : entity is "dynshreg_f";
end \design_1_axi_dma_0_1_dynshreg_f__parameterized3\;

architecture STRUCTURE of \design_1_axi_dma_0_1_dynshreg_f__parameterized3\ is
  signal \^out\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^sel\ : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 14 downto 7 );
  signal sig_last_dbeat_i_4_n_0 : STD_LOGIC;
  signal \^sig_xfer_len_reg_reg[5]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[0]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[1]_i_1\ : label is "soft_lutpair152";
begin
  \out\(5 downto 0) <= \^out\(5 downto 0);
  sel <= \^sel\;
  \sig_xfer_len_reg_reg[5]\ <= \^sig_xfer_len_reg_reg[5]\;
\INFERRED_GEN.data_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg(13),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg(12),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg(10),
      Q => sig_cmd_fifo_data_out(14)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg(9),
      Q => sig_cmd_fifo_data_out(13)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg(8),
      Q => sig_cmd_fifo_data_out(12)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg(7),
      Q => sig_cmd_fifo_data_out(11)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg(6),
      Q => sig_cmd_fifo_data_out(10)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg(5),
      Q => sig_cmd_fifo_data_out(9)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg(4),
      Q => sig_cmd_fifo_data_out(8)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg(3),
      Q => sig_cmd_fifo_data_out(7)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg(11),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_0(0),
      A1 => sig_next_calc_error_reg_reg_0(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][31]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sig_next_sequential_reg_reg,
      I1 => sig_next_sequential_reg_reg_0,
      I2 => p_11_out,
      O => \^sel\
    );
\sig_dbeat_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(7),
      I1 => sig_first_dbeat_reg_0,
      I2 => Q(0),
      O => D(0)
    );
\sig_dbeat_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(8),
      I1 => sig_first_dbeat_reg_0,
      I2 => Q(1),
      I3 => Q(0),
      O => D(1)
    );
\sig_dbeat_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(9),
      I1 => sig_first_dbeat_reg_0,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      O => D(2)
    );
\sig_dbeat_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(10),
      I1 => sig_first_dbeat_reg_0,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => D(3)
    );
\sig_dbeat_cntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(11),
      I1 => sig_first_dbeat_reg_0,
      I2 => Q(4),
      I3 => \sig_dbeat_cntr_reg[4]\,
      O => D(4)
    );
\sig_dbeat_cntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(12),
      I1 => sig_first_dbeat_reg_0,
      I2 => Q(5),
      I3 => \sig_dbeat_cntr_reg[5]\,
      O => D(5)
    );
\sig_dbeat_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(13),
      I1 => sig_first_dbeat_reg_0,
      I2 => Q(6),
      I3 => \sig_dbeat_cntr_reg[6]\,
      O => D(6)
    );
\sig_dbeat_cntr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(14),
      I1 => sig_first_dbeat_reg_0,
      I2 => Q(7),
      I3 => Q(6),
      I4 => \sig_dbeat_cntr_reg[6]\,
      O => D(7)
    );
sig_first_dbeat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F077F00000000000"
    )
        port map (
      I0 => sig_first_dbeat_reg_1,
      I1 => sig_first_dbeat_reg_2,
      I2 => \^sig_xfer_len_reg_reg[5]\,
      I3 => sig_first_dbeat_reg_0,
      I4 => sig_first_dbeat_reg_3,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_first_dbeat_reg
    );
sig_last_dbeat_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(12),
      I1 => sig_cmd_fifo_data_out(11),
      I2 => sig_cmd_fifo_data_out(14),
      I3 => sig_cmd_fifo_data_out(13),
      I4 => sig_last_dbeat_i_4_n_0,
      O => \^sig_xfer_len_reg_reg[5]\
    );
sig_last_dbeat_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(9),
      I1 => sig_cmd_fifo_data_out(10),
      I2 => sig_cmd_fifo_data_out(7),
      I3 => sig_cmd_fifo_data_out(8),
      O => sig_last_dbeat_i_4_n_0
    );
\sig_next_strt_strb_reg[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(2),
      O => \sig_xfer_addr_reg_reg[2]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_dynshreg_f__parameterized3_10\ is
  port (
    sig_wr_fifo : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    p_9_out : in STD_LOGIC;
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[2]\ : in STD_LOGIC;
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[2]_0\ : in STD_LOGIC;
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_need_cmd_flush : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_dynshreg_f__parameterized3_10\ : entity is "dynshreg_f";
end \design_1_axi_dma_0_1_dynshreg_f__parameterized3_10\;

architecture STRUCTURE of \design_1_axi_dma_0_1_dynshreg_f__parameterized3_10\ is
  signal \FSM_sequential_sig_cmdcntl_sm_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
begin
  \out\(27 downto 0) <= \^out\(27 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\FSM_sequential_sig_cmdcntl_sm_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1A0A1B1B55555555"
    )
        port map (
      I0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0\(2),
      I1 => \FSM_sequential_sig_cmdcntl_sm_state[0]_i_2_n_0\,
      I2 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0\(1),
      I3 => sig_need_cmd_flush,
      I4 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\,
      I5 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0\(0),
      O => D(0)
    );
\FSM_sequential_sig_cmdcntl_sm_state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out\(24),
      I1 => Q(2),
      O => \FSM_sequential_sig_cmdcntl_sm_state[0]_i_2_n_0\
    );
\FSM_sequential_sig_cmdcntl_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC88CC88CC88CF88"
    )
        port map (
      I0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\,
      I1 => \FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0\,
      I2 => \^out\(23),
      I3 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0\(1),
      I4 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0\(2),
      I5 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0\(0),
      O => D(1)
    );
\FSM_sequential_sig_cmdcntl_sm_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000F000000070"
    )
        port map (
      I0 => sig_need_cmd_flush,
      I1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0\(1),
      I2 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0\(0),
      I3 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0\(2),
      I4 => \^out\(24),
      I5 => Q(2),
      O => \FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0\
    );
\INFERRED_GEN.data_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(27),
      Q => \^out\(27)
    );
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(19),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(18),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(17),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(26),
      Q => \^out\(26)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][29]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_9_out,
      I1 => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[2]\,
      I2 => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[2]_0\,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(25),
      Q => \^out\(25)
    );
\INFERRED_GEN.data_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(24),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(23),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(22),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(21),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(20),
      Q => \^out\(20)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_dynshreg_f__parameterized4\ is
  port (
    \lsig_strb_slice_reg[0]_0\ : out STD_LOGIC;
    \lsig_strb_slice_reg[6]_2\ : out STD_LOGIC;
    \lsig_strb_slice_reg[4]_4\ : out STD_LOGIC;
    \lsig_strb_slice_reg[2]_6\ : out STD_LOGIC;
    \lsig_strb_slice_reg[7]_8\ : out STD_LOGIC;
    \lsig_strb_slice_reg[5]_9\ : out STD_LOGIC;
    \lsig_strb_slice_reg[3]_11\ : out STD_LOGIC;
    \lsig_strb_slice_reg[1]_13\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_m_valid_out_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\ : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1\ : out STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\ : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_burst_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\ : in STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[6]_0\ : in STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[6]_1\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]_0\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]_0\ : in STD_LOGIC;
    sig_cmd_full_reg : in STD_LOGIC;
    sig_strm_tlast : in STD_LOGIC;
    sig_eop_halt_xfer : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_cmd_full_reg_0 : in STD_LOGIC;
    sig_strm_tstrb : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_7_out : in STD_LOGIC;
    sig_cmd_full : in STD_LOGIC;
    sel : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_dynshreg_f__parameterized4\ : entity is "dynshreg_f";
end \design_1_axi_dma_0_1_dynshreg_f__parameterized4\;

architecture STRUCTURE of \design_1_axi_dma_0_1_dynshreg_f__parameterized4\ is
  signal \^out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_dre2ibtt_tstrb : STD_LOGIC;
  signal \^sig_m_valid_out_reg\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][0]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[15][0]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][4]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][4]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_cmd_empty_i_1 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of sig_cmd_full_i_1 : label is "soft_lutpair127";
begin
  \out\(1 downto 0) <= \^out\(1 downto 0);
  sig_m_valid_out_reg <= \^sig_m_valid_out_reg\;
\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040444040"
    )
        port map (
      I0 => \^sig_m_valid_out_reg\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => lsig_cmd_fetch_pause,
      I3 => sig_need_cmd_flush,
      I4 => sig_sm_ld_dre_cmd,
      I5 => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(0),
      O => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000022202"
    )
        port map (
      I0 => sig_dre2ibtt_tstrb,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\,
      I2 => lsig_0ffset_cntr(1),
      I3 => \sig_burst_dbeat_cntr_reg[6]\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\(1),
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\,
      O => \lsig_strb_slice_reg[0]_0\
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^out\(0),
      I1 => sig_strm_tstrb,
      O => sig_dre2ibtt_tstrb
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000002A2"
    )
        port map (
      I0 => sig_dre2ibtt_tstrb,
      I1 => lsig_0ffset_cntr(1),
      I2 => \sig_burst_dbeat_cntr_reg[6]\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\(1),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\,
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]_0\,
      O => \lsig_strb_slice_reg[1]_13\
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => sig_dre2ibtt_tstrb,
      I1 => lsig_0ffset_cntr(2),
      I2 => \sig_burst_dbeat_cntr_reg[6]\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\(2),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]_0\,
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\,
      O => \lsig_strb_slice_reg[2]_6\
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg[3][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => sig_dre2ibtt_tstrb,
      I1 => lsig_0ffset_cntr(2),
      I2 => \sig_burst_dbeat_cntr_reg[6]\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\(2),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]_0\,
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]_0\,
      O => \lsig_strb_slice_reg[3]_11\
    );
\INCLUDE_PACKING.DO_REG_SLICES[4].lsig_strb_slice_reg[4][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => sig_dre2ibtt_tstrb,
      I1 => lsig_0ffset_cntr(1),
      I2 => \sig_burst_dbeat_cntr_reg[6]\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\(1),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\,
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\,
      O => \lsig_strb_slice_reg[4]_4\
    );
\INCLUDE_PACKING.DO_REG_SLICES[5].lsig_strb_slice_reg[5][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A20000"
    )
        port map (
      I0 => sig_dre2ibtt_tstrb,
      I1 => lsig_0ffset_cntr(1),
      I2 => \sig_burst_dbeat_cntr_reg[6]\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\(1),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\,
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]_0\,
      O => \lsig_strb_slice_reg[5]_9\
    );
\INCLUDE_PACKING.DO_REG_SLICES[6].lsig_strb_slice_reg[6][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002220200000000"
    )
        port map (
      I0 => sig_dre2ibtt_tstrb,
      I1 => \sig_burst_dbeat_cntr_reg[6]_0\,
      I2 => lsig_0ffset_cntr(0),
      I3 => \sig_burst_dbeat_cntr_reg[6]\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\(0),
      I5 => \sig_burst_dbeat_cntr_reg[6]_1\,
      O => \lsig_strb_slice_reg[6]_2\
    );
\INCLUDE_PACKING.DO_REG_SLICES[7].lsig_strb_slice_reg[7][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220002000000000"
    )
        port map (
      I0 => sig_dre2ibtt_tstrb,
      I1 => \sig_burst_dbeat_cntr_reg[6]_0\,
      I2 => lsig_0ffset_cntr(0),
      I3 => \sig_burst_dbeat_cntr_reg[6]\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\(0),
      I5 => \sig_burst_dbeat_cntr_reg[6]_1\,
      O => \lsig_strb_slice_reg[7]_8\
    );
\INFERRED_GEN.data_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sel,
      CLK => m_axi_s2mm_aclk,
      D => \in\(0),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sel,
      CLK => m_axi_s2mm_aclk,
      D => '1',
      Q => \^out\(0)
    );
\sig_burst_dbeat_cntr[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAAAAAAABAAA"
    )
        port map (
      I0 => \^sig_m_valid_out_reg\,
      I1 => \sig_burst_dbeat_cntr_reg[6]_0\,
      I2 => \sig_burst_dbeat_cntr_reg[6]_1\,
      I3 => lsig_0ffset_cntr(0),
      I4 => \sig_burst_dbeat_cntr_reg[6]\,
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\(0),
      O => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\(0)
    );
sig_clr_dbc_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000C8"
    )
        port map (
      I0 => \^out\(1),
      I1 => sig_cmd_full_reg,
      I2 => sig_strm_tlast,
      I3 => sig_eop_halt_xfer,
      I4 => Q(4),
      I5 => sig_cmd_full_reg_0,
      O => \^sig_m_valid_out_reg\
    );
sig_cmd_empty_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBBFBFB"
    )
        port map (
      I0 => \^sig_m_valid_out_reg\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => p_7_out,
      I3 => sig_cmd_full,
      I4 => sig_sm_ld_dre_cmd,
      O => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\
    );
sig_cmd_full_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => \^sig_m_valid_out_reg\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_cmd_full,
      I3 => sig_sm_ld_dre_cmd,
      O => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_dynshreg_f__parameterized5\ is
  port (
    sig_wr_fifo : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 43 downto 0 );
    p_22_out : in STD_LOGIC;
    sig_calc_error_reg_reg : in STD_LOGIC;
    sig_calc_error_reg_reg_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 41 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_dynshreg_f__parameterized5\ : entity is "dynshreg_f";
end \design_1_axi_dma_0_1_dynshreg_f__parameterized5\;

architecture STRUCTURE of \design_1_axi_dma_0_1_dynshreg_f__parameterized5\ is
  signal \^out\ : STD_LOGIC_VECTOR ( 43 downto 0 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
begin
  \out\(43 downto 0) <= \^out\(43 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(40),
      Q => \^out\(42)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => '1',
      Q => \^out\(41)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => '1',
      Q => \^out\(40)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(39),
      Q => \^out\(39)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(38),
      Q => \^out\(38)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(37),
      Q => \^out\(37)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(36),
      Q => \^out\(36)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(35),
      Q => \^out\(35)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(34),
      Q => \^out\(34)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(33),
      Q => \^out\(33)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(32),
      Q => \^out\(32)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(31),
      Q => \^out\(31)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(30),
      Q => \^out\(30)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(29),
      Q => \^out\(29)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(28),
      Q => \^out\(28)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(27),
      Q => \^out\(27)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(26),
      Q => \^out\(26)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(25),
      Q => \^out\(25)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(24),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(23),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(22),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(21),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(20),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(19),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(18),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(17),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => p_22_out,
      I1 => sig_calc_error_reg_reg,
      I2 => sig_calc_error_reg_reg_0,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(41),
      Q => \^out\(43)
    );
sig_addr_valid_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(43),
      O => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_xpm_counter_updn__parameterized0\ is
  port (
    sig_clr_dbc_reg_reg : out STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_xpm_counter_updn__parameterized0\ : entity is "xpm_counter_updn";
end \design_1_axi_dma_0_1_xpm_counter_updn__parameterized0\;

architecture STRUCTURE of \design_1_axi_dma_0_1_xpm_counter_updn__parameterized0\ is
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5\ : label is "soft_lutpair95";
begin
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[0]\,
      I3 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \count_value_i_reg_n_0_[1]\,
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => ram_wr_en_pf,
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\,
      I2 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0\,
      I3 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0\,
      O => sig_clr_dbc_reg_reg
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => Q(1),
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => Q(2),
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => Q(3),
      I2 => \count_value_i_reg_n_0_[0]\,
      I3 => Q(0),
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_xpm_counter_updn__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    count_value_i : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[1]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \grdc.rd_data_count_i_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[1]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_xpm_counter_updn__parameterized1\ : entity is "xpm_counter_updn";
end \design_1_axi_dma_0_1_xpm_counter_updn__parameterized1\;

architecture STRUCTURE of \design_1_axi_dma_0_1_xpm_counter_updn__parameterized1\ is
  signal \^count_value_i\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[2]_i_2_n_0\ : STD_LOGIC;
begin
  count_value_i(1 downto 0) <= \^count_value_i\(1 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0609060A0A050005"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => rd_en,
      I2 => \count_value_i_reg[1]_1\(0),
      I3 => ram_empty_i,
      I4 => \count_value_i_reg[1]_2\(0),
      I5 => \count_value_i_reg[1]_2\(1),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222202"
    )
        port map (
      I0 => \count_value_i[1]_i_2_n_0\,
      I1 => \count_value_i_reg[1]_1\(0),
      I2 => ram_empty_i,
      I3 => \count_value_i_reg[1]_2\(0),
      I4 => \count_value_i_reg[1]_2\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFF755500008AA"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => \count_value_i_reg[1]_2\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[1]_2\(1),
      I4 => ram_empty_i,
      I5 => \^count_value_i\(1),
      O => \count_value_i[1]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^count_value_i\(0),
      R => '0'
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^count_value_i\(1),
      R => '0'
    );
\gwdc.wr_data_count_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => \grdc.rd_data_count_i_reg[2]\(0),
      I2 => Q(0),
      O => D(0)
    );
\gwdc.wr_data_count_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[2]_i_2_n_0\,
      I1 => Q(1),
      I2 => \grdc.rd_data_count_i_reg[2]\(1),
      I3 => \^count_value_i\(1),
      I4 => Q(2),
      I5 => \grdc.rd_data_count_i_reg[2]\(2),
      O => D(1)
    );
\gwdc.wr_data_count_i[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696009696FF9696"
    )
        port map (
      I0 => \^count_value_i\(1),
      I1 => \grdc.rd_data_count_i_reg[2]\(1),
      I2 => Q(1),
      I3 => \^count_value_i\(0),
      I4 => \grdc.rd_data_count_i_reg[2]\(0),
      I5 => Q(0),
      O => \gwdc.wr_data_count_i[2]_i_2_n_0\
    );
\gwdc.wr_data_count_i[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DFFFF4D004D4D00"
    )
        port map (
      I0 => \^count_value_i\(1),
      I1 => \grdc.rd_data_count_i_reg[2]\(1),
      I2 => Q(1),
      I3 => \grdc.rd_data_count_i_reg[2]\(2),
      I4 => Q(2),
      I5 => \gwdc.wr_data_count_i[2]_i_2_n_0\,
      O => \count_value_i_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_xpm_counter_updn__parameterized1_13\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    count_value_i : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_xpm_counter_updn__parameterized1_13\ : entity is "xpm_counter_updn";
end \design_1_axi_dma_0_1_xpm_counter_updn__parameterized1_13\;

architecture STRUCTURE of \design_1_axi_dma_0_1_xpm_counter_updn__parameterized1_13\ is
  signal \^count_value_i\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_2_n_0\ : STD_LOGIC;
begin
  count_value_i(1 downto 0) <= \^count_value_i\(1 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1221221110212021"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => \count_value_i_reg[0]_1\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => ram_empty_i,
      I4 => rd_en,
      I5 => \count_value_i_reg[0]_0\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222022"
    )
        port map (
      I0 => \count_value_i[1]_i_2_n_0\,
      I1 => \count_value_i_reg[0]_1\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => ram_empty_i,
      I4 => \count_value_i_reg[0]_0\(0),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDF5BDFD420A4202"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => ram_empty_i,
      I3 => rd_en,
      I4 => \count_value_i_reg[0]_0\(0),
      I5 => \^count_value_i\(1),
      O => \count_value_i[1]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^count_value_i\(0),
      R => '0'
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^count_value_i\(1),
      R => '0'
    );
\gwdc.wr_data_count_i[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => Q(0),
      O => DI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_xpm_counter_updn__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_pntr_flags_cc.ram_empty_i_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[0]_0\ : out STD_LOGIC;
    \count_value_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3]\ : in STD_LOGIC;
    \count_value_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]_0\ : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_xpm_counter_updn__parameterized2\ : entity is "xpm_counter_updn";
end \design_1_axi_dma_0_1_xpm_counter_updn__parameterized2\;

architecture STRUCTURE of \design_1_axi_dma_0_1_xpm_counter_updn__parameterized2\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \^gen_pntr_flags_cc.ram_empty_i_reg\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair82";
begin
  E(0) <= \^e\(0);
  Q(4 downto 0) <= \^q\(4 downto 0);
  \gen_pntr_flags_cc.ram_empty_i_reg\ <= \^gen_pntr_flags_cc.ram_empty_i_reg\;
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5565"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[4]_0\(0),
      I2 => \count_value_i_reg[4]_0\(1),
      I3 => rd_en,
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5565AAAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[4]_0\(0),
      I2 => \count_value_i_reg[4]_0\(1),
      I3 => rd_en,
      I4 => \^q\(0),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^gen_pntr_flags_cc.ram_empty_i_reg\,
      I3 => \^q\(1),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^gen_pntr_flags_cc.ram_empty_i_reg\,
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(1),
      I2 => \^gen_pntr_flags_cc.ram_empty_i_reg\,
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^e\(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^e\(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^e\(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^e\(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^e\(0),
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[4]_0\(1),
      I3 => \count_value_i_reg[4]_0\(0),
      O => \^gen_pntr_flags_cc.ram_empty_i_reg\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6FFFFFFFFFFF6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\(0),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_3_n_0\,
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\,
      I4 => \^q\(3),
      I5 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\(3),
      O => \count_value_i_reg[0]_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96669996"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]\(1),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]_0\,
      I3 => \^q\(0),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]\(0),
      O => \count_value_i_reg[1]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D400FFD42BFF002B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\(0),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3]\,
      I3 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\(1),
      I4 => \^q\(1),
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_3_n_0\,
      O => D(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\(2),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_3_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FB"
    )
        port map (
      I0 => \count_value_i_reg[4]_0\(0),
      I1 => \count_value_i_reg[4]_0\(1),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_xpm_counter_updn__parameterized2_11\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_value_i_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i0 : out STD_LOGIC;
    \count_value_i_reg[1]_0\ : out STD_LOGIC;
    \count_value_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\ : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0\ : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[4]\ : in STD_LOGIC;
    count_value_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_xpm_counter_updn__parameterized2_11\ : entity is "xpm_counter_updn";
end \design_1_axi_dma_0_1_xpm_counter_updn__parameterized2_11\;

architecture STRUCTURE of \design_1_axi_dma_0_1_xpm_counter_updn__parameterized2_11\ is
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[1]_0\ : STD_LOGIC;
  signal \^count_value_i_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[4]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__3\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \gwdc.wr_data_count_i[3]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \gwdc.wr_data_count_i[4]_i_2\ : label is "soft_lutpair91";
begin
  \count_value_i_reg[1]_0\ <= \^count_value_i_reg[1]_0\;
  \count_value_i_reg[3]_0\(3 downto 0) <= \^count_value_i_reg[3]_0\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(1),
      I1 => \^count_value_i_reg[3]_0\(0),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(2),
      I1 => \^count_value_i_reg[3]_0\(1),
      I2 => \^count_value_i_reg[3]_0\(0),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(1),
      I1 => \^count_value_i_reg[3]_0\(0),
      I2 => \^count_value_i_reg[3]_0\(2),
      I3 => \^count_value_i_reg[3]_0\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => \^count_value_i_reg[3]_0\(1),
      I2 => \^count_value_i_reg[3]_0\(0),
      I3 => \^count_value_i_reg[3]_0\(2),
      I4 => \^count_value_i_reg[3]_0\(3),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^count_value_i_reg[3]_0\(0),
      R => \count_value_i_reg[4]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^count_value_i_reg[3]_0\(1),
      R => \count_value_i_reg[4]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^count_value_i_reg[3]_0\(2),
      R => \count_value_i_reg[4]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^count_value_i_reg[3]_0\(3),
      R => \count_value_i_reg[4]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => \count_value_i_reg[4]_1\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7DFFFF7D"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0\,
      I1 => \^count_value_i_reg[3]_0\(1),
      I2 => Q(1),
      I3 => \^count_value_i_reg[3]_0\(0),
      I4 => Q(0),
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0\,
      O => \^count_value_i_reg[1]_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88CF88CC"
    )
        port map (
      I0 => \^count_value_i_reg[1]_0\,
      I1 => ram_empty_i,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0\,
      I3 => ram_wr_en_pf,
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5556AAA9"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(0),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\,
      I2 => ram_wr_en_pf,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0\,
      I4 => Q(0),
      O => D(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A5959599A9A9A59"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0\,
      I1 => Q(1),
      I2 => \^count_value_i_reg[3]_0\(1),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]\,
      I4 => Q(0),
      I5 => \^count_value_i_reg[3]_0\(0),
      O => D(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(2),
      I1 => Q(2),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6A665A665A66565"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0\,
      I1 => Q(2),
      I2 => \^count_value_i_reg[3]_0\(2),
      I3 => Q(1),
      I4 => \^count_value_i_reg[3]_0\(1),
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0\,
      O => D(2)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(3),
      I1 => Q(3),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB2"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(0),
      I1 => Q(0),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\,
      I3 => ram_wr_en_pf,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0\,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0\
    );
\gwdc.wr_data_count_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699696699696"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(1),
      I1 => Q(1),
      I2 => count_value_i(1),
      I3 => count_value_i(0),
      I4 => Q(0),
      I5 => \^count_value_i_reg[3]_0\(0),
      O => \count_value_i_reg[4]_0\(0)
    );
\gwdc.wr_data_count_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966996"
    )
        port map (
      I0 => \grdc.rd_data_count_i_reg[4]\,
      I1 => \^count_value_i_reg[3]_0\(3),
      I2 => Q(3),
      I3 => \^count_value_i_reg[3]_0\(2),
      I4 => Q(2),
      O => \count_value_i_reg[4]_0\(1)
    );
\gwdc.wr_data_count_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BB4D22D2DD24BB4"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[4]_i_2_n_0\,
      I1 => \grdc.rd_data_count_i_reg[4]\,
      I2 => \count_value_i_reg_n_0_[4]\,
      I3 => Q(4),
      I4 => \^count_value_i_reg[3]_0\(3),
      I5 => Q(3),
      O => \count_value_i_reg[4]_0\(2)
    );
\gwdc.wr_data_count_i[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(2),
      I1 => Q(2),
      O => \gwdc.wr_data_count_i[4]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_xpm_counter_updn__parameterized3\ is
  port (
    \count_value_i_reg[3]_0\ : out STD_LOGIC;
    \count_value_i_reg[2]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_xpm_counter_updn__parameterized3\ : entity is "xpm_counter_updn";
end \design_1_axi_dma_0_1_xpm_counter_updn__parameterized3\;

architecture STRUCTURE of \design_1_axi_dma_0_1_xpm_counter_updn__parameterized3\ is
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair84";
begin
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5565"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => rd_en,
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5565AAAA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => rd_en,
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \count_value_i_reg[1]_0\(0),
      I4 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg[2]_0\,
      I3 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg[2]_0\,
      I3 => \count_value_i_reg_n_0_[0]\,
      I4 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[1]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => Q(3),
      I1 => \count_value_i_reg_n_0_[3]\,
      I2 => Q(0),
      I3 => \count_value_i_reg_n_0_[0]\,
      I4 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => \count_value_i_reg[3]_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => Q(1),
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => Q(2),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_xpm_counter_updn__parameterized3_12\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_wr_en_pf : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\ : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_xpm_counter_updn__parameterized3_12\ : entity is "xpm_counter_updn";
end \design_1_axi_dma_0_1_xpm_counter_updn__parameterized3_12\;

architecture STRUCTURE of \design_1_axi_dma_0_1_xpm_counter_updn__parameterized3_12\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3\ : label is "soft_lutpair93";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999966666999"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\(1),
      I2 => ram_wr_en_pf,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\,
      I4 => \^q\(0),
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\(0),
      O => D(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966696699696966"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\(3),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\(2),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0\,
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0\,
      O => D(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFFFFFF66666FFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\(1),
      I2 => ram_wr_en_pf,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\,
      I4 => \^q\(0),
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\(0),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\(1),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_xpm_counter_updn__parameterized5\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \count_value_i_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_wr_en_pf : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_xpm_counter_updn__parameterized5\ : entity is "xpm_counter_updn";
end \design_1_axi_dma_0_1_xpm_counter_updn__parameterized5\;

architecture STRUCTURE of \design_1_axi_dma_0_1_xpm_counter_updn__parameterized5\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__0\ : label is "soft_lutpair72";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => rst_d1,
      I4 => \count_value_i_reg[6]_0\,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__0_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__0_n_0\
    );
\count_value_i[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__0_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \count_value_i_reg_n_0_[9]\,
      O => \count_value_i[9]_i_1__0_n_0\
    );
\count_value_i[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_pf,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[8]_i_1__0_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[9]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[9]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[9]\,
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3\(0),
      O => \count_value_i_reg[9]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_xpm_counter_updn__parameterized6\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[8]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[9]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \count_value_i_reg[9]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    \count_value_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_empty_i : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    ram_rd_en_pf : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \count_value_i_reg[3]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    count_value_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clr_full : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_xpm_counter_updn__parameterized6\ : entity is "xpm_counter_updn";
end \design_1_axi_dma_0_1_xpm_counter_updn__parameterized6\;

architecture STRUCTURE of \design_1_axi_dma_0_1_xpm_counter_updn__parameterized6\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[10]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[10]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[10]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[10]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[10]_i_6_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_6_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_7_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_8_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_7_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_8_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_9_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \NLW_count_value_i_reg[10]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_value_i_reg[10]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gwdc.wr_data_count_i_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
\count_value_i[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FB"
    )
        port map (
      I0 => \count_value_i_reg[3]_1\(0),
      I1 => \count_value_i_reg[3]_1\(1),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \count_value_i[3]_i_2__0_n_0\
    );
\count_value_i[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABA5545"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[3]_1\(1),
      I3 => \count_value_i_reg[3]_1\(0),
      I4 => \^q\(0),
      O => \count_value_i[3]_i_3__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_rd_en_pf,
      D => \count_value_i_reg[3]_i_1__0_n_7\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_rd_en_pf,
      D => \count_value_i_reg[10]_i_1__0_n_5\,
      Q => \count_value_i_reg_n_0_[10]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[10]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[7]_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_count_value_i_reg[10]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_value_i_reg[10]_i_1__0_n_2\,
      CO(0) => \count_value_i_reg[10]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_value_i_reg[10]_i_1__0_O_UNCONNECTED\(3),
      O(2) => \count_value_i_reg[10]_i_1__0_n_5\,
      O(1) => \count_value_i_reg[10]_i_1__0_n_6\,
      O(0) => \count_value_i_reg[10]_i_1__0_n_7\,
      S(3) => '0',
      S(2) => \count_value_i_reg_n_0_[10]\,
      S(1 downto 0) => \^q\(9 downto 8)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_rd_en_pf,
      D => \count_value_i_reg[3]_i_1__0_n_6\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_rd_en_pf,
      D => \count_value_i_reg[3]_i_1__0_n_5\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_rd_en_pf,
      D => \count_value_i_reg[3]_i_1__0_n_4\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_value_i_reg[3]_i_1__0_n_0\,
      CO(2) => \count_value_i_reg[3]_i_1__0_n_1\,
      CO(1) => \count_value_i_reg[3]_i_1__0_n_2\,
      CO(0) => \count_value_i_reg[3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \count_value_i[3]_i_2__0_n_0\,
      O(3) => \count_value_i_reg[3]_i_1__0_n_4\,
      O(2) => \count_value_i_reg[3]_i_1__0_n_5\,
      O(1) => \count_value_i_reg[3]_i_1__0_n_6\,
      O(0) => \count_value_i_reg[3]_i_1__0_n_7\,
      S(3 downto 1) => \^q\(3 downto 1),
      S(0) => \count_value_i[3]_i_3__0_n_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_rd_en_pf,
      D => \count_value_i_reg[7]_i_1__0_n_7\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_rd_en_pf,
      D => \count_value_i_reg[7]_i_1__0_n_6\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_rd_en_pf,
      D => \count_value_i_reg[7]_i_1__0_n_5\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_rd_en_pf,
      D => \count_value_i_reg[7]_i_1__0_n_4\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[3]_i_1__0_n_0\,
      CO(3) => \count_value_i_reg[7]_i_1__0_n_0\,
      CO(2) => \count_value_i_reg[7]_i_1__0_n_1\,
      CO(1) => \count_value_i_reg[7]_i_1__0_n_2\,
      CO(0) => \count_value_i_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[7]_i_1__0_n_4\,
      O(2) => \count_value_i_reg[7]_i_1__0_n_5\,
      O(1) => \count_value_i_reg[7]_i_1__0_n_6\,
      O(0) => \count_value_i_reg[7]_i_1__0_n_7\,
      S(3 downto 0) => \^q\(7 downto 4)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_rd_en_pf,
      D => \count_value_i_reg[10]_i_1__0_n_7\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_rd_en_pf,
      D => \count_value_i_reg[10]_i_1__0_n_6\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_0\(7),
      I2 => \^q\(6),
      I3 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_0\(6),
      I4 => \^q\(8),
      I5 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_0\(8),
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_0\(4),
      I2 => \^q\(3),
      I3 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_0\(3),
      I4 => \^q\(5),
      I5 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_0\(5),
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_0\(1),
      I2 => \^q\(0),
      I3 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_0\(0),
      I4 => \^q\(2),
      I5 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_0\(2),
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7_n_0\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_value_i_reg[9]_1\(0),
      CO(2) => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_n_1\,
      CO(1) => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_n_2\,
      CO(0) => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2\(0),
      S(2) => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0\,
      S(1) => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0\,
      S(0) => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022FA22AA"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\,
      I1 => leaving_empty0,
      I2 => ram_wr_en_pf,
      I3 => ram_rd_en_pf,
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(0),
      I5 => clr_full,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(0),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(2),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(1),
      O => S(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \grdc.rd_data_count_i_reg[10]\(8),
      I2 => \^q\(7),
      I3 => \grdc.rd_data_count_i_reg[10]\(7),
      I4 => \grdc.rd_data_count_i_reg[10]\(6),
      I5 => \^q\(6),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[10]\(5),
      I2 => \^q\(4),
      I3 => \grdc.rd_data_count_i_reg[10]\(4),
      I4 => \grdc.rd_data_count_i_reg[10]\(3),
      I5 => \^q\(3),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[10]\(1),
      I2 => \^q\(0),
      I3 => \grdc.rd_data_count_i_reg[10]\(0),
      I4 => \grdc.rd_data_count_i_reg[10]\(2),
      I5 => \^q\(2),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => leaving_empty0,
      CO(2) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_n_1\,
      CO(1) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_n_2\,
      CO(0) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      S(2) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\,
      S(1) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\,
      S(0) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2A2A2A"
    )
        port map (
      I0 => ram_empty_i,
      I1 => leaving_empty0,
      I2 => ram_wr_en_pf,
      I3 => ram_rd_en_pf,
      I4 => CO(0),
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[10]\(3),
      O => \count_value_i_reg[3]_0\(2)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[10]\(2),
      O => \count_value_i_reg[3]_0\(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[10]\(1),
      O => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[10]\(7),
      O => \count_value_i_reg[7]_0\(3)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[10]\(6),
      O => \count_value_i_reg[7]_0\(2)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[10]\(5),
      O => \count_value_i_reg[7]_0\(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[10]\(4),
      O => \count_value_i_reg[7]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \grdc.rd_data_count_i_reg[10]\(9),
      O => \count_value_i_reg[9]_0\(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \grdc.rd_data_count_i_reg[10]\(8),
      O => \count_value_i_reg[9]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(8),
      I2 => \^q\(9),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(9),
      O => \count_value_i_reg[8]_0\(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(7),
      I2 => \^q\(8),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(8),
      O => \count_value_i_reg[8]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(2),
      I2 => \^q\(3),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(3),
      O => \count_value_i_reg[2]_0\(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(1),
      I2 => \^q\(2),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(2),
      O => \count_value_i_reg[2]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(6),
      I2 => \^q\(7),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(7),
      O => \count_value_i_reg[6]_0\(3)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(5),
      I2 => \^q\(6),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(6),
      O => \count_value_i_reg[6]_0\(2)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(4),
      I2 => \^q\(5),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(5),
      O => \count_value_i_reg[6]_0\(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(3),
      I2 => \^q\(4),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(4),
      O => \count_value_i_reg[6]_0\(0)
    );
\gwdc.wr_data_count_i[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \grdc.rd_data_count_i_reg[10]\(9),
      O => \gwdc.wr_data_count_i[10]_i_2_n_0\
    );
\gwdc.wr_data_count_i[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \grdc.rd_data_count_i_reg[10]\(8),
      O => \gwdc.wr_data_count_i[10]_i_3_n_0\
    );
\gwdc.wr_data_count_i[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(9),
      I1 => \grdc.rd_data_count_i_reg[10]\(9),
      I2 => \count_value_i_reg_n_0_[10]\,
      I3 => \grdc.rd_data_count_i_reg[10]\(10),
      O => \gwdc.wr_data_count_i[10]_i_4_n_0\
    );
\gwdc.wr_data_count_i[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(8),
      I1 => \grdc.rd_data_count_i_reg[10]\(8),
      I2 => \grdc.rd_data_count_i_reg[10]\(9),
      I3 => \^q\(9),
      O => \gwdc.wr_data_count_i[10]_i_5_n_0\
    );
\gwdc.wr_data_count_i[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[10]\(7),
      I2 => \grdc.rd_data_count_i_reg[10]\(8),
      I3 => \^q\(8),
      O => \gwdc.wr_data_count_i[10]_i_6_n_0\
    );
\gwdc.wr_data_count_i[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[10]\(3),
      O => \gwdc.wr_data_count_i[3]_i_2_n_0\
    );
\gwdc.wr_data_count_i[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[10]\(2),
      O => \gwdc.wr_data_count_i[3]_i_3_n_0\
    );
\gwdc.wr_data_count_i[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[10]\(2),
      I2 => \grdc.rd_data_count_i_reg[10]\(3),
      I3 => \^q\(3),
      O => \gwdc.wr_data_count_i[3]_i_5_n_0\
    );
\gwdc.wr_data_count_i[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => count_value_i(1),
      I1 => \^q\(1),
      I2 => \grdc.rd_data_count_i_reg[10]\(1),
      I3 => \grdc.rd_data_count_i_reg[10]\(2),
      I4 => \^q\(2),
      O => \gwdc.wr_data_count_i[3]_i_6_n_0\
    );
\gwdc.wr_data_count_i[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22D2DD2"
    )
        port map (
      I0 => \^q\(0),
      I1 => count_value_i(0),
      I2 => count_value_i(1),
      I3 => \^q\(1),
      I4 => \grdc.rd_data_count_i_reg[10]\(1),
      O => \gwdc.wr_data_count_i[3]_i_7_n_0\
    );
\gwdc.wr_data_count_i[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(0),
      I1 => count_value_i(0),
      I2 => \grdc.rd_data_count_i_reg[10]\(0),
      O => \gwdc.wr_data_count_i[3]_i_8_n_0\
    );
\gwdc.wr_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[10]\(7),
      O => \gwdc.wr_data_count_i[7]_i_2_n_0\
    );
\gwdc.wr_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[10]\(6),
      O => \gwdc.wr_data_count_i[7]_i_3_n_0\
    );
\gwdc.wr_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[10]\(5),
      O => \gwdc.wr_data_count_i[7]_i_4_n_0\
    );
\gwdc.wr_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[10]\(4),
      O => \gwdc.wr_data_count_i[7]_i_5_n_0\
    );
\gwdc.wr_data_count_i[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[10]\(6),
      I2 => \grdc.rd_data_count_i_reg[10]\(7),
      I3 => \^q\(7),
      O => \gwdc.wr_data_count_i[7]_i_6_n_0\
    );
\gwdc.wr_data_count_i[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[10]\(5),
      I2 => \grdc.rd_data_count_i_reg[10]\(6),
      I3 => \^q\(6),
      O => \gwdc.wr_data_count_i[7]_i_7_n_0\
    );
\gwdc.wr_data_count_i[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[10]\(4),
      I2 => \grdc.rd_data_count_i_reg[10]\(5),
      I3 => \^q\(5),
      O => \gwdc.wr_data_count_i[7]_i_8_n_0\
    );
\gwdc.wr_data_count_i[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[10]\(3),
      I2 => \grdc.rd_data_count_i_reg[10]\(4),
      I3 => \^q\(4),
      O => \gwdc.wr_data_count_i[7]_i_9_n_0\
    );
\gwdc.wr_data_count_i_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CO(3 downto 2) => \NLW_gwdc.wr_data_count_i_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gwdc.wr_data_count_i_reg[10]_i_1_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \gwdc.wr_data_count_i[10]_i_2_n_0\,
      DI(0) => \gwdc.wr_data_count_i[10]_i_3_n_0\,
      O(3) => \NLW_gwdc.wr_data_count_i_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => D(10 downto 8),
      S(3) => '0',
      S(2) => \gwdc.wr_data_count_i[10]_i_4_n_0\,
      S(1) => \gwdc.wr_data_count_i[10]_i_5_n_0\,
      S(0) => \gwdc.wr_data_count_i[10]_i_6_n_0\
    );
\gwdc.wr_data_count_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gwdc.wr_data_count_i_reg[3]_i_1_n_0\,
      CO(2) => \gwdc.wr_data_count_i_reg[3]_i_1_n_1\,
      CO(1) => \gwdc.wr_data_count_i_reg[3]_i_1_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gwdc.wr_data_count_i[3]_i_2_n_0\,
      DI(2) => \gwdc.wr_data_count_i[3]_i_3_n_0\,
      DI(1) => DI(0),
      DI(0) => \grdc.rd_data_count_i_reg[10]\(0),
      O(3 downto 0) => D(3 downto 0),
      S(3) => \gwdc.wr_data_count_i[3]_i_5_n_0\,
      S(2) => \gwdc.wr_data_count_i[3]_i_6_n_0\,
      S(1) => \gwdc.wr_data_count_i[3]_i_7_n_0\,
      S(0) => \gwdc.wr_data_count_i[3]_i_8_n_0\
    );
\gwdc.wr_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gwdc.wr_data_count_i_reg[3]_i_1_n_0\,
      CO(3) => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CO(2) => \gwdc.wr_data_count_i_reg[7]_i_1_n_1\,
      CO(1) => \gwdc.wr_data_count_i_reg[7]_i_1_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gwdc.wr_data_count_i[7]_i_2_n_0\,
      DI(2) => \gwdc.wr_data_count_i[7]_i_3_n_0\,
      DI(1) => \gwdc.wr_data_count_i[7]_i_4_n_0\,
      DI(0) => \gwdc.wr_data_count_i[7]_i_5_n_0\,
      O(3 downto 0) => D(7 downto 4),
      S(3) => \gwdc.wr_data_count_i[7]_i_6_n_0\,
      S(2) => \gwdc.wr_data_count_i[7]_i_7_n_0\,
      S(1) => \gwdc.wr_data_count_i[7]_i_8_n_0\,
      S(0) => \gwdc.wr_data_count_i[7]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_xpm_counter_updn__parameterized6_15\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \count_value_i_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_wr_en_pf : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_xpm_counter_updn__parameterized6_15\ : entity is "xpm_counter_updn";
end \design_1_axi_dma_0_1_xpm_counter_updn__parameterized6_15\;

architecture STRUCTURE of \design_1_axi_dma_0_1_xpm_counter_updn__parameterized6_15\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_count_value_i_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_value_i_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[3]_i_1_n_7\,
      Q => \^q\(0),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[10]_i_1_n_5\,
      Q => \^q\(10),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[7]_i_1_n_0\,
      CO(3 downto 2) => \NLW_count_value_i_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_value_i_reg[10]_i_1_n_2\,
      CO(0) => \count_value_i_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_value_i_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2) => \count_value_i_reg[10]_i_1_n_5\,
      O(1) => \count_value_i_reg[10]_i_1_n_6\,
      O(0) => \count_value_i_reg[10]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => \^q\(10 downto 8)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[3]_i_1_n_6\,
      Q => \^q\(1),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[3]_i_1_n_5\,
      Q => \^q\(2),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[3]_i_1_n_4\,
      Q => \^q\(3),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_value_i_reg[3]_i_1_n_0\,
      CO(2) => \count_value_i_reg[3]_i_1_n_1\,
      CO(1) => \count_value_i_reg[3]_i_1_n_2\,
      CO(0) => \count_value_i_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3) => \count_value_i_reg[3]_i_1_n_4\,
      O(2) => \count_value_i_reg[3]_i_1_n_5\,
      O(1) => \count_value_i_reg[3]_i_1_n_6\,
      O(0) => \count_value_i_reg[3]_i_1_n_7\,
      S(3 downto 1) => \^q\(3 downto 1),
      S(0) => S(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[7]_i_1_n_7\,
      Q => \^q\(4),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[7]_i_1_n_6\,
      Q => \^q\(5),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[7]_i_1_n_5\,
      Q => \^q\(6),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[7]_i_1_n_4\,
      Q => \^q\(7),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[3]_i_1_n_0\,
      CO(3) => \count_value_i_reg[7]_i_1_n_0\,
      CO(2) => \count_value_i_reg[7]_i_1_n_1\,
      CO(1) => \count_value_i_reg[7]_i_1_n_2\,
      CO(0) => \count_value_i_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[7]_i_1_n_4\,
      O(2) => \count_value_i_reg[7]_i_1_n_5\,
      O(1) => \count_value_i_reg[7]_i_1_n_6\,
      O(0) => \count_value_i_reg[7]_i_1_n_7\,
      S(3 downto 0) => \^q\(7 downto 4)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[10]_i_1_n_7\,
      Q => \^q\(8),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[10]_i_1_n_6\,
      Q => \^q\(9),
      R => \count_value_i_reg[10]_0\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2\(0),
      O => \count_value_i_reg[9]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(7),
      I2 => \^q\(6),
      I3 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(6),
      I4 => \^q\(8),
      I5 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(8),
      O => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(4),
      I2 => \^q\(3),
      I3 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(3),
      I4 => \^q\(5),
      I5 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(5),
      O => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(1),
      I2 => \^q\(0),
      I3 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(0),
      I4 => \^q\(2),
      I5 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(2),
      O => \gen_pntr_flags_cc.ram_empty_i_i_6_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_reg_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_1\,
      CO(1) => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_2\,
      CO(0) => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      S(2) => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\,
      S(1) => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\,
      S(0) => \gen_pntr_flags_cc.ram_empty_i_i_6_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0\,
      CO(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_1\,
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_2\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_3\,
      CYINIT => \^q\(0),
      DI(3 downto 1) => \^q\(3 downto 1),
      DI(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\(0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0\(3 downto 0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0\,
      CO(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0\,
      CO(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_1\,
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_2\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(3 downto 0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(8),
      O(3 downto 2) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => D(9 downto 8),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_xpm_counter_updn__parameterized7\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_rd_en_pf : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[9]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_xpm_counter_updn__parameterized7\ : entity is "xpm_counter_updn";
end \design_1_axi_dma_0_1_xpm_counter_updn__parameterized7\;

architecture STRUCTURE of \design_1_axi_dma_0_1_xpm_counter_updn__parameterized7\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[9]\ : STD_LOGIC;
  signal \^ram_rd_en_pf\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__1\ : label is "soft_lutpair65";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
  ram_rd_en_pf <= \^ram_rd_en_pf\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[9]_0\(1),
      I2 => \count_value_i_reg[9]_0\(0),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => \count_value_i_reg[9]_0\(0),
      I1 => \count_value_i_reg[9]_0\(1),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA8A00000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[9]_0\(0),
      I2 => \count_value_i_reg[9]_0\(1),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2__1_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__1_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__1_n_0\
    );
\count_value_i[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__1_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \count_value_i_reg_n_0_[9]\,
      O => \count_value_i[9]_i_1__1_n_0\
    );
\count_value_i[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^ram_rd_en_pf\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[8]_i_1__1_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[9]_i_1__1_n_0\,
      Q => \count_value_i_reg_n_0_[9]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[9]\,
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2\(0),
      O => S(0)
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FB"
    )
        port map (
      I0 => \count_value_i_reg[9]_0\(0),
      I1 => \count_value_i_reg[9]_0\(1),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^ram_rd_en_pf\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_xpm_counter_updn__parameterized7_16\ is
  port (
    d_out_reg : out STD_LOGIC;
    \count_value_i_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    almost_full : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    ram_rd_en_pf : in STD_LOGIC;
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_xpm_counter_updn__parameterized7_16\ : entity is "xpm_counter_updn";
end \design_1_axi_dma_0_1_xpm_counter_updn__parameterized7_16\;

architecture STRUCTURE of \design_1_axi_dma_0_1_xpm_counter_updn__parameterized7_16\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[9]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_8_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal ram_afull_i0 : STD_LOGIC;
  signal \NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1\ : label is "soft_lutpair69";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
  \count_value_i_reg[9]_0\(0) <= \^count_value_i_reg[9]_0\(0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => rst_d1,
      I4 => \count_value_i_reg[6]_0\,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1_n_0\
    );
\count_value_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1_n_0\
    );
\count_value_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_pf,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[8]_i_1_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[9]_i_1_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F202"
    )
        port map (
      I0 => ram_afull_i0,
      I1 => rst_d1,
      I2 => rst,
      I3 => almost_full,
      O => d_out_reg
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C4FCC4CC"
    )
        port map (
      I0 => \^count_value_i_reg[9]_0\(0),
      I1 => almost_full,
      I2 => ram_wr_en_pf,
      I3 => ram_rd_en_pf,
      I4 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\(0),
      O => ram_afull_i0
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0\(8),
      I2 => \^q\(7),
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0\(7),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0\(6),
      I5 => \^q\(6),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0\(5),
      I2 => \^q\(4),
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0\(4),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0\(3),
      I5 => \^q\(3),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0\(9),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^count_value_i_reg[9]_0\(0),
      CO(2) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_n_1\,
      CO(1) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_n_2\,
      CO(0) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0\,
      S(2) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0\,
      S(1) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0\,
      S(0) => S(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0\(8),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0\(3),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0\(2),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0\(1),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF0B40F440F4BF0B"
    )
        port map (
      I0 => ram_rd_en_pf,
      I1 => ram_wr_en_pf,
      I2 => \^q\(0),
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0\(0),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_7_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0\(0),
      I2 => ram_wr_en_pf,
      I3 => ram_rd_en_pf,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_8_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0\(7),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0\(6),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0\(5),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0\(4),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CO(3 downto 1) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_2_n_0\,
      O(3 downto 2) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => D(9 downto 8),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(1 downto 0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0\,
      CO(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_1\,
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_2\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0\,
      DI(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0\,
      DI(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\(1 downto 0),
      S(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_7_n_0\,
      S(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_8_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0\,
      CO(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CO(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1\,
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0\,
      DI(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\,
      DI(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\,
      DI(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\,
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\ : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    write_only : out STD_LOGIC;
    ram_wr_en_pf : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg\ : out STD_LOGIC;
    \gen_fwft.empty_fwft_i_reg\ : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0\ : in STD_LOGIC;
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1\ : in STD_LOGIC;
    rst : in STD_LOGIC;
    almost_full : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gof.overflow_i_reg\ : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_pf_q : in STD_LOGIC;
    ram_wr_en_pf_q : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\ : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_xpm_fifo_reg_bit : entity is "xpm_fifo_reg_bit";
end design_1_axi_dma_0_1_xpm_fifo_reg_bit;

architecture STRUCTURE of design_1_axi_dma_0_1_xpm_fifo_reg_bit is
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0\ : STD_LOGIC;
  signal ram_afull_i : STD_LOGIC;
  signal \^ram_wr_en_pf\ : STD_LOGIC;
  signal \^rst_d1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair86";
begin
  ram_wr_en_pf <= \^ram_wr_en_pf\;
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FE000000AA"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0\,
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1\,
      I2 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0\,
      I3 => ram_afull_i,
      I4 => rst,
      I5 => almost_full,
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF04"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\(0),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\(1),
      I2 => rd_en,
      I3 => ram_empty_i,
      I4 => \^ram_wr_en_pf\,
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF08CC08"
    )
        port map (
      I0 => \^ram_wr_en_pf\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]\,
      I2 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1\,
      I3 => \gof.overflow_i_reg\,
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\,
      I5 => ram_afull_i,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => Q(0),
      I2 => rst,
      O => ram_afull_i
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010101000101"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\,
      I1 => \^ram_wr_en_pf\,
      I2 => ram_empty_i,
      I3 => rd_en,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\(1),
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\(0),
      O => \gen_fwft.empty_fwft_i_reg\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA88888A88"
    )
        port map (
      I0 => \^ram_wr_en_pf\,
      I1 => ram_empty_i,
      I2 => rd_en,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\(1),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\(0),
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\,
      O => write_only
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^ram_wr_en_pf\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0\(0),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1\(0),
      O => D(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\(0),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\(1),
      I2 => rd_en,
      I3 => ram_empty_i,
      I4 => \^ram_wr_en_pf\,
      O => \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51551000"
    )
        port map (
      I0 => ram_afull_i,
      I1 => ram_rd_en_pf_q,
      I2 => ram_wr_en_pf_q,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\,
      I4 => prog_full,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg\
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \^rst_d1\,
      I2 => Q(0),
      I3 => \gof.overflow_i_reg\,
      O => \^ram_wr_en_pf\
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => wr_en,
      I1 => \^rst_d1\,
      I2 => Q(0),
      I3 => \gof.overflow_i_reg\,
      O => overflow_i0
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => Q(0),
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_xpm_fifo_reg_bit_14 is
  port (
    rst_d1 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    write_only : out STD_LOGIC;
    read_only : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gwack.wr_ack_i_reg\ : in STD_LOGIC;
    ram_rd_en_pf : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\ : in STD_LOGIC;
    rst : in STD_LOGIC;
    \count_value_i_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_i216_in : in STD_LOGIC;
    ram_rd_en_pf_q : in STD_LOGIC;
    ram_wr_en_pf_q : in STD_LOGIC;
    prog_full : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_xpm_fifo_reg_bit_14 : entity is "xpm_fifo_reg_bit";
end design_1_axi_dma_0_1_xpm_fifo_reg_bit_14;

architecture STRUCTURE of design_1_axi_dma_0_1_xpm_fifo_reg_bit_14 is
  signal \^clr_full\ : STD_LOGIC;
  signal \^rst_d1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \gwack.wr_ack_i_i_1\ : label is "soft_lutpair68";
begin
  clr_full <= \^clr_full\;
  rst_d1 <= \^rst_d1\;
\count_value_i[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0100"
    )
        port map (
      I0 => \gwack.wr_ack_i_reg\,
      I1 => \^rst_d1\,
      I2 => Q(0),
      I3 => wr_en,
      I4 => \count_value_i_reg[3]\(0),
      O => S(0)
    );
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => Q(0),
      O => \^clr_full\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0010FFFF"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => Q(0),
      I2 => wr_en,
      I3 => \gwack.wr_ack_i_reg\,
      I4 => ram_rd_en_pf,
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\,
      O => DI(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444044"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\,
      I1 => ram_rd_en_pf,
      I2 => \gwack.wr_ack_i_reg\,
      I3 => wr_en,
      I4 => \^rst_d1\,
      O => read_only
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000404"
    )
        port map (
      I0 => \gwack.wr_ack_i_reg\,
      I1 => wr_en,
      I2 => \^rst_d1\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\,
      I4 => ram_rd_en_pf,
      O => write_only
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55150400"
    )
        port map (
      I0 => \^clr_full\,
      I1 => prog_full_i216_in,
      I2 => ram_rd_en_pf_q,
      I3 => ram_wr_en_pf_q,
      I4 => prog_full,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg\
    );
\gwack.wr_ack_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => rst,
      I1 => \gwack.wr_ack_i_reg\,
      I2 => \^rst_d1\,
      I3 => Q(0),
      I4 => wr_en,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_xpm_fifo_rst is
  port (
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow_i0 : out STD_LOGIC;
    rst : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    read_only_q : in STD_LOGIC;
    prog_empty : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\ : in STD_LOGIC;
    write_only_q : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \guf.underflow_i_reg\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_xpm_fifo_rst : entity is "xpm_fifo_rst";
end design_1_axi_dma_0_1_xpm_fifo_rst;

architecture STRUCTURE of design_1_axi_dma_0_1_xpm_fifo_rst is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[4]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \guf.underflow_i_i_1\ : label is "soft_lutpair97";
begin
  Q(0) <= \^q\(0);
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFCACE"
    )
        port map (
      I0 => read_only_q,
      I1 => prog_empty,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\,
      I3 => write_only_q,
      I4 => \^q\(0),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\
    );
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\grdc.rd_data_count_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[1]\(0),
      I2 => \grdc.rd_data_count_i_reg[1]\(1),
      O => SR(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rd_en,
      I1 => \guf.underflow_i_reg\,
      I2 => \^q\(0),
      O => underflow_i0
    );
\gwack.wr_ack_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => rst,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      I4 => wr_en,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_xpm_fifo_rst_17 is
  port (
    overflow_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_wr_en_pf : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\ : out STD_LOGIC;
    underflow_i0 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gof.overflow_i_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    prog_empty : in STD_LOGIC;
    write_only_q : in STD_LOGIC;
    read_only_q : in STD_LOGIC;
    prog_empty_i1 : in STD_LOGIC;
    \guf.underflow_i_reg\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_rd_en_pf : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_xpm_fifo_rst_17 : entity is "xpm_fifo_rst";
end design_1_axi_dma_0_1_xpm_fifo_rst_17;

architecture STRUCTURE of design_1_axi_dma_0_1_xpm_fifo_rst_17 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \^ram_wr_en_pf\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[10]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \guf.underflow_i_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair75";
begin
  Q(0) <= \^q\(0);
  ram_wr_en_pf <= \^ram_wr_en_pf\;
\count_value_i[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \^q\(0),
      I2 => rst_d1,
      I3 => \gof.overflow_i_reg\,
      O => DI(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2F00D0"
    )
        port map (
      I0 => \^ram_wr_en_pf\,
      I1 => \gof.overflow_i_reg\,
      I2 => ram_rd_en_pf,
      I3 => \guf.underflow_i_reg\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\(0),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEEEEE"
    )
        port map (
      I0 => \^q\(0),
      I1 => prog_empty,
      I2 => write_only_q,
      I3 => read_only_q,
      I4 => prog_empty_i1,
      O => \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\
    );
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \^q\(0),
      I2 => rst_d1,
      I3 => \gof.overflow_i_reg\,
      O => \^ram_wr_en_pf\
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      I2 => \gof.overflow_i_reg\,
      I3 => wr_en,
      O => overflow_i0
    );
\grdc.rd_data_count_i[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      I2 => \grdc.rd_data_count_i_reg[7]\(1),
      O => SR(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \guf.underflow_i_reg\,
      I2 => rd_en,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 12 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of design_1_axi_dma_0_1_xpm_memory_base : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of design_1_axi_dma_0_1_xpm_memory_base : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of design_1_axi_dma_0_1_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of design_1_axi_dma_0_1_xpm_memory_base : entity is 13;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of design_1_axi_dma_0_1_xpm_memory_base : entity is 13;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of design_1_axi_dma_0_1_xpm_memory_base : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of design_1_axi_dma_0_1_xpm_memory_base : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of design_1_axi_dma_0_1_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of design_1_axi_dma_0_1_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of design_1_axi_dma_0_1_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of design_1_axi_dma_0_1_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of design_1_axi_dma_0_1_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of design_1_axi_dma_0_1_xpm_memory_base : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of design_1_axi_dma_0_1_xpm_memory_base : entity is 208;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of design_1_axi_dma_0_1_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of design_1_axi_dma_0_1_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of design_1_axi_dma_0_1_xpm_memory_base : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_xpm_memory_base : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of design_1_axi_dma_0_1_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of design_1_axi_dma_0_1_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of design_1_axi_dma_0_1_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of design_1_axi_dma_0_1_xpm_memory_base : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of design_1_axi_dma_0_1_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of design_1_axi_dma_0_1_xpm_memory_base : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of design_1_axi_dma_0_1_xpm_memory_base : entity is 13;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of design_1_axi_dma_0_1_xpm_memory_base : entity is 13;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of design_1_axi_dma_0_1_xpm_memory_base : entity is 13;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of design_1_axi_dma_0_1_xpm_memory_base : entity is 13;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of design_1_axi_dma_0_1_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of design_1_axi_dma_0_1_xpm_memory_base : entity is 13;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of design_1_axi_dma_0_1_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of design_1_axi_dma_0_1_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of design_1_axi_dma_0_1_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of design_1_axi_dma_0_1_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of design_1_axi_dma_0_1_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of design_1_axi_dma_0_1_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of design_1_axi_dma_0_1_xpm_memory_base : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of design_1_axi_dma_0_1_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of design_1_axi_dma_0_1_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of design_1_axi_dma_0_1_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of design_1_axi_dma_0_1_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of design_1_axi_dma_0_1_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of design_1_axi_dma_0_1_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of design_1_axi_dma_0_1_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of design_1_axi_dma_0_1_xpm_memory_base : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of design_1_axi_dma_0_1_xpm_memory_base : entity is 13;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of design_1_axi_dma_0_1_xpm_memory_base : entity is 13;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of design_1_axi_dma_0_1_xpm_memory_base : entity is 13;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of design_1_axi_dma_0_1_xpm_memory_base : entity is 13;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of design_1_axi_dma_0_1_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of design_1_axi_dma_0_1_xpm_memory_base : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of design_1_axi_dma_0_1_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of design_1_axi_dma_0_1_xpm_memory_base : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of design_1_axi_dma_0_1_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of design_1_axi_dma_0_1_xpm_memory_base : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_1_axi_dma_0_1_xpm_memory_base : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of design_1_axi_dma_0_1_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of design_1_axi_dma_0_1_xpm_memory_base : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of design_1_axi_dma_0_1_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of design_1_axi_dma_0_1_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of design_1_axi_dma_0_1_xpm_memory_base : entity is 13;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of design_1_axi_dma_0_1_xpm_memory_base : entity is 13;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of design_1_axi_dma_0_1_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of design_1_axi_dma_0_1_xpm_memory_base : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_axi_dma_0_1_xpm_memory_base : entity is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of design_1_axi_dma_0_1_xpm_memory_base : entity is 16;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of design_1_axi_dma_0_1_xpm_memory_base : entity is 16;
end design_1_axi_dma_0_1_xpm_memory_base;

architecture STRUCTURE of design_1_axi_dma_0_1_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \gen_rd_b.doutb_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 208;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 5;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12\ : label is 208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12\ : label is 12;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12\ : label is 12;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11\ : label is 208;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11\ : label is 6;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11\ : label is 11;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[0]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[10]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[11]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[12]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[1]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[2]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[3]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[4]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[5]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[6]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[7]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[8]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[9]\,
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[0]\,
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[10]\,
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[11]\,
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[12]\,
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[1]\,
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[2]\,
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[3]\,
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[4]\,
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[5]\,
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[6]\,
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[7]\,
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[8]\,
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[9]\,
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addra(3 downto 0),
      DIA(1) => '0',
      DIA(0) => dina(12),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12_DOA_UNCONNECTED\(1),
      DOA(0) => \gen_rd_b.doutb_reg0\(12),
      DOB(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(7 downto 6),
      DIB(1 downto 0) => dina(9 downto 8),
      DIC(1 downto 0) => dina(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 73 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 73 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 73 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 73 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 10;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 10;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 74;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 74;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 75776;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 1024;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 74;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 74;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 74;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 74;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 74;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 10;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 10;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 10;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 10;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 74;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 74;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 74;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 74;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 74;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 74;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 76;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ : entity is 76;
end \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\;

architecture STRUCTURE of \design_1_axi_dma_0_1_xpm_memory_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 35;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 75776;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 35;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 35;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 36;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 71;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 36;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 71;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 75776;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 1023;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 36;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 71;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 1023;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 36;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 71;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is "p0_d2";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 72;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 73;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is "p0_d2";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 72;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 73;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 75776;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 0;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 1023;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 72;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 73;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 1023;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 72;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 73;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg_0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => dina(35 downto 32),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => doutb(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => doutb(35 downto 32),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED\,
      WEA(3) => ena,
      WEA(2) => ena,
      WEA(1) => ena,
      WEA(0) => ena,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_1\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(67 downto 36),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => dina(71 downto 68),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => doutb(67 downto 36),
      DOPADOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => doutb(71 downto 68),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED\,
      WEA(3) => ena,
      WEA(2) => ena,
      WEA(1) => ena,
      WEA(0) => ena,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_2\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => addra(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => addrb(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 2) => B"00000000000000",
      DIADI(1 downto 0) => dina(73 downto 72),
      DIBDI(15 downto 0) => B"0000000000000011",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 2) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOBDO_UNCONNECTED\(15 downto 2),
      DOBDO(1 downto 0) => doutb(73 downto 72),
      DOPADOP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      REGCEAREGCE => '0',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      WEA(1) => ena,
      WEA(0) => ena,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_datamover_cmd_status is
  port (
    sig_init_done : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    s_axis_s2mm_cmd_tready : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC;
    sig_stat2wsc_status_ready : out STD_LOGIC;
    s2mm_decerr_i : out STD_LOGIC;
    s2mm_interr_i : out STD_LOGIC;
    s2mm_slverr_i : out STD_LOGIC;
    sts_received_i_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 22 downto 0 );
    sig_calc_error_reg_reg : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 55 downto 0 );
    sig_init_done_reg : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid_split : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_psm_halt : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg\ : in STD_LOGIC;
    sig_calc_error_reg_reg_0 : in STD_LOGIC;
    sig_calc_error_reg_reg_1 : in STD_LOGIC;
    sig_calc_error_reg_reg_2 : in STD_LOGIC;
    sig_calc_error_reg_reg_3 : in STD_LOGIC;
    sig_push_input_reg12_out : in STD_LOGIC;
    p_10_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]\ : in STD_LOGIC_VECTOR ( 55 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]\ : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_datamover_cmd_status : entity is "axi_datamover_cmd_status";
end design_1_axi_dma_0_1_axi_datamover_cmd_status;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_datamover_cmd_status is
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\design_1_axi_dma_0_1_axi_datamover_fifo__parameterized0\
     port map (
      D(22 downto 0) => D(22 downto 0),
      \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg\ => \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0\(26 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]\(26 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0\(0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\(0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => sig_stat2wsc_status_ready,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      p_8_out => p_8_out,
      s2mm_decerr_i => s2mm_decerr_i,
      s2mm_interr_i => s2mm_interr_i,
      s2mm_slverr_i => s2mm_slverr_i,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_reg_0 => sig_init_done_reg_0,
      sig_stream_rst => sig_stream_rst,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      sts_received_i_reg => sts_received_i_reg
    );
I_CMD_FIFO: entity work.design_1_axi_dma_0_1_axi_datamover_fifo
     port map (
      E(0) => E(0),
      Q(55 downto 0) => Q(55 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(55 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]\(55 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_10_out => p_10_out,
      s_axis_s2mm_cmd_tready => s_axis_s2mm_cmd_tready,
      s_axis_s2mm_cmd_tvalid_split => s_axis_s2mm_cmd_tvalid_split,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_calc_error_reg_reg_0 => sig_calc_error_reg_reg_0,
      sig_calc_error_reg_reg_1 => sig_calc_error_reg_reg_1,
      sig_calc_error_reg_reg_2 => sig_calc_error_reg_reg_2,
      sig_calc_error_reg_reg_3 => sig_calc_error_reg_reg_3,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_psm_halt => sig_psm_halt,
      sig_push_input_reg12_out => sig_push_input_reg12_out,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_dma_lite_if is
  port (
    s_axi_lite_arready : out STD_LOGIC;
    \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0\ : out STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    p_2_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_0_in1_in : out STD_LOGIC;
    irqdelay_wren0 : out STD_LOGIC;
    scndry_vect_out : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \GEN_ASYNC_WRITE.axi2ip_wrce_reg[16]_0\ : out STD_LOGIC;
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0\ : out STD_LOGIC;
    \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rdy_to2 : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    wvalid_reg_0 : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s2mm_dmasr : in STD_LOGIC;
    idle : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_1\ : in STD_LOGIC;
    \GEN_ASYNC_WRITE.bvalid_i_reg_0\ : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    \GEN_ASYNC_WRITE.rdy_cdc_from_reg_0\ : in STD_LOGIC;
    \dmacr_i_reg[2]_0\ : in STD_LOGIC;
    soft_reset_clr : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 29 downto 0 );
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_dma_lite_if : entity is "axi_dma_lite_if";
end design_1_axi_dma_0_1_axi_dma_lite_if;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_dma_lite_if is
  signal \^gen_async_read.axi2ip_rdaddr_i_reg[4]_0\ : STD_LOGIC;
  signal \^gen_async_read.axi2ip_rdaddr_i_reg[5]_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.read_in_progress_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1_n_0\ : STD_LOGIC;
  signal \^gen_async_read.s_axi_lite_rvalid_i_reg_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.AWVLD_CDC_TO_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG2_WREADY_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_1\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_2\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_3\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.WVLD_CDC_TO_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.awvalid_cdc_from_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.axi2ip_wrce[16]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.rdy_cdc_from_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.rdy_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.rdy_to2_reg_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_WRITE.wvalid_cdc_from_i_1_n_0\ : STD_LOGIC;
  signal araddr_d3 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal arready_d1 : STD_LOGIC;
  signal arready_d10 : STD_LOGIC;
  signal arready_d11 : STD_LOGIC;
  signal arready_d12 : STD_LOGIC;
  signal arready_d2 : STD_LOGIC;
  signal arready_d3 : STD_LOGIC;
  signal arready_d4 : STD_LOGIC;
  signal arready_d5 : STD_LOGIC;
  signal arready_d6 : STD_LOGIC;
  signal arready_d7 : STD_LOGIC;
  signal arready_d8 : STD_LOGIC;
  signal arready_d9 : STD_LOGIC;
  signal arvalid : STD_LOGIC;
  signal arvalid_d1 : STD_LOGIC;
  signal arvalid_d1_i_1_n_0 : STD_LOGIC;
  signal \arvalid_re__0\ : STD_LOGIC;
  signal awvalid : STD_LOGIC;
  signal awvalid_cdc_from : STD_LOGIC;
  signal awvalid_d1 : STD_LOGIC;
  signal awvalid_to : STD_LOGIC;
  signal awvalid_to2 : STD_LOGIC;
  signal axi2ip_rdaddr_i : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ip2axi_rddata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ip_addr_cap : STD_LOGIC;
  signal ip_arvalid_d2 : STD_LOGIC;
  signal ip_arvalid_d3 : STD_LOGIC;
  signal ip_arvalid_re : STD_LOGIC;
  signal ip_data_cap : STD_LOGIC;
  signal lite_rdata_cdc_from : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal lite_rdata_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_out : STD_LOGIC;
  signal \^p_2_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rdy : STD_LOGIC;
  signal rdy_back : STD_LOGIC;
  signal rdy_back_to : STD_LOGIC;
  signal rdy_cdc_from : STD_LOGIC;
  signal rdy_to2_cdc_from : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of rdy_to2_cdc_from : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of rdy_to2_cdc_from : signal is "no";
  signal read_in_progress : STD_LOGIC;
  signal rvalid : STD_LOGIC;
  signal \^s_axi_lite_arready\ : STD_LOGIC;
  signal \^s_axi_lite_bvalid\ : STD_LOGIC;
  signal wvalid : STD_LOGIC;
  signal wvalid_cdc_from : STD_LOGIC;
  signal wvalid_d1 : STD_LOGIC;
  signal wvalid_to : STD_LOGIC;
  signal wvalid_to2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_3\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \GEN_ASYNC_READ.read_in_progress_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.axi2ip_wrce[16]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \GEN_ASYNC_WRITE.rdy_i_1\ : label is "soft_lutpair61";
  attribute KEEP : string;
  attribute KEEP of \GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg\ : label is "no";
  attribute SOFT_HLUTNM of arvalid_d1_i_1 : label is "soft_lutpair59";
begin
  \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0\ <= \^gen_async_read.axi2ip_rdaddr_i_reg[4]_0\;
  \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0\ <= \^gen_async_read.axi2ip_rdaddr_i_reg[5]_0\;
  \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0\ <= \^gen_async_read.s_axi_lite_rvalid_i_reg_0\;
  p_2_out(2 downto 0) <= \^p_2_out\(2 downto 0);
  s_axi_lite_arready <= \^s_axi_lite_arready\;
  s_axi_lite_bvalid <= \^s_axi_lite_bvalid\;
\GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK\: entity work.\design_1_axi_dma_0_1_cdc_sync__parameterized3\
     port map (
      E(0) => ip_arvalid_re,
      ip_arvalid_d3 => ip_arvalid_d3,
      m_axi_sg_aclk => m_axi_sg_aclk,
      s_axi_lite_arready => \^s_axi_lite_arready\,
      scndry_out => ip_arvalid_d2
    );
\GEN_ASYNC_READ.REG_DATA2LITE_CLOCK\: entity work.\design_1_axi_dma_0_1_cdc_sync__parameterized4\
     port map (
      Q(31 downto 0) => lite_rdata_cdc_from(31 downto 0),
      s_axi_lite_aclk => s_axi_lite_aclk,
      scndry_vect_out(31 downto 0) => lite_rdata_d2(31 downto 0)
    );
\GEN_ASYNC_READ.REG_RADDR_TO_IPCLK\: entity work.\design_1_axi_dma_0_1_cdc_sync__parameterized2\
     port map (
      m_axi_sg_aclk => m_axi_sg_aclk,
      s_axi_lite_araddr(9 downto 0) => s_axi_lite_araddr(9 downto 0),
      scndry_vect_out(9 downto 0) => araddr_d3(9 downto 0)
    );
\GEN_ASYNC_READ.arready_d10_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => arready_d9,
      Q => arready_d10,
      R => wvalid_reg_0
    );
\GEN_ASYNC_READ.arready_d11_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => arready_d10,
      Q => arready_d11,
      R => wvalid_reg_0
    );
\GEN_ASYNC_READ.arready_d12_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => arready_d11,
      Q => arready_d12,
      R => wvalid_reg_0
    );
\GEN_ASYNC_READ.arready_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \^s_axi_lite_arready\,
      Q => arready_d1,
      R => wvalid_reg_0
    );
\GEN_ASYNC_READ.arready_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => arready_d1,
      Q => arready_d2,
      R => wvalid_reg_0
    );
\GEN_ASYNC_READ.arready_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => arready_d2,
      Q => arready_d3,
      R => wvalid_reg_0
    );
\GEN_ASYNC_READ.arready_d4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => arready_d3,
      Q => arready_d4,
      R => wvalid_reg_0
    );
\GEN_ASYNC_READ.arready_d5_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => arready_d4,
      Q => arready_d5,
      R => wvalid_reg_0
    );
\GEN_ASYNC_READ.arready_d6_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => arready_d5,
      Q => arready_d6,
      R => wvalid_reg_0
    );
\GEN_ASYNC_READ.arready_d7_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => arready_d6,
      Q => arready_d7,
      R => wvalid_reg_0
    );
\GEN_ASYNC_READ.arready_d8_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => arready_d7,
      Q => arready_d8,
      R => wvalid_reg_0
    );
\GEN_ASYNC_READ.arready_d9_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => arready_d8,
      Q => arready_d9,
      R => wvalid_reg_0
    );
\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => ip_arvalid_re,
      D => araddr_d3(0),
      Q => axi2ip_rdaddr_i(0),
      R => SR(0)
    );
\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => ip_arvalid_re,
      D => araddr_d3(1),
      Q => axi2ip_rdaddr_i(1),
      R => SR(0)
    );
\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => ip_arvalid_re,
      D => araddr_d3(2),
      Q => axi2ip_rdaddr_i(2),
      R => SR(0)
    );
\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => ip_arvalid_re,
      D => araddr_d3(3),
      Q => axi2ip_rdaddr_i(3),
      R => SR(0)
    );
\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => ip_arvalid_re,
      D => araddr_d3(4),
      Q => axi2ip_rdaddr_i(4),
      R => SR(0)
    );
\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => ip_arvalid_re,
      D => araddr_d3(5),
      Q => axi2ip_rdaddr_i(5),
      R => SR(0)
    );
\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => ip_arvalid_re,
      D => araddr_d3(6),
      Q => axi2ip_rdaddr_i(6),
      R => SR(0)
    );
\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => ip_arvalid_re,
      D => araddr_d3(7),
      Q => axi2ip_rdaddr_i(7),
      R => SR(0)
    );
\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => ip_arvalid_re,
      D => araddr_d3(8),
      Q => axi2ip_rdaddr_i(8),
      R => SR(0)
    );
\GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => ip_arvalid_re,
      D => araddr_d3(9),
      Q => axi2ip_rdaddr_i(9),
      R => SR(0)
    );
\GEN_ASYNC_READ.ip_arvalid_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ip_arvalid_d2,
      Q => ip_arvalid_d3,
      R => SR(0)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF44444"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_0\,
      I1 => s2mm_dmasr,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_2_n_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_2_n_0\,
      O => ip2axi_rddata(0)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000280000000002"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6_n_0\,
      I1 => axi2ip_rdaddr_i(3),
      I2 => axi2ip_rdaddr_i(4),
      I3 => axi2ip_rdaddr_i(2),
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0\,
      I5 => axi2ip_rdaddr_i(5),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[0]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(4),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]_0\,
      I3 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(4),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0\,
      O => ip2axi_rddata(10)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(5),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(5),
      O => ip2axi_rddata(11)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(6),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(6),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_2_n_0\,
      O => ip2axi_rddata(12)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]_0\,
      I2 => \^gen_async_read.axi2ip_rdaddr_i_reg[4]_0\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_0\(0),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[12]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(7),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(7),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_2_n_0\,
      O => ip2axi_rddata(13)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdaddr_i_reg[4]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_0\(1),
      I2 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_0\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13]_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[13]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(8),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(8),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2_n_0\,
      O => ip2axi_rddata(14)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_1\,
      I2 => \^gen_async_read.axi2ip_rdaddr_i_reg[4]_0\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_0\(2),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[14]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(9),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(9),
      O => ip2axi_rddata(15)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(10),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(10),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_2_n_0\,
      O => ip2axi_rddata(16)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdaddr_i_reg[4]_0\,
      I1 => s2mm_dmacr(1),
      I2 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_0\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_1\(0),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[16]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0\(1),
      I1 => \^gen_async_read.axi2ip_rdaddr_i_reg[4]_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(11),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_2_n_0\,
      O => ip2axi_rddata(17)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(11),
      I2 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_0\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_1\(1),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0\(2),
      I1 => \^gen_async_read.axi2ip_rdaddr_i_reg[4]_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(12),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_3_n_0\,
      O => ip2axi_rddata(18)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF7FFFF"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6_n_0\,
      I1 => axi2ip_rdaddr_i(4),
      I2 => axi2ip_rdaddr_i(2),
      I3 => axi2ip_rdaddr_i(3),
      I4 => axi2ip_rdaddr_i(5),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0\,
      O => \^gen_async_read.axi2ip_rdaddr_i_reg[4]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(12),
      I2 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_0\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_1\(2),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[18]_i_3_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(13),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_1\(3),
      I3 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_2_n_0\,
      O => ip2axi_rddata(19)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(13),
      I2 => \^gen_async_read.axi2ip_rdaddr_i_reg[4]_0\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0\(3),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[19]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_2_n_0\,
      I1 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_0\,
      I2 => idle,
      O => ip2axi_rddata(1)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004400000000000"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0\,
      I1 => axi2ip_rdaddr_i(5),
      I2 => axi2ip_rdaddr_i(3),
      I3 => axi2ip_rdaddr_i(2),
      I4 => axi2ip_rdaddr_i(4),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6_n_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[1]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(14),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_1\(4),
      I3 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_2_n_0\,
      O => ip2axi_rddata(20)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdaddr_i_reg[4]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0\(4),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(14),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[20]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(15),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_1\(5),
      I3 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_2_n_0\,
      O => ip2axi_rddata(21)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(15),
      I2 => \^gen_async_read.axi2ip_rdaddr_i_reg[4]_0\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0\(5),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(16),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_1\(6),
      I3 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_2_n_0\,
      O => ip2axi_rddata(22)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdaddr_i_reg[4]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0\(6),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(16),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(17),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_1\(7),
      I3 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2_n_0\,
      O => ip2axi_rddata(23)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdaddr_i_reg[4]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0\(7),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(17),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[23]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(18),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2\(0),
      I3 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_2_n_0\,
      O => ip2axi_rddata(24)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdaddr_i_reg[4]_0\,
      I1 => Q(0),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(18),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(19),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2\(1),
      I3 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_2_n_0\,
      O => ip2axi_rddata(25)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(19),
      I2 => \^gen_async_read.axi2ip_rdaddr_i_reg[4]_0\,
      I3 => Q(1),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[25]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(20),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2\(2),
      I3 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_2_n_0\,
      O => ip2axi_rddata(26)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(20),
      I2 => \^gen_async_read.axi2ip_rdaddr_i_reg[4]_0\,
      I3 => Q(2),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[26]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(21),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2\(3),
      I3 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_2_n_0\,
      O => ip2axi_rddata(27)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(21),
      I2 => \^gen_async_read.axi2ip_rdaddr_i_reg[4]_0\,
      I3 => Q(3),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[27]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(22),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2\(4),
      I3 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2_n_0\,
      O => ip2axi_rddata(28)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdaddr_i_reg[4]_0\,
      I1 => Q(4),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(22),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(23),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2\(5),
      I3 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_2_n_0\,
      O => ip2axi_rddata(29)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdaddr_i_reg[4]_0\,
      I1 => Q(5),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(23),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[29]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(24),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(24),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_3_n_0\,
      O => ip2axi_rddata(30)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF7FFFFFF"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6_n_0\,
      I1 => axi2ip_rdaddr_i(4),
      I2 => axi2ip_rdaddr_i(2),
      I3 => axi2ip_rdaddr_i(3),
      I4 => axi2ip_rdaddr_i(5),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdaddr_i_reg[4]_0\,
      I1 => Q(6),
      I2 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_0\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2\(6),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_3_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(25),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2\(7),
      I3 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0\,
      O => ip2axi_rddata(31)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0\,
      I1 => axi2ip_rdaddr_i(5),
      I2 => axi2ip_rdaddr_i(3),
      I3 => axi2ip_rdaddr_i(2),
      I4 => axi2ip_rdaddr_i(4),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6_n_0\,
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFFFFFF"
    )
        port map (
      I0 => axi2ip_rdaddr_i(5),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0\,
      I2 => axi2ip_rdaddr_i(2),
      I3 => axi2ip_rdaddr_i(4),
      I4 => axi2ip_rdaddr_i(3),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6_n_0\,
      O => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(25),
      I2 => \^gen_async_read.axi2ip_rdaddr_i_reg[4]_0\,
      I3 => Q(7),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_4_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => axi2ip_rdaddr_i(1),
      I1 => axi2ip_rdaddr_i(0),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_5_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010100"
    )
        port map (
      I0 => axi2ip_rdaddr_i(7),
      I1 => axi2ip_rdaddr_i(8),
      I2 => axi2ip_rdaddr_i(9),
      I3 => axi2ip_rdaddr_i(6),
      I4 => axi2ip_rdaddr_i(5),
      O => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_6_n_0\
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdaddr_i_reg[4]_0\,
      I1 => s2mm_dmacr(0),
      I2 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_0\,
      O => ip2axi_rddata(3)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdaddr_i_reg[4]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0\(0),
      I2 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_0\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_0\,
      O => ip2axi_rddata(4)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(0),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(0),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0\,
      O => ip2axi_rddata(6)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(1),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0\,
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(1),
      O => ip2axi_rddata(7)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(2),
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_0\,
      I3 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(2),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0\,
      O => ip2axi_rddata(8)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^gen_async_read.axi2ip_rdaddr_i_reg[5]_0\,
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]_0\,
      I2 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(3),
      I3 => \GEN_ASYNC_READ.lite_rdata_cdc_from[30]_i_2_n_0\,
      I4 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(3),
      I5 => \GEN_ASYNC_READ.lite_rdata_cdc_from[31]_i_2_n_0\,
      O => ip2axi_rddata(9)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(0),
      Q => lite_rdata_cdc_from(0),
      R => SR(0)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(10),
      Q => lite_rdata_cdc_from(10),
      R => SR(0)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(11),
      Q => lite_rdata_cdc_from(11),
      R => SR(0)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(12),
      Q => lite_rdata_cdc_from(12),
      R => SR(0)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(13),
      Q => lite_rdata_cdc_from(13),
      R => SR(0)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(14),
      Q => lite_rdata_cdc_from(14),
      R => SR(0)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(15),
      Q => lite_rdata_cdc_from(15),
      R => SR(0)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(16),
      Q => lite_rdata_cdc_from(16),
      R => SR(0)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(17),
      Q => lite_rdata_cdc_from(17),
      R => SR(0)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(18),
      Q => lite_rdata_cdc_from(18),
      R => SR(0)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(19),
      Q => lite_rdata_cdc_from(19),
      R => SR(0)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(1),
      Q => lite_rdata_cdc_from(1),
      R => SR(0)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(20),
      Q => lite_rdata_cdc_from(20),
      R => SR(0)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(21),
      Q => lite_rdata_cdc_from(21),
      R => SR(0)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(22),
      Q => lite_rdata_cdc_from(22),
      R => SR(0)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(23),
      Q => lite_rdata_cdc_from(23),
      R => SR(0)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(24),
      Q => lite_rdata_cdc_from(24),
      R => SR(0)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(25),
      Q => lite_rdata_cdc_from(25),
      R => SR(0)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(26),
      Q => lite_rdata_cdc_from(26),
      R => SR(0)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(27),
      Q => lite_rdata_cdc_from(27),
      R => SR(0)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(28),
      Q => lite_rdata_cdc_from(28),
      R => SR(0)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(29),
      Q => lite_rdata_cdc_from(29),
      R => SR(0)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => D(0),
      Q => lite_rdata_cdc_from(2),
      R => SR(0)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(30),
      Q => lite_rdata_cdc_from(30),
      R => SR(0)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(31),
      Q => lite_rdata_cdc_from(31),
      R => SR(0)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(3),
      Q => lite_rdata_cdc_from(3),
      R => SR(0)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(4),
      Q => lite_rdata_cdc_from(4),
      R => SR(0)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => D(1),
      Q => lite_rdata_cdc_from(5),
      R => SR(0)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(6),
      Q => lite_rdata_cdc_from(6),
      R => SR(0)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(7),
      Q => lite_rdata_cdc_from(7),
      R => SR(0)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(8),
      Q => lite_rdata_cdc_from(8),
      R => SR(0)
    );
\GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => rvalid,
      D => ip2axi_rddata(9),
      Q => lite_rdata_cdc_from(9),
      R => SR(0)
    );
\GEN_ASYNC_READ.read_in_progress_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => read_in_progress,
      I1 => arvalid,
      I2 => arvalid_d1,
      I3 => \GEN_ASYNC_WRITE.bvalid_i_reg_0\,
      I4 => \^gen_async_read.s_axi_lite_rvalid_i_reg_0\,
      O => \GEN_ASYNC_READ.read_in_progress_i_1_n_0\
    );
\GEN_ASYNC_READ.read_in_progress_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.read_in_progress_i_1_n_0\,
      Q => read_in_progress,
      R => '0'
    );
\GEN_ASYNC_READ.rvalid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => ip_arvalid_re,
      Q => rvalid,
      R => SR(0)
    );
\GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => s_axi_lite_rready,
      I1 => \^gen_async_read.s_axi_lite_rvalid_i_reg_0\,
      I2 => \GEN_ASYNC_WRITE.bvalid_i_reg_0\,
      O => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(0),
      Q => s_axi_lite_rdata(0),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(10),
      Q => s_axi_lite_rdata(10),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(11),
      Q => s_axi_lite_rdata(11),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(12),
      Q => s_axi_lite_rdata(12),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(13),
      Q => s_axi_lite_rdata(13),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(14),
      Q => s_axi_lite_rdata(14),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(15),
      Q => s_axi_lite_rdata(15),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(16),
      Q => s_axi_lite_rdata(16),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(17),
      Q => s_axi_lite_rdata(17),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(18),
      Q => s_axi_lite_rdata(18),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(19),
      Q => s_axi_lite_rdata(19),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(1),
      Q => s_axi_lite_rdata(1),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(20),
      Q => s_axi_lite_rdata(20),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(21),
      Q => s_axi_lite_rdata(21),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(22),
      Q => s_axi_lite_rdata(22),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(23),
      Q => s_axi_lite_rdata(23),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(24),
      Q => s_axi_lite_rdata(24),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(25),
      Q => s_axi_lite_rdata(25),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(26),
      Q => s_axi_lite_rdata(26),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(27),
      Q => s_axi_lite_rdata(27),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(28),
      Q => s_axi_lite_rdata(28),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(29),
      Q => s_axi_lite_rdata(29),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(2),
      Q => s_axi_lite_rdata(2),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(30),
      Q => s_axi_lite_rdata(30),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(31),
      Q => s_axi_lite_rdata(31),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(3),
      Q => s_axi_lite_rdata(3),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(4),
      Q => s_axi_lite_rdata(4),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(5),
      Q => s_axi_lite_rdata(5),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(6),
      Q => s_axi_lite_rdata(6),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(7),
      Q => s_axi_lite_rdata(7),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(8),
      Q => s_axi_lite_rdata(8),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => arready_d12,
      D => lite_rdata_d2(9),
      Q => s_axi_lite_rdata(9),
      R => \GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08C8"
    )
        port map (
      I0 => arready_d12,
      I1 => \GEN_ASYNC_WRITE.bvalid_i_reg_0\,
      I2 => \^gen_async_read.s_axi_lite_rvalid_i_reg_0\,
      I3 => s_axi_lite_rready,
      O => \GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1_n_0\
    );
\GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_READ.s_axi_lite_rvalid_i_i_1_n_0\,
      Q => \^gen_async_read.s_axi_lite_rvalid_i_reg_0\,
      R => '0'
    );
\GEN_ASYNC_WRITE.AWVLD_CDC_TO\: entity work.design_1_axi_dma_0_1_cdc_sync_19
     port map (
      \GEN_ASYNC_WRITE.awvalid_to2_reg\ => \GEN_ASYNC_WRITE.AWVLD_CDC_TO_n_0\,
      awvalid_to2 => awvalid_to2,
      ip_addr_cap => ip_addr_cap,
      m_axi_sg_aclk => m_axi_sg_aclk,
      prmry_in => awvalid_cdc_from,
      scndry_out => awvalid_to
    );
\GEN_ASYNC_WRITE.REG2_WREADY\: entity work.design_1_axi_dma_0_1_cdc_sync_20
     port map (
      \GEN_ASYNC_WRITE.bvalid_i_reg\ => \GEN_ASYNC_WRITE.rdy_to2_reg_n_0\,
      \GEN_ASYNC_WRITE.bvalid_i_reg_0\ => \GEN_ASYNC_WRITE.bvalid_i_reg_0\,
      \GEN_ASYNC_WRITE.rdy_to2_reg\ => \GEN_ASYNC_WRITE.REG2_WREADY_n_0\,
      prmry_in => rdy_cdc_from,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => \^s_axi_lite_bvalid\,
      scndry_out => scndry_out
    );
\GEN_ASYNC_WRITE.REG3_WREADY\: entity work.design_1_axi_dma_0_1_cdc_sync_21
     port map (
      \GEN_ASYNC_WRITE.rdy_cdc_from_reg\ => \GEN_ASYNC_WRITE.rdy_cdc_from_reg_0\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      p_0_out => p_0_out,
      prmry_in => rdy_to2_cdc_from,
      rdy_back => rdy_back,
      scndry_out => rdy_back_to
    );
\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK\: entity work.\design_1_axi_dma_0_1_cdc_sync__parameterized0\
     port map (
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_1\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_1\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_2\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_3\,
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\ => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_0\,
      \GEN_ASYNC_WRITE.axi2ip_wrce_reg[12]\ => \GEN_ASYNC_WRITE.rdy_cdc_from_reg_0\,
      \GEN_ASYNC_WRITE.axi2ip_wrce_reg[16]\ => \GEN_ASYNC_WRITE.axi2ip_wrce[16]_i_2_n_0\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      rdy => rdy,
      s_axi_lite_awaddr(4 downto 0) => s_axi_lite_awaddr(4 downto 0)
    );
\GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1\: entity work.\design_1_axi_dma_0_1_cdc_sync__parameterized1\
     port map (
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0\(0) => \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\(0),
      Q(7 downto 0) => Q(7 downto 0),
      \dmacr_i_reg[2]\ => \dmacr_i_reg[2]\,
      \dmacr_i_reg[2]_0\ => \dmacr_i_reg[2]_0\,
      irqdelay_wren0 => irqdelay_wren0,
      irqdelay_wren_reg => \^p_2_out\(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\ => \out\,
      s_axi_lite_wdata(29 downto 0) => s_axi_lite_wdata(29 downto 0),
      scndry_vect_out(28 downto 0) => scndry_vect_out(28 downto 0),
      soft_reset_clr => soft_reset_clr
    );
\GEN_ASYNC_WRITE.WVLD_CDC_TO\: entity work.design_1_axi_dma_0_1_cdc_sync_22
     port map (
      \GEN_ASYNC_WRITE.wvalid_to2_reg\ => \GEN_ASYNC_WRITE.WVLD_CDC_TO_n_0\,
      ip_data_cap => ip_data_cap,
      m_axi_sg_aclk => m_axi_sg_aclk,
      prmry_in => wvalid_cdc_from,
      scndry_out => wvalid_to,
      wvalid_to2 => wvalid_to2
    );
\GEN_ASYNC_WRITE.awvalid_cdc_from_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => awvalid_d1,
      I1 => awvalid,
      I2 => awvalid_cdc_from,
      O => \GEN_ASYNC_WRITE.awvalid_cdc_from_i_1_n_0\
    );
\GEN_ASYNC_WRITE.awvalid_cdc_from_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.awvalid_cdc_from_i_1_n_0\,
      Q => awvalid_cdc_from,
      R => \GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0\
    );
\GEN_ASYNC_WRITE.awvalid_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axi_lite_bvalid\,
      I1 => \GEN_ASYNC_WRITE.bvalid_i_reg_0\,
      O => \GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0\
    );
\GEN_ASYNC_WRITE.awvalid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => awvalid,
      Q => awvalid_d1,
      R => \GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0\
    );
\GEN_ASYNC_WRITE.awvalid_to2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => awvalid_to,
      Q => awvalid_to2,
      R => SR(0)
    );
\GEN_ASYNC_WRITE.axi2ip_wrce[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rdy,
      I1 => \GEN_ASYNC_WRITE.rdy_cdc_from_reg_0\,
      O => \GEN_ASYNC_WRITE.axi2ip_wrce[16]_i_2_n_0\
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_3\,
      Q => \^p_2_out\(0),
      R => '0'
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_1\,
      Q => p_0_in1_in,
      R => '0'
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_2\,
      Q => \^p_2_out\(1),
      R => '0'
    );
\GEN_ASYNC_WRITE.axi2ip_wrce_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK_n_0\,
      Q => \^p_2_out\(2),
      R => '0'
    );
\GEN_ASYNC_WRITE.bvalid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.REG2_WREADY_n_0\,
      Q => \^s_axi_lite_bvalid\,
      R => '0'
    );
\GEN_ASYNC_WRITE.ip_addr_cap_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.AWVLD_CDC_TO_n_0\,
      Q => ip_addr_cap,
      R => p_0_out
    );
\GEN_ASYNC_WRITE.ip_data_cap_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.WVLD_CDC_TO_n_0\,
      Q => ip_data_cap,
      R => p_0_out
    );
\GEN_ASYNC_WRITE.rdy_back_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => rdy_back_to,
      Q => rdy_back,
      R => SR(0)
    );
\GEN_ASYNC_WRITE.rdy_cdc_from_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rdy,
      I1 => rdy_cdc_from,
      O => \GEN_ASYNC_WRITE.rdy_cdc_from_i_1_n_0\
    );
\GEN_ASYNC_WRITE.rdy_cdc_from_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.rdy_cdc_from_i_1_n_0\,
      Q => rdy_cdc_from,
      R => p_0_out
    );
\GEN_ASYNC_WRITE.rdy_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => ip_addr_cap,
      I1 => ip_data_cap,
      I2 => rdy,
      O => \GEN_ASYNC_WRITE.rdy_i_1_n_0\
    );
\GEN_ASYNC_WRITE.rdy_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.rdy_i_1_n_0\,
      Q => rdy,
      R => p_0_out
    );
\GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => rdy_to2,
      Q => rdy_to2_cdc_from,
      R => '0'
    );
\GEN_ASYNC_WRITE.rdy_to2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => rdy_to2,
      Q => \GEN_ASYNC_WRITE.rdy_to2_reg_n_0\,
      R => '0'
    );
\GEN_ASYNC_WRITE.wvalid_cdc_from_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => wvalid_d1,
      I1 => wvalid,
      I2 => wvalid_cdc_from,
      O => \GEN_ASYNC_WRITE.wvalid_cdc_from_i_1_n_0\
    );
\GEN_ASYNC_WRITE.wvalid_cdc_from_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_ASYNC_WRITE.wvalid_cdc_from_i_1_n_0\,
      Q => wvalid_cdc_from,
      R => \GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0\
    );
\GEN_ASYNC_WRITE.wvalid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => wvalid,
      Q => wvalid_d1,
      R => \GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0\
    );
\GEN_ASYNC_WRITE.wvalid_to2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => wvalid_to,
      Q => wvalid_to2,
      R => SR(0)
    );
\GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^p_2_out\(2),
      I1 => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0\,
      I2 => \out\,
      O => \GEN_ASYNC_WRITE.axi2ip_wrce_reg[16]_0\
    );
arready_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \arvalid_re__0\,
      Q => \^s_axi_lite_arready\,
      R => wvalid_reg_0
    );
arvalid_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => arvalid,
      I1 => \GEN_ASYNC_WRITE.bvalid_i_reg_0\,
      I2 => \^gen_async_read.s_axi_lite_rvalid_i_reg_0\,
      O => arvalid_d1_i_1_n_0
    );
arvalid_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => arvalid_d1_i_1_n_0,
      Q => arvalid_d1,
      R => '0'
    );
arvalid_re: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => arvalid,
      I1 => read_in_progress,
      I2 => arvalid_d1,
      I3 => \^gen_async_read.s_axi_lite_rvalid_i_reg_0\,
      O => \arvalid_re__0\
    );
arvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_arvalid,
      Q => arvalid,
      R => wvalid_reg_0
    );
awvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awvalid,
      Q => awvalid,
      R => wvalid_reg_0
    );
wvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wvalid,
      Q => wvalid,
      R => wvalid_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_dma_reset is
  port (
    \out\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    \GEN_ASYNC_RESET.s_soft_reset_i_reg_0\ : out STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    s2mm_sts_reset_out_n : out STD_LOGIC;
    soft_reset_d1 : out STD_LOGIC;
    s2mm_halt : out STD_LOGIC;
    sinit : out STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg_0\ : out STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg_1\ : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ASYNC_RESET.halt_i_reg_0\ : out STD_LOGIC;
    \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg_0\ : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    s2mm_all_idle : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    soft_reset : in STD_LOGIC;
    soft_reset_re0 : in STD_LOGIC;
    s2mm_stop : in STD_LOGIC;
    soft_reset_clr : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    sig_rst2all_stop_request : in STD_LOGIC;
    scndry_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_dma_reset : entity is "axi_dma_reset";
end design_1_axi_dma_0_1_axi_dma_reset;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_dma_reset is
  signal \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_RESET.REG_HALT_CMPLT_IN_n_0\ : STD_LOGIC;
  signal \GEN_ASYNC_RESET.REG_RESET_OUT_n_0\ : STD_LOGIC;
  signal \^gen_async_reset.s_soft_reset_i_reg_0\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \GEN_ASYNC_RESET.s_soft_reset_i_reg_0\ : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \GEN_ASYNC_RESET.s_soft_reset_i_reg_0\ : signal is "no";
  signal assert_sftrst_d1 : STD_LOGIC;
  signal halt_cmplt_reg : STD_LOGIC;
  signal min_assert_sftrst : STD_LOGIC;
  signal n_0_1328 : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  attribute RTL_KEEP of \out\ : signal is "true";
  attribute equivalent_register_removal of \out\ : signal is "no";
  signal p_1_out : STD_LOGIC;
  signal \^s2mm_halt\ : STD_LOGIC;
  signal \^s2mm_prmry_reset_out_n\ : STD_LOGIC;
  attribute RTL_KEEP of s2mm_prmry_reset_out_n : signal is "true";
  attribute equivalent_register_removal of s2mm_prmry_reset_out_n : signal is "no";
  signal s_halt : STD_LOGIC;
  signal s_soft_reset_i : STD_LOGIC;
  signal s_soft_reset_i_d1 : STD_LOGIC;
  signal s_soft_reset_i_re : STD_LOGIC;
  signal scndry_resetn_i : STD_LOGIC;
  signal sft_rst_dly1 : STD_LOGIC;
  signal sft_rst_dly10 : STD_LOGIC;
  signal sft_rst_dly11 : STD_LOGIC;
  signal sft_rst_dly12 : STD_LOGIC;
  signal sft_rst_dly13 : STD_LOGIC;
  signal sft_rst_dly14 : STD_LOGIC;
  signal sft_rst_dly15 : STD_LOGIC;
  signal sft_rst_dly16 : STD_LOGIC;
  signal sft_rst_dly2 : STD_LOGIC;
  signal sft_rst_dly3 : STD_LOGIC;
  signal sft_rst_dly4 : STD_LOGIC;
  signal sft_rst_dly5 : STD_LOGIC;
  signal sft_rst_dly6 : STD_LOGIC;
  signal sft_rst_dly7 : STD_LOGIC;
  signal sft_rst_dly8 : STD_LOGIC;
  signal sft_rst_dly9 : STD_LOGIC;
  signal soft_reset_re : STD_LOGIC;
  attribute equivalent_register_removal of \GEN_ASYNC_RESET.scndry_resetn_i_reg\ : label is "no";
  attribute KEEP : string;
  attribute KEEP of \GEN_ASYNC_RESET.scndry_resetn_reg\ : label is "yes";
  attribute equivalent_register_removal of \GEN_ASYNC_RESET.scndry_resetn_reg\ : label is "no";
begin
  \GEN_ASYNC_RESET.s_soft_reset_i_reg_0\ <= \^gen_async_reset.s_soft_reset_i_reg_0\;
  \out\ <= \^out\;
  s2mm_halt <= \^s2mm_halt\;
  s2mm_prmry_reset_out_n <= \^s2mm_prmry_reset_out_n\;
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS\: entity work.design_1_axi_dma_0_1_cdc_sync_1
     port map (
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      prmry_in => s_halt,
      scndry_out => p_1_out
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => sft_rst_dly16,
      I1 => min_assert_sftrst,
      I2 => s_soft_reset_i_d1,
      I3 => s_soft_reset_i,
      O => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1_n_0\
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_i_1_n_0\,
      Q => min_assert_sftrst,
      R => '0'
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => soft_reset_re,
      I1 => s2mm_stop,
      O => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_i_1_n_0\
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_i_1_n_0\,
      Q => s_halt,
      R => '0'
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly10_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => sft_rst_dly9,
      Q => sft_rst_dly10,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly11_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => sft_rst_dly10,
      Q => sft_rst_dly11,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly12_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => sft_rst_dly11,
      Q => sft_rst_dly12,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly13_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => sft_rst_dly12,
      Q => sft_rst_dly13,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly14_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => sft_rst_dly13,
      Q => sft_rst_dly14,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly15_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => sft_rst_dly14,
      Q => sft_rst_dly15,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly16_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => sft_rst_dly15,
      Q => sft_rst_dly16,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_soft_reset_i,
      I1 => s_soft_reset_i_d1,
      O => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly1_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => '0',
      Q => sft_rst_dly1,
      S => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => sft_rst_dly1,
      Q => sft_rst_dly2,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => sft_rst_dly2,
      Q => sft_rst_dly3,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => sft_rst_dly3,
      Q => sft_rst_dly4,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly5_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => sft_rst_dly4,
      Q => sft_rst_dly5,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly6_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => sft_rst_dly5,
      Q => sft_rst_dly6,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly7_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => sft_rst_dly6,
      Q => sft_rst_dly7,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly8_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => sft_rst_dly7,
      Q => sft_rst_dly8,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.sft_rst_dly9_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => s2mm_all_idle,
      D => sft_rst_dly8,
      Q => sft_rst_dly9,
      R => s_soft_reset_i_re
    );
\GEN_ASYNC_RESET.REG_HALT_CMPLT_IN\: entity work.design_1_axi_dma_0_1_cdc_sync_2
     port map (
      \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg\ => \GEN_ASYNC_RESET.REG_HALT_CMPLT_IN_n_0\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      prmry_in => halt_cmplt_reg,
      s2mm_all_idle => s2mm_all_idle,
      s_soft_reset_i => s_soft_reset_i,
      soft_reset => soft_reset,
      soft_reset_clr => soft_reset_clr
    );
\GEN_ASYNC_RESET.REG_RESET_OUT\: entity work.design_1_axi_dma_0_1_cdc_sync_3
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GEN_ASYNC_RESET.REG_RESET_OUT_n_0\,
      \GEN_ASYNC_RESET.halt_i_reg\ => p_1_out,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      prmry_in => scndry_resetn_i,
      s2mm_halt => \^s2mm_halt\,
      scndry_out => \^s2mm_prmry_reset_out_n\
    );
\GEN_ASYNC_RESET.halt_cmplt_reg_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_halt_cmplt,
      Q => halt_cmplt_reg,
      R => '0'
    );
\GEN_ASYNC_RESET.halt_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_ASYNC_RESET.REG_RESET_OUT_n_0\,
      Q => \^s2mm_halt\,
      R => '0'
    );
\GEN_ASYNC_RESET.s_soft_reset_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_ASYNC_RESET.REG_HALT_CMPLT_IN_n_0\,
      Q => s_soft_reset_i,
      R => '0'
    );
\GEN_ASYNC_RESET.scndry_resetn_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \^gen_async_reset.s_soft_reset_i_reg_0\,
      Q => scndry_resetn_i,
      R => '0'
    );
\GEN_ASYNC_RESET.scndry_resetn_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \^gen_async_reset.s_soft_reset_i_reg_0\,
      Q => \^out\,
      R => '0'
    );
\GEN_PNTR_FOR_CH2.ch2_sg_idle_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out\,
      I1 => p_0_in,
      O => \GEN_ASYNC_RESET.scndry_resetn_reg_0\
    );
\GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_reg_s2mm[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\,
      O => sinit
    );
\GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => min_assert_sftrst,
      I1 => assert_sftrst_d1,
      I2 => scndry_out,
      I3 => soft_reset_clr,
      O => \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg_0\
    );
assert_sftrst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => min_assert_sftrst,
      Q => assert_sftrst_d1,
      R => '0'
    );
\counter[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => m_axi_sg_rlast,
      I1 => m_axi_sg_rvalid,
      I2 => \^out\,
      O => SS(0)
    );
dm_prmry_resetn_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s2mm_prmry_reset_out_n\,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\
    );
\dmacr_i[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out\,
      I1 => soft_reset,
      O => \GEN_ASYNC_RESET.scndry_resetn_reg_1\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => s2mm_sts_reset_out_n
    );
i_1328: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\,
      O => n_0_1328
    );
prmry_resetn_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s2mm_prmry_reset_out_n\,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\
    );
resetn_i: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => s_soft_reset_i,
      I1 => scndry_out,
      I2 => min_assert_sftrst,
      O => \^gen_async_reset.s_soft_reset_i_reg_0\
    );
s_soft_reset_i_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s_soft_reset_i,
      Q => s_soft_reset_i_d1,
      R => '0'
    );
sig_s_h_halt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^s2mm_halt\,
      I1 => sig_rst2all_stop_request,
      O => \GEN_ASYNC_RESET.halt_i_reg_0\
    );
soft_reset_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => soft_reset,
      Q => soft_reset_d1,
      R => '0'
    );
soft_reset_re_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => soft_reset_re0,
      Q => soft_reset_re,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_dma_s2mm_mngr is
  port (
    p_8_out_0 : out STD_LOGIC;
    s2mm_stop : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    s_axis_s2mm_cmd_tvalid_split : out STD_LOGIC;
    m_axis_s2mm_sts_tready : out STD_LOGIC;
    dma_s2mm_error : out STD_LOGIC;
    s_axis_s2mm_updtptr_tlast : out STD_LOGIC;
    s_axis_s2mm_updtsts_tvalid : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    all_is_idle_d1_reg : out STD_LOGIC;
    s2mm_cs : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    updt_data_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \GEN_DESC_UPDT_QUEUE.updt_sts_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\ : out STD_LOGIC;
    \QUEUE_COUNT.cmnds_queued_shift_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_halted_clr_reg : out STD_LOGIC;
    \updt_desc_reg0_reg[31]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    sinit : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    s2mm_interr_i : in STD_LOGIC;
    s2mm_slverr_i : in STD_LOGIC;
    s2mm_decerr_i : in STD_LOGIC;
    s2mm_halted_set0 : in STD_LOGIC;
    s2mm_all_idle : in STD_LOGIC;
    s2mm_stop_i2_out : in STD_LOGIC;
    \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_0\ : in STD_LOGIC;
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg\ : in STD_LOGIC;
    \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg\ : in STD_LOGIC;
    updt_data_reg_0 : in STD_LOGIC;
    s_axis_s2mm_cmd_tready : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axis_s2mm_sts_tvalid_int : in STD_LOGIC;
    idle : in STD_LOGIC;
    ptr2_queue_full : in STD_LOGIC;
    sts2_queue_full : in STD_LOGIC;
    p_32_out : in STD_LOGIC;
    p_26_out : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    s2mm_dmasr : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 26 downto 0 );
    queue_rden2_new : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \QUEUE_COUNT.cmnds_queued_shift_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_dma_s2mm_mngr : entity is "axi_dma_s2mm_mngr";
end design_1_axi_dma_0_1_axi_dma_s2mm_mngr;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_dma_s2mm_mngr is
  signal \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_n_5\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_n_7\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_10\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_11\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_3\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_9\ : STD_LOGIC;
  signal cmd_wr_mask : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
  signal p_19_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal \^p_8_out_0\ : STD_LOGIC;
  signal s2mm_brcvd : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \^s2mm_cs\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axis_s2mm_cmd_tvalid_split\ : STD_LOGIC;
  signal \^s_axis_s2mm_updtptr_tlast\ : STD_LOGIC;
  signal sts_received_d1 : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
  p_8_out_0 <= \^p_8_out_0\;
  s2mm_cs(0) <= \^s2mm_cs\(0);
  s_axis_s2mm_cmd_tvalid_split <= \^s_axis_s2mm_cmd_tvalid_split\;
  s_axis_s2mm_updtptr_tlast <= \^s_axis_s2mm_updtptr_tlast\;
\GEN_S2MM.reg2[90]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^p_0_in\,
      I1 => \out\,
      O => SR(0)
    );
\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF\: entity work.design_1_axi_dma_0_1_axi_dma_s2mm_sg_if
     port map (
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[0]_0\ => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_10\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[22]_0\(22 downto 0) => s2mm_brcvd(22 downto 0),
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[26]_0\ => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_3\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[30]_0\(27 downto 0) => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(27 downto 0),
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]_0\ => \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(28),
      \GEN_DESC_UPDT_QUEUE.sts_received_d1_reg_0\ => \^p_8_out_0\,
      \GEN_DESC_UPDT_QUEUE.updt_sts_reg_0\ => s_axis_s2mm_updtsts_tvalid,
      \GEN_DESC_UPDT_QUEUE.updt_sts_reg_1\(0) => \GEN_DESC_UPDT_QUEUE.updt_sts_reg\(0),
      \GEN_SOF_QUEUE_MODE.cmd_wr_mask_reg_0\ => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_9\,
      Q(25 downto 0) => Q(26 downto 1),
      \QUEUE_COUNT.cmnds_queued_shift_reg[0]\ => \^s2mm_cs\(0),
      \QUEUE_COUNT.cmnds_queued_shift_reg[0]_0\ => \^p_0_in\,
      \QUEUE_COUNT.cmnds_queued_shift_reg[0]_1\ => \^s_axis_s2mm_cmd_tvalid_split\,
      cmd_wr_mask => cmd_wr_mask,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axis_s2mm_sts_tvalid_int => m_axis_s2mm_sts_tvalid_int,
      \out\ => \out\,
      p_19_out => p_19_out,
      p_3_out => p_3_out,
      p_4_out => p_4_out,
      p_5_out => p_5_out,
      p_8_out => p_8_out,
      ptr2_queue_full => ptr2_queue_full,
      s2mm_halt => s2mm_halt,
      s2mm_stop_i2_out => s2mm_stop_i2_out,
      sinit => sinit,
      sts2_queue_full => sts2_queue_full,
      sts_received_d1 => sts_received_d1,
      sts_received_i_reg => \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_n_7\,
      updt_data_reg_0 => \^s_axis_s2mm_updtptr_tlast\,
      updt_data_reg_1 => \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_n_5\,
      updt_data_reg_2(0) => updt_data_reg(0),
      updt_data_reg_3 => updt_data_reg_0,
      \updt_desc_reg0_reg[31]_0\(25 downto 0) => \updt_desc_reg0_reg[31]\(25 downto 0)
    );
\GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM\: entity work.design_1_axi_dma_0_1_axi_dma_s2mm_sm
     port map (
      \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]_0\ => \^s2mm_cs\(0),
      \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]_1\ => \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\,
      \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]_2\ => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_11\,
      \QUEUE_COUNT.cmnds_queued_shift_reg[0]_0\ => \QUEUE_COUNT.cmnds_queued_shift_reg[0]\(0),
      \QUEUE_COUNT.cmnds_queued_shift_reg[0]_1\ => \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_n_5\,
      \QUEUE_COUNT.cmnds_queued_shift_reg[1]_0\ => \QUEUE_COUNT.cmnds_queued_shift_reg[1]\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\ => \out\,
      p_19_out => p_19_out,
      p_26_out => p_26_out,
      p_32_out => p_32_out,
      s2mm_stop_i2_out => s2mm_stop_i2_out,
      sinit => sinit
    );
\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\: entity work.design_1_axi_dma_0_1_axi_dma_s2mm_cmdsts_if
     port map (
      D(22 downto 0) => D(22 downto 0),
      E(0) => E(0),
      \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\ => \^p_0_in\,
      \GEN_ASYNC_RESET.halt_i_reg\ => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_10\,
      \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0\ => \^s_axis_s2mm_cmd_tvalid_split\,
      \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_1\ => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_11\,
      \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_2\ => \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg\,
      \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[22]_0\(22 downto 0) => s2mm_brcvd(22 downto 0),
      \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_0\ => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_3\,
      \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_1\ => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS_n_9\,
      \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg_2\ => \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg\,
      Q(0) => Q(0),
      cmd_wr_mask => cmd_wr_mask,
      dma_s2mm_error => dma_s2mm_error,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      m_axis_s2mm_sts_tvalid_int => m_axis_s2mm_sts_tvalid_int,
      \out\ => \out\,
      p_3_out => p_3_out,
      p_4_out => p_4_out,
      p_5_out => p_5_out,
      p_8_out => p_8_out,
      queue_rden2_new => queue_rden2_new,
      s2mm_cs(0) => \^s2mm_cs\(0),
      s2mm_decerr_i => s2mm_decerr_i,
      s2mm_halt => s2mm_halt,
      s2mm_interr_i => s2mm_interr_i,
      s2mm_slverr_i => s2mm_slverr_i,
      s2mm_stop_i2_out => s2mm_stop_i2_out,
      s_axis_s2mm_cmd_tready => s_axis_s2mm_cmd_tready,
      s_axis_s2mm_updtptr_tlast => \^s_axis_s2mm_updtptr_tlast\,
      sinit => sinit,
      sts_received_d1 => sts_received_d1,
      sts_received_i_reg_0 => \^p_8_out_0\,
      sts_received_i_reg_1 => \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF_n_7\
    );
\GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR\: entity work.design_1_axi_dma_0_1_axi_dma_s2mm_sts_mngr
     port map (
      all_is_idle_d1_reg_0 => all_is_idle_d1_reg,
      idle => idle,
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\ => \out\,
      s2mm_all_idle => s2mm_all_idle,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_dmasr => s2mm_dmasr,
      s2mm_halted_clr_reg_0 => s2mm_halted_clr_reg,
      s2mm_halted_set0 => s2mm_halted_set0,
      sinit => sinit
    );
\GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_0\,
      Q => \^p_0_in\,
      R => sinit
    );
\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => s2mm_stop_i2_out,
      Q => s2mm_stop,
      R => sinit
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_sg_cmd_status is
  port (
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    s_axis_updt_cmd_tready : out STD_LOGIC;
    sig_stat2wsc_status_ready : out STD_LOGIC;
    updt_decerr_i : out STD_LOGIC;
    updt_interr_i : out STD_LOGIC;
    updt_slverr_i : out STD_LOGIC;
    sig_init_reg_reg : out STD_LOGIC;
    sig_init_reg_reg_0 : out STD_LOGIC;
    sig_init_reg_reg_1 : out STD_LOGIC;
    sig_init_reg_reg_2 : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\ : out STD_LOGIC;
    sig_btt_is_zero : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    p_18_out_0 : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    sig_init_done_2 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_20_out_1 : in STD_LOGIC;
    sig_load_input_cmd : in STD_LOGIC;
    sig_addr2wsc_cmd_fifo_empty : in STD_LOGIC;
    sig_data2all_tlast_error : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\ : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_sg_cmd_status : entity is "axi_sg_cmd_status";
end design_1_axi_dma_0_1_axi_sg_cmd_status;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_sg_cmd_status is
  signal I_CMD_FIFO_n_4 : STD_LOGIC;
  signal sig_init_done_3 : STD_LOGIC;
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\design_1_axi_dma_0_1_axi_sg_fifo__parameterized0\
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ => sig_init_done_reg,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0\ => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => sig_stat2wsc_status_ready,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\ => \out\,
      p_18_out_0 => p_18_out_0,
      sig_init_done => sig_init_done_3,
      sig_init_done_reg_0 => I_CMD_FIFO_n_4,
      sig_stream_rst => sig_stream_rst,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      updt_decerr_i => updt_decerr_i,
      updt_interr_i => updt_interr_i,
      updt_slverr_i => updt_slverr_i
    );
I_CMD_FIFO: entity work.design_1_axi_dma_0_1_axi_sg_fifo
     port map (
      Q(27 downto 0) => Q(27 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]_0\(0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(26 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(26 downto 0),
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      p_20_out_1 => p_20_out_1,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      sig_addr2wsc_cmd_fifo_empty => sig_addr2wsc_cmd_fifo_empty,
      sig_btt_is_zero => sig_btt_is_zero,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_data2all_tlast_error => sig_data2all_tlast_error,
      sig_init_done => sig_init_done,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_1 => sig_init_done_1,
      sig_init_done_2 => sig_init_done_2,
      sig_init_done_3 => sig_init_done_3,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_init_reg_reg_0 => sig_init_reg_reg,
      sig_init_reg_reg_1 => sig_init_reg_reg_0,
      sig_init_reg_reg_2 => I_CMD_FIFO_n_4,
      sig_init_reg_reg_3 => sig_init_reg_reg_1,
      sig_init_reg_reg_4 => sig_init_reg_reg_2,
      sig_load_input_cmd => sig_load_input_cmd,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_sg_cmd_status_25 is
  port (
    sig_init_done : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC;
    ftch_decerr_i : out STD_LOGIC;
    ftch_slverr_i : out STD_LOGIC;
    sig_btt_is_zero : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : out STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\ : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : in STD_LOGIC;
    sig_cmd_reg_empty : in STD_LOGIC;
    sig_addr2rsc_cmd_fifo_empty : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    p_18_out_0 : in STD_LOGIC;
    sig_rd_sts_okay_reg : in STD_LOGIC;
    sig_rsc2stat_status : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_sg_cmd_status_25 : entity is "axi_sg_cmd_status";
end design_1_axi_dma_0_1_axi_sg_cmd_status_25;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_sg_cmd_status_25 is
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\design_1_axi_dma_0_1_axi_sg_fifo__parameterized0_26\
     port map (
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      ftch_decerr_i => ftch_decerr_i,
      ftch_slverr_i => ftch_slverr_i,
      m_axi_sg_aclk => m_axi_sg_aclk,
      p_18_out_0 => p_18_out_0,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_reg_0 => sig_init_done_reg_0,
      sig_rd_sts_okay_reg => sig_rd_sts_okay_reg,
      sig_rd_sts_reg_empty_reg => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      sig_rsc2stat_status(1 downto 0) => sig_rsc2stat_status(1 downto 0),
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
I_CMD_FIFO: entity work.design_1_axi_dma_0_1_axi_sg_fifo_27
     port map (
      Q(26 downto 0) => Q(26 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0\(25 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(25 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      sig_btt_is_zero => sig_btt_is_zero,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_sg_ftch_mngr is
  port (
    p_18_out_0 : out STD_LOGIC;
    p_5_out : out STD_LOGIC;
    ch2_ftch_active : out STD_LOGIC;
    p_31_out : out STD_LOGIC;
    p_32_out : out STD_LOGIC;
    p_30_out : out STD_LOGIC;
    p_29_out : out STD_LOGIC;
    ch2_use_crntdesc : out STD_LOGIC;
    s_axis_ftch_cmd_tvalid : out STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_all_idle : out STD_LOGIC;
    \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_reg\ : out STD_LOGIC;
    s2mm_halted_set0 : out STD_LOGIC;
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    sg_ftch_error0 : out STD_LOGIC;
    \dmacr_i_reg[0]\ : out STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg_0\ : out STD_LOGIC;
    sinit : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ftch_done_reg : in STD_LOGIC;
    ftch_decerr_i : in STD_LOGIC;
    ftch_slverr_i : in STD_LOGIC;
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_rvalid : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg\ : in STD_LOGIC;
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0\ : in STD_LOGIC;
    ch2_nxtdesc_wren : in STD_LOGIC;
    ch2_ftch_queue_empty : in STD_LOGIC;
    ch2_ftch_pause : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\ : in STD_LOGIC;
    p_26_out : in STD_LOGIC;
    cmnds_queued_shift : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_cs : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_updtptr_tlast : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC;
    s2mm_halted_set_reg : in STD_LOGIC;
    dma_s2mm_error : in STD_LOGIC;
    soft_reset : in STD_LOGIC;
    \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg\ : in STD_LOGIC;
    \p_9_in_carry__0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ftch_error_addr_reg[31]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    s_axis_ftch_cmd_tready : in STD_LOGIC;
    ftch_stale_desc : in STD_LOGIC;
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_sg_ftch_mngr : entity is "axi_sg_ftch_mngr";
end design_1_axi_dma_0_1_axi_sg_ftch_mngr;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_sg_ftch_mngr is
  signal \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal I_FTCH_CMDSTS_IF_n_8 : STD_LOGIC;
  signal I_FTCH_PNTR_MNGR_n_1 : STD_LOGIC;
  signal ftch_cs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ftch_decerr : STD_LOGIC;
  signal ftch_done : STD_LOGIC;
  signal ftch_error_early : STD_LOGIC;
  signal ftch_ns : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ftch_slverr : STD_LOGIC;
  signal p_27_out : STD_LOGIC;
  signal \^p_31_out\ : STD_LOGIC;
  signal \^p_5_out\ : STD_LOGIC;
begin
  \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(25 downto 0) <= \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\(25 downto 0);
  p_31_out <= \^p_31_out\;
  p_5_out <= \^p_5_out\;
I_FTCH_CMDSTS_IF: entity work.design_1_axi_dma_0_1_axi_sg_ftch_cmdsts_if
     port map (
      D(0) => ftch_ns(1),
      \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg\ => \^p_31_out\,
      Q(1 downto 0) => ftch_cs(1 downto 0),
      ftch_decerr => ftch_decerr,
      ftch_decerr_i => ftch_decerr_i,
      ftch_done => ftch_done,
      ftch_done_reg_0 => ftch_done_reg,
      ftch_error_early => ftch_error_early,
      ftch_error_reg_0 => \^p_5_out\,
      ftch_error_reg_1 => I_FTCH_CMDSTS_IF_n_8,
      ftch_slverr => ftch_slverr,
      ftch_slverr_i => ftch_slverr_i,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_rresp(0) => m_axi_sg_rresp(0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      \out\ => \out\,
      p_18_out_0 => p_18_out_0,
      p_27_out => p_27_out,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      sinit => sinit
    );
I_FTCH_PNTR_MNGR: entity work.design_1_axi_dma_0_1_axi_sg_ftch_pntr
     port map (
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(25 downto 0) => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\(25 downto 0),
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1\(25 downto 0) => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(25 downto 0),
      \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0\ => I_FTCH_PNTR_MNGR_n_1,
      \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_1\ => \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg\,
      \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_2\ => \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0\,
      S(0) => S(0),
      ch2_nxtdesc_wren => ch2_nxtdesc_wren,
      ch2_use_crntdesc => ch2_use_crntdesc,
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\ => \out\,
      \p_9_in_carry__0_0\(23 downto 0) => \p_9_in_carry__0\(23 downto 0),
      s2mm_dmacr(0) => s2mm_dmacr(0),
      sinit => sinit
    );
I_FTCH_SG: entity work.design_1_axi_dma_0_1_axi_sg_ftch_sm
     port map (
      D(25 downto 0) => D(25 downto 0),
      E(0) => E(0),
      \GEN_ASYNC_RESET.scndry_resetn_reg\ => \GEN_ASYNC_RESET.scndry_resetn_reg\,
      \GEN_ASYNC_RESET.scndry_resetn_reg_0\ => \GEN_ASYNC_RESET.scndry_resetn_reg_0\,
      \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_reg_0\ => \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_reg\,
      \GEN_CH2_FETCH.ch2_active_i_reg_0\ => ch2_ftch_active,
      \GEN_CH2_FETCH.ch2_ftch_decerr_set_reg_0\ => p_29_out,
      \GEN_CH2_FETCH.ch2_ftch_idle_reg_0\ => I_FTCH_PNTR_MNGR_n_1,
      \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg_0\ => \^p_31_out\,
      \GEN_CH2_FETCH.ch2_ftch_interr_set_i_reg_1\ => I_FTCH_CMDSTS_IF_n_8,
      \GEN_CH2_FETCH.ch2_ftch_slverr_set_reg_0\ => p_30_out,
      \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg\ => \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg\,
      \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\(0) => Q(0),
      \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0\ => \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\,
      Q(1 downto 0) => ftch_cs(1 downto 0),
      ch2_ftch_pause => ch2_ftch_pause,
      ch2_ftch_queue_empty => ch2_ftch_queue_empty,
      cmnds_queued_shift(0) => cmnds_queued_shift(0),
      dma_s2mm_error => dma_s2mm_error,
      \dmacr_i_reg[0]\ => \dmacr_i_reg[0]\,
      \ftch_cs_reg[1]_0\(0) => ftch_ns(1),
      ftch_decerr => ftch_decerr,
      ftch_done => ftch_done,
      \ftch_error_addr_reg[31]_0\ => \^p_5_out\,
      \ftch_error_addr_reg[31]_1\(25 downto 0) => \ftch_error_addr_reg[31]\(25 downto 0),
      \ftch_error_addr_reg[31]_2\(25 downto 0) => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\(25 downto 0),
      ftch_error_early => ftch_error_early,
      ftch_slverr => ftch_slverr,
      ftch_stale_desc => ftch_stale_desc,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_rdata(0) => m_axi_sg_rdata(0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      \out\ => \out\,
      p_0_in => p_0_in,
      p_26_out => p_26_out,
      p_27_out => p_27_out,
      p_32_out => p_32_out,
      p_3_out => p_3_out,
      s2mm_all_idle => s2mm_all_idle,
      s2mm_cs(0) => s2mm_cs(0),
      s2mm_dmacr(1 downto 0) => s2mm_dmacr(1 downto 0),
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_halted_set0 => s2mm_halted_set0,
      s2mm_halted_set_reg => s2mm_halted_set_reg,
      s_axis_s2mm_updtptr_tlast => s_axis_s2mm_updtptr_tlast,
      sg_ftch_error0 => sg_ftch_error0,
      sinit => sinit,
      soft_reset => soft_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_sg_ftch_q_mngr is
  port (
    ch2_nxtdesc_wren : out STD_LOGIC;
    ch2_ftch_queue_empty : out STD_LOGIC;
    ch2_ftch_pause : out STD_LOGIC;
    \GEN_S2MM.queue_dout2_valid_reg\ : out STD_LOGIC;
    ftch_stale_desc : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_S2MM.queue_dout2_new_reg[90]\ : out STD_LOGIC_VECTOR ( 81 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_S2MM.queue_dout2_valid_reg_0\ : out STD_LOGIC;
    \counter_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_reg[1]_0\ : out STD_LOGIC;
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : out STD_LOGIC;
    sinit : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 25 downto 0 );
    p_11_out : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    scndry_vect_out : in STD_LOGIC_VECTOR ( 25 downto 0 );
    p_0_in : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axis_s2mm_updtptr_tlast : in STD_LOGIC;
    s2mm_stop_i2_out : in STD_LOGIC;
    s2mm_cs : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_rvalid : in STD_LOGIC;
    ch2_ftch_active : in STD_LOGIC;
    ptr2_queue_full : in STD_LOGIC;
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    ch2_use_crntdesc : in STD_LOGIC;
    s_axis_s2mm_cmd_tready : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid_split : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \CURRENT_BD_32.current_bd_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \CURRENT_BD_32.current_bd_reg[31]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_S2MM.reg2_reg[64]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_sg_ftch_q_mngr : entity is "axi_sg_ftch_q_mngr";
end design_1_axi_dma_0_1_axi_sg_ftch_q_mngr;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_sg_ftch_q_mngr is
  signal \GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_i_1_n_0\ : STD_LOGIC;
  signal \^ch2_nxtdesc_wren\ : STD_LOGIC;
  signal \^counter_reg[7]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \counter_reg_n_0_[6]\ : STD_LOGIC;
  signal lsbnxtdesc_tready : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[10]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[11]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[12]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[13]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[14]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[15]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[16]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[17]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[18]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[19]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[20]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[21]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[22]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[23]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[24]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[25]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[26]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[27]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[28]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[29]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[30]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[31]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[6]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[7]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[8]\ : STD_LOGIC;
  signal \nxtdesc_int_reg_n_0_[9]\ : STD_LOGIC;
  signal p_0_in8_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_3_out : STD_LOGIC_VECTOR ( 54 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_3\ : label is "soft_lutpair51";
begin
  ch2_nxtdesc_wren <= \^ch2_nxtdesc_wren\;
  \counter_reg[7]_0\(0) <= \^counter_reg[7]_0\(0);
\DMA_REG2.data_concat_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(0),
      Q => p_3_out(32),
      R => sinit
    );
\DMA_REG2.data_concat_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(1),
      Q => p_3_out(33),
      R => sinit
    );
\DMA_REG2.data_concat_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(2),
      Q => p_3_out(34),
      R => sinit
    );
\DMA_REG2.data_concat_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(3),
      Q => p_3_out(35),
      R => sinit
    );
\DMA_REG2.data_concat_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(4),
      Q => p_3_out(36),
      R => sinit
    );
\DMA_REG2.data_concat_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(5),
      Q => p_3_out(37),
      R => sinit
    );
\DMA_REG2.data_concat_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(6),
      Q => p_3_out(38),
      R => sinit
    );
\DMA_REG2.data_concat_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(7),
      Q => p_3_out(39),
      R => sinit
    );
\DMA_REG2.data_concat_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(8),
      Q => p_3_out(40),
      R => sinit
    );
\DMA_REG2.data_concat_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(9),
      Q => p_3_out(41),
      R => sinit
    );
\DMA_REG2.data_concat_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(10),
      Q => p_3_out(42),
      R => sinit
    );
\DMA_REG2.data_concat_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(11),
      Q => p_3_out(43),
      R => sinit
    );
\DMA_REG2.data_concat_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(12),
      Q => p_3_out(44),
      R => sinit
    );
\DMA_REG2.data_concat_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(13),
      Q => p_3_out(45),
      R => sinit
    );
\DMA_REG2.data_concat_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(14),
      Q => p_3_out(46),
      R => sinit
    );
\DMA_REG2.data_concat_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(15),
      Q => p_3_out(47),
      R => sinit
    );
\DMA_REG2.data_concat_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(16),
      Q => p_3_out(48),
      R => sinit
    );
\DMA_REG2.data_concat_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(17),
      Q => p_3_out(49),
      R => sinit
    );
\DMA_REG2.data_concat_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(18),
      Q => p_3_out(50),
      R => sinit
    );
\DMA_REG2.data_concat_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(19),
      Q => p_3_out(51),
      R => sinit
    );
\DMA_REG2.data_concat_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(20),
      Q => p_3_out(52),
      R => sinit
    );
\DMA_REG2.data_concat_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(21),
      Q => p_3_out(53),
      R => sinit
    );
\DMA_REG2.data_concat_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => \counter_reg_n_0_[6]\,
      D => m_axi_sg_rdata(22),
      Q => p_3_out(54),
      R => sinit
    );
\GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_0_in8_in,
      I1 => m_axi_sg_rvalid,
      I2 => ch2_ftch_active,
      O => \GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_i_1_n_0\
    );
\GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_i_1_n_0\,
      Q => \^ch2_nxtdesc_wren\,
      R => sinit
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(4),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[10]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(4)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(5),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[11]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(5)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(6),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[12]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(6)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(7),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[13]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(7)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(8),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[14]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(8)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(9),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[15]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(9)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(10),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[16]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(10)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(11),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[17]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(11)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(12),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[18]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(12)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(13),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[19]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(13)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(14),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[20]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(14)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(15),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[21]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(15)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(16),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[22]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(16)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(17),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[23]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(17)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(18),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[24]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(18)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(19),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[25]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(19)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(20),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[26]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(20)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(21),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[27]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(21)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(22),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[28]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(22)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(23),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[29]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(23)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(24),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[30]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(24)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(25),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[31]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(25)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(0),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[6]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(0)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(1),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[7]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(1)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(2),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[8]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(2)
    );
\GEN_PNTR_FOR_CH2.ch2_fetch_address_i[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(3),
      I1 => ch2_use_crntdesc,
      I2 => \^ch2_nxtdesc_wren\,
      I3 => \nxtdesc_int_reg_n_0_[9]\,
      O => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(3)
    );
\GEN_QUEUE.FTCH_QUEUE_I\: entity work.design_1_axi_dma_0_1_axi_sg_ftch_queue
     port map (
      \CURRENT_BD_32.current_bd_reg[31]_0\(25 downto 0) => \CURRENT_BD_32.current_bd_reg[31]\(25 downto 0),
      \CURRENT_BD_32.current_bd_reg[6]_0\(0) => \CURRENT_BD_32.current_bd_reg[6]\(0),
      D(25 downto 0) => D(25 downto 0),
      \GEN_S2MM.queue_dout2_new_reg[90]_0\(81 downto 0) => \GEN_S2MM.queue_dout2_new_reg[90]\(81 downto 0),
      \GEN_S2MM.queue_dout2_valid_reg_0\ => \GEN_S2MM.queue_dout2_valid_reg\,
      \GEN_S2MM.queue_dout2_valid_reg_1\ => \GEN_S2MM.queue_dout2_valid_reg_0\,
      \GEN_S2MM.queue_empty2_new_reg_0\ => E(0),
      \GEN_S2MM.reg2_reg[0]_0\(0) => \^counter_reg[7]_0\(0),
      \GEN_S2MM.reg2_reg[64]_0\(55) => \GEN_S2MM.reg2_reg[64]\(0),
      \GEN_S2MM.reg2_reg[64]_0\(54 downto 0) => p_3_out(54 downto 0),
      Q(25 downto 0) => Q(25 downto 0),
      SR(0) => SR(0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\,
      ch2_ftch_active => ch2_ftch_active,
      ch2_ftch_pause => ch2_ftch_pause,
      ch2_ftch_queue_empty => ch2_ftch_queue_empty,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      \out\ => \out\,
      p_0_in => p_0_in,
      p_11_out => p_11_out,
      ptr2_queue_full => ptr2_queue_full,
      s2mm_cs(0) => s2mm_cs(0),
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_stop_i2_out => s2mm_stop_i2_out,
      s_axis_s2mm_cmd_tready => s_axis_s2mm_cmd_tready,
      s_axis_s2mm_cmd_tvalid_split => s_axis_s2mm_cmd_tvalid_split,
      s_axis_s2mm_updtptr_tlast => s_axis_s2mm_updtptr_tlast,
      scndry_vect_out(25 downto 0) => scndry_vect_out(25 downto 0),
      sinit => sinit
    );
\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in8_in,
      I1 => \counter_reg_n_0_[0]\,
      O => \counter_reg[1]_0\
    );
\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0\,
      Q => ftch_stale_desc,
      R => '0'
    );
\counter_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_sg_aclk,
      CE => m_axi_sg_rvalid,
      D => '0',
      Q => \counter_reg_n_0_[0]\,
      S => SS(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => m_axi_sg_rvalid,
      D => \counter_reg_n_0_[0]\,
      Q => p_0_in8_in,
      R => SS(0)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => m_axi_sg_rvalid,
      D => p_0_in8_in,
      Q => p_1_in,
      R => SS(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => m_axi_sg_rvalid,
      D => p_1_in,
      Q => \counter_reg_n_0_[3]\,
      R => SS(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => m_axi_sg_rvalid,
      D => \counter_reg_n_0_[3]\,
      Q => \counter_reg_n_0_[4]\,
      R => SS(0)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => m_axi_sg_rvalid,
      D => \counter_reg_n_0_[4]\,
      Q => \counter_reg_n_0_[5]\,
      R => SS(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => m_axi_sg_rvalid,
      D => \counter_reg_n_0_[5]\,
      Q => \counter_reg_n_0_[6]\,
      R => SS(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => m_axi_sg_rvalid,
      D => \counter_reg_n_0_[6]\,
      Q => \^counter_reg[7]_0\(0),
      R => SS(0)
    );
\data_concat_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(0),
      Q => p_3_out(0),
      R => sinit
    );
\data_concat_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(10),
      Q => p_3_out(10),
      R => sinit
    );
\data_concat_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(11),
      Q => p_3_out(11),
      R => sinit
    );
\data_concat_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(12),
      Q => p_3_out(12),
      R => sinit
    );
\data_concat_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(13),
      Q => p_3_out(13),
      R => sinit
    );
\data_concat_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(14),
      Q => p_3_out(14),
      R => sinit
    );
\data_concat_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(15),
      Q => p_3_out(15),
      R => sinit
    );
\data_concat_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(16),
      Q => p_3_out(16),
      R => sinit
    );
\data_concat_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(17),
      Q => p_3_out(17),
      R => sinit
    );
\data_concat_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(18),
      Q => p_3_out(18),
      R => sinit
    );
\data_concat_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(19),
      Q => p_3_out(19),
      R => sinit
    );
\data_concat_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(1),
      Q => p_3_out(1),
      R => sinit
    );
\data_concat_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(20),
      Q => p_3_out(20),
      R => sinit
    );
\data_concat_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(21),
      Q => p_3_out(21),
      R => sinit
    );
\data_concat_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(22),
      Q => p_3_out(22),
      R => sinit
    );
\data_concat_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(23),
      Q => p_3_out(23),
      R => sinit
    );
\data_concat_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(24),
      Q => p_3_out(24),
      R => sinit
    );
\data_concat_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(25),
      Q => p_3_out(25),
      R => sinit
    );
\data_concat_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(26),
      Q => p_3_out(26),
      R => sinit
    );
\data_concat_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(27),
      Q => p_3_out(27),
      R => sinit
    );
\data_concat_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(28),
      Q => p_3_out(28),
      R => sinit
    );
\data_concat_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(29),
      Q => p_3_out(29),
      R => sinit
    );
\data_concat_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(2),
      Q => p_3_out(2),
      R => sinit
    );
\data_concat_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(30),
      Q => p_3_out(30),
      R => sinit
    );
\data_concat_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(31),
      Q => p_3_out(31),
      R => sinit
    );
\data_concat_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(3),
      Q => p_3_out(3),
      R => sinit
    );
\data_concat_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(4),
      Q => p_3_out(4),
      R => sinit
    );
\data_concat_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(5),
      Q => p_3_out(5),
      R => sinit
    );
\data_concat_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(6),
      Q => p_3_out(6),
      R => sinit
    );
\data_concat_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(7),
      Q => p_3_out(7),
      R => sinit
    );
\data_concat_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(8),
      Q => p_3_out(8),
      R => sinit
    );
\data_concat_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => p_1_in,
      D => m_axi_sg_rdata(9),
      Q => p_3_out(9),
      R => sinit
    );
\nxtdesc_int[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_sg_rvalid,
      I1 => \counter_reg_n_0_[0]\,
      O => lsbnxtdesc_tready
    );
\nxtdesc_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(10),
      Q => \nxtdesc_int_reg_n_0_[10]\,
      R => sinit
    );
\nxtdesc_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(11),
      Q => \nxtdesc_int_reg_n_0_[11]\,
      R => sinit
    );
\nxtdesc_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(12),
      Q => \nxtdesc_int_reg_n_0_[12]\,
      R => sinit
    );
\nxtdesc_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(13),
      Q => \nxtdesc_int_reg_n_0_[13]\,
      R => sinit
    );
\nxtdesc_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(14),
      Q => \nxtdesc_int_reg_n_0_[14]\,
      R => sinit
    );
\nxtdesc_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(15),
      Q => \nxtdesc_int_reg_n_0_[15]\,
      R => sinit
    );
\nxtdesc_int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(16),
      Q => \nxtdesc_int_reg_n_0_[16]\,
      R => sinit
    );
\nxtdesc_int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(17),
      Q => \nxtdesc_int_reg_n_0_[17]\,
      R => sinit
    );
\nxtdesc_int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(18),
      Q => \nxtdesc_int_reg_n_0_[18]\,
      R => sinit
    );
\nxtdesc_int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(19),
      Q => \nxtdesc_int_reg_n_0_[19]\,
      R => sinit
    );
\nxtdesc_int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(20),
      Q => \nxtdesc_int_reg_n_0_[20]\,
      R => sinit
    );
\nxtdesc_int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(21),
      Q => \nxtdesc_int_reg_n_0_[21]\,
      R => sinit
    );
\nxtdesc_int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(22),
      Q => \nxtdesc_int_reg_n_0_[22]\,
      R => sinit
    );
\nxtdesc_int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(23),
      Q => \nxtdesc_int_reg_n_0_[23]\,
      R => sinit
    );
\nxtdesc_int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(24),
      Q => \nxtdesc_int_reg_n_0_[24]\,
      R => sinit
    );
\nxtdesc_int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(25),
      Q => \nxtdesc_int_reg_n_0_[25]\,
      R => sinit
    );
\nxtdesc_int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(26),
      Q => \nxtdesc_int_reg_n_0_[26]\,
      R => sinit
    );
\nxtdesc_int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(27),
      Q => \nxtdesc_int_reg_n_0_[27]\,
      R => sinit
    );
\nxtdesc_int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(28),
      Q => \nxtdesc_int_reg_n_0_[28]\,
      R => sinit
    );
\nxtdesc_int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(29),
      Q => \nxtdesc_int_reg_n_0_[29]\,
      R => sinit
    );
\nxtdesc_int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(30),
      Q => \nxtdesc_int_reg_n_0_[30]\,
      R => sinit
    );
\nxtdesc_int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(31),
      Q => \nxtdesc_int_reg_n_0_[31]\,
      R => sinit
    );
\nxtdesc_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(6),
      Q => \nxtdesc_int_reg_n_0_[6]\,
      R => sinit
    );
\nxtdesc_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(7),
      Q => \nxtdesc_int_reg_n_0_[7]\,
      R => sinit
    );
\nxtdesc_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(8),
      Q => \nxtdesc_int_reg_n_0_[8]\,
      R => sinit
    );
\nxtdesc_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => lsbnxtdesc_tready,
      D => m_axi_sg_rdata(9),
      Q => \nxtdesc_int_reg_n_0_[9]\,
      R => sinit
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_sg_updt_mngr is
  port (
    \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg\ : out STD_LOGIC;
    p_21_out : out STD_LOGIC;
    p_20_out : out STD_LOGIC;
    p_19_out : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_active_i_reg\ : out STD_LOGIC;
    p_3_out : out STD_LOGIC;
    p_26_out : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_updt_interr_set_reg\ : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg\ : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg\ : out STD_LOGIC;
    p_20_out_1 : out STD_LOGIC;
    updt_error_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_CH2_UPDATE.ch2_updt_interr_set_reg_0\ : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_0\ : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg_0\ : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg\ : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0\ : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_dma_interr_set_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \updt_error_addr_reg[31]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    sinit : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    updt_decerr_i : in STD_LOGIC;
    updt_interr_i : in STD_LOGIC;
    updt_slverr_i : in STD_LOGIC;
    updt_done_reg : in STD_LOGIC;
    p_5_out : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_updt_idle_reg\ : in STD_LOGIC;
    s_axis_updt_cmd_tready : in STD_LOGIC;
    follower_empty_s2mm : in STD_LOGIC;
    ptr2_queue_empty : in STD_LOGIC;
    p_7_out_2 : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]\ : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_irqthresh_wren : in STD_LOGIC;
    sg_ftch_error0 : in STD_LOGIC;
    p_31_out : in STD_LOGIC;
    sg_interr_reg : in STD_LOGIC;
    p_30_out : in STD_LOGIC;
    sg_slverr_reg : in STD_LOGIC;
    p_29_out : in STD_LOGIC;
    sg_decerr_reg : in STD_LOGIC;
    \update_address_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_6_out : in STD_LOGIC;
    p_5_out_3 : in STD_LOGIC;
    p_4_out_4 : in STD_LOGIC;
    dma_slverr_reg : in STD_LOGIC;
    dma_decerr_reg : in STD_LOGIC;
    dma_interr_reg : in STD_LOGIC;
    \update_address_reg[31]\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_sg_updt_mngr : entity is "axi_sg_updt_mngr";
end design_1_axi_dma_0_1_axi_sg_updt_mngr;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_sg_updt_mngr is
  signal I_UPDT_CMDSTS_IF_n_10 : STD_LOGIC;
  signal I_UPDT_CMDSTS_IF_n_11 : STD_LOGIC;
  signal I_UPDT_CMDSTS_IF_n_12 : STD_LOGIC;
  signal I_UPDT_CMDSTS_IF_n_9 : STD_LOGIC;
  signal I_UPDT_SG_n_13 : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal \^p_19_out\ : STD_LOGIC;
  signal \^p_20_out\ : STD_LOGIC;
  signal \^p_20_out_1\ : STD_LOGIC;
  signal \^p_21_out\ : STD_LOGIC;
  signal \^p_3_out\ : STD_LOGIC;
  signal updt_cs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal updt_decerr : STD_LOGIC;
  signal updt_done : STD_LOGIC;
  signal updt_interr : STD_LOGIC;
  signal updt_slverr : STD_LOGIC;
begin
  p_19_out <= \^p_19_out\;
  p_20_out <= \^p_20_out\;
  p_20_out_1 <= \^p_20_out_1\;
  p_21_out <= \^p_21_out\;
  p_3_out <= \^p_3_out\;
I_UPDT_CMDSTS_IF: entity work.design_1_axi_dma_0_1_axi_sg_updt_cmdsts_if
     port map (
      E(0) => E(0),
      \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg\ => \^p_19_out\,
      \GEN_CH2_UPDATE.ch2_dma_interr_set_reg\ => \^p_21_out\,
      \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg\ => \^p_20_out\,
      Q(1 downto 0) => updt_cs(1 downto 0),
      dma2_decerr_reg => I_UPDT_CMDSTS_IF_n_12,
      dma2_slverr_reg => I_UPDT_CMDSTS_IF_n_11,
      m_axi_sg_aclk => m_axi_sg_aclk,
      p_10_out => p_10_out,
      p_20_out_1 => \^p_20_out_1\,
      p_4_out_4 => p_4_out_4,
      p_5_out => p_5_out,
      p_5_out_3 => p_5_out_3,
      p_6_out => p_6_out,
      p_7_out_2 => p_7_out_2,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      s_axis_updt_cmd_tvalid_reg_0 => I_UPDT_SG_n_13,
      sinit => sinit,
      updt_decerr => updt_decerr,
      updt_decerr_i => updt_decerr_i,
      updt_done => updt_done,
      updt_done_reg_0 => I_UPDT_CMDSTS_IF_n_10,
      updt_done_reg_1 => updt_done_reg,
      updt_error_reg_0 => \^p_3_out\,
      updt_error_reg_1 => updt_error_reg,
      updt_error_reg_2 => I_UPDT_CMDSTS_IF_n_9,
      updt_interr => updt_interr,
      updt_interr_i => updt_interr_i,
      updt_slverr => updt_slverr,
      updt_slverr_i => updt_slverr_i
    );
I_UPDT_SG: entity work.design_1_axi_dma_0_1_axi_sg_updt_sm
     port map (
      \GEN_CH2_UPDATE.ch2_active_i_reg_0\ => \GEN_CH2_UPDATE.ch2_active_i_reg\,
      \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0\ => \^p_19_out\,
      \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_1\(0) => \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg\(0),
      \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_2\ => \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0\,
      \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_3\ => I_UPDT_CMDSTS_IF_n_12,
      \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_0\ => \^p_21_out\,
      \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_1\ => \GEN_CH2_UPDATE.ch2_dma_interr_set_reg\,
      \GEN_CH2_UPDATE.ch2_dma_interr_set_reg_2\ => I_UPDT_CMDSTS_IF_n_10,
      \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0\ => \^p_20_out\,
      \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_1\ => \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg\,
      \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_2\ => I_UPDT_CMDSTS_IF_n_11,
      \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg_0\ => \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg\,
      \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg_1\ => \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg_0\,
      \GEN_CH2_UPDATE.ch2_updt_idle_reg_0\ => \GEN_CH2_UPDATE.ch2_updt_idle_reg\,
      \GEN_CH2_UPDATE.ch2_updt_interr_set_reg_0\ => \GEN_CH2_UPDATE.ch2_updt_interr_set_reg\,
      \GEN_CH2_UPDATE.ch2_updt_interr_set_reg_1\ => \GEN_CH2_UPDATE.ch2_updt_interr_set_reg_0\,
      \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_0\ => \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg\,
      \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_1\(0) => \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_0\(0),
      \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_0\ => \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg\,
      \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_1\ => \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_0\,
      \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]\ => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]\,
      \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0\(0) => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0\(0),
      Q(1 downto 0) => updt_cs(1 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => I_UPDT_SG_n_13,
      dma_decerr_reg => dma_decerr_reg,
      dma_interr_reg => dma_interr_reg,
      dma_slverr_reg => dma_slverr_reg,
      follower_empty_s2mm => follower_empty_s2mm,
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\ => \out\,
      p_10_out => p_10_out,
      p_20_out_1 => \^p_20_out_1\,
      p_26_out => p_26_out,
      p_29_out => p_29_out,
      p_30_out => p_30_out,
      p_31_out => p_31_out,
      p_5_out => p_5_out,
      ptr2_queue_empty => ptr2_queue_empty,
      s2mm_irqthresh_wren => s2mm_irqthresh_wren,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      sg_decerr_reg => sg_decerr_reg,
      sg_ftch_error0 => sg_ftch_error0,
      sg_interr_reg => sg_interr_reg,
      sg_slverr_reg => sg_slverr_reg,
      sinit => sinit,
      \update_address_reg[31]_0\(26 downto 0) => Q(26 downto 0),
      \update_address_reg[31]_1\(25 downto 0) => \update_address_reg[31]\(25 downto 0),
      \update_address_reg[4]_0\(0) => \update_address_reg[4]\(0),
      \updt_cs_reg[0]_0\ => I_UPDT_CMDSTS_IF_n_9,
      \updt_cs_reg[2]_0\ => \^p_3_out\,
      updt_decerr => updt_decerr,
      updt_done => updt_done,
      \updt_error_addr_reg[31]_0\(25 downto 0) => \updt_error_addr_reg[31]\(25 downto 0),
      updt_interr => updt_interr,
      updt_slverr => updt_slverr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_sg_updt_q_mngr is
  port (
    updt_curdesc_wren_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_reg\ : out STD_LOGIC;
    ptr2_queue_empty : out STD_LOGIC;
    sts2_queue_full : out STD_LOGIC;
    follower_full_s2mm : out STD_LOGIC;
    follower_empty_s2mm : out STD_LOGIC;
    p_7_out_2 : out STD_LOGIC;
    p_6_out : out STD_LOGIC;
    p_5_out_3 : out STD_LOGIC;
    p_4_out_4 : out STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 25 downto 0 );
    sinit : in STD_LOGIC;
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg\ : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    updt2_ioc_reg : in STD_LOGIC;
    p_21_out : in STD_LOGIC;
    p_20_out : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    \FSM_sequential_pntr_cs_reg[1]\ : in STD_LOGIC;
    p_5_out : in STD_LOGIC;
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg\ : in STD_LOGIC;
    s_axis_s2mm_updtptr_tlast : in STD_LOGIC;
    s_axis_s2mm_updtsts_tvalid : in STD_LOGIC;
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\ : in STD_LOGIC_VECTOR ( 28 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_sg_updt_q_mngr : entity is "axi_sg_updt_q_mngr";
end design_1_axi_dma_0_1_axi_sg_updt_q_mngr;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_sg_updt_q_mngr is
begin
\GEN_QUEUE.I_UPDT_DESC_QUEUE\: entity work.design_1_axi_dma_0_1_axi_sg_updt_queue
     port map (
      \FSM_sequential_pntr_cs_reg[1]_0\ => \FSM_sequential_pntr_cs_reg[1]\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(0) => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]\(0),
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_1\(28 downto 0) => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(28 downto 0),
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg_0\ => follower_empty_s2mm,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg_1\ => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0\(0) => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]\(0),
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_1\(25 downto 0) => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0\(25 downto 0),
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_reg_0\ => ptr2_queue_empty,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_reg_1\ => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_reg\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_reg_0\ => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_reg\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg_0\ => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg\,
      Q(25 downto 0) => Q(25 downto 0),
      follower_full_s2mm => follower_full_s2mm,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_wdata(28 downto 0) => m_axi_sg_wdata(28 downto 0),
      \out\ => \out\,
      p_19_out => p_19_out,
      p_20_out => p_20_out,
      p_21_out => p_21_out,
      p_4_out_4 => p_4_out_4,
      p_5_out => p_5_out,
      p_5_out_3 => p_5_out_3,
      p_6_out => p_6_out,
      p_7_out_2 => p_7_out_2,
      s_axis_s2mm_updtptr_tlast => s_axis_s2mm_updtptr_tlast,
      s_axis_s2mm_updtsts_tvalid => s_axis_s2mm_updtsts_tvalid,
      sinit => sinit,
      sts2_queue_full => sts2_queue_full,
      updt2_ioc_reg_0 => updt2_ioc_reg,
      updt_curdesc_wren_reg_0(0) => updt_curdesc_wren_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_srl_fifo_rbu_f is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_bready : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \m_axi_sg_bresp[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_srl_fifo_rbu_f : entity is "srl_fifo_rbu_f";
end design_1_axi_dma_0_1_srl_fifo_rbu_f;

architecture STRUCTURE of design_1_axi_dma_0_1_srl_fifo_rbu_f is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
CNTR_INCR_DECR_ADDN_F_I: entity work.design_1_axi_dma_0_1_cntr_incr_decr_addn_f_23
     port map (
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => FIFO_Full_reg_n_0,
      Q(2) => Q(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      fifo_full_p1 => fifo_full_p1,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.design_1_axi_dma_0_1_dynshreg_f
     port map (
      D(1 downto 0) => D(1 downto 0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\,
      addr(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      addr(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      \m_axi_sg_bresp[1]\(0) => \m_axi_sg_bresp[1]\(0),
      \out\(0) => \out\(0),
      sel => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => sig_stream_rst
    );
m_axi_sg_bready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_inhibit_rdy_n,
      I1 => FIFO_Full_reg_n_0,
      O => m_axi_sg_bready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_srl_fifo_rbu_f__parameterized0\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    sig_push_coelsc_reg : out STD_LOGIC;
    sig_data2wsc_cmd_cmplt_reg : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_srl_fifo_rbu_f__parameterized0\ : entity is "srl_fifo_rbu_f";
end \design_1_axi_dma_0_1_srl_fifo_rbu_f__parameterized0\;

architecture STRUCTURE of \design_1_axi_dma_0_1_srl_fifo_rbu_f__parameterized0\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal DYNSHREG_F_I_n_6 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[2]\ : STD_LOGIC;
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  \INFERRED_GEN.cnt_i_reg[2]\ <= \^inferred_gen.cnt_i_reg[2]\;
CNTR_INCR_DECR_ADDN_F_I: entity work.design_1_axi_dma_0_1_cntr_incr_decr_addn_f_24
     port map (
      D(0) => addr_i_p1(0),
      FIFO_Full_reg => DYNSHREG_F_I_n_6,
      FIFO_Full_reg_0 => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \^inferred_gen.cnt_i_reg[2]\,
      Q(2) => sig_rd_empty,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      fifo_full_p1 => fifo_full_p1,
      m_axi_sg_aclk => m_axi_sg_aclk,
      sig_stream_rst => sig_stream_rst
    );
DYNSHREG_F_I: entity work.\design_1_axi_dma_0_1_dynshreg_f__parameterized0\
     port map (
      D(2 downto 0) => D(2 downto 0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\(0) => Q(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0\ => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\,
      \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg\(0) => addr_i_p1(0),
      \INFERRED_GEN.cnt_i_reg[0]\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \^inferred_gen.cnt_i_reg[2]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => DYNSHREG_F_I_n_6,
      Q(2) => sig_rd_empty,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \in\(2 downto 0) => \in\(2 downto 0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_cmd_cmplt_reg => sig_data2wsc_cmd_cmplt_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_tlast_err_stop => sig_tlast_err_stop
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_srl_fifo_rbu_f__parameterized1\ is
  port (
    m_axi_s2mm_bready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_srl_fifo_rbu_f__parameterized1\ : entity is "srl_fifo_rbu_f";
end \design_1_axi_dma_0_1_srl_fifo_rbu_f__parameterized1\;

architecture STRUCTURE of \design_1_axi_dma_0_1_srl_fifo_rbu_f__parameterized1\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_4 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
CNTR_INCR_DECR_ADDN_F_I: entity work.\design_1_axi_dma_0_1_cntr_incr_decr_addn_f__parameterized0\
     port map (
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => FIFO_Full_reg_n_0,
      \INFERRED_GEN.cnt_i_reg[1]_1\(0) => \INFERRED_GEN.cnt_i_reg[1]\(0),
      Q(3) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\design_1_axi_dma_0_1_dynshreg_f__parameterized1\
     port map (
      \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1\(1 downto 0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1\(1 downto 0),
      addr(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      addr(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      addr(2) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => sig_stream_rst
    );
m_axi_s2mm_bready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sig_halt_reg,
      I1 => FIFO_Full_reg_n_0,
      I2 => sig_inhibit_rdy_n,
      O => m_axi_s2mm_bready
    );
\sig_addr_posted_cntr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBB44444444BBBB"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \out\,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => D(0)
    );
\sig_addr_posted_cntr[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1E1E1E1F878E1E1"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \out\,
      I5 => sig_wr_fifo,
      O => D(1)
    );
\sig_addr_posted_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFFFFFE0000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => sig_wr_fifo,
      I5 => \out\,
      O => E(0)
    );
\sig_addr_posted_cntr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEFE00801101"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \out\,
      I3 => sig_wr_fifo,
      I4 => Q(2),
      I5 => Q(3),
      O => D(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_srl_fifo_rbu_f__parameterized2\ is
  port (
    sel : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    p_4_out : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \sig_wdc_statcnt_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_set_push2wsc : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_srl_fifo_rbu_f__parameterized2\ : entity is "srl_fifo_rbu_f";
end \design_1_axi_dma_0_1_srl_fifo_rbu_f__parameterized2\;

architecture STRUCTURE of \design_1_axi_dma_0_1_srl_fifo_rbu_f__parameterized2\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_4 : STD_LOGIC;
  signal DYNSHREG_F_I_n_27 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \^sel\ : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
  \out\(25 downto 0) <= \^out\(25 downto 0);
  sel <= \^sel\;
CNTR_INCR_DECR_ADDN_F_I: entity work.\design_1_axi_dma_0_1_cntr_incr_decr_addn_f__parameterized0_4\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => \^sel\,
      FIFO_Full_reg_0 => DYNSHREG_F_I_n_27,
      \INFERRED_GEN.cnt_i_reg[0]_0\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(0),
      \INFERRED_GEN.cnt_i_reg[1]_0\ => FIFO_Full_reg_n_0,
      \INFERRED_GEN.cnt_i_reg[3]_0\ => \INFERRED_GEN.cnt_i_reg[3]\,
      Q(3) => \^q\(0),
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(0) => \^out\(0),
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_stream_rst => sig_stream_rst,
      \sig_wdc_statcnt_reg[3]\(3 downto 0) => \sig_wdc_statcnt_reg[3]\(3 downto 0)
    );
DYNSHREG_F_I: entity work.\design_1_axi_dma_0_1_dynshreg_f__parameterized2\
     port map (
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\ => FIFO_Full_reg_n_0,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0),
      \INFERRED_GEN.cnt_i_reg[3]\(0) => \INFERRED_GEN.cnt_i_reg[3]_0\(0),
      \INFERRED_GEN.cnt_i_reg[3]_0\ => DYNSHREG_F_I_n_27,
      Q(3) => \^q\(0),
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      \in\(25 downto 0) => \in\(25 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(25 downto 0) => \^out\(25 downto 0),
      p_0_in => p_0_in,
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_to_wsc_reg => \^sel\
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => sig_stream_rst
    );
sig_push_to_wsc_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8A00"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => FIFO_Full_reg_n_0,
      I2 => sig_inhibit_rdy_n,
      I3 => sig_data2wsc_valid,
      I4 => sig_set_push2wsc,
      O => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_srl_fifo_rbu_f__parameterized3\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_next_sequential_reg_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_ld_new_cmd_reg_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s_ready_out_reg : out STD_LOGIC;
    sig_posted_to_axi_reg : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\ : out STD_LOGIC;
    \sig_xfer_addr_reg_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1\ : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    \sig_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_next_calc_error_reg_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_next_calc_error_reg_reg_0 : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_s_ready_dup_i_2 : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_next_calc_error_reg_i_6 : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    sig_single_dbeat_reg : in STD_LOGIC;
    sig_first_dbeat_reg_1 : in STD_LOGIC;
    sig_next_calc_error_reg_reg_1 : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_srl_fifo_rbu_f__parameterized3\ : entity is "srl_fifo_rbu_f";
end \design_1_axi_dma_0_1_srl_fifo_rbu_f__parameterized3\;

architecture STRUCTURE of \design_1_axi_dma_0_1_srl_fifo_rbu_f__parameterized3\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_0 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_1 : STD_LOGIC;
  signal DYNSHREG_F_I_n_8 : STD_LOGIC;
  signal DYNSHREG_F_I_n_9 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal \^sig_next_sequential_reg_reg\ : STD_LOGIC;
  signal \^sig_s_ready_out_reg\ : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  sig_next_sequential_reg_reg <= \^sig_next_sequential_reg_reg\;
  sig_s_ready_out_reg <= \^sig_s_ready_out_reg\;
CNTR_INCR_DECR_ADDN_F_I: entity work.design_1_axi_dma_0_1_cntr_incr_decr_addn_f
     port map (
      E(0) => E(0),
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => \^fifo_full_reg_0\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_0,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_11_out => p_11_out,
      sel => DYNSHREG_F_I_n_9,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_halt_reg => sig_halt_reg,
      sig_last_dbeat_reg => DYNSHREG_F_I_n_8,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_ld_new_cmd_reg_reg => sig_ld_new_cmd_reg_reg,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_calc_error_reg_i_6_0 => sig_next_calc_error_reg_i_6,
      sig_next_calc_error_reg_reg => sig_first_dbeat_reg_0,
      sig_next_calc_error_reg_reg_0 => sig_next_calc_error_reg_reg,
      sig_next_calc_error_reg_reg_1 => sig_next_calc_error_reg_reg_0,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_next_sequential_reg_reg => \^sig_next_sequential_reg_reg\,
      sig_posted_to_axi_reg => sig_posted_to_axi_reg,
      sig_s_ready_dup_i_2 => sig_s_ready_dup_i_2,
      sig_s_ready_out_reg => \^sig_s_ready_out_reg\,
      sig_single_dbeat_reg => sig_single_dbeat_reg,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
DYNSHREG_F_I: entity work.\design_1_axi_dma_0_1_dynshreg_f__parameterized3\
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(5 downto 0) => \out\(5 downto 0),
      p_11_out => p_11_out,
      sel => DYNSHREG_F_I_n_9,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      \sig_dbeat_cntr_reg[6]\ => \sig_dbeat_cntr_reg[6]\,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => \^sig_next_sequential_reg_reg\,
      sig_first_dbeat_reg_1 => \^sig_s_ready_out_reg\,
      sig_first_dbeat_reg_2 => sig_first_dbeat_reg_0,
      sig_first_dbeat_reg_3 => sig_first_dbeat_reg_1,
      sig_next_calc_error_reg_reg(13 downto 0) => sig_next_calc_error_reg_reg_1(13 downto 0),
      sig_next_calc_error_reg_reg_0(1) => CNTR_INCR_DECR_ADDN_F_I_n_0,
      sig_next_calc_error_reg_reg_0(0) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      sig_next_sequential_reg_reg => \^fifo_full_reg_0\,
      sig_next_sequential_reg_reg_0 => \INFERRED_GEN.cnt_i_reg[0]\,
      \sig_xfer_addr_reg_reg[2]\(0) => \sig_xfer_addr_reg_reg[2]\(0),
      \sig_xfer_len_reg_reg[5]\ => DYNSHREG_F_I_n_8
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_srl_fifo_rbu_f__parameterized3_8\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    sig_sm_pop_cmd_fifo_ns : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0\ : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_srl_fifo_rbu_f__parameterized3_8\ : entity is "srl_fifo_rbu_f";
end \design_1_axi_dma_0_1_srl_fifo_rbu_f__parameterized3_8\;

architecture STRUCTURE of \design_1_axi_dma_0_1_srl_fifo_rbu_f__parameterized3_8\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 32 to 32 );
  signal sig_wr_fifo : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  Q(0) <= \^q\(0);
CNTR_INCR_DECR_ADDN_F_I: entity work.design_1_axi_dma_0_1_cntr_incr_decr_addn_f_9
     port map (
      D(0) => D(2),
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(0) => sig_cmd_fifo_data_out(32),
      p_7_out => p_7_out,
      p_9_out => p_9_out,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_ns => sig_sm_pop_cmd_fifo_ns,
      sig_sm_pop_cmd_fifo_reg(2 downto 0) => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(2 downto 0),
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\design_1_axi_dma_0_1_dynshreg_f__parameterized3_10\
     port map (
      D(1 downto 0) => D(1 downto 0),
      \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0\,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0\(2 downto 0) => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(2 downto 0),
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[2]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[2]_0\ => \^fifo_full_reg_0\,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \in\(27 downto 0) => \in\(27 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(27 downto 25) => \out\(26 downto 24),
      \out\(24) => sig_cmd_fifo_data_out(32),
      \out\(23 downto 0) => \out\(23 downto 0),
      p_9_out => p_9_out,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_srl_fifo_rbu_f__parameterized4\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[4]\ : out STD_LOGIC;
    \lsig_strb_slice_reg[0]_0\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \lsig_strb_slice_reg[6]_2\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \lsig_strb_slice_reg[4]_4\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \lsig_strb_slice_reg[2]_6\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \lsig_strb_slice_reg[7]_8\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \lsig_strb_slice_reg[5]_9\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \lsig_strb_slice_reg[3]_11\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \lsig_strb_slice_reg[1]_13\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_m_valid_out_reg : out STD_LOGIC;
    sig_data_reg_out_en : out STD_LOGIC;
    sig_eop_halt_xfer_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\ : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1\ : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    slice_insert_valid : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\ : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_burst_dbeat_cntr_reg[6]_0\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\ : in STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[6]_1\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]_0\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]_0\ : in STD_LOGIC;
    sig_dre2ibtt_tlast_reg_reg : in STD_LOGIC;
    sig_strm_tlast : in STD_LOGIC;
    sig_eop_halt_xfer : in STD_LOGIC;
    \sig_data_reg_out_reg[7]\ : in STD_LOGIC;
    \sig_data_reg_out_reg[7]_0\ : in STD_LOGIC;
    sig_eop_sent_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_strm_tstrb : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_7_out : in STD_LOGIC;
    sig_cmd_full : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_srl_fifo_rbu_f__parameterized4\ : entity is "srl_fifo_rbu_f";
end \design_1_axi_dma_0_1_srl_fifo_rbu_f__parameterized4\;

architecture STRUCTURE of \design_1_axi_dma_0_1_srl_fifo_rbu_f__parameterized4\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_1 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_4 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_tstrb_fifo_data_out : STD_LOGIC_VECTOR ( 4 to 4 );
  signal sig_wr_fifo : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  Q(0) <= \^q\(0);
  SS(0) <= \^ss\(0);
CNTR_INCR_DECR_ADDN_F_I: entity work.\design_1_axi_dma_0_1_cntr_incr_decr_addn_f__parameterized1\
     port map (
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\ => \sig_burst_dbeat_cntr_reg[6]_0\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\ => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_1\ => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]_0\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][1]\ => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]\(2 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\(2 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]_0\ => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]_0\,
      \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_flag_slice_reg_reg[7][1]\ => \sig_burst_dbeat_cntr_reg[6]\,
      \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_flag_slice_reg_reg[7][1]_0\ => \sig_burst_dbeat_cntr_reg[6]_1\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_1\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_1\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_2\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_2\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]_0\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]_0\(0),
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[1]_1\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[4]_0\ => \INFERRED_GEN.cnt_i_reg[4]\,
      Q(4) => \^q\(0),
      Q(3) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      SS(0) => \^ss\(0),
      fifo_full_p1 => fifo_full_p1,
      lsig_0ffset_cntr(2 downto 0) => lsig_0ffset_cntr(2 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(0) => sig_tstrb_fifo_data_out(4),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data_reg_out_en => sig_data_reg_out_en,
      \sig_data_reg_out_reg[7]\ => \sig_data_reg_out_reg[7]\,
      \sig_data_reg_out_reg[7]_0\ => \sig_data_reg_out_reg[7]_0\,
      sig_dre2ibtt_tlast_reg_reg => sig_dre2ibtt_tlast_reg_reg,
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_eop_halt_xfer_reg => sig_eop_halt_xfer_reg,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_strm_tlast => sig_strm_tlast,
      sig_wr_fifo => sig_wr_fifo,
      slice_insert_valid => slice_insert_valid
    );
DYNSHREG_F_I: entity work.\design_1_axi_dma_0_1_dynshreg_f__parameterized4\
     port map (
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(0) => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(0),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]_0\ => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]_0\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\(2 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\(2 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]_0\ => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]_0\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1\(0),
      Q(4) => \^q\(0),
      Q(3) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      \in\(0) => \in\(0),
      lsig_0ffset_cntr(2 downto 0) => lsig_0ffset_cntr(2 downto 0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      \lsig_strb_slice_reg[0]_0\ => \lsig_strb_slice_reg[0]_0\,
      \lsig_strb_slice_reg[1]_13\ => \lsig_strb_slice_reg[1]_13\,
      \lsig_strb_slice_reg[2]_6\ => \lsig_strb_slice_reg[2]_6\,
      \lsig_strb_slice_reg[3]_11\ => \lsig_strb_slice_reg[3]_11\,
      \lsig_strb_slice_reg[4]_4\ => \lsig_strb_slice_reg[4]_4\,
      \lsig_strb_slice_reg[5]_9\ => \lsig_strb_slice_reg[5]_9\,
      \lsig_strb_slice_reg[6]_2\ => \lsig_strb_slice_reg[6]_2\,
      \lsig_strb_slice_reg[7]_8\ => \lsig_strb_slice_reg[7]_8\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(1) => sig_tstrb_fifo_data_out(4),
      \out\(0) => \out\(0),
      p_7_out => p_7_out,
      sel => sig_wr_fifo,
      \sig_burst_dbeat_cntr_reg[6]\ => \sig_burst_dbeat_cntr_reg[6]_0\,
      \sig_burst_dbeat_cntr_reg[6]_0\ => \sig_burst_dbeat_cntr_reg[6]\,
      \sig_burst_dbeat_cntr_reg[6]_1\ => \sig_burst_dbeat_cntr_reg[6]_1\,
      sig_cmd_full => sig_cmd_full,
      sig_cmd_full_reg => sig_dre2ibtt_tlast_reg_reg,
      sig_cmd_full_reg_0 => \sig_data_reg_out_reg[7]\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1\,
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_strm_tlast => sig_strm_tlast,
      sig_strm_tstrb => sig_strm_tstrb
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => \^ss\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_srl_fifo_rbu_f__parameterized5\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 43 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    FIFO_Full_reg_1 : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 41 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_srl_fifo_rbu_f__parameterized5\ : entity is "srl_fifo_rbu_f";
end \design_1_axi_dma_0_1_srl_fifo_rbu_f__parameterized5\;

architecture STRUCTURE of \design_1_axi_dma_0_1_srl_fifo_rbu_f__parameterized5\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_1 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
CNTR_INCR_DECR_ADDN_F_I: entity work.design_1_axi_dma_0_1_cntr_incr_decr_addn_f_5
     port map (
      FIFO_Full_reg => FIFO_Full_reg_1,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[1]_1\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_22_out => p_22_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_reg => sig_halt_reg,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\design_1_axi_dma_0_1_dynshreg_f__parameterized5\
     port map (
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      \in\(41 downto 0) => \in\(41 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(43 downto 0) => \out\(43 downto 0),
      p_0_in => p_0_in,
      p_22_out => p_22_out,
      sig_calc_error_reg_reg => \^fifo_full_reg_0\,
      sig_calc_error_reg_reg_0 => \INFERRED_GEN.cnt_i_reg[1]\,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 12 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 12 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of design_1_axi_dma_0_1_xpm_fifo_base : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of design_1_axi_dma_0_1_xpm_fifo_base : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of design_1_axi_dma_0_1_xpm_fifo_base : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of design_1_axi_dma_0_1_xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of design_1_axi_dma_0_1_xpm_fifo_base : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of design_1_axi_dma_0_1_xpm_fifo_base : entity is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of design_1_axi_dma_0_1_xpm_fifo_base : entity is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of design_1_axi_dma_0_1_xpm_fifo_base : entity is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of design_1_axi_dma_0_1_xpm_fifo_base : entity is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of design_1_axi_dma_0_1_xpm_fifo_base : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of design_1_axi_dma_0_1_xpm_fifo_base : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of design_1_axi_dma_0_1_xpm_fifo_base : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of design_1_axi_dma_0_1_xpm_fifo_base : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of design_1_axi_dma_0_1_xpm_fifo_base : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of design_1_axi_dma_0_1_xpm_fifo_base : entity is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of design_1_axi_dma_0_1_xpm_fifo_base : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of design_1_axi_dma_0_1_xpm_fifo_base : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of design_1_axi_dma_0_1_xpm_fifo_base : entity is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of design_1_axi_dma_0_1_xpm_fifo_base : entity is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of design_1_axi_dma_0_1_xpm_fifo_base : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of design_1_axi_dma_0_1_xpm_fifo_base : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of design_1_axi_dma_0_1_xpm_fifo_base : entity is 208;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of design_1_axi_dma_0_1_xpm_fifo_base : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of design_1_axi_dma_0_1_xpm_fifo_base : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of design_1_axi_dma_0_1_xpm_fifo_base : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_xpm_fifo_base : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of design_1_axi_dma_0_1_xpm_fifo_base : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of design_1_axi_dma_0_1_xpm_fifo_base : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of design_1_axi_dma_0_1_xpm_fifo_base : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of design_1_axi_dma_0_1_xpm_fifo_base : entity is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of design_1_axi_dma_0_1_xpm_fifo_base : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of design_1_axi_dma_0_1_xpm_fifo_base : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of design_1_axi_dma_0_1_xpm_fifo_base : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of design_1_axi_dma_0_1_xpm_fifo_base : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of design_1_axi_dma_0_1_xpm_fifo_base : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of design_1_axi_dma_0_1_xpm_fifo_base : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of design_1_axi_dma_0_1_xpm_fifo_base : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of design_1_axi_dma_0_1_xpm_fifo_base : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of design_1_axi_dma_0_1_xpm_fifo_base : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of design_1_axi_dma_0_1_xpm_fifo_base : entity is 13;
  attribute READ_MODE : integer;
  attribute READ_MODE of design_1_axi_dma_0_1_xpm_fifo_base : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of design_1_axi_dma_0_1_xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of design_1_axi_dma_0_1_xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_1_axi_dma_0_1_xpm_fifo_base : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of design_1_axi_dma_0_1_xpm_fifo_base : entity is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of design_1_axi_dma_0_1_xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of design_1_axi_dma_0_1_xpm_fifo_base : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of design_1_axi_dma_0_1_xpm_fifo_base : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of design_1_axi_dma_0_1_xpm_fifo_base : entity is 13;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of design_1_axi_dma_0_1_xpm_fifo_base : entity is 5;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of design_1_axi_dma_0_1_xpm_fifo_base : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of design_1_axi_dma_0_1_xpm_fifo_base : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of design_1_axi_dma_0_1_xpm_fifo_base : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of design_1_axi_dma_0_1_xpm_fifo_base : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of design_1_axi_dma_0_1_xpm_fifo_base : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_axi_dma_0_1_xpm_fifo_base : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of design_1_axi_dma_0_1_xpm_fifo_base : entity is 3;
  attribute invalid : integer;
  attribute invalid of design_1_axi_dma_0_1_xpm_fifo_base : entity is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of design_1_axi_dma_0_1_xpm_fifo_base : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of design_1_axi_dma_0_1_xpm_fifo_base : entity is 1;
end design_1_axi_dma_0_1_xpm_fifo_base;

architecture STRUCTURE of design_1_axi_dma_0_1_xpm_fifo_base is
  signal \<const0>\ : STD_LOGIC;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal \^almost_empty\ : STD_LOGIC;
  signal \^almost_full\ : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_valid_fwft1 : STD_LOGIC;
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 2 to 2 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \^empty\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_1\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_4\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_rd_en_pf : STD_LOGIC;
  signal ram_rd_en_pf_q : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal ram_wr_en_pf_q : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_1 : STD_LOGIC;
  signal rdp_inst_n_6 : STD_LOGIC;
  signal rdp_inst_n_8 : STD_LOGIC;
  signal rdp_inst_n_9 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal read_only_q : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal rst_d1_inst_n_10 : STD_LOGIC;
  signal rst_d1_inst_n_6 : STD_LOGIC;
  signal rst_d1_inst_n_8 : STD_LOGIC;
  signal rst_d1_inst_n_9 : STD_LOGIC;
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal write_only : STD_LOGIC;
  signal write_only_q : STD_LOGIC;
  signal wrp_inst_n_0 : STD_LOGIC;
  signal wrp_inst_n_2 : STD_LOGIC;
  signal wrp_inst_n_8 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp1_inst_n_5 : STD_LOGIC;
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_0 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_2 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair99";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.gae_fwft.aempty_fwft_i_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \gen_fwft.gdvld_fwft.data_valid_fwft_i_1\ : label is "soft_lutpair99";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 208;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair98";
begin
  almost_empty <= \^almost_empty\;
  almost_full <= \^almost_full\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7883"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => ram_empty_i,
      I3 => curr_fwft_state(0),
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6E"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AF80"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \^empty\,
      O => data_valid_fwft1
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => data_valid_fwft1,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_fwft.gae_fwft.aempty_fwft_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A888EAAA"
    )
        port map (
      I0 => \^almost_empty\,
      I1 => ram_empty_i,
      I2 => curr_fwft_state(1),
      I3 => rd_en,
      I4 => curr_fwft_state(0),
      O => aempty_fwft_i0
    );
\gen_fwft.gae_fwft.aempty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => aempty_fwft_i0,
      Q => \^almost_empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15DD"
    )
        port map (
      I0 => \^empty\,
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      I3 => curr_fwft_state(1),
      O => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\,
      Q => data_valid,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_fwft.rdpp1_inst\: entity work.\design_1_axi_dma_0_1_xpm_counter_updn__parameterized1\
     port map (
      D(1) => \grdc.diff_wr_rd_pntr_rdc\(2),
      D(0) => \gen_fwft.rdpp1_inst_n_1\,
      Q(2 downto 0) => wr_pntr_ext(2 downto 0),
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[1]_0\ => \gen_fwft.rdpp1_inst_n_4\,
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[1]_2\(1 downto 0) => curr_fwft_state(1 downto 0),
      \grdc.rd_data_count_i_reg[2]\(2 downto 0) => rd_pntr_ext(2 downto 0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_1,
      Q => \^almost_full\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_10,
      Q => \^full\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrp_inst_n_2,
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_9,
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrp_inst_n_0,
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_2,
      Q => \^prog_empty\,
      R => '0'
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_9,
      Q => read_only_q,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => write_only,
      Q => write_only_q,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(1),
      Q => diff_pntr_pf_q(1),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => diff_pntr_pf_q(1),
      I1 => diff_pntr_pf_q(4),
      I2 => diff_pntr_pf_q(3),
      I3 => diff_pntr_pf_q(2),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_8,
      Q => \^prog_full\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_rd_en_pf,
      Q => ram_rd_en_pf_q,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_wr_en_pf,
      Q => ram_wr_en_pf_q,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.design_1_axi_dma_0_1_xpm_memory_base
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(12 downto 0) => din(12 downto 0),
      dinb(12 downto 0) => B"0000000000000",
      douta(12 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(12 downto 0),
      doutb(12 downto 0) => dout(12 downto 0),
      ena => '0',
      enb => ram_rd_en_pf,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => ram_wr_en_pf,
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4A"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwack.wr_ack_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_0,
      Q => wr_ack,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gen_fwft.rdpp1_inst_n_1\,
      Q => wr_data_count(0),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => wr_data_count(1),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => wr_data_count(2),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => wr_data_count(3),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => wr_data_count(4),
      R => xpm_fifo_rst_inst_n_1
    );
rdp_inst: entity work.\design_1_axi_dma_0_1_xpm_counter_updn__parameterized2\
     port map (
      D(0) => diff_pntr_pf_q0(3),
      E(0) => ram_rd_en_pf,
      Q(4) => rdp_inst_n_1,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\ => rdp_inst_n_8,
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[1]_0\(0) => rdp_inst_n_9,
      \count_value_i_reg[4]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\(3) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\(2) => wrpp1_inst_n_3,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\(1) => wrpp1_inst_n_4,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\(0) => wrpp1_inst_n_5,
      \gen_pntr_flags_cc.ram_empty_i_reg\ => rdp_inst_n_6,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]\(1 downto 0) => wr_pntr_ext(1 downto 0),
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]_0\ => rst_d1_inst_n_9,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3]\ => rst_d1_inst_n_6,
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_axi_dma_0_1_xpm_counter_updn__parameterized3\
     port map (
      E(0) => ram_rd_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[2]_0\ => rdp_inst_n_6,
      \count_value_i_reg[3]_0\ => rdpp1_inst_n_0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_axi_dma_0_1_xpm_fifo_reg_bit
     port map (
      D(0) => diff_pntr_pf_q0(1),
      \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ => rst_d1_inst_n_6,
      Q(0) => xpm_fifo_rst_inst_n_1,
      almost_full => \^almost_full\,
      \gen_fwft.empty_fwft_i_reg\ => rst_d1_inst_n_9,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\ => rst_d1_inst_n_1,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0\ => wrpp2_inst_n_0,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1\ => rdp_inst_n_8,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => rst_d1_inst_n_10,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ => wrp_inst_n_8,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\ => \^empty\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]\ => rdp_inst_n_6,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0\(0) => wrpp1_inst_n_5,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1\(0) => rd_pntr_ext(0),
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\ => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg\ => rst_d1_inst_n_8,
      \gof.overflow_i_reg\ => \^full\,
      overflow_i0 => overflow_i0,
      prog_full => \^prog_full\,
      ram_empty_i => ram_empty_i,
      ram_rd_en_pf_q => ram_rd_en_pf_q,
      ram_wr_en_pf => ram_wr_en_pf,
      ram_wr_en_pf_q => ram_wr_en_pf_q,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy,
      write_only => write_only
    );
wrp_inst: entity work.\design_1_axi_dma_0_1_xpm_counter_updn__parameterized2_11\
     port map (
      D(2) => wrp_inst_n_0,
      D(1) => diff_pntr_pe(2),
      D(0) => wrp_inst_n_2,
      Q(4) => rdp_inst_n_1,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[1]_0\ => wrp_inst_n_8,
      \count_value_i_reg[3]_0\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[4]_0\(2 downto 1) => \grdc.diff_wr_rd_pntr_rdc\(4 downto 3),
      \count_value_i_reg[4]_0\(0) => \grdc.diff_wr_rd_pntr_rdc\(1),
      \count_value_i_reg[4]_1\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg\ => rdpp1_inst_n_0,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\ => \^empty\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0\ => rdp_inst_n_6,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]\ => rst_d1_inst_n_9,
      \grdc.rd_data_count_i_reg[4]\ => \gen_fwft.rdpp1_inst_n_4\,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      ram_wr_en_pf => ram_wr_en_pf,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_axi_dma_0_1_xpm_counter_updn__parameterized3_12\
     port map (
      D(1) => diff_pntr_pf_q0(4),
      D(0) => diff_pntr_pf_q0(2),
      Q(3) => wrpp1_inst_n_2,
      Q(2) => wrpp1_inst_n_3,
      Q(1) => wrpp1_inst_n_4,
      Q(0) => wrpp1_inst_n_5,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\ => rdp_inst_n_6,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\(3 downto 0) => rd_pntr_ext(3 downto 0),
      ram_wr_en_pf => ram_wr_en_pf,
      wr_clk => wr_clk
    );
wrpp2_inst: entity work.\design_1_axi_dma_0_1_xpm_counter_updn__parameterized0\
     port map (
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\ => rdp_inst_n_6,
      ram_wr_en_pf => ram_wr_en_pf,
      sig_clr_dbc_reg_reg => wrpp2_inst_n_0,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_axi_dma_0_1_xpm_fifo_rst
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      SR(0) => \grdc.rd_data_count_i0\,
      full => \^full\,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => xpm_fifo_rst_inst_n_0,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\ => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\ => xpm_fifo_rst_inst_n_2,
      \grdc.rd_data_count_i_reg[1]\(1 downto 0) => curr_fwft_state(1 downto 0),
      \guf.underflow_i_reg\ => \^empty\,
      prog_empty => \^prog_empty\,
      rd_en => rd_en,
      read_only_q => read_only_q,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      write_only_q => write_only_q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 73 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 73 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 1024;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 75776;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 1024;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 1019;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 1019;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 11;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 74;
  attribute READ_MODE : integer;
  attribute READ_MODE of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 74;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 11;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 11;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 7;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ : entity is 1;
end \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\;

architecture STRUCTURE of \design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal \^almost_empty\ : STD_LOGIC;
  signal \^almost_full\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_valid_fwft1 : STD_LOGIC;
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \^empty\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[9]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0\ : STD_LOGIC;
  signal going_afull1 : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal prog_empty_i1 : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal prog_full_i216_in : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_rd_en_pf : STD_LOGIC;
  signal ram_rd_en_pf_q : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal ram_wr_en_pf_q : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rdp_inst_n_11 : STD_LOGIC;
  signal rdp_inst_n_12 : STD_LOGIC;
  signal rdp_inst_n_13 : STD_LOGIC;
  signal rdp_inst_n_14 : STD_LOGIC;
  signal rdp_inst_n_15 : STD_LOGIC;
  signal rdp_inst_n_28 : STD_LOGIC;
  signal rdp_inst_n_29 : STD_LOGIC;
  signal rdp_inst_n_30 : STD_LOGIC;
  signal rdp_inst_n_31 : STD_LOGIC;
  signal rdp_inst_n_32 : STD_LOGIC;
  signal rdp_inst_n_33 : STD_LOGIC;
  signal rdp_inst_n_34 : STD_LOGIC;
  signal rdp_inst_n_35 : STD_LOGIC;
  signal rdp_inst_n_36 : STD_LOGIC;
  signal rdp_inst_n_37 : STD_LOGIC;
  signal rdp_inst_n_38 : STD_LOGIC;
  signal rdp_inst_n_39 : STD_LOGIC;
  signal rdp_inst_n_40 : STD_LOGIC;
  signal rdp_inst_n_41 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_10 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rdpp1_inst_n_4 : STD_LOGIC;
  signal rdpp1_inst_n_5 : STD_LOGIC;
  signal rdpp1_inst_n_6 : STD_LOGIC;
  signal rdpp1_inst_n_7 : STD_LOGIC;
  signal rdpp1_inst_n_8 : STD_LOGIC;
  signal read_only : STD_LOGIC;
  signal read_only_q : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal rst_d1_inst_n_2 : STD_LOGIC;
  signal rst_d1_inst_n_6 : STD_LOGIC;
  signal rst_d1_inst_n_7 : STD_LOGIC;
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal write_only : STD_LOGIC;
  signal write_only_q : STD_LOGIC;
  signal wrp_inst_n_0 : STD_LOGIC;
  signal wrp_inst_n_22 : STD_LOGIC;
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_10 : STD_LOGIC;
  signal wrpp1_inst_n_11 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp1_inst_n_5 : STD_LOGIC;
  signal wrpp1_inst_n_6 : STD_LOGIC;
  signal wrpp1_inst_n_7 : STD_LOGIC;
  signal wrpp1_inst_n_8 : STD_LOGIC;
  signal wrpp1_inst_n_9 : STD_LOGIC;
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrpp2_inst_n_3 : STD_LOGIC;
  signal wrpp2_inst_n_4 : STD_LOGIC;
  signal wrpp2_inst_n_5 : STD_LOGIC;
  signal wrpp2_inst_n_6 : STD_LOGIC;
  signal wrpp2_inst_n_7 : STD_LOGIC;
  signal wrpp2_inst_n_8 : STD_LOGIC;
  signal wrpp2_inst_n_9 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_5 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_7 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_8 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 73 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair77";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.gdvld_fwft.data_valid_fwft_i_1\ : label is "soft_lutpair77";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 74;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 74;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 73;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 1023;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 74;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 75776;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 1024;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 74;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 74;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 74;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 74;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 74;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 74;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 74;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 74;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 74;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 74;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 74;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 76;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 76;
begin
  almost_empty <= \^almost_empty\;
  almost_full <= \^almost_full\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7883"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => ram_empty_i,
      I3 => curr_fwft_state(0),
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => data_valid_fwft1
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => data_valid_fwft1,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_fwft.gae_fwft.aempty_fwft_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F880F0"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => \^almost_empty\,
      I3 => curr_fwft_state(0),
      I4 => ram_empty_i,
      O => aempty_fwft_i0
    );
\gen_fwft.gae_fwft.aempty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => aempty_fwft_i0,
      Q => \^almost_empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3575"
    )
        port map (
      I0 => \^empty\,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => rd_en,
      O => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\,
      Q => data_valid,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_fwft.rdpp1_inst\: entity work.\design_1_axi_dma_0_1_xpm_counter_updn__parameterized1_13\
     port map (
      DI(0) => \gen_fwft.rdpp1_inst_n_0\,
      Q(0) => rd_pntr_ext(0),
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrpp1_inst_n_0,
      Q => \^almost_full\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_34,
      Q => \^full\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(4),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(5),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(6),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(7),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(8),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[8]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(9),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[9]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\,
      O => prog_empty_i1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4]\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5]\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6]\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7]\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[9]\,
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[8]\,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_5,
      Q => \^prog_empty\,
      R => '0'
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => read_only,
      Q => read_only_q,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => write_only,
      Q => write_only_q,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(10),
      Q => diff_pntr_pf_q(10),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(1),
      Q => diff_pntr_pf_q(1),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(6),
      Q => diff_pntr_pf_q(6),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(7),
      Q => diff_pntr_pf_q(7),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(8),
      Q => diff_pntr_pf_q(8),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(9),
      Q => diff_pntr_pf_q(9),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0\,
      I1 => diff_pntr_pf_q(4),
      I2 => diff_pntr_pf_q(3),
      I3 => diff_pntr_pf_q(1),
      I4 => diff_pntr_pf_q(2),
      O => prog_full_i216_in
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => diff_pntr_pf_q(5),
      I1 => diff_pntr_pf_q(6),
      I2 => diff_pntr_pf_q(7),
      I3 => diff_pntr_pf_q(8),
      I4 => diff_pntr_pf_q(10),
      I5 => diff_pntr_pf_q(9),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_7,
      Q => \^prog_full\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_rd_en_pf,
      Q => ram_rd_en_pf_q,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_wr_en_pf,
      Q => ram_wr_en_pf_q,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\design_1_axi_dma_0_1_xpm_memory_base__parameterized0\
     port map (
      addra(9 downto 0) => wr_pntr_ext(9 downto 0),
      addrb(9 downto 0) => rd_pntr_ext(9 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(73 downto 0) => din(73 downto 0),
      dinb(73 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(73 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(73 downto 0),
      doutb(73 downto 0) => dout(73 downto 0),
      ena => ram_wr_en_pf,
      enb => ram_rd_en_pf,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(10),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(7),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(8),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(9),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwack.wr_ack_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_2,
      Q => wr_ack,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(0),
      Q => wr_data_count(0),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(10),
      Q => wr_data_count(10),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => wr_data_count(1),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => wr_data_count(2),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => wr_data_count(3),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => wr_data_count(4),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(5),
      Q => wr_data_count(5),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(6),
      Q => wr_data_count(6),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(7),
      Q => wr_data_count(7),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(8),
      Q => wr_data_count(8),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(9),
      Q => wr_data_count(9),
      R => xpm_fifo_rst_inst_n_1
    );
rdp_inst: entity work.\design_1_axi_dma_0_1_xpm_counter_updn__parameterized6\
     port map (
      CO(0) => going_empty1,
      D(10 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(10 downto 0),
      DI(0) => \gen_fwft.rdpp1_inst_n_0\,
      Q(9 downto 0) => rd_pntr_ext(9 downto 0),
      S(0) => rdp_inst_n_11,
      clr_full => clr_full,
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[2]_0\(1) => rdp_inst_n_28,
      \count_value_i_reg[2]_0\(0) => rdp_inst_n_29,
      \count_value_i_reg[3]_0\(2) => rdp_inst_n_39,
      \count_value_i_reg[3]_0\(1) => rdp_inst_n_40,
      \count_value_i_reg[3]_0\(0) => rdp_inst_n_41,
      \count_value_i_reg[3]_1\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[6]_0\(3) => rdp_inst_n_30,
      \count_value_i_reg[6]_0\(2) => rdp_inst_n_31,
      \count_value_i_reg[6]_0\(1) => rdp_inst_n_32,
      \count_value_i_reg[6]_0\(0) => rdp_inst_n_33,
      \count_value_i_reg[7]_0\(3) => rdp_inst_n_35,
      \count_value_i_reg[7]_0\(2) => rdp_inst_n_36,
      \count_value_i_reg[7]_0\(1) => rdp_inst_n_37,
      \count_value_i_reg[7]_0\(0) => rdp_inst_n_38,
      \count_value_i_reg[8]_0\(1) => rdp_inst_n_12,
      \count_value_i_reg[8]_0\(0) => rdp_inst_n_13,
      \count_value_i_reg[9]_0\(1) => rdp_inst_n_14,
      \count_value_i_reg[9]_0\(0) => rdp_inst_n_15,
      \count_value_i_reg[9]_1\(0) => going_afull1,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2\(0) => wrpp2_inst_n_9,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_0\(8) => wrpp2_inst_n_0,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_0\(7) => wrpp2_inst_n_1,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_0\(6) => wrpp2_inst_n_2,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_0\(5) => wrpp2_inst_n_3,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_0\(4) => wrpp2_inst_n_4,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_0\(3) => wrpp2_inst_n_5,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_0\(2) => wrpp2_inst_n_6,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_0\(1) => wrpp2_inst_n_7,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_0\(0) => wrpp2_inst_n_8,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => rdp_inst_n_34,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ => \^full\,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(0) => going_full1,
      \gen_pntr_flags_cc.ram_empty_i_reg\(0) => wrp_inst_n_22,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(9) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(8) => wrpp1_inst_n_3,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(7) => wrpp1_inst_n_4,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(6) => wrpp1_inst_n_5,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(5) => wrpp1_inst_n_6,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(4) => wrpp1_inst_n_7,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(3) => wrpp1_inst_n_8,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(2) => wrpp1_inst_n_9,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(1) => wrpp1_inst_n_10,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(0) => wrpp1_inst_n_11,
      \grdc.rd_data_count_i_reg[10]\(10) => wrp_inst_n_0,
      \grdc.rd_data_count_i_reg[10]\(9 downto 0) => wr_pntr_ext(9 downto 0),
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      ram_rd_en_pf => ram_rd_en_pf,
      ram_wr_en_pf => ram_wr_en_pf,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_axi_dma_0_1_xpm_counter_updn__parameterized7\
     port map (
      Q(8) => rdpp1_inst_n_0,
      Q(7) => rdpp1_inst_n_1,
      Q(6) => rdpp1_inst_n_2,
      Q(5) => rdpp1_inst_n_3,
      Q(4) => rdpp1_inst_n_4,
      Q(3) => rdpp1_inst_n_5,
      Q(2) => rdpp1_inst_n_6,
      Q(1) => rdpp1_inst_n_7,
      Q(0) => rdpp1_inst_n_8,
      S(0) => rdpp1_inst_n_10,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[9]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2\(0) => wr_pntr_ext(9),
      ram_empty_i => ram_empty_i,
      ram_rd_en_pf => ram_rd_en_pf,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_axi_dma_0_1_xpm_fifo_reg_bit_14
     port map (
      DI(0) => rst_d1_inst_n_1,
      Q(0) => xpm_fifo_rst_inst_n_1,
      S(0) => rst_d1_inst_n_6,
      clr_full => clr_full,
      \count_value_i_reg[3]\(0) => wr_pntr_ext(0),
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => rst_d1_inst_n_2,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\ => \^empty\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg\ => rst_d1_inst_n_7,
      \gwack.wr_ack_i_reg\ => \^full\,
      prog_full => \^prog_full\,
      prog_full_i216_in => prog_full_i216_in,
      ram_rd_en_pf => ram_rd_en_pf,
      ram_rd_en_pf_q => ram_rd_en_pf_q,
      ram_wr_en_pf_q => ram_wr_en_pf_q,
      read_only => read_only,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      write_only => write_only
    );
wrp_inst: entity work.\design_1_axi_dma_0_1_xpm_counter_updn__parameterized6_15\
     port map (
      CO(0) => going_empty1,
      D(9 downto 0) => diff_pntr_pe(9 downto 0),
      DI(0) => xpm_fifo_rst_inst_n_7,
      Q(10) => wrp_inst_n_0,
      Q(9 downto 0) => wr_pntr_ext(9 downto 0),
      S(0) => rst_d1_inst_n_6,
      \count_value_i_reg[10]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[9]_0\(0) => wrp_inst_n_22,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2\(0) => rd_pntr_ext(9),
      \gen_pntr_flags_cc.ram_empty_i_reg\(0) => rdpp1_inst_n_10,
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(8) => rdpp1_inst_n_0,
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(7) => rdpp1_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(6) => rdpp1_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(5) => rdpp1_inst_n_3,
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(4) => rdpp1_inst_n_4,
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(3) => rdpp1_inst_n_5,
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(2) => rdpp1_inst_n_6,
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(1) => rdpp1_inst_n_7,
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(0) => rdpp1_inst_n_8,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\(0) => rst_d1_inst_n_1,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0\(3) => rdp_inst_n_39,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0\(2) => rdp_inst_n_40,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0\(1) => rdp_inst_n_41,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0\(0) => xpm_fifo_rst_inst_n_8,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(3) => rdp_inst_n_35,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(2) => rdp_inst_n_36,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(1) => rdp_inst_n_37,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(0) => rdp_inst_n_38,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]\(1) => rdp_inst_n_14,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]\(0) => rdp_inst_n_15,
      ram_wr_en_pf => ram_wr_en_pf,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_axi_dma_0_1_xpm_counter_updn__parameterized7_16\
     port map (
      D(9 downto 0) => diff_pntr_pf_q0(10 downto 1),
      Q(9) => wrpp1_inst_n_2,
      Q(8) => wrpp1_inst_n_3,
      Q(7) => wrpp1_inst_n_4,
      Q(6) => wrpp1_inst_n_5,
      Q(5) => wrpp1_inst_n_6,
      Q(4) => wrpp1_inst_n_7,
      Q(3) => wrpp1_inst_n_8,
      Q(2) => wrpp1_inst_n_9,
      Q(1) => wrpp1_inst_n_10,
      Q(0) => wrpp1_inst_n_11,
      S(0) => rdp_inst_n_11,
      almost_full => \^almost_full\,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[6]_0\ => \^full\,
      \count_value_i_reg[9]_0\(0) => going_full1,
      d_out_reg => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\(0) => going_afull1,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0\(9 downto 0) => rd_pntr_ext(9 downto 0),
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(1) => rdp_inst_n_12,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(0) => rdp_inst_n_13,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\(1) => rdp_inst_n_28,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\(0) => rdp_inst_n_29,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(3) => rdp_inst_n_30,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(2) => rdp_inst_n_31,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(1) => rdp_inst_n_32,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(0) => rdp_inst_n_33,
      ram_rd_en_pf => ram_rd_en_pf,
      ram_wr_en_pf => ram_wr_en_pf,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrpp2_inst: entity work.\design_1_axi_dma_0_1_xpm_counter_updn__parameterized5\
     port map (
      Q(8) => wrpp2_inst_n_0,
      Q(7) => wrpp2_inst_n_1,
      Q(6) => wrpp2_inst_n_2,
      Q(5) => wrpp2_inst_n_3,
      Q(4) => wrpp2_inst_n_4,
      Q(3) => wrpp2_inst_n_5,
      Q(2) => wrpp2_inst_n_6,
      Q(1) => wrpp2_inst_n_7,
      Q(0) => wrpp2_inst_n_8,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[6]_0\ => \^full\,
      \count_value_i_reg[9]_0\(0) => wrpp2_inst_n_9,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3\(0) => rd_pntr_ext(9),
      ram_wr_en_pf => ram_wr_en_pf,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
xpm_fifo_rst_inst: entity work.design_1_axi_dma_0_1_xpm_fifo_rst_17
     port map (
      DI(0) => xpm_fifo_rst_inst_n_7,
      Q(0) => xpm_fifo_rst_inst_n_1,
      SR(0) => \grdc.rd_data_count_i0\,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(0) => xpm_fifo_rst_inst_n_8,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\(0) => rd_pntr_ext(0),
      \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\ => xpm_fifo_rst_inst_n_5,
      \gof.overflow_i_reg\ => \^full\,
      \grdc.rd_data_count_i_reg[7]\(1 downto 0) => curr_fwft_state(1 downto 0),
      \guf.underflow_i_reg\ => \^empty\,
      overflow_i0 => overflow_i0,
      prog_empty => \^prog_empty\,
      prog_empty_i1 => prog_empty_i1,
      ram_rd_en_pf => ram_rd_en_pf,
      ram_wr_en_pf => ram_wr_en_pf,
      rd_en => rd_en,
      read_only_q => read_only_q,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy,
      write_only_q => write_only_q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_dma_reg_module is
  port (
    s_axi_lite_arready : out STD_LOGIC;
    s2mm_irqthresh_wren : out STD_LOGIC;
    \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg\ : out STD_LOGIC;
    p_11_out : out STD_LOGIC;
    \dmacr_i_reg[29]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    soft_reset : out STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    s2mm_dmasr : out STD_LOGIC;
    idle : out STD_LOGIC;
    dma_interr_reg : out STD_LOGIC;
    dma_slverr_reg : out STD_LOGIC;
    dma_decerr_reg : out STD_LOGIC;
    sg_interr_reg : out STD_LOGIC;
    sg_slverr_reg : out STD_LOGIC;
    sg_decerr_reg : out STD_LOGIC;
    scndry_vect_out : out STD_LOGIC_VECTOR ( 25 downto 0 );
    soft_reset_re0 : out STD_LOGIC;
    \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg\ : out STD_LOGIC;
    \m_axi_sg_rdata[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_7_out : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\ : out STD_LOGIC;
    irqthresh_wren_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    irqthresh_wren_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[29]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    scndry_out : out STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_introut : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    rdy_to2 : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    wvalid_reg : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aclk : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    sinit : in STD_LOGIC;
    sg_ftch_error0 : in STD_LOGIC;
    halted_reg : in STD_LOGIC;
    idle_reg : in STD_LOGIC;
    dma_interr_reg_0 : in STD_LOGIC;
    dma_slverr_reg_0 : in STD_LOGIC;
    dma_decerr_reg_0 : in STD_LOGIC;
    sg_interr_reg_0 : in STD_LOGIC;
    sg_slverr_reg_0 : in STD_LOGIC;
    sg_decerr_reg_0 : in STD_LOGIC;
    s2mm_stop : in STD_LOGIC;
    \dmacr_i_reg[0]\ : in STD_LOGIC;
    soft_reset_d1 : in STD_LOGIC;
    p_24_out : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\ : in STD_LOGIC;
    ch2_delay_cnt_en : in STD_LOGIC;
    p_17_out : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0\ : in STD_LOGIC;
    \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]\ : in STD_LOGIC;
    \p_9_in_carry__1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_ASYNC_WRITE.bvalid_i_reg\ : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    \GEN_ASYNC_WRITE.rdy_cdc_from_reg\ : in STD_LOGIC;
    soft_reset_clr : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 29 downto 0 );
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    p_18_out : in STD_LOGIC;
    \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_dma_reg_module : entity is "axi_dma_reg_module";
end design_1_axi_dma_0_1_axi_dma_reg_module;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_dma_reg_module is
  signal \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_37\ : STD_LOGIC;
  signal \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_38\ : STD_LOGIC;
  signal \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_39\ : STD_LOGIC;
  signal \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_42\ : STD_LOGIC;
  signal \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_43\ : STD_LOGIC;
  signal \^gen_desc_reg_for_sg.curdesc_lsb_i_reg[31]\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[29]\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_37\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_39\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_41\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_71\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_72\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ch2_taildesc : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal \^dma_decerr_reg\ : STD_LOGIC;
  signal \^dma_interr_reg\ : STD_LOGIC;
  signal \^dmacr_i_reg[29]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^idle\ : STD_LOGIC;
  signal ip2axi_rddata : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal irqdelay_wren0 : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_2_out : STD_LOGIC_VECTOR ( 16 downto 12 );
  signal p_73_out : STD_LOGIC;
  signal s2mm_dmacr : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal \^s2mm_dmasr\ : STD_LOGIC;
  signal \^scndry_vect_out\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \^sg_decerr_reg\ : STD_LOGIC;
  signal \^sg_interr_reg\ : STD_LOGIC;
  signal \^sg_slverr_reg\ : STD_LOGIC;
  signal \^soft_reset\ : STD_LOGIC;
  signal strm_valid_int2 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of strm_valid_int2 : signal is "true";
  signal strm_valid_int_cdc_to : STD_LOGIC;
  attribute async_reg of strm_valid_int_cdc_to : signal is "true";
begin
  \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(25 downto 0) <= \^gen_desc_reg_for_sg.curdesc_lsb_i_reg[31]\(25 downto 0);
  \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[29]\(23 downto 0) <= \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[29]\(23 downto 0);
  Q(0) <= \^q\(0);
  dma_decerr_reg <= \^dma_decerr_reg\;
  dma_interr_reg <= \^dma_interr_reg\;
  \dmacr_i_reg[29]\(11 downto 0) <= \^dmacr_i_reg[29]\(11 downto 0);
  idle <= \^idle\;
  s2mm_dmasr <= \^s2mm_dmasr\;
  scndry_vect_out(25 downto 0) <= \^scndry_vect_out\(25 downto 0);
  sg_decerr_reg <= \^sg_decerr_reg\;
  sg_interr_reg <= \^sg_interr_reg\;
  sg_slverr_reg <= \^sg_slverr_reg\;
  soft_reset <= \^soft_reset\;
\GEN_AXI_LITE_IF.AXI_LITE_IF_I\: entity work.design_1_axi_dma_0_1_axi_dma_lite_if
     port map (
      D(1) => ip2axi_rddata(5),
      D(0) => ip2axi_rddata(2),
      \GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to\(0) => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_43\,
      \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[4]_0\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_39\,
      \GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_38\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[0]_0\ => \^dmacr_i_reg[29]\(0),
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[10]_0\ => \^sg_decerr_reg\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[12]_0\ => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_71\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[13]_0\ => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_37\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_0\(2) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_39\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_0\(1) => \^q\(0),
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_0\(0) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_41\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[14]_1\ => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_72\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_0\(7 downto 0) => \^dmacr_i_reg[29]\(8 downto 1),
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]_1\(7 downto 0) => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]\(7 downto 0),
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(25 downto 24) => ch2_taildesc(31 downto 30),
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_0\(23 downto 0) => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[29]\(23 downto 0),
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_1\(25 downto 0) => \^gen_desc_reg_for_sg.curdesc_lsb_i_reg[31]\(25 downto 0),
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]_2\(7 downto 0) => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]\(7 downto 0),
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[4]_0\ => \^dma_interr_reg\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[6]_0\ => \^dma_decerr_reg\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[8]_0\ => \^sg_interr_reg\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[9]_0\ => \^sg_slverr_reg\,
      \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg_0\ => \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg\,
      \GEN_ASYNC_WRITE.axi2ip_wrce_reg[16]_0\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_37\,
      \GEN_ASYNC_WRITE.bvalid_i_reg_0\ => \GEN_ASYNC_WRITE.bvalid_i_reg\,
      \GEN_ASYNC_WRITE.rdy_cdc_from_reg_0\ => \GEN_ASYNC_WRITE.rdy_cdc_from_reg\,
      Q(7 downto 6) => s2mm_dmacr(31 downto 30),
      Q(5 downto 3) => \^dmacr_i_reg[29]\(11 downto 9),
      Q(2 downto 0) => s2mm_dmacr(26 downto 24),
      SR(0) => SR(0),
      \dmacr_i_reg[2]\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_42\,
      \dmacr_i_reg[2]_0\ => \^soft_reset\,
      idle => \^idle\,
      irqdelay_wren0 => irqdelay_wren0,
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\ => \out\,
      p_0_in1_in => p_0_in1_in,
      p_2_out(2) => p_2_out(16),
      p_2_out(1) => p_2_out(14),
      p_2_out(0) => p_2_out(12),
      rdy_to2 => rdy_to2,
      s2mm_dmacr(1) => s2mm_dmacr(16),
      s2mm_dmacr(0) => s2mm_dmacr(3),
      s2mm_dmasr => \^s2mm_dmasr\,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(9 downto 0) => s_axi_lite_araddr(9 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(4 downto 0) => s_axi_lite_awaddr(4 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_wdata(29 downto 0) => s_axi_lite_wdata(29 downto 0),
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      scndry_out => scndry_out,
      scndry_vect_out(28 downto 3) => \^scndry_vect_out\(25 downto 0),
      scndry_vect_out(2 downto 1) => p_1_out(4 downto 3),
      scndry_vect_out(0) => p_1_out(0),
      soft_reset_clr => soft_reset_clr,
      wvalid_reg_0 => wvalid_reg
    );
\GEN_S2MM_REGISTERS.GEN_INTROUT_ASYNC.PROC_REG_INTR2LITE\: entity work.design_1_axi_dma_0_1_cdc_sync_18
     port map (
      prmry_in => p_73_out,
      s2mm_introut => s2mm_introut,
      s_axi_lite_aclk => s_axi_lite_aclk
    );
\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\: entity work.design_1_axi_dma_0_1_axi_dma_register_s2mm
     port map (
      D(0) => D(0),
      E(0) => E(0),
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2]\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_39\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[5]\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_38\,
      \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_0\ => \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg\,
      \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg_1\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_37\,
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(25 downto 0) => \^gen_desc_reg_for_sg.curdesc_lsb_i_reg[31]\(25 downto 0),
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_1\(25 downto 0) => \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(25 downto 0),
      \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0\(25 downto 24) => ch2_taildesc(31 downto 30),
      \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[31]_0\(23 downto 0) => \^gen_desc_reg_for_sg.taildesc_lsb_i2_reg[29]\(23 downto 0),
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg\(0) => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg\(0),
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\ => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0\(4 downto 3) => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]\(7 downto 6),
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0\(2 downto 0) => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]\(2 downto 0),
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1\ => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\ => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\,
      \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]\(0) => \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]\(0),
      \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0\ => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]\,
      Q(2) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_39\,
      Q(1) => \^q\(0),
      Q(0) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_41\,
      S(0) => S(0),
      SR(0) => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_43\,
      ch2_delay_cnt_en => ch2_delay_cnt_en,
      dly_irq_reg_0 => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_37\,
      dma_decerr_reg_0 => \^dma_decerr_reg\,
      dma_decerr_reg_1 => dma_decerr_reg_0,
      dma_interr_reg_0 => \^dma_interr_reg\,
      dma_interr_reg_1 => dma_interr_reg_0,
      dma_slverr_reg_0 => dma_slverr_reg,
      dma_slverr_reg_1(1) => ip2axi_rddata(5),
      dma_slverr_reg_1(0) => ip2axi_rddata(2),
      dma_slverr_reg_2 => dma_slverr_reg_0,
      \dmacr_i_reg[0]_0\ => \^dmacr_i_reg[29]\(0),
      \dmacr_i_reg[0]_1\ => \dmacr_i_reg[0]\,
      \dmacr_i_reg[29]_0\(10 downto 0) => \^dmacr_i_reg[29]\(11 downto 1),
      \dmacr_i_reg[2]_0\ => \^soft_reset\,
      \dmacr_i_reg[2]_1\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_42\,
      err_irq_reg_0 => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_72\,
      halted_reg_0 => halted_reg,
      idle => \^idle\,
      idle_reg_0 => idle_reg,
      ioc_irq_reg_0 => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_71\,
      irqdelay_wren0 => irqdelay_wren0,
      irqthresh_wren_reg_0(0) => irqthresh_wren_reg(0),
      irqthresh_wren_reg_1 => irqthresh_wren_reg_0,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_rdata(0) => m_axi_sg_rdata(0),
      \m_axi_sg_rdata[31]\(0) => \m_axi_sg_rdata[31]\(0),
      \out\ => \out\,
      p_0_in1_in => p_0_in1_in,
      p_11_out => p_11_out,
      p_17_out => p_17_out,
      p_18_out => p_18_out,
      p_22_out => p_22_out,
      p_23_out => p_23_out,
      p_24_out => p_24_out,
      p_2_out(2) => p_2_out(16),
      p_2_out(1) => p_2_out(14),
      p_2_out(0) => p_2_out(12),
      p_4_out => p_4_out,
      p_7_out => p_7_out,
      p_8_out => p_8_out,
      \p_9_in_carry__1\(1 downto 0) => \p_9_in_carry__1\(1 downto 0),
      prmry_in => p_73_out,
      s2mm_dmacr(6 downto 5) => s2mm_dmacr(31 downto 30),
      s2mm_dmacr(4 downto 2) => s2mm_dmacr(26 downto 24),
      s2mm_dmacr(1) => s2mm_dmacr(16),
      s2mm_dmacr(0) => s2mm_dmacr(3),
      s2mm_dmasr => \^s2mm_dmasr\,
      s2mm_irqthresh_wren => s2mm_irqthresh_wren,
      s2mm_stop => s2mm_stop,
      scndry_vect_out(28 downto 3) => \^scndry_vect_out\(25 downto 0),
      scndry_vect_out(2 downto 1) => p_1_out(4 downto 3),
      scndry_vect_out(0) => p_1_out(0),
      sg_decerr_reg_0 => \^sg_decerr_reg\,
      sg_decerr_reg_1 => sg_decerr_reg_0,
      sg_ftch_error0 => sg_ftch_error0,
      sg_interr_reg_0 => \^sg_interr_reg\,
      sg_interr_reg_1 => sg_interr_reg_0,
      sg_slverr_reg_0 => \^sg_slverr_reg\,
      sg_slverr_reg_1 => sg_slverr_reg_0,
      sinit => sinit,
      soft_reset_d1 => soft_reset_d1,
      soft_reset_re0 => soft_reset_re0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => strm_valid_int2
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => strm_valid_int_cdc_to
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_dma_rst_module is
  port (
    \out\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    \GEN_ASYNC_RESET.s_soft_reset_i_reg\ : out STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    s2mm_sts_reset_out_n : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2\ : out STD_LOGIC;
    soft_reset_d1 : out STD_LOGIC;
    soft_reset_clr : out STD_LOGIC;
    s2mm_halt : out STD_LOGIC;
    sinit : out STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg\ : out STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg_0\ : out STD_LOGIC;
    rdy_to2 : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ASYNC_RESET.halt_i_reg\ : out STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    s2mm_all_idle : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    soft_reset : in STD_LOGIC;
    soft_reset_re0 : in STD_LOGIC;
    s2mm_stop : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    sig_rst2all_stop_request : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_dma_rst_module : entity is "axi_dma_rst_module";
end design_1_axi_dma_0_1_axi_dma_rst_module;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_dma_rst_module is
  signal \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_1\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ : signal is "no";
  signal \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_2\ : STD_LOGIC;
  attribute RTL_KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2\ : signal is "true";
  attribute equivalent_register_removal of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2\ : signal is "no";
  signal \GEN_RESET_FOR_S2MM.RESET_I_n_13\ : STD_LOGIC;
  signal \^soft_reset_clr\ : STD_LOGIC;
begin
  \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ <= \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_1\;
  \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2\ <= \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_2\;
  soft_reset_clr <= \^soft_reset_clr\;
\GEN_ASYNC_WRITE.awvalid_to2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_1\,
      O => SR(0)
    );
\GEN_ASYNC_WRITE.rdy_to2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_2\,
      I1 => scndry_out,
      O => rdy_to2
    );
\GEN_RESET_FOR_S2MM.RESET_I\: entity work.design_1_axi_dma_0_1_axi_dma_reset
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      \GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.min_assert_sftrst_reg_0\ => \GEN_RESET_FOR_S2MM.RESET_I_n_13\,
      \GEN_ASYNC_RESET.halt_i_reg_0\ => \GEN_ASYNC_RESET.halt_i_reg\,
      \GEN_ASYNC_RESET.s_soft_reset_i_reg_0\ => \GEN_ASYNC_RESET.s_soft_reset_i_reg\,
      \GEN_ASYNC_RESET.scndry_resetn_reg_0\ => \GEN_ASYNC_RESET.scndry_resetn_reg\,
      \GEN_ASYNC_RESET.scndry_resetn_reg_1\ => \GEN_ASYNC_RESET.scndry_resetn_reg_0\,
      SS(0) => SS(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      \out\ => \out\,
      p_0_in => p_0_in,
      s2mm_all_idle => s2mm_all_idle,
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_prmry_reset_out_n => s2mm_prmry_reset_out_n,
      s2mm_stop => s2mm_stop,
      s2mm_sts_reset_out_n => s2mm_sts_reset_out_n,
      scndry_out => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_1\,
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      sinit => sinit,
      soft_reset => soft_reset,
      soft_reset_clr => \^soft_reset_clr\,
      soft_reset_d1 => soft_reset_d1,
      soft_reset_re0 => soft_reset_re0
    );
\GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \GEN_RESET_FOR_S2MM.RESET_I_n_13\,
      Q => \^soft_reset_clr\,
      R => '0'
    );
REG_HRD_RST: entity work.design_1_axi_dma_0_1_cdc_sync
     port map (
      axi_resetn => axi_resetn,
      m_axi_sg_aclk => m_axi_sg_aclk,
      scndry_out => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_1\
    );
REG_HRD_RST_OUT: entity work.design_1_axi_dma_0_1_cdc_sync_0
     port map (
      axi_resetn => axi_resetn,
      s_axi_lite_aclk => s_axi_lite_aclk,
      scndry_out => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_2\
    );
arready_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_2\,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_sg_mm2s_basic_wrap is
  port (
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    sig_stream_rst : out STD_LOGIC;
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_done : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC;
    ftch_decerr_i : out STD_LOGIC;
    ftch_slverr_i : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 25 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid : in STD_LOGIC;
    p_18_out_0 : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_sg_mm2s_basic_wrap : entity is "axi_sg_mm2s_basic_wrap";
end design_1_axi_dma_0_1_axi_sg_mm2s_basic_wrap;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_sg_mm2s_basic_wrap is
  signal I_CMD_STATUS_n_10 : STD_LOGIC;
  signal I_CMD_STATUS_n_11 : STD_LOGIC;
  signal I_CMD_STATUS_n_12 : STD_LOGIC;
  signal I_CMD_STATUS_n_13 : STD_LOGIC;
  signal I_CMD_STATUS_n_14 : STD_LOGIC;
  signal I_CMD_STATUS_n_15 : STD_LOGIC;
  signal I_CMD_STATUS_n_16 : STD_LOGIC;
  signal I_CMD_STATUS_n_17 : STD_LOGIC;
  signal I_CMD_STATUS_n_18 : STD_LOGIC;
  signal I_CMD_STATUS_n_19 : STD_LOGIC;
  signal I_CMD_STATUS_n_20 : STD_LOGIC;
  signal I_CMD_STATUS_n_21 : STD_LOGIC;
  signal I_CMD_STATUS_n_22 : STD_LOGIC;
  signal I_CMD_STATUS_n_23 : STD_LOGIC;
  signal I_CMD_STATUS_n_24 : STD_LOGIC;
  signal I_CMD_STATUS_n_25 : STD_LOGIC;
  signal I_CMD_STATUS_n_26 : STD_LOGIC;
  signal I_CMD_STATUS_n_27 : STD_LOGIC;
  signal I_CMD_STATUS_n_28 : STD_LOGIC;
  signal I_CMD_STATUS_n_29 : STD_LOGIC;
  signal I_CMD_STATUS_n_30 : STD_LOGIC;
  signal I_CMD_STATUS_n_31 : STD_LOGIC;
  signal I_CMD_STATUS_n_32 : STD_LOGIC;
  signal I_CMD_STATUS_n_33 : STD_LOGIC;
  signal I_CMD_STATUS_n_35 : STD_LOGIC;
  signal I_CMD_STATUS_n_8 : STD_LOGIC;
  signal I_CMD_STATUS_n_9 : STD_LOGIC;
  signal I_MSTR_SCC_n_4 : STD_LOGIC;
  signal I_RESET_n_2 : STD_LOGIC;
  signal sig_addr2rsc_cmd_fifo_empty : STD_LOGIC;
  signal sig_btt_is_zero : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_cmd_addr_reg : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal sig_cmd_burst_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_cmd_reg_empty : STD_LOGIC;
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\ : STD_LOGIC;
  signal sig_data2rsc_decerr : STD_LOGIC;
  signal sig_data2rsc_okay : STD_LOGIC;
  signal sig_data2rsc_slverr : STD_LOGIC;
  signal sig_data2rsc_valid : STD_LOGIC;
  signal sig_mstr2addr_cmd_valid : STD_LOGIC;
  signal sig_next_burst : STD_LOGIC;
  signal sig_push_rd_sts_reg : STD_LOGIC;
  signal sig_rd_sts_decerr_reg0 : STD_LOGIC;
  signal sig_rd_sts_okay_reg : STD_LOGIC;
  signal sig_rsc2data_ready : STD_LOGIC;
  signal sig_rsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal sig_rsc2stat_status_valid : STD_LOGIC;
  signal \^sig_stream_rst\ : STD_LOGIC;
  signal sm_set_error : STD_LOGIC;
begin
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\;
  sig_stream_rst <= \^sig_stream_rst\;
I_ADDR_CNTL: entity work.design_1_axi_dma_0_1_axi_sg_addr_cntl
     port map (
      Q(25 downto 0) => sig_cmd_addr_reg(31 downto 6),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_araddr(25 downto 0) => m_axi_sg_araddr(25 downto 0),
      m_axi_sg_arburst(0) => m_axi_sg_arburst(0),
      m_axi_sg_arlen(0) => m_axi_sg_arlen(0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      sig_addr_reg_empty_reg_0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_addr_valid_reg_reg_0 => I_MSTR_SCC_n_4,
      sig_cmd_burst_reg(0) => sig_cmd_burst_reg(0),
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_posted_to_axi_2_reg_0 => \^sig_stream_rst\,
      sm_set_error => sm_set_error
    );
I_CMD_STATUS: entity work.design_1_axi_dma_0_1_axi_sg_cmd_status_25
     port map (
      Q(26) => I_CMD_STATUS_n_8,
      Q(25) => I_CMD_STATUS_n_9,
      Q(24) => I_CMD_STATUS_n_10,
      Q(23) => I_CMD_STATUS_n_11,
      Q(22) => I_CMD_STATUS_n_12,
      Q(21) => I_CMD_STATUS_n_13,
      Q(20) => I_CMD_STATUS_n_14,
      Q(19) => I_CMD_STATUS_n_15,
      Q(18) => I_CMD_STATUS_n_16,
      Q(17) => I_CMD_STATUS_n_17,
      Q(16) => I_CMD_STATUS_n_18,
      Q(15) => I_CMD_STATUS_n_19,
      Q(14) => I_CMD_STATUS_n_20,
      Q(13) => I_CMD_STATUS_n_21,
      Q(12) => I_CMD_STATUS_n_22,
      Q(11) => I_CMD_STATUS_n_23,
      Q(10) => I_CMD_STATUS_n_24,
      Q(9) => I_CMD_STATUS_n_25,
      Q(8) => I_CMD_STATUS_n_26,
      Q(7) => I_CMD_STATUS_n_27,
      Q(6) => I_CMD_STATUS_n_28,
      Q(5) => I_CMD_STATUS_n_29,
      Q(4) => I_CMD_STATUS_n_30,
      Q(3) => I_CMD_STATUS_n_31,
      Q(2) => I_CMD_STATUS_n_32,
      Q(1) => I_CMD_STATUS_n_33,
      Q(0) => sig_next_burst,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(25 downto 0) => Q(25 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => I_CMD_STATUS_n_35,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1\ => \^sig_stream_rst\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      ftch_decerr_i => ftch_decerr_i,
      ftch_slverr_i => ftch_slverr_i,
      m_axi_sg_aclk => m_axi_sg_aclk,
      p_18_out_0 => p_18_out_0,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      sig_btt_is_zero => sig_btt_is_zero,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_init_done => sig_init_done,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_reg => sig_init_done_reg,
      sig_init_done_reg_0 => sig_init_done_reg_0,
      sig_rd_sts_okay_reg => sig_rd_sts_okay_reg,
      sig_rsc2stat_status(1 downto 0) => sig_rsc2stat_status(6 downto 5),
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
I_MSTR_SCC: entity work.design_1_axi_dma_0_1_axi_sg_scc
     port map (
      Q(26) => I_CMD_STATUS_n_8,
      Q(25) => I_CMD_STATUS_n_9,
      Q(24) => I_CMD_STATUS_n_10,
      Q(23) => I_CMD_STATUS_n_11,
      Q(22) => I_CMD_STATUS_n_12,
      Q(21) => I_CMD_STATUS_n_13,
      Q(20) => I_CMD_STATUS_n_14,
      Q(19) => I_CMD_STATUS_n_15,
      Q(18) => I_CMD_STATUS_n_16,
      Q(17) => I_CMD_STATUS_n_17,
      Q(16) => I_CMD_STATUS_n_18,
      Q(15) => I_CMD_STATUS_n_19,
      Q(14) => I_CMD_STATUS_n_20,
      Q(13) => I_CMD_STATUS_n_21,
      Q(12) => I_CMD_STATUS_n_22,
      Q(11) => I_CMD_STATUS_n_23,
      Q(10) => I_CMD_STATUS_n_24,
      Q(9) => I_CMD_STATUS_n_25,
      Q(8) => I_CMD_STATUS_n_26,
      Q(7) => I_CMD_STATUS_n_27,
      Q(6) => I_CMD_STATUS_n_28,
      Q(5) => I_CMD_STATUS_n_29,
      Q(4) => I_CMD_STATUS_n_30,
      Q(3) => I_CMD_STATUS_n_31,
      Q(2) => I_CMD_STATUS_n_32,
      Q(1) => I_CMD_STATUS_n_33,
      Q(0) => sig_next_burst,
      m_axi_sg_aclk => m_axi_sg_aclk,
      sig_btt_is_zero => sig_btt_is_zero,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      \sig_cmd_addr_reg_reg[31]_0\(25 downto 0) => sig_cmd_addr_reg(31 downto 6),
      \sig_cmd_addr_reg_reg[6]_0\ => I_RESET_n_2,
      sig_cmd_burst_reg(0) => sig_cmd_burst_reg(0),
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sm_set_error => sm_set_error,
      sm_set_error_reg_0 => I_MSTR_SCC_n_4,
      sm_set_error_reg_1 => \^sig_stream_rst\
    );
I_RD_DATA_CNTL: entity work.design_1_axi_dma_0_1_axi_sg_rddata_cntl
     port map (
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      mm2s_rlast_del_reg_0 => \^sig_stream_rst\,
      sig_coelsc_okay_reg_reg_0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_data2rsc_okay => sig_data2rsc_okay,
      sig_data2rsc_slverr => sig_data2rsc_slverr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_push_rd_sts_reg => sig_push_rd_sts_reg,
      sig_rd_sts_decerr_reg0 => sig_rd_sts_decerr_reg0,
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status(0) => sig_rsc2stat_status(5)
    );
I_RD_STATUS_CNTLR: entity work.design_1_axi_dma_0_1_axi_sg_rd_status_cntl
     port map (
      m_axi_sg_aclk => m_axi_sg_aclk,
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_data2rsc_okay => sig_data2rsc_okay,
      sig_data2rsc_slverr => sig_data2rsc_slverr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_push_rd_sts_reg => sig_push_rd_sts_reg,
      sig_rd_sts_decerr_reg0 => sig_rd_sts_decerr_reg0,
      sig_rd_sts_okay_reg => sig_rd_sts_okay_reg,
      sig_rd_sts_reg_empty_reg_0 => I_CMD_STATUS_n_35,
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status(1 downto 0) => sig_rsc2stat_status(6 downto 5),
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
I_RESET: entity work.design_1_axi_dma_0_1_axi_sg_reset
     port map (
      m_axi_sg_aclk => m_axi_sg_aclk,
      sig_addr2rsc_cmd_fifo_empty => sig_addr2rsc_cmd_fifo_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 => \^sig_stream_rst\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2 => I_RESET_n_2,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_srl_fifo_f is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_bready : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \m_axi_sg_bresp[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_srl_fifo_f : entity is "srl_fifo_f";
end design_1_axi_dma_0_1_srl_fifo_f;

architecture STRUCTURE of design_1_axi_dma_0_1_srl_fifo_f is
begin
I_SRL_FIFO_RBU_F: entity work.design_1_axi_dma_0_1_srl_fifo_rbu_f
     port map (
      D(1 downto 0) => D(1 downto 0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(0) => Q(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      \m_axi_sg_bresp[1]\(0) => \m_axi_sg_bresp[1]\(0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      \out\(0) => \out\(0),
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_srl_fifo_f__parameterized0\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    sig_push_coelsc_reg : out STD_LOGIC;
    sig_data2wsc_cmd_cmplt_reg : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_srl_fifo_f__parameterized0\ : entity is "srl_fifo_f";
end \design_1_axi_dma_0_1_srl_fifo_f__parameterized0\;

architecture STRUCTURE of \design_1_axi_dma_0_1_srl_fifo_f__parameterized0\ is
begin
I_SRL_FIFO_RBU_F: entity work.\design_1_axi_dma_0_1_srl_fifo_rbu_f__parameterized0\
     port map (
      D(2 downto 0) => D(2 downto 0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      Q(0) => Q(0),
      \in\(2 downto 0) => \in\(2 downto 0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_cmd_cmplt_reg => sig_data2wsc_cmd_cmplt_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_stream_rst => sig_stream_rst,
      sig_tlast_err_stop => sig_tlast_err_stop
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_srl_fifo_f__parameterized1\ is
  port (
    m_axi_s2mm_bready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_srl_fifo_f__parameterized1\ : entity is "srl_fifo_f";
end \design_1_axi_dma_0_1_srl_fifo_f__parameterized1\;

architecture STRUCTURE of \design_1_axi_dma_0_1_srl_fifo_f__parameterized1\ is
begin
I_SRL_FIFO_RBU_F: entity work.\design_1_axi_dma_0_1_srl_fifo_rbu_f__parameterized1\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1\(1 downto 0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1\(1 downto 0),
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[1]\(0) => \INFERRED_GEN.cnt_i_reg[1]\(0),
      \INFERRED_GEN.cnt_i_reg[3]\(0) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      Q(3 downto 0) => Q(3 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      \out\ => \out\,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_halt_reg => sig_halt_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_srl_fifo_f__parameterized2\ is
  port (
    sig_push_to_wsc_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    p_4_out : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \sig_wdc_statcnt_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_set_push2wsc : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_srl_fifo_f__parameterized2\ : entity is "srl_fifo_f";
end \design_1_axi_dma_0_1_srl_fifo_f__parameterized2\;

architecture STRUCTURE of \design_1_axi_dma_0_1_srl_fifo_f__parameterized2\ is
begin
I_SRL_FIFO_RBU_F: entity work.\design_1_axi_dma_0_1_srl_fifo_rbu_f__parameterized2\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0),
      \INFERRED_GEN.cnt_i_reg[3]\ => \INFERRED_GEN.cnt_i_reg[3]\,
      \INFERRED_GEN.cnt_i_reg[3]_0\(0) => \INFERRED_GEN.cnt_i_reg[3]_0\(0),
      Q(0) => Q(0),
      \in\(25 downto 0) => \in\(25 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(25 downto 0) => \out\(25 downto 0),
      p_0_in => p_0_in,
      p_4_out => p_4_out,
      sel => sig_push_to_wsc_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_set_push2wsc => sig_set_push2wsc,
      sig_stream_rst => sig_stream_rst,
      \sig_wdc_statcnt_reg[3]\(3 downto 0) => \sig_wdc_statcnt_reg[3]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_srl_fifo_f__parameterized3\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_next_sequential_reg_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_ld_new_cmd_reg_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s_ready_out_reg : out STD_LOGIC;
    sig_posted_to_axi_reg : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\ : out STD_LOGIC;
    \sig_xfer_addr_reg_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1\ : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    \sig_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_next_calc_error_reg_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_next_calc_error_reg_reg_0 : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_s_ready_dup_i_2 : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_next_calc_error_reg_i_6 : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    sig_single_dbeat_reg : in STD_LOGIC;
    sig_first_dbeat_reg_1 : in STD_LOGIC;
    sig_next_calc_error_reg_reg_1 : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_srl_fifo_f__parameterized3\ : entity is "srl_fifo_f";
end \design_1_axi_dma_0_1_srl_fifo_f__parameterized3\;

architecture STRUCTURE of \design_1_axi_dma_0_1_srl_fifo_f__parameterized3\ is
begin
I_SRL_FIFO_RBU_F: entity work.\design_1_axi_dma_0_1_srl_fifo_rbu_f__parameterized3\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(7 downto 0) => Q(7 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(5 downto 0) => \out\(5 downto 0),
      p_11_out => p_11_out,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      \sig_dbeat_cntr_reg[6]\ => \sig_dbeat_cntr_reg[6]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_first_dbeat_reg_1 => sig_first_dbeat_reg_1,
      sig_halt_reg => sig_halt_reg,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_ld_new_cmd_reg_reg => sig_ld_new_cmd_reg_reg,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_calc_error_reg_i_6 => sig_next_calc_error_reg_i_6,
      sig_next_calc_error_reg_reg => sig_next_calc_error_reg_reg,
      sig_next_calc_error_reg_reg_0 => sig_next_calc_error_reg_reg_0,
      sig_next_calc_error_reg_reg_1(13 downto 0) => sig_next_calc_error_reg_reg_1(13 downto 0),
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_next_sequential_reg_reg => sig_next_sequential_reg_reg,
      sig_posted_to_axi_reg => sig_posted_to_axi_reg,
      sig_s_ready_dup_i_2 => sig_s_ready_dup_i_2,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_single_dbeat_reg => sig_single_dbeat_reg,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      \sig_xfer_addr_reg_reg[2]\(0) => \sig_xfer_addr_reg_reg[2]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_srl_fifo_f__parameterized3_7\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    sig_sm_pop_cmd_fifo_ns : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0\ : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_srl_fifo_f__parameterized3_7\ : entity is "srl_fifo_f";
end \design_1_axi_dma_0_1_srl_fifo_f__parameterized3_7\;

architecture STRUCTURE of \design_1_axi_dma_0_1_srl_fifo_f__parameterized3_7\ is
begin
I_SRL_FIFO_RBU_F: entity work.\design_1_axi_dma_0_1_srl_fifo_rbu_f__parameterized3_8\
     port map (
      D(2 downto 0) => D(2 downto 0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(2 downto 0) => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(2 downto 0),
      \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0\ => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(0) => Q(0),
      \in\(27 downto 0) => \in\(27 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(26 downto 0) => \out\(26 downto 0),
      p_7_out => p_7_out,
      p_9_out => p_9_out,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_ns => sig_sm_pop_cmd_fifo_ns,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_srl_fifo_f__parameterized4\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[4]\ : out STD_LOGIC;
    \lsig_strb_slice_reg[0]_0\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \lsig_strb_slice_reg[6]_2\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \lsig_strb_slice_reg[4]_4\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \lsig_strb_slice_reg[2]_6\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \lsig_strb_slice_reg[7]_8\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \lsig_strb_slice_reg[5]_9\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \lsig_strb_slice_reg[3]_11\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \lsig_strb_slice_reg[1]_13\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_m_valid_out_reg : out STD_LOGIC;
    sig_data_reg_out_en : out STD_LOGIC;
    sig_eop_halt_xfer_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\ : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1\ : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    slice_insert_valid : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\ : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_burst_dbeat_cntr_reg[6]_0\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\ : in STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[6]_1\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]_0\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]_0\ : in STD_LOGIC;
    sig_dre2ibtt_tlast_reg_reg : in STD_LOGIC;
    sig_strm_tlast : in STD_LOGIC;
    sig_eop_halt_xfer : in STD_LOGIC;
    \sig_data_reg_out_reg[7]\ : in STD_LOGIC;
    \sig_data_reg_out_reg[7]_0\ : in STD_LOGIC;
    sig_eop_sent_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_strm_tstrb : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_7_out : in STD_LOGIC;
    sig_cmd_full : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_srl_fifo_f__parameterized4\ : entity is "srl_fifo_f";
end \design_1_axi_dma_0_1_srl_fifo_f__parameterized4\;

architecture STRUCTURE of \design_1_axi_dma_0_1_srl_fifo_f__parameterized4\ is
begin
I_SRL_FIFO_RBU_F: entity work.\design_1_axi_dma_0_1_srl_fifo_rbu_f__parameterized4\
     port map (
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(0) => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(0),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]_0\ => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]_0\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\(2 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\(2 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]_0\ => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]_0\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_1\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_1\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_2\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_2\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]_0\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]_0\(0),
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[4]\ => \INFERRED_GEN.cnt_i_reg[4]\,
      Q(0) => Q(0),
      SS(0) => SS(0),
      \in\(0) => \in\(0),
      lsig_0ffset_cntr(2 downto 0) => lsig_0ffset_cntr(2 downto 0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      \lsig_strb_slice_reg[0]_0\ => \lsig_strb_slice_reg[0]_0\,
      \lsig_strb_slice_reg[1]_13\ => \lsig_strb_slice_reg[1]_13\,
      \lsig_strb_slice_reg[2]_6\ => \lsig_strb_slice_reg[2]_6\,
      \lsig_strb_slice_reg[3]_11\ => \lsig_strb_slice_reg[3]_11\,
      \lsig_strb_slice_reg[4]_4\ => \lsig_strb_slice_reg[4]_4\,
      \lsig_strb_slice_reg[5]_9\ => \lsig_strb_slice_reg[5]_9\,
      \lsig_strb_slice_reg[6]_2\ => \lsig_strb_slice_reg[6]_2\,
      \lsig_strb_slice_reg[7]_8\ => \lsig_strb_slice_reg[7]_8\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(0) => \out\(0),
      p_7_out => p_7_out,
      \sig_burst_dbeat_cntr_reg[6]\ => \sig_burst_dbeat_cntr_reg[6]\,
      \sig_burst_dbeat_cntr_reg[6]_0\ => \sig_burst_dbeat_cntr_reg[6]_0\,
      \sig_burst_dbeat_cntr_reg[6]_1\ => \sig_burst_dbeat_cntr_reg[6]_1\,
      sig_cmd_full => sig_cmd_full,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1\,
      sig_data_reg_out_en => sig_data_reg_out_en,
      \sig_data_reg_out_reg[7]\ => \sig_data_reg_out_reg[7]\,
      \sig_data_reg_out_reg[7]_0\ => \sig_data_reg_out_reg[7]_0\,
      sig_dre2ibtt_tlast_reg_reg => sig_dre2ibtt_tlast_reg_reg,
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_eop_halt_xfer_reg => sig_eop_halt_xfer_reg,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_strm_tlast => sig_strm_tlast,
      sig_strm_tstrb => sig_strm_tstrb,
      slice_insert_valid => slice_insert_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_srl_fifo_f__parameterized5\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 43 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 41 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_srl_fifo_f__parameterized5\ : entity is "srl_fifo_f";
end \design_1_axi_dma_0_1_srl_fifo_f__parameterized5\;

architecture STRUCTURE of \design_1_axi_dma_0_1_srl_fifo_f__parameterized5\ is
begin
I_SRL_FIFO_RBU_F: entity work.\design_1_axi_dma_0_1_srl_fifo_rbu_f__parameterized5\
     port map (
      FIFO_Full_reg_0 => FIFO_Full_reg,
      FIFO_Full_reg_1 => FIFO_Full_reg_0,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      \in\(41 downto 0) => \in\(41 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(43 downto 0) => \out\(43 downto 0),
      p_0_in => p_0_in,
      p_22_out => p_22_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_reg => sig_halt_reg,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_xpm_fifo_sync is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 12 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 12 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of design_1_axi_dma_0_1_xpm_fifo_sync : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of design_1_axi_dma_0_1_xpm_fifo_sync : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of design_1_axi_dma_0_1_xpm_fifo_sync : entity is "16'b0001111100011111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of design_1_axi_dma_0_1_xpm_fifo_sync : entity is "auto";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of design_1_axi_dma_0_1_xpm_fifo_sync : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of design_1_axi_dma_0_1_xpm_fifo_sync : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of design_1_axi_dma_0_1_xpm_fifo_sync : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_xpm_fifo_sync : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of design_1_axi_dma_0_1_xpm_fifo_sync : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of design_1_axi_dma_0_1_xpm_fifo_sync : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of design_1_axi_dma_0_1_xpm_fifo_sync : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of design_1_axi_dma_0_1_xpm_fifo_sync : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of design_1_axi_dma_0_1_xpm_fifo_sync : entity is 0;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of design_1_axi_dma_0_1_xpm_fifo_sync : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of design_1_axi_dma_0_1_xpm_fifo_sync : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of design_1_axi_dma_0_1_xpm_fifo_sync : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of design_1_axi_dma_0_1_xpm_fifo_sync : entity is 13;
  attribute READ_MODE : string;
  attribute READ_MODE of design_1_axi_dma_0_1_xpm_fifo_sync : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_1_axi_dma_0_1_xpm_fifo_sync : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of design_1_axi_dma_0_1_xpm_fifo_sync : entity is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of design_1_axi_dma_0_1_xpm_fifo_sync : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of design_1_axi_dma_0_1_xpm_fifo_sync : entity is 13;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of design_1_axi_dma_0_1_xpm_fifo_sync : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_axi_dma_0_1_xpm_fifo_sync : entity is "TRUE";
end design_1_axi_dma_0_1_xpm_fifo_sync;

architecture STRUCTURE of design_1_axi_dma_0_1_xpm_fifo_sync is
  signal \<const0>\ : STD_LOGIC;
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 208;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b1";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 10;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 13;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 13;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 5;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  dbiterr <= \<const0>\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_rst_busy <= \^rd_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.design_1_axi_dma_0_1_xpm_fifo_base
     port map (
      almost_empty => almost_empty,
      almost_full => almost_full,
      data_valid => data_valid,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(12 downto 0) => din(12 downto 0),
      dout(12 downto 0) => dout(12 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => '0',
      rd_data_count(3 downto 0) => rd_data_count(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => underflow,
      wr_ack => wr_ack,
      wr_clk => wr_clk,
      wr_data_count(4 downto 0) => wr_data_count(4 downto 0),
      wr_en => wr_en,
      wr_rst_busy => \^rd_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_xpm_fifo_sync__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 73 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 73 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \design_1_axi_dma_0_1_xpm_fifo_sync__parameterized1\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \design_1_axi_dma_0_1_xpm_fifo_sync__parameterized1\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \design_1_axi_dma_0_1_xpm_fifo_sync__parameterized1\ : entity is "16'b0001111100011111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \design_1_axi_dma_0_1_xpm_fifo_sync__parameterized1\ : entity is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \design_1_axi_dma_0_1_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \design_1_axi_dma_0_1_xpm_fifo_sync__parameterized1\ : entity is 1024;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \design_1_axi_dma_0_1_xpm_fifo_sync__parameterized1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_xpm_fifo_sync__parameterized1\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \design_1_axi_dma_0_1_xpm_fifo_sync__parameterized1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \design_1_axi_dma_0_1_xpm_fifo_sync__parameterized1\ : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \design_1_axi_dma_0_1_xpm_fifo_sync__parameterized1\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \design_1_axi_dma_0_1_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \design_1_axi_dma_0_1_xpm_fifo_sync__parameterized1\ : entity is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \design_1_axi_dma_0_1_xpm_fifo_sync__parameterized1\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \design_1_axi_dma_0_1_xpm_fifo_sync__parameterized1\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \design_1_axi_dma_0_1_xpm_fifo_sync__parameterized1\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \design_1_axi_dma_0_1_xpm_fifo_sync__parameterized1\ : entity is 74;
  attribute READ_MODE : string;
  attribute READ_MODE of \design_1_axi_dma_0_1_xpm_fifo_sync__parameterized1\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_axi_dma_0_1_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \design_1_axi_dma_0_1_xpm_fifo_sync__parameterized1\ : entity is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_axi_dma_0_1_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \design_1_axi_dma_0_1_xpm_fifo_sync__parameterized1\ : entity is 74;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \design_1_axi_dma_0_1_xpm_fifo_sync__parameterized1\ : entity is 11;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_axi_dma_0_1_xpm_fifo_sync__parameterized1\ : entity is "TRUE";
end \design_1_axi_dma_0_1_xpm_fifo_sync__parameterized1\;

architecture STRUCTURE of \design_1_axi_dma_0_1_xpm_fifo_sync__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 1024;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 75776;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 1024;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b1";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 1019;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 1019;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 10;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 11;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 10;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 74;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 74;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 11;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 11;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 10;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 10;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 7;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  dbiterr <= \<const0>\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_rst_busy <= \^rd_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\design_1_axi_dma_0_1_xpm_fifo_base__parameterized0\
     port map (
      almost_empty => almost_empty,
      almost_full => almost_full,
      data_valid => data_valid,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(73 downto 0) => din(73 downto 0),
      dout(73 downto 0) => dout(73 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => '0',
      rd_data_count(3 downto 0) => rd_data_count(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => underflow,
      wr_ack => wr_ack,
      wr_clk => wr_clk,
      wr_data_count(10 downto 0) => wr_data_count(10 downto 0),
      wr_en => wr_en,
      wr_rst_busy => \^rd_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_axi_datamover_fifo__parameterized1\ is
  port (
    sig_init_reg_reg_0 : out STD_LOGIC;
    sig_init_reg_reg_1 : out STD_LOGIC;
    sig_init_reg_reg_2 : out STD_LOGIC;
    sig_init_reg2_reg : out STD_LOGIC;
    sig_init_reg_reg_3 : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_reg_reg_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    sig_init_reg_reg_5 : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_2 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    sig_psm_pop_input_cmd : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_axi_datamover_fifo__parameterized1\ : entity is "axi_datamover_fifo";
end \design_1_axi_dma_0_1_axi_datamover_fifo__parameterized1\;

architecture STRUCTURE of \design_1_axi_dma_0_1_axi_datamover_fifo__parameterized1\ is
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal \sig_inhibit_rdy_n_i_1__0_n_0\ : STD_LOGIC;
  signal sig_init_done_3 : STD_LOGIC;
  signal \sig_init_done_i_1__6_n_0\ : STD_LOGIC;
  signal \^sig_init_reg_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_child_error_reg_i_1 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__3\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__4\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__6\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \sig_input_addr_reg[31]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \sig_m_valid_dup_i_1__1\ : label is "soft_lutpair164";
begin
  sig_init_reg_reg_0 <= \^sig_init_reg_reg_0\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\design_1_axi_dma_0_1_srl_fifo_f__parameterized1\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1\(1 downto 0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1\(1 downto 0),
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[1]\(0) => \INFERRED_GEN.cnt_i_reg[1]\(0),
      \INFERRED_GEN.cnt_i_reg[3]\(0) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      Q(3 downto 0) => Q(3 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      \out\ => \out\,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_halt_reg => sig_halt_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_stream_rst => sig_stream_rst
    );
sig_child_error_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_reg_reg_0\,
      I1 => sig_csm_pop_child_cmd,
      O => SR(0)
    );
\sig_inhibit_rdy_n_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done_3,
      I1 => sig_inhibit_rdy_n,
      O => \sig_inhibit_rdy_n_i_1__0_n_0\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_inhibit_rdy_n_i_1__0_n_0\,
      Q => sig_inhibit_rdy_n,
      R => sig_stream_rst
    );
\sig_init_done_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_init_reg_reg_0\,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => sig_init_reg_reg_1
    );
\sig_init_done_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_init_reg_reg_0\,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done_0,
      O => sig_init_reg_reg_2
    );
\sig_init_done_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sig_init_reg2,
      I1 => \^sig_init_reg_reg_0\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done_2,
      O => sig_init_reg2_reg
    );
\sig_init_done_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_init_reg_reg_0\,
      I1 => sig_init_reg2,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done_1,
      O => sig_init_reg_reg_3
    );
\sig_init_done_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sig_init_reg2,
      I1 => \^sig_init_reg_reg_0\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done_3,
      O => \sig_init_done_i_1__6_n_0\
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_init_done_i_1__6_n_0\,
      Q => sig_init_done_3,
      R => '0'
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_stream_rst,
      Q => \^sig_init_reg_reg_0\,
      R => '0'
    );
\sig_input_addr_reg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_reg_reg_0\,
      I1 => sig_psm_pop_input_cmd,
      O => sig_init_reg_reg_4(0)
    );
\sig_m_valid_dup_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sig_init_reg_reg_0\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_init_reg_reg_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_axi_datamover_fifo__parameterized2\ is
  port (
    sig_init_done : out STD_LOGIC;
    sel : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    p_4_out : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    \sig_wdc_statcnt_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_set_push2wsc : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_axi_datamover_fifo__parameterized2\ : entity is "axi_datamover_fifo";
end \design_1_axi_dma_0_1_axi_datamover_fifo__parameterized2\;

architecture STRUCTURE of \design_1_axi_dma_0_1_axi_datamover_fifo__parameterized2\ is
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal \sig_inhibit_rdy_n_i_1__3_n_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\design_1_axi_dma_0_1_srl_fifo_f__parameterized2\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0),
      \INFERRED_GEN.cnt_i_reg[3]\ => \INFERRED_GEN.cnt_i_reg[3]\,
      \INFERRED_GEN.cnt_i_reg[3]_0\(0) => \INFERRED_GEN.cnt_i_reg[3]_0\(0),
      Q(0) => Q(0),
      \in\(25 downto 0) => \in\(25 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(25 downto 0) => \out\(25 downto 0),
      p_0_in => p_0_in,
      p_4_out => p_4_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_to_wsc_reg => sel,
      sig_set_push2wsc => sig_set_push2wsc,
      sig_stream_rst => sig_stream_rst,
      \sig_wdc_statcnt_reg[3]\(3 downto 0) => \sig_wdc_statcnt_reg[3]\(3 downto 0)
    );
\sig_inhibit_rdy_n_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => sig_inhibit_rdy_n,
      O => \sig_inhibit_rdy_n_i_1__3_n_0\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_inhibit_rdy_n_i_1__3_n_0\,
      Q => sig_inhibit_rdy_n,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_axi_datamover_fifo__parameterized3\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    sig_push_dqual_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_ld_new_cmd_reg_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s_ready_out_reg : out STD_LOGIC;
    sig_posted_to_axi_reg : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\ : out STD_LOGIC;
    \sig_xfer_addr_reg_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1\ : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    \sig_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_next_calc_error_reg_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_next_calc_error_reg_reg_0 : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_s_ready_dup_i_2 : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_next_calc_error_reg_i_6 : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    sig_single_dbeat_reg : in STD_LOGIC;
    sig_first_dbeat_reg_1 : in STD_LOGIC;
    sig_next_calc_error_reg_reg_1 : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_axi_datamover_fifo__parameterized3\ : entity is "axi_datamover_fifo";
end \design_1_axi_dma_0_1_axi_datamover_fifo__parameterized3\;

architecture STRUCTURE of \design_1_axi_dma_0_1_axi_datamover_fifo__parameterized3\ is
  signal \sig_inhibit_rdy_n_i_1__4_n_0\ : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\design_1_axi_dma_0_1_srl_fifo_f__parameterized3\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[0]\ => \^sig_inhibit_rdy_n_reg_0\,
      Q(7 downto 0) => Q(7 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(5 downto 0) => \out\(5 downto 0),
      p_11_out => p_11_out,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      \sig_dbeat_cntr_reg[6]\ => \sig_dbeat_cntr_reg[6]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_first_dbeat_reg_1 => sig_first_dbeat_reg_1,
      sig_halt_reg => sig_halt_reg,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_ld_new_cmd_reg_reg => sig_ld_new_cmd_reg_reg,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_calc_error_reg_i_6 => sig_next_calc_error_reg_i_6,
      sig_next_calc_error_reg_reg => sig_next_calc_error_reg_reg,
      sig_next_calc_error_reg_reg_0 => sig_next_calc_error_reg_reg_0,
      sig_next_calc_error_reg_reg_1(13 downto 0) => sig_next_calc_error_reg_reg_1(13 downto 0),
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_next_sequential_reg_reg => sig_push_dqual_reg,
      sig_posted_to_axi_reg => sig_posted_to_axi_reg,
      sig_s_ready_dup_i_2 => sig_s_ready_dup_i_2,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_single_dbeat_reg => sig_single_dbeat_reg,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      \sig_xfer_addr_reg_reg[2]\(0) => \sig_xfer_addr_reg_reg[2]\(0)
    );
\sig_inhibit_rdy_n_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => \sig_inhibit_rdy_n_i_1__4_n_0\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_inhibit_rdy_n_i_1__4_n_0\,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_axi_datamover_fifo__parameterized3_6\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_reg2 : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    sig_init_reg2_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    sig_sm_pop_cmd_fifo_ns : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0\ : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_axi_datamover_fifo__parameterized3_6\ : entity is "axi_datamover_fifo";
end \design_1_axi_dma_0_1_axi_datamover_fifo__parameterized3_6\;

architecture STRUCTURE of \design_1_axi_dma_0_1_axi_datamover_fifo__parameterized3_6\ is
  signal \sig_inhibit_rdy_n_i_1__6_n_0\ : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal sig_init_done_0 : STD_LOGIC;
  signal \sig_init_done_i_1__0_n_0\ : STD_LOGIC;
  signal \^sig_init_reg2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_init_done_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__5\ : label is "soft_lutpair131";
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_reg2 <= \^sig_init_reg2\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\design_1_axi_dma_0_1_srl_fifo_f__parameterized3_7\
     port map (
      D(2 downto 0) => D(2 downto 0),
      FIFO_Full_reg => FIFO_Full_reg,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(2 downto 0) => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(2 downto 0),
      \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0\ => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \^sig_inhibit_rdy_n_reg_0\,
      Q(0) => Q(0),
      \in\(27 downto 0) => \in\(27 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(26 downto 0) => \out\(26 downto 0),
      p_7_out => p_7_out,
      p_9_out => p_9_out,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_ns => sig_sm_pop_cmd_fifo_ns,
      sig_stream_rst => sig_stream_rst
    );
\sig_inhibit_rdy_n_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done_0,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => \sig_inhibit_rdy_n_i_1__6_n_0\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_inhibit_rdy_n_i_1__6_n_0\,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => sig_stream_rst
    );
\sig_init_done_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sig_init_reg,
      I1 => \^sig_init_reg2\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done_0,
      O => \sig_init_done_i_1__0_n_0\
    );
\sig_init_done_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_init_reg2\,
      I1 => sig_init_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_init_done,
      O => sig_init_reg2_reg_0
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_init_done_i_1__0_n_0\,
      Q => sig_init_done_0,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_reg,
      Q => \^sig_init_reg2\,
      S => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_axi_datamover_fifo__parameterized4\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_eop_sent_reg0 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[4]\ : out STD_LOGIC;
    \lsig_strb_slice_reg[0]_0\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \lsig_strb_slice_reg[6]_2\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \lsig_strb_slice_reg[4]_4\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \lsig_strb_slice_reg[2]_6\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \lsig_strb_slice_reg[7]_8\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \lsig_strb_slice_reg[5]_9\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \lsig_strb_slice_reg[3]_11\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \lsig_strb_slice_reg[1]_13\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_m_valid_out_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_data_reg_out_en : out STD_LOGIC;
    sig_eop_halt_xfer_reg : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\ : out STD_LOGIC;
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1\ : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_eop_sent_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    slice_insert_valid : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\ : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_burst_dbeat_cntr_reg[6]_0\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\ : in STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[6]_1\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]_0\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]_0\ : in STD_LOGIC;
    sig_dre2ibtt_tlast_reg_reg : in STD_LOGIC;
    sig_strm_tlast : in STD_LOGIC;
    sig_eop_halt_xfer : in STD_LOGIC;
    \sig_data_reg_out_reg[7]\ : in STD_LOGIC;
    \sig_data_reg_out_reg[7]_0\ : in STD_LOGIC;
    sig_strm_tstrb : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_7_out : in STD_LOGIC;
    sig_cmd_full : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_axi_datamover_fifo__parameterized4\ : entity is "axi_datamover_fifo";
end \design_1_axi_dma_0_1_axi_datamover_fifo__parameterized4\;

architecture STRUCTURE of \design_1_axi_dma_0_1_axi_datamover_fifo__parameterized4\ is
  signal \^sig_eop_sent_reg0\ : STD_LOGIC;
  signal \^sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \sig_inhibit_rdy_n_i_1__5_n_0\ : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_init_done_i_1_n_0 : STD_LOGIC;
  signal sig_init_reg : STD_LOGIC;
  signal sig_init_reg2 : STD_LOGIC;
begin
  sig_eop_sent_reg0 <= \^sig_eop_sent_reg0\;
  sig_inhibit_rdy_n <= \^sig_inhibit_rdy_n\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\design_1_axi_dma_0_1_srl_fifo_f__parameterized4\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(0) => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(0),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]_0\ => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]_0\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\(2 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\(2 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]_0\ => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]_0\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_1\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_1\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_2\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_2\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]_0\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]_0\(0),
      \INFERRED_GEN.cnt_i_reg[1]\ => \^sig_inhibit_rdy_n\,
      \INFERRED_GEN.cnt_i_reg[4]\ => \INFERRED_GEN.cnt_i_reg[4]\,
      Q(0) => Q(0),
      SS(0) => \^sig_eop_sent_reg0\,
      \in\(0) => \in\(0),
      lsig_0ffset_cntr(2 downto 0) => lsig_0ffset_cntr(2 downto 0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      \lsig_strb_slice_reg[0]_0\ => \lsig_strb_slice_reg[0]_0\,
      \lsig_strb_slice_reg[1]_13\ => \lsig_strb_slice_reg[1]_13\,
      \lsig_strb_slice_reg[2]_6\ => \lsig_strb_slice_reg[2]_6\,
      \lsig_strb_slice_reg[3]_11\ => \lsig_strb_slice_reg[3]_11\,
      \lsig_strb_slice_reg[4]_4\ => \lsig_strb_slice_reg[4]_4\,
      \lsig_strb_slice_reg[5]_9\ => \lsig_strb_slice_reg[5]_9\,
      \lsig_strb_slice_reg[6]_2\ => \lsig_strb_slice_reg[6]_2\,
      \lsig_strb_slice_reg[7]_8\ => \lsig_strb_slice_reg[7]_8\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(0) => \out\(0),
      p_7_out => p_7_out,
      \sig_burst_dbeat_cntr_reg[6]\ => \sig_burst_dbeat_cntr_reg[6]\,
      \sig_burst_dbeat_cntr_reg[6]_0\ => \sig_burst_dbeat_cntr_reg[6]_0\,
      \sig_burst_dbeat_cntr_reg[6]_1\ => \sig_burst_dbeat_cntr_reg[6]_1\,
      sig_cmd_full => sig_cmd_full,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1\,
      sig_data_reg_out_en => sig_data_reg_out_en,
      \sig_data_reg_out_reg[7]\ => \sig_data_reg_out_reg[7]\,
      \sig_data_reg_out_reg[7]_0\ => \sig_data_reg_out_reg[7]_0\,
      sig_dre2ibtt_tlast_reg_reg => sig_dre2ibtt_tlast_reg_reg,
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_eop_halt_xfer_reg => sig_eop_halt_xfer_reg,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_strm_tlast => sig_strm_tlast,
      sig_strm_tstrb => sig_strm_tstrb,
      slice_insert_valid => slice_insert_valid
    );
\sig_inhibit_rdy_n_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done,
      I1 => \^sig_inhibit_rdy_n\,
      O => \sig_inhibit_rdy_n_i_1__5_n_0\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_inhibit_rdy_n_i_1__5_n_0\,
      Q => \^sig_inhibit_rdy_n\,
      R => \^sig_eop_sent_reg0\
    );
sig_init_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => sig_eop_sent_reg,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_init_reg2,
      I3 => sig_init_reg,
      I4 => sig_init_done,
      O => sig_init_done_i_1_n_0
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_i_1_n_0,
      Q => sig_init_done,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_reg,
      Q => sig_init_reg2,
      S => \^sig_eop_sent_reg0\
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^sig_eop_sent_reg0\,
      Q => sig_init_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_axi_datamover_fifo__parameterized5\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 43 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 41 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_axi_datamover_fifo__parameterized5\ : entity is "axi_datamover_fifo";
end \design_1_axi_dma_0_1_axi_datamover_fifo__parameterized5\;

architecture STRUCTURE of \design_1_axi_dma_0_1_axi_datamover_fifo__parameterized5\ is
  signal \sig_inhibit_rdy_n_i_1__2_n_0\ : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\design_1_axi_dma_0_1_srl_fifo_f__parameterized5\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => FIFO_Full_reg_0,
      \INFERRED_GEN.cnt_i_reg[1]\ => \^sig_inhibit_rdy_n_reg_0\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      \in\(41 downto 0) => \in\(41 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(43 downto 0) => \out\(43 downto 0),
      p_0_in => p_0_in,
      p_22_out => p_22_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_reg => sig_halt_reg,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_stream_rst => sig_stream_rst
    );
\sig_inhibit_rdy_n_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => \sig_inhibit_rdy_n_i_1__2_n_0\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_inhibit_rdy_n_i_1__2_n_0\,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_axi_sg_fifo__parameterized1\ is
  port (
    sig_init_done : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_bready : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \m_axi_sg_bresp[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_axi_sg_fifo__parameterized1\ : entity is "axi_sg_fifo";
end \design_1_axi_dma_0_1_axi_sg_fifo__parameterized1\;

architecture STRUCTURE of \design_1_axi_dma_0_1_axi_sg_fifo__parameterized1\ is
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.design_1_axi_dma_0_1_srl_fifo_f
     port map (
      D(1 downto 0) => D(1 downto 0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(0) => Q(0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      \m_axi_sg_bresp[1]\(0) => \m_axi_sg_bresp[1]\(0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      \out\(0) => \out\(0),
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_stream_rst => sig_stream_rst
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => sig_inhibit_rdy_n,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => sig_inhibit_rdy_n,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_axi_sg_fifo__parameterized2\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    sig_push_coelsc_reg : out STD_LOGIC;
    sig_data2wsc_cmd_cmplt_reg : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_axi_sg_fifo__parameterized2\ : entity is "axi_sg_fifo";
end \design_1_axi_dma_0_1_axi_sg_fifo__parameterized2\;

architecture STRUCTURE of \design_1_axi_dma_0_1_axi_sg_fifo__parameterized2\ is
  signal \^sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \sig_inhibit_rdy_n_i_1__1_n_0\ : STD_LOGIC;
  signal \^sig_init_done_0\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n <= \^sig_inhibit_rdy_n\;
  sig_init_done_0 <= \^sig_init_done_0\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\design_1_axi_dma_0_1_srl_fifo_f__parameterized0\
     port map (
      D(2 downto 0) => D(2 downto 0),
      FIFO_Full_reg => FIFO_Full_reg,
      \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\(0) => \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\(0),
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      Q(0) => Q(0),
      \in\(2 downto 0) => \in\(2 downto 0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_cmd_cmplt_reg => sig_data2wsc_cmd_cmplt_reg,
      sig_inhibit_rdy_n => \^sig_inhibit_rdy_n\,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_stream_rst => sig_stream_rst,
      sig_tlast_err_stop => sig_tlast_err_stop
    );
\sig_inhibit_rdy_n_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done_0\,
      I1 => \^sig_inhibit_rdy_n\,
      O => \sig_inhibit_rdy_n_i_1__1_n_0\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \sig_inhibit_rdy_n_i_1__1_n_0\,
      Q => \^sig_inhibit_rdy_n\,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_sync_fifo_fg is
  port (
    dout : out STD_LOGIC_VECTOR ( 12 downto 0 );
    empty : out STD_LOGIC;
    sig_child_qual_first_of_2_reg : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_0\ : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 12 downto 0 );
    rd_en : in STD_LOGIC;
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    sig_adjusted_addr_incr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    p_32_out : in STD_LOGIC;
    full : in STD_LOGIC;
    lsig_packer_full : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_cntr_lsh_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_cntr_lsh_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_child_addr_cntr_lsh_reg : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_sync_fifo_fg : entity is "sync_fifo_fg";
end design_1_axi_dma_0_1_sync_fifo_fg;

architecture STRUCTURE of design_1_axi_dma_0_1_sync_fifo_fg is
  signal \^dout\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[0]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[0]_i_4_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[0]_i_5_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[0]_i_6_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[4]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[4]_i_4_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[4]_i_5_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[8]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[8]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[8]_i_4_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sig_data_reg_out[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_xfer_len_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_10\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_2\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_3\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_33\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_4\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_5\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_6\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_9\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_sig_csm_state[4]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of sig_xfer_is_seq_reg_i_1 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \sig_xfer_len_reg[3]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sig_xfer_len_reg[4]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sig_xfer_len_reg[5]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sig_xfer_len_reg[6]_i_1\ : label is "soft_lutpair100";
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "16'b0001111100011111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "auto";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 13;
  attribute READ_MODE : string;
  attribute READ_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 13;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "TRUE";
begin
  dout(12 downto 0) <= \^dout\(12 downto 0);
\FSM_onehot_sig_csm_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^dout\(11),
      I1 => p_32_out,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_0\
    );
\FSM_onehot_sig_csm_state[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^dout\(11),
      I1 => \^dout\(12),
      I2 => sig_child_qual_first_of_2,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\
    );
sig_byte_change_minus1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dout\(2),
      I1 => sig_child_addr_cntr_lsh_reg(2),
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\(2)
    );
sig_byte_change_minus1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dout\(1),
      I1 => sig_child_addr_cntr_lsh_reg(1),
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\(1)
    );
sig_byte_change_minus1_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dout\(0),
      I1 => sig_child_addr_cntr_lsh_reg(0),
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\(0)
    );
\sig_child_addr_cntr_lsh[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(3),
      I1 => sig_csm_pop_child_cmd,
      O => \sig_child_addr_cntr_lsh[0]_i_3_n_0\
    );
\sig_child_addr_cntr_lsh[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(2),
      I1 => sig_csm_pop_child_cmd,
      O => \sig_child_addr_cntr_lsh[0]_i_4_n_0\
    );
\sig_child_addr_cntr_lsh[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(1),
      I1 => sig_csm_pop_child_cmd,
      O => \sig_child_addr_cntr_lsh[0]_i_5_n_0\
    );
\sig_child_addr_cntr_lsh[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(0),
      I1 => sig_csm_pop_child_cmd,
      O => \sig_child_addr_cntr_lsh[0]_i_6_n_0\
    );
\sig_child_addr_cntr_lsh[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(7),
      I1 => sig_csm_pop_child_cmd,
      O => \sig_child_addr_cntr_lsh[4]_i_2_n_0\
    );
\sig_child_addr_cntr_lsh[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(6),
      I1 => sig_csm_pop_child_cmd,
      O => \sig_child_addr_cntr_lsh[4]_i_3_n_0\
    );
\sig_child_addr_cntr_lsh[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(5),
      I1 => sig_csm_pop_child_cmd,
      O => \sig_child_addr_cntr_lsh[4]_i_4_n_0\
    );
\sig_child_addr_cntr_lsh[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(4),
      I1 => sig_csm_pop_child_cmd,
      O => \sig_child_addr_cntr_lsh[4]_i_5_n_0\
    );
\sig_child_addr_cntr_lsh[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(10),
      I1 => sig_csm_pop_child_cmd,
      O => \sig_child_addr_cntr_lsh[8]_i_2_n_0\
    );
\sig_child_addr_cntr_lsh[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(9),
      I1 => sig_csm_pop_child_cmd,
      O => \sig_child_addr_cntr_lsh[8]_i_3_n_0\
    );
\sig_child_addr_cntr_lsh[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(8),
      I1 => sig_csm_pop_child_cmd,
      O => \sig_child_addr_cntr_lsh[8]_i_4_n_0\
    );
\sig_child_addr_cntr_lsh_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_child_addr_cntr_lsh_reg[0]_i_2_n_0\,
      CO(2) => \sig_child_addr_cntr_lsh_reg[0]_i_2_n_1\,
      CO(1) => \sig_child_addr_cntr_lsh_reg[0]_i_2_n_2\,
      CO(0) => \sig_child_addr_cntr_lsh_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \sig_child_addr_cntr_lsh[0]_i_3_n_0\,
      DI(2) => \sig_child_addr_cntr_lsh[0]_i_4_n_0\,
      DI(1) => \sig_child_addr_cntr_lsh[0]_i_5_n_0\,
      DI(0) => \sig_child_addr_cntr_lsh[0]_i_6_n_0\,
      O(3 downto 0) => O(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\sig_child_addr_cntr_lsh_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_child_addr_cntr_lsh_reg[0]_i_2_n_0\,
      CO(3) => \sig_child_addr_cntr_lsh_reg[4]_i_1_n_0\,
      CO(2) => \sig_child_addr_cntr_lsh_reg[4]_i_1_n_1\,
      CO(1) => \sig_child_addr_cntr_lsh_reg[4]_i_1_n_2\,
      CO(0) => \sig_child_addr_cntr_lsh_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_child_addr_cntr_lsh[4]_i_2_n_0\,
      DI(2) => \sig_child_addr_cntr_lsh[4]_i_3_n_0\,
      DI(1) => \sig_child_addr_cntr_lsh[4]_i_4_n_0\,
      DI(0) => \sig_child_addr_cntr_lsh[4]_i_5_n_0\,
      O(3 downto 0) => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(3 downto 0),
      S(3 downto 0) => \sig_child_addr_cntr_lsh_reg[7]\(3 downto 0)
    );
\sig_child_addr_cntr_lsh_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_child_addr_cntr_lsh_reg[4]_i_1_n_0\,
      CO(3) => CO(0),
      CO(2) => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_1\,
      CO(1) => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_2\,
      CO(0) => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sig_child_addr_cntr_lsh[8]_i_2_n_0\,
      DI(1) => \sig_child_addr_cntr_lsh[8]_i_3_n_0\,
      DI(0) => \sig_child_addr_cntr_lsh[8]_i_4_n_0\,
      O(3 downto 0) => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\(3 downto 0),
      S(3 downto 0) => \sig_child_addr_cntr_lsh_reg[11]\(3 downto 0)
    );
\sig_data_reg_out[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \sig_data_reg_out[7]_i_4_n_0\,
      I1 => full,
      I2 => lsig_packer_full,
      I3 => p_1_in,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\sig_data_reg_out[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \xpm_fifo_instance.xpm_fifo_sync_inst_n_2\,
      I1 => \xpm_fifo_instance.xpm_fifo_sync_inst_n_5\,
      I2 => \xpm_fifo_instance.xpm_fifo_sync_inst_n_4\,
      I3 => \xpm_fifo_instance.xpm_fifo_sync_inst_n_3\,
      I4 => \xpm_fifo_instance.xpm_fifo_sync_inst_n_6\,
      O => \sig_data_reg_out[7]_i_4_n_0\
    );
sig_xfer_is_seq_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => sig_child_qual_first_of_2,
      I1 => \^dout\(12),
      I2 => \^dout\(11),
      O => sig_child_qual_first_of_2_reg
    );
\sig_xfer_len_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => sig_adjusted_addr_incr(4),
      I1 => sig_adjusted_addr_incr(2),
      I2 => sig_adjusted_addr_incr(1),
      I3 => sig_adjusted_addr_incr(0),
      I4 => sig_adjusted_addr_incr(3),
      O => D(0)
    );
\sig_xfer_len_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => sig_adjusted_addr_incr(5),
      I1 => sig_adjusted_addr_incr(4),
      I2 => sig_adjusted_addr_incr(3),
      I3 => sig_adjusted_addr_incr(0),
      I4 => sig_adjusted_addr_incr(1),
      I5 => sig_adjusted_addr_incr(2),
      O => D(1)
    );
\sig_xfer_len_reg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_adjusted_addr_incr(6),
      I1 => \sig_xfer_len_reg[7]_i_2_n_0\,
      O => D(2)
    );
\sig_xfer_len_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => sig_adjusted_addr_incr(7),
      I1 => sig_adjusted_addr_incr(6),
      I2 => \sig_xfer_len_reg[7]_i_2_n_0\,
      O => D(3)
    );
\sig_xfer_len_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => sig_adjusted_addr_incr(8),
      I1 => sig_adjusted_addr_incr(7),
      I2 => \sig_xfer_len_reg[7]_i_2_n_0\,
      I3 => sig_adjusted_addr_incr(6),
      O => D(4)
    );
\sig_xfer_len_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA9AA"
    )
        port map (
      I0 => sig_adjusted_addr_incr(9),
      I1 => sig_adjusted_addr_incr(8),
      I2 => sig_adjusted_addr_incr(6),
      I3 => \sig_xfer_len_reg[7]_i_2_n_0\,
      I4 => sig_adjusted_addr_incr(7),
      O => D(5)
    );
\sig_xfer_len_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA9AA"
    )
        port map (
      I0 => sig_adjusted_addr_incr(10),
      I1 => sig_adjusted_addr_incr(9),
      I2 => sig_adjusted_addr_incr(7),
      I3 => \sig_xfer_len_reg[7]_i_2_n_0\,
      I4 => sig_adjusted_addr_incr(6),
      I5 => sig_adjusted_addr_incr(8),
      O => D(6)
    );
\sig_xfer_len_reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sig_adjusted_addr_incr(4),
      I1 => sig_adjusted_addr_incr(3),
      I2 => sig_adjusted_addr_incr(0),
      I3 => sig_adjusted_addr_incr(1),
      I4 => sig_adjusted_addr_incr(2),
      I5 => sig_adjusted_addr_incr(5),
      O => \sig_xfer_len_reg[7]_i_2_n_0\
    );
\xpm_fifo_instance.xpm_fifo_sync_inst\: entity work.design_1_axi_dma_0_1_xpm_fifo_sync
     port map (
      almost_empty => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED\,
      almost_full => \xpm_fifo_instance.xpm_fifo_sync_inst_n_9\,
      data_valid => \xpm_fifo_instance.xpm_fifo_sync_inst_n_33\,
      dbiterr => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED\,
      din(12 downto 0) => din(12 downto 0),
      dout(12 downto 0) => \^dout\(12 downto 0),
      empty => empty,
      full => p_1_in,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED\,
      prog_empty => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED\,
      prog_full => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED\,
      rd_data_count(3 downto 0) => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED\(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED\,
      rst => sig_stream_rst,
      sbiterr => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED\,
      sleep => '0',
      underflow => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED\,
      wr_ack => \xpm_fifo_instance.xpm_fifo_sync_inst_n_10\,
      wr_clk => m_axi_s2mm_aclk,
      wr_data_count(4) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_2\,
      wr_data_count(3) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_3\,
      wr_data_count(2) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_4\,
      wr_data_count(1) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_5\,
      wr_data_count(0) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_6\,
      wr_en => wr_en,
      wr_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_sync_fifo_fg__parameterized0\ is
  port (
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 73 downto 0 );
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \INCLUDE_PACKING.lsig_packer_full_reg\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 73 downto 0 );
    rd_en : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_1\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_2\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_strb_slice_reg_reg[6][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_strb_slice_reg_reg[6][0]_0\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_strb_slice_reg_reg[6][0]_1\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]_0\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]_1\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[5].lsig_strb_slice_reg_reg[5][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_strb_slice_reg_reg[7][0]\ : in STD_LOGIC;
    lsig_packer_full : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_sync_fifo_fg__parameterized0\ : entity is "sync_fifo_fg";
end \design_1_axi_dma_0_1_sync_fifo_fg__parameterized0\;

architecture STRUCTURE of \design_1_axi_dma_0_1_sync_fifo_fg__parameterized0\ is
  signal \^dout\ : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \^full\ : STD_LOGIC;
  signal lsig_good_push2fifo42_out : STD_LOGIC;
  signal \sig_data_skid_reg[64]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[64]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[64]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[64]_i_5_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[64]_i_6_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[64]_i_7_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[65]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[65]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[65]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[65]_i_5_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[65]_i_6_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[66]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[66]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[67]_i_2_n_0\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_10\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_100\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_11\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_12\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_15\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_16\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_2\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_3\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_4\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_5\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_6\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_7\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_8\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_9\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_flag_slice_reg[7][1]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[64]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[64]_i_3\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[64]_i_4\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[64]_i_7\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[65]_i_6\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[66]_i_2\ : label is "soft_lutpair79";
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "16'b0001111100011111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1024;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 74;
  attribute READ_MODE : string;
  attribute READ_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 74;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 11;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \xpm_fifo_instance.xpm_fifo_sync_inst_i_1\ : label is "soft_lutpair81";
begin
  dout(73 downto 0) <= \^dout\(73 downto 0);
  full <= \^full\;
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAABBBAB"
    )
        port map (
      I0 => lsig_good_push2fifo42_out,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\(1),
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_2\,
      O => E(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAABFB"
    )
        port map (
      I0 => lsig_good_push2fifo42_out,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_1\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\(1),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_2\,
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[5].lsig_strb_slice_reg_reg[5][0]\,
      O => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_1\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg[2][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAABFBAAAA"
    )
        port map (
      I0 => lsig_good_push2fifo42_out,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]_0\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_1\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\(2),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]_1\,
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\,
      O => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg[3][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAABFBAAAA"
    )
        port map (
      I0 => lsig_good_push2fifo42_out,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]_0\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_1\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\(2),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]_1\,
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[5].lsig_strb_slice_reg_reg[5][0]\,
      O => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]_0\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[4].lsig_flag_slice_reg[4][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAABFBAAAA"
    )
        port map (
      I0 => lsig_good_push2fifo42_out,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_1\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\(1),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_2\,
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\,
      O => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[5].lsig_flag_slice_reg[5][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAABFBAAAA"
    )
        port map (
      I0 => lsig_good_push2fifo42_out,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_1\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\(1),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_2\,
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[5].lsig_strb_slice_reg_reg[5][0]\,
      O => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg[6][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBABAAAAAAAA"
    )
        port map (
      I0 => lsig_good_push2fifo42_out,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_strb_slice_reg_reg[6][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_strb_slice_reg_reg[6][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\(0),
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_strb_slice_reg_reg[6][0]_1\,
      O => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[7].lsig_flag_slice_reg[7][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_strb_slice_reg_reg[7][0]\,
      I1 => \^full\,
      I2 => lsig_packer_full,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(0)
    );
\INCLUDE_PACKING.lsig_packer_full_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_packer_full_reg_0\(0),
      I1 => lsig_packer_full,
      I2 => \^full\,
      O => \INCLUDE_PACKING.lsig_packer_full_reg\
    );
\sig_data_skid_reg[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00B00000"
    )
        port map (
      I0 => \sig_data_skid_reg[64]_i_2_n_0\,
      I1 => \^dout\(67),
      I2 => \sig_data_skid_reg[64]_i_3_n_0\,
      I3 => \^dout\(64),
      I4 => \sig_data_skid_reg[64]_i_4_n_0\,
      I5 => \sig_data_skid_reg[64]_i_5_n_0\,
      O => D(0)
    );
\sig_data_skid_reg[64]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8401"
    )
        port map (
      I0 => \^dout\(71),
      I1 => \^dout\(68),
      I2 => \^dout\(70),
      I3 => \^dout\(69),
      O => \sig_data_skid_reg[64]_i_2_n_0\
    );
\sig_data_skid_reg[64]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dout\(66),
      I1 => \^dout\(65),
      O => \sig_data_skid_reg[64]_i_3_n_0\
    );
\sig_data_skid_reg[64]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEABABBE"
    )
        port map (
      I0 => \^dout\(67),
      I1 => \^dout\(71),
      I2 => \^dout\(68),
      I3 => \^dout\(70),
      I4 => \^dout\(69),
      O => \sig_data_skid_reg[64]_i_4_n_0\
    );
\sig_data_skid_reg[64]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAAAABBAAAAABAA"
    )
        port map (
      I0 => \sig_data_skid_reg[64]_i_6_n_0\,
      I1 => \sig_data_skid_reg[64]_i_7_n_0\,
      I2 => \^dout\(67),
      I3 => \^dout\(64),
      I4 => \^dout\(65),
      I5 => \^dout\(66),
      O => \sig_data_skid_reg[64]_i_5_n_0\
    );
\sig_data_skid_reg[64]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000008200"
    )
        port map (
      I0 => \sig_data_skid_reg[64]_i_2_n_0\,
      I1 => \^dout\(67),
      I2 => \^dout\(66),
      I3 => \^dout\(65),
      I4 => \^dout\(64),
      I5 => \^dout\(68),
      O => \sig_data_skid_reg[64]_i_6_n_0\
    );
\sig_data_skid_reg[64]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFEFFE"
    )
        port map (
      I0 => \^dout\(70),
      I1 => \^dout\(71),
      I2 => \^dout\(68),
      I3 => \^dout\(67),
      I4 => \^dout\(69),
      O => \sig_data_skid_reg[64]_i_7_n_0\
    );
\sig_data_skid_reg[65]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => \sig_data_skid_reg[65]_i_2_n_0\,
      I1 => \^dout\(64),
      I2 => \^dout\(67),
      I3 => \^dout\(66),
      I4 => \sig_data_skid_reg[65]_i_3_n_0\,
      O => D(1)
    );
\sig_data_skid_reg[65]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBABBBBBAA"
    )
        port map (
      I0 => \sig_data_skid_reg[65]_i_4_n_0\,
      I1 => \sig_data_skid_reg[65]_i_5_n_0\,
      I2 => \^dout\(66),
      I3 => \^dout\(67),
      I4 => \^dout\(69),
      I5 => \^dout\(71),
      O => \sig_data_skid_reg[65]_i_2_n_0\
    );
\sig_data_skid_reg[65]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000404"
    )
        port map (
      I0 => \^dout\(71),
      I1 => \^dout\(65),
      I2 => \sig_data_skid_reg[65]_i_6_n_0\,
      I3 => \^dout\(66),
      I4 => \^dout\(68),
      I5 => \^dout\(67),
      O => \sig_data_skid_reg[65]_i_3_n_0\
    );
\sig_data_skid_reg[65]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000801080000010"
    )
        port map (
      I0 => \^dout\(69),
      I1 => \^dout\(68),
      I2 => \^dout\(66),
      I3 => \^dout\(70),
      I4 => \^dout\(71),
      I5 => \^dout\(65),
      O => \sig_data_skid_reg[65]_i_4_n_0\
    );
\sig_data_skid_reg[65]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF8BB"
    )
        port map (
      I0 => \^dout\(71),
      I1 => \^dout\(68),
      I2 => \^dout\(67),
      I3 => \^dout\(70),
      I4 => \^dout\(65),
      O => \sig_data_skid_reg[65]_i_5_n_0\
    );
\sig_data_skid_reg[65]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5E"
    )
        port map (
      I0 => \^dout\(69),
      I1 => \^dout\(70),
      I2 => \^dout\(68),
      O => \sig_data_skid_reg[65]_i_6_n_0\
    );
\sig_data_skid_reg[66]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3033B030"
    )
        port map (
      I0 => \sig_data_skid_reg[66]_i_2_n_0\,
      I1 => \sig_data_skid_reg[66]_i_3_n_0\,
      I2 => \^dout\(68),
      I3 => \^dout\(69),
      I4 => \^dout\(64),
      O => D(2)
    );
\sig_data_skid_reg[66]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3005040"
    )
        port map (
      I0 => \^dout\(65),
      I1 => \^dout\(71),
      I2 => \^dout\(70),
      I3 => \^dout\(67),
      I4 => \^dout\(66),
      O => \sig_data_skid_reg[66]_i_2_n_0\
    );
\sig_data_skid_reg[66]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFFF7FFF7F"
    )
        port map (
      I0 => \^dout\(66),
      I1 => \^dout\(67),
      I2 => \^dout\(65),
      I3 => \^dout\(71),
      I4 => \^dout\(69),
      I5 => \^dout\(70),
      O => \sig_data_skid_reg[66]_i_3_n_0\
    );
\sig_data_skid_reg[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^dout\(71),
      I1 => \^dout\(70),
      I2 => \^dout\(64),
      I3 => \^dout\(69),
      I4 => \^dout\(65),
      I5 => \sig_data_skid_reg[67]_i_2_n_0\,
      O => D(3)
    );
\sig_data_skid_reg[67]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^dout\(68),
      I1 => \^dout\(67),
      I2 => \^dout\(66),
      O => \sig_data_skid_reg[67]_i_2_n_0\
    );
\xpm_fifo_instance.xpm_fifo_sync_inst\: entity work.\design_1_axi_dma_0_1_xpm_fifo_sync__parameterized1\
     port map (
      almost_empty => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED\,
      almost_full => \xpm_fifo_instance.xpm_fifo_sync_inst_n_15\,
      data_valid => \xpm_fifo_instance.xpm_fifo_sync_inst_n_100\,
      dbiterr => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED\,
      din(73 downto 0) => din(73 downto 0),
      dout(73 downto 0) => \^dout\(73 downto 0),
      empty => empty,
      full => \^full\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED\,
      prog_empty => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED\,
      prog_full => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED\,
      rd_data_count(3 downto 0) => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED\(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED\,
      rst => sig_stream_rst,
      sbiterr => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED\,
      sleep => '0',
      underflow => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED\,
      wr_ack => \xpm_fifo_instance.xpm_fifo_sync_inst_n_16\,
      wr_clk => m_axi_s2mm_aclk,
      wr_data_count(10) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_2\,
      wr_data_count(9) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_3\,
      wr_data_count(8) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_4\,
      wr_data_count(7) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_5\,
      wr_data_count(6) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_6\,
      wr_data_count(5) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_7\,
      wr_data_count(4) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_8\,
      wr_data_count(3) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_9\,
      wr_data_count(2) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_10\,
      wr_data_count(1) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_11\,
      wr_data_count(0) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_12\,
      wr_en => lsig_good_push2fifo42_out,
      wr_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED\
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lsig_packer_full,
      I1 => \^full\,
      O => lsig_good_push2fifo42_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_datamover_addr_cntl is
  port (
    \out\ : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    sig_addr_reg_empty : out STD_LOGIC;
    sig_addr2wsc_calc_error : out STD_LOGIC;
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 41 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_datamover_addr_cntl : entity is "axi_datamover_addr_cntl";
end design_1_axi_dma_0_1_axi_datamover_addr_cntl;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_datamover_addr_cntl is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_49\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 50 downto 4 );
  signal \^sig_addr2wsc_calc_error\ : STD_LOGIC;
  signal \^sig_addr_reg_empty\ : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal \sig_next_addr_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  signal sig_push_addr_reg1_out : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  \out\ <= sig_posted_to_axi;
  sig_addr2wsc_calc_error <= \^sig_addr2wsc_calc_error\;
  sig_addr_reg_empty <= \^sig_addr_reg_empty\;
\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\: entity work.\design_1_axi_dma_0_1_axi_datamover_fifo__parameterized5\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => \^sig_addr_reg_empty\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_49\,
      \in\(41 downto 0) => \in\(41 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(43) => p_1_out(50),
      \out\(42) => p_1_out(47),
      \out\(41 downto 0) => p_1_out(45 downto 4),
      p_0_in => p_0_in,
      p_22_out => p_22_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_reg => sig_halt_reg,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_stream_rst => sig_stream_rst
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => \^sig_addr_reg_empty\,
      S => \sig_next_addr_reg[31]_i_1_n_0\
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_push_addr_reg1_out,
      Q => sig_addr_reg_full,
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_0_in,
      Q => m_axi_s2mm_awvalid,
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(50),
      Q => \^sig_addr2wsc_calc_error\,
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => m_axi_s2mm_awready,
      I1 => sig_addr_reg_full,
      I2 => \^sig_addr2wsc_calc_error\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(4),
      Q => m_axi_s2mm_awaddr(0),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(14),
      Q => m_axi_s2mm_awaddr(10),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(15),
      Q => m_axi_s2mm_awaddr(11),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(16),
      Q => m_axi_s2mm_awaddr(12),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(17),
      Q => m_axi_s2mm_awaddr(13),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(18),
      Q => m_axi_s2mm_awaddr(14),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(19),
      Q => m_axi_s2mm_awaddr(15),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(20),
      Q => m_axi_s2mm_awaddr(16),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(21),
      Q => m_axi_s2mm_awaddr(17),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(22),
      Q => m_axi_s2mm_awaddr(18),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(23),
      Q => m_axi_s2mm_awaddr(19),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(5),
      Q => m_axi_s2mm_awaddr(1),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(24),
      Q => m_axi_s2mm_awaddr(20),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(25),
      Q => m_axi_s2mm_awaddr(21),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(26),
      Q => m_axi_s2mm_awaddr(22),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(27),
      Q => m_axi_s2mm_awaddr(23),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(28),
      Q => m_axi_s2mm_awaddr(24),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(29),
      Q => m_axi_s2mm_awaddr(25),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(30),
      Q => m_axi_s2mm_awaddr(26),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(31),
      Q => m_axi_s2mm_awaddr(27),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(32),
      Q => m_axi_s2mm_awaddr(28),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(33),
      Q => m_axi_s2mm_awaddr(29),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(6),
      Q => m_axi_s2mm_awaddr(2),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(34),
      Q => m_axi_s2mm_awaddr(30),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(35),
      Q => m_axi_s2mm_awaddr(31),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(7),
      Q => m_axi_s2mm_awaddr(3),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(8),
      Q => m_axi_s2mm_awaddr(4),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(9),
      Q => m_axi_s2mm_awaddr(5),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(10),
      Q => m_axi_s2mm_awaddr(6),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(11),
      Q => m_axi_s2mm_awaddr(7),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(12),
      Q => m_axi_s2mm_awaddr(8),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(13),
      Q => m_axi_s2mm_awaddr(9),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(47),
      Q => m_axi_s2mm_awburst(0),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(36),
      Q => m_axi_s2mm_awlen(0),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(37),
      Q => m_axi_s2mm_awlen(1),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(38),
      Q => m_axi_s2mm_awlen(2),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(39),
      Q => m_axi_s2mm_awlen(3),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(40),
      Q => m_axi_s2mm_awlen(4),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(41),
      Q => m_axi_s2mm_awlen(5),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(42),
      Q => m_axi_s2mm_awlen(6),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(43),
      Q => m_axi_s2mm_awlen(7),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_size_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(44),
      Q => m_axi_s2mm_awsize(0),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => p_1_out(45),
      Q => m_axi_s2mm_awsize(1),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_49\,
      Q => sig_posted_to_axi_2,
      R => '0'
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_49\,
      Q => sig_posted_to_axi,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_datamover_s2mm_scatter is
  port (
    \out\ : out STD_LOGIC;
    p_7_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_pop_cmd_fifo_reg : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_m_valid_out_reg : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_m_valid_out_reg_0 : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_data_reg_out_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \INFERRED_GEN.cnt_i_reg[4]\ : out STD_LOGIC;
    \lsig_strb_slice_reg[0]_0\ : out STD_LOGIC;
    \sig_data_reg_out_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \lsig_strb_slice_reg[6]_2\ : out STD_LOGIC;
    \sig_data_reg_out_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \lsig_strb_slice_reg[4]_4\ : out STD_LOGIC;
    \sig_data_reg_out_reg[7]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \lsig_strb_slice_reg[2]_6\ : out STD_LOGIC;
    \sig_data_reg_out_reg[7]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \lsig_strb_slice_reg[7]_8\ : out STD_LOGIC;
    \sig_data_reg_out_reg[7]_4\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \lsig_strb_slice_reg[5]_9\ : out STD_LOGIC;
    \sig_data_reg_out_reg[7]_5\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \lsig_strb_slice_reg[3]_11\ : out STD_LOGIC;
    \sig_data_reg_out_reg[7]_6\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \lsig_strb_slice_reg[1]_13\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_m_valid_out_reg_1 : out STD_LOGIC;
    sig_m_valid_out_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_empty_reg_0 : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_clr_dbc_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\ : out STD_LOGIC;
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]_0\ : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_m_valid_dup_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    \sig_data_reg_out_reg[7]_7\ : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    \sig_data_reg_out_reg[7]_8\ : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_burst_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\ : in STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[6]_0\ : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    skid2dre_wlast : in STD_LOGIC;
    skid2dre_wstrb : in STD_LOGIC;
    sig_clr_dbc_reg : in STD_LOGIC;
    sig_s_ready_dup_reg : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    \sig_byte_cntr_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_datamover_s2mm_scatter : entity is "axi_datamover_s2mm_scatter";
end design_1_axi_dma_0_1_axi_datamover_s2mm_scatter;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_datamover_s2mm_scatter is
  signal \^include_packing.lsig_0ffset_cntr_reg[0]\ : STD_LOGIC;
  signal \^include_packing.lsig_0ffset_cntr_reg[0]_0\ : STD_LOGIC;
  signal I_MSSAI_SKID_BUF_n_6 : STD_LOGIC;
  signal I_MSSAI_SKID_BUF_n_7 : STD_LOGIC;
  signal I_TSTRB_FIFO_n_0 : STD_LOGIC;
  signal I_TSTRB_FIFO_n_25 : STD_LOGIC;
  signal I_TSTRB_FIFO_n_27 : STD_LOGIC;
  signal I_TSTRB_FIFO_n_28 : STD_LOGIC;
  signal SLICE_INSERTION_n_10 : STD_LOGIC;
  signal SLICE_INSERTION_n_11 : STD_LOGIC;
  signal SLICE_INSERTION_n_12 : STD_LOGIC;
  signal SLICE_INSERTION_n_13 : STD_LOGIC;
  signal SLICE_INSERTION_n_14 : STD_LOGIC;
  signal SLICE_INSERTION_n_15 : STD_LOGIC;
  signal SLICE_INSERTION_n_16 : STD_LOGIC;
  signal SLICE_INSERTION_n_17 : STD_LOGIC;
  signal SLICE_INSERTION_n_18 : STD_LOGIC;
  signal SLICE_INSERTION_n_19 : STD_LOGIC;
  signal SLICE_INSERTION_n_20 : STD_LOGIC;
  signal SLICE_INSERTION_n_4 : STD_LOGIC;
  signal SLICE_INSERTION_n_5 : STD_LOGIC;
  signal SLICE_INSERTION_n_6 : STD_LOGIC;
  signal SLICE_INSERTION_n_7 : STD_LOGIC;
  signal SLICE_INSERTION_n_8 : STD_LOGIC;
  signal SLICE_INSERTION_n_9 : STD_LOGIC;
  signal ld_btt_cntr_reg1 : STD_LOGIC;
  signal ld_btt_cntr_reg2 : STD_LOGIC;
  signal ld_btt_cntr_reg3 : STD_LOGIC;
  signal p_1_in2_in : STD_LOGIC;
  signal \^p_7_out\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal sig_btt_cntr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_btt_cntr03_out : STD_LOGIC;
  signal sig_btt_cntr_dup : STD_LOGIC_VECTOR ( 22 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_btt_cntr_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_btt_cntr_dup : signal is "no";
  signal sig_btt_cntr_prv0 : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \sig_btt_cntr_prv0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__2_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__2_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__2_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__3_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__3_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__3_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__4_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__4_n_3\ : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_1 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_2 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_3 : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[16]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[17]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[18]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[19]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[20]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[21]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[22]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_btt_eq_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_2_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_3_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_4_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_5_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_6_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_7_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_8_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_9_n_0 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr : STD_LOGIC;
  signal \sig_btt_lteq_max_first_incr0_carry__0_n_0\ : STD_LOGIC;
  signal \sig_btt_lteq_max_first_incr0_carry__0_n_1\ : STD_LOGIC;
  signal \sig_btt_lteq_max_first_incr0_carry__0_n_2\ : STD_LOGIC;
  signal \sig_btt_lteq_max_first_incr0_carry__0_n_3\ : STD_LOGIC;
  signal \sig_btt_lteq_max_first_incr0_carry__1_n_1\ : STD_LOGIC;
  signal \sig_btt_lteq_max_first_incr0_carry__1_n_2\ : STD_LOGIC;
  signal \sig_btt_lteq_max_first_incr0_carry__1_n_3\ : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_0 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_1 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_2 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_3 : STD_LOGIC;
  signal sig_cmd_full : STD_LOGIC;
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_eop_halt_xfer : STD_LOGIC;
  signal sig_eop_sent : STD_LOGIC;
  signal sig_eop_sent_reg : STD_LOGIC;
  signal sig_eop_sent_reg0 : STD_LOGIC;
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal \^sig_m_valid_out_reg_0\ : STD_LOGIC;
  signal \^sig_m_valid_out_reg_1\ : STD_LOGIC;
  signal \sig_max_first_increment[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_max_first_increment_reg_n_0_[0]\ : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal sig_strm_tlast : STD_LOGIC;
  signal sig_strm_tstrb : STD_LOGIC;
  signal sig_strm_tvalid : STD_LOGIC;
  signal sig_tstrb_fifo_data_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_valid_fifo_ld12_out : STD_LOGIC;
  signal slice_insert_data : STD_LOGIC_VECTOR ( 4 to 4 );
  signal slice_insert_valid : STD_LOGIC;
  signal \NLW_sig_btt_cntr_prv0_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_btt_cntr_prv0_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_btt_lteq_max_first_incr0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_btt_lteq_max_first_incr0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute KEEP : string;
  attribute KEEP of \sig_btt_cntr_dup_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[0]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[10]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[10]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[11]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[11]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[12]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[12]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[13]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[13]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[14]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[14]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[15]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[15]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[16]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[16]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[17]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[17]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[18]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[18]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[19]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[19]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[1]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[20]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[20]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[21]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[21]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[22]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[22]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[2]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[3]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[3]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[4]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[4]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[5]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[5]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[6]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[6]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[7]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[7]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[8]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[8]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[9]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[9]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[10]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[11]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[12]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[13]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[14]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[15]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[16]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[17]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[18]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[19]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[20]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[21]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[22]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[4]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[5]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[6]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[7]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[8]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[9]\ : label is "no";
begin
  \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ <= \^include_packing.lsig_0ffset_cntr_reg[0]\;
  \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ <= \^include_packing.lsig_0ffset_cntr_reg[0]_0\;
  p_7_out <= \^p_7_out\;
  sig_m_valid_out_reg_0 <= \^sig_m_valid_out_reg_0\;
  sig_m_valid_out_reg_1 <= \^sig_m_valid_out_reg_1\;
\FSM_sequential_sig_cmdcntl_sm_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_7_out\,
      I1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(0),
      O => sig_cmd_empty_reg_0
    );
I_MSSAI_SKID_BUF: entity work.design_1_axi_dma_0_1_axi_datamover_mssai_skid_buf
     port map (
      D(7 downto 0) => D(7 downto 0),
      DI(0) => DI(0),
      E(0) => E(0),
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\ => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\,
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]_0\ => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]_0\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\(2 downto 0) => Q(2 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]_0\ => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg_reg[6][0]\ => \sig_burst_dbeat_cntr_reg[6]_0\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_1\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_1\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_2\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_2\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_3\ => \sig_burst_dbeat_cntr_reg[6]\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]_0\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]_0\(0),
      \INCLUDE_PACKING.lsig_first_dbeat_reg\ => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ => \^sig_m_valid_out_reg_1\,
      Q(0) => sig_rd_empty,
      SR(0) => SR(0),
      lsig_0ffset_cntr(2 downto 0) => lsig_0ffset_cntr(2 downto 0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => p_1_in2_in,
      \sig_btt_cntr_reg[22]\ => \sig_data_reg_out_reg[7]_8\,
      sig_btt_eq_0 => sig_btt_eq_0,
      sig_btt_eq_0_reg => I_MSSAI_SKID_BUF_n_6,
      sig_btt_eq_0_reg_0 => sig_btt_eq_0_i_2_n_0,
      sig_btt_eq_0_reg_1 => sig_btt_eq_0_i_3_n_0,
      sig_btt_eq_0_reg_2(0) => sig_btt_cntr03_out,
      sig_btt_eq_0_reg_3 => sig_btt_eq_0_i_4_n_0,
      \sig_byte_cntr_reg[3]\(0) => sig_tstrb_fifo_data_out(0),
      \sig_byte_cntr_reg[3]_0\(0) => \sig_byte_cntr_reg[3]\(0),
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_clr_dbc_reg_reg(0) => sig_clr_dbc_reg_reg(0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data_reg_out_en => sig_data_reg_out_en,
      \sig_data_reg_out_reg[7]_0\(7 downto 0) => \sig_data_reg_out_reg[7]\(7 downto 0),
      \sig_data_reg_out_reg[7]_1\(7 downto 0) => \sig_data_reg_out_reg[7]_0\(7 downto 0),
      \sig_data_reg_out_reg[7]_2\(7 downto 0) => \sig_data_reg_out_reg[7]_1\(7 downto 0),
      \sig_data_reg_out_reg[7]_3\(7 downto 0) => \sig_data_reg_out_reg[7]_2\(7 downto 0),
      \sig_data_reg_out_reg[7]_4\(7 downto 0) => \sig_data_reg_out_reg[7]_3\(7 downto 0),
      \sig_data_reg_out_reg[7]_5\(7 downto 0) => \sig_data_reg_out_reg[7]_4\(7 downto 0),
      \sig_data_reg_out_reg[7]_6\(7 downto 0) => \sig_data_reg_out_reg[7]_5\(7 downto 0),
      \sig_data_reg_out_reg[7]_7\(7 downto 0) => \sig_data_reg_out_reg[7]_6\(7 downto 0),
      \sig_data_reg_out_reg[7]_8\ => \sig_data_reg_out_reg[7]_7\,
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_eop_sent => sig_eop_sent,
      sig_init_reg => sig_init_reg,
      sig_m_valid_dup_reg_0 => sig_m_valid_dup_reg,
      sig_m_valid_out_reg_0 => sig_strm_tvalid,
      sig_m_valid_out_reg_1 => I_MSSAI_SKID_BUF_n_7,
      sig_m_valid_out_reg_2 => sig_m_valid_out_reg,
      sig_m_valid_out_reg_3 => \^sig_m_valid_out_reg_0\,
      sig_m_valid_out_reg_4(0) => sig_m_valid_out_reg_2(0),
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_s_ready_dup_reg_0 => I_TSTRB_FIFO_n_25,
      sig_s_ready_dup_reg_1 => sig_s_ready_dup_reg,
      sig_s_ready_out_reg_0 => \out\,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_reg => sig_sm_pop_cmd_fifo_reg,
      sig_stream_rst => sig_stream_rst,
      sig_strm_tlast => sig_strm_tlast,
      sig_strm_tstrb => sig_strm_tstrb,
      skid2dre_wlast => skid2dre_wlast,
      skid2dre_wstrb => skid2dre_wstrb
    );
I_TSTRB_FIFO: entity work.\design_1_axi_dma_0_1_axi_datamover_fifo__parameterized4\
     port map (
      FIFO_Full_reg => I_TSTRB_FIFO_n_0,
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(0) => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(23),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]_0\ => \^include_packing.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\ => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\(2 downto 0) => Q(2 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]_0\ => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1\(1),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2\(1),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_3\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_2\(1),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\(1),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_1\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_1\(1),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_2\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]\(1),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]\(1),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]_0\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]_0\(1),
      \INFERRED_GEN.cnt_i_reg[4]\ => \INFERRED_GEN.cnt_i_reg[4]\,
      Q(0) => sig_rd_empty,
      \in\(0) => slice_insert_data(4),
      lsig_0ffset_cntr(2 downto 0) => lsig_0ffset_cntr(2 downto 0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      \lsig_strb_slice_reg[0]_0\ => \lsig_strb_slice_reg[0]_0\,
      \lsig_strb_slice_reg[1]_13\ => \lsig_strb_slice_reg[1]_13\,
      \lsig_strb_slice_reg[2]_6\ => \lsig_strb_slice_reg[2]_6\,
      \lsig_strb_slice_reg[3]_11\ => \lsig_strb_slice_reg[3]_11\,
      \lsig_strb_slice_reg[4]_4\ => \lsig_strb_slice_reg[4]_4\,
      \lsig_strb_slice_reg[5]_9\ => \lsig_strb_slice_reg[5]_9\,
      \lsig_strb_slice_reg[6]_2\ => \lsig_strb_slice_reg[6]_2\,
      \lsig_strb_slice_reg[7]_8\ => \lsig_strb_slice_reg[7]_8\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(0) => sig_tstrb_fifo_data_out(0),
      p_7_out => \^p_7_out\,
      \sig_burst_dbeat_cntr_reg[6]\ => \^sig_m_valid_out_reg_0\,
      \sig_burst_dbeat_cntr_reg[6]_0\ => \sig_burst_dbeat_cntr_reg[6]\,
      \sig_burst_dbeat_cntr_reg[6]_1\ => \sig_burst_dbeat_cntr_reg[6]_0\,
      sig_cmd_full => sig_cmd_full,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\ => I_TSTRB_FIFO_n_27,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1\ => I_TSTRB_FIFO_n_28,
      sig_data_reg_out_en => sig_data_reg_out_en,
      \sig_data_reg_out_reg[7]\ => \sig_data_reg_out_reg[7]_8\,
      \sig_data_reg_out_reg[7]_0\ => p_1_in2_in,
      sig_dre2ibtt_tlast_reg_reg => sig_strm_tvalid,
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_eop_halt_xfer_reg => I_TSTRB_FIFO_n_25,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_eop_sent_reg0 => sig_eop_sent_reg0,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_m_valid_out_reg => \^sig_m_valid_out_reg_1\,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_strm_tlast => sig_strm_tlast,
      sig_strm_tstrb => sig_strm_tstrb,
      slice_insert_valid => slice_insert_valid
    );
SLICE_INSERTION: entity work.design_1_axi_dma_0_1_axi_datamover_slice
     port map (
      CO(0) => sig_btt_lteq_max_first_incr,
      DI(0) => SLICE_INSERTION_n_20,
      E(0) => sig_btt_cntr03_out,
      S(3) => SLICE_INSERTION_n_4,
      S(2) => SLICE_INSERTION_n_5,
      S(1) => SLICE_INSERTION_n_6,
      S(0) => SLICE_INSERTION_n_7,
      \in\(0) => slice_insert_data(4),
      ld_btt_cntr_reg1 => ld_btt_cntr_reg1,
      ld_btt_cntr_reg1_reg => SLICE_INSERTION_n_19,
      ld_btt_cntr_reg2 => ld_btt_cntr_reg2,
      ld_btt_cntr_reg2_reg => SLICE_INSERTION_n_17,
      ld_btt_cntr_reg2_reg_0 => SLICE_INSERTION_n_18,
      ld_btt_cntr_reg3 => ld_btt_cntr_reg3,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_valid_i_reg_0 => I_TSTRB_FIFO_n_0,
      \out\(22 downto 0) => sig_btt_cntr_dup(22 downto 0),
      \sig_btt_cntr_dup_reg[14]\(3) => SLICE_INSERTION_n_8,
      \sig_btt_cntr_dup_reg[14]\(2) => SLICE_INSERTION_n_9,
      \sig_btt_cntr_dup_reg[14]\(1) => SLICE_INSERTION_n_10,
      \sig_btt_cntr_dup_reg[14]\(0) => SLICE_INSERTION_n_11,
      \sig_btt_cntr_dup_reg[22]\(3) => SLICE_INSERTION_n_12,
      \sig_btt_cntr_dup_reg[22]\(2) => SLICE_INSERTION_n_13,
      \sig_btt_cntr_dup_reg[22]\(1) => SLICE_INSERTION_n_14,
      \sig_btt_cntr_dup_reg[22]\(0) => SLICE_INSERTION_n_15,
      sig_btt_eq_0 => sig_btt_eq_0,
      sig_btt_lteq_max_first_incr0_carry => \sig_max_first_increment_reg_n_0_[0]\,
      sig_cmd_full => sig_cmd_full,
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_eop_halt_xfer_reg => SLICE_INSERTION_n_16,
      sig_eop_halt_xfer_reg_0 => I_MSSAI_SKID_BUF_n_7,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_stream_rst => sig_stream_rst,
      sig_valid_fifo_ld12_out => sig_valid_fifo_ld12_out,
      slice_insert_valid => slice_insert_valid
    );
ld_btt_cntr_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => SLICE_INSERTION_n_19,
      Q => ld_btt_cntr_reg1,
      R => '0'
    );
ld_btt_cntr_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => SLICE_INSERTION_n_18,
      Q => ld_btt_cntr_reg2,
      R => '0'
    );
ld_btt_cntr_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => SLICE_INSERTION_n_17,
      Q => ld_btt_cntr_reg3,
      R => '0'
    );
\sig_btt_cntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(0),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(0),
      O => sel0(0)
    );
\sig_btt_cntr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(10),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(10),
      O => sel0(10)
    );
\sig_btt_cntr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(11),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(11),
      O => sel0(11)
    );
\sig_btt_cntr[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(12),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(12),
      O => sel0(12)
    );
\sig_btt_cntr[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(13),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(13),
      O => sel0(13)
    );
\sig_btt_cntr[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(14),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(14),
      O => sel0(14)
    );
\sig_btt_cntr[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(15),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(15),
      O => sel0(15)
    );
\sig_btt_cntr[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(16),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(16),
      O => sel0(16)
    );
\sig_btt_cntr[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(17),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(17),
      O => sel0(17)
    );
\sig_btt_cntr[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(18),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(18),
      O => sel0(18)
    );
\sig_btt_cntr[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(19),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(19),
      O => sel0(19)
    );
\sig_btt_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(1),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(1),
      O => sel0(1)
    );
\sig_btt_cntr[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(20),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(20),
      O => sel0(20)
    );
\sig_btt_cntr[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(21),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(21),
      O => sel0(21)
    );
\sig_btt_cntr[22]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(22),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(22),
      O => sel0(22)
    );
\sig_btt_cntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(2),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(2),
      O => sel0(2)
    );
\sig_btt_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(3),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(3),
      O => sel0(3)
    );
\sig_btt_cntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(4),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(4),
      O => sel0(4)
    );
\sig_btt_cntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(5),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(5),
      O => sel0(5)
    );
\sig_btt_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(6),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(6),
      O => sel0(6)
    );
\sig_btt_cntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(7),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(7),
      O => sel0(7)
    );
\sig_btt_cntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(8),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(8),
      O => sel0(8)
    );
\sig_btt_cntr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(9),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(9),
      O => sel0(9)
    );
\sig_btt_cntr_dup_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(0),
      Q => sig_btt_cntr_dup(0),
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_dup_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(10),
      Q => sig_btt_cntr_dup(10),
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_dup_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(11),
      Q => sig_btt_cntr_dup(11),
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_dup_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(12),
      Q => sig_btt_cntr_dup(12),
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_dup_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(13),
      Q => sig_btt_cntr_dup(13),
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_dup_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(14),
      Q => sig_btt_cntr_dup(14),
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_dup_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(15),
      Q => sig_btt_cntr_dup(15),
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_dup_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(16),
      Q => sig_btt_cntr_dup(16),
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_dup_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(17),
      Q => sig_btt_cntr_dup(17),
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_dup_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(18),
      Q => sig_btt_cntr_dup(18),
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_dup_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(19),
      Q => sig_btt_cntr_dup(19),
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_dup_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(1),
      Q => sig_btt_cntr_dup(1),
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_dup_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(20),
      Q => sig_btt_cntr_dup(20),
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_dup_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(21),
      Q => sig_btt_cntr_dup(21),
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_dup_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(22),
      Q => sig_btt_cntr_dup(22),
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_dup_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(2),
      Q => sig_btt_cntr_dup(2),
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_dup_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(3),
      Q => sig_btt_cntr_dup(3),
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_dup_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(4),
      Q => sig_btt_cntr_dup(4),
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_dup_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(5),
      Q => sig_btt_cntr_dup(5),
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_dup_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(6),
      Q => sig_btt_cntr_dup(6),
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_dup_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(7),
      Q => sig_btt_cntr_dup(7),
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_dup_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(8),
      Q => sig_btt_cntr_dup(8),
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_dup_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(9),
      Q => sig_btt_cntr_dup(9),
      R => I_MSSAI_SKID_BUF_n_7
    );
sig_btt_cntr_prv0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_btt_cntr_prv0_carry_n_0,
      CO(2) => sig_btt_cntr_prv0_carry_n_1,
      CO(1) => sig_btt_cntr_prv0_carry_n_2,
      CO(0) => sig_btt_cntr_prv0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => sig_btt_cntr_dup(3 downto 0),
      O(3 downto 0) => sig_btt_cntr_prv0(3 downto 0),
      S(3) => sig_btt_cntr_prv0_carry_i_1_n_0,
      S(2) => sig_btt_cntr_prv0_carry_i_2_n_0,
      S(1) => sig_btt_cntr_prv0_carry_i_3_n_0,
      S(0) => sig_btt_cntr_prv0_carry_i_4_n_0
    );
\sig_btt_cntr_prv0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sig_btt_cntr_prv0_carry_n_0,
      CO(3) => \sig_btt_cntr_prv0_carry__0_n_0\,
      CO(2) => \sig_btt_cntr_prv0_carry__0_n_1\,
      CO(1) => \sig_btt_cntr_prv0_carry__0_n_2\,
      CO(0) => \sig_btt_cntr_prv0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sig_btt_cntr_dup(7 downto 4),
      O(3 downto 0) => sig_btt_cntr_prv0(7 downto 4),
      S(3) => \sig_btt_cntr_prv0_carry__0_i_1_n_0\,
      S(2) => \sig_btt_cntr_prv0_carry__0_i_2_n_0\,
      S(1) => \sig_btt_cntr_prv0_carry__0_i_3_n_0\,
      S(0) => \sig_btt_cntr_prv0_carry__0_i_4_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(7),
      I1 => \sig_btt_cntr_reg_n_0_[7]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__0_i_1_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(6),
      I1 => \sig_btt_cntr_reg_n_0_[6]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__0_i_2_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(5),
      I1 => \sig_btt_cntr_reg_n_0_[5]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__0_i_3_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(4),
      I1 => \sig_btt_cntr_reg_n_0_[4]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__0_i_4_n_0\
    );
\sig_btt_cntr_prv0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_prv0_carry__0_n_0\,
      CO(3) => \sig_btt_cntr_prv0_carry__1_n_0\,
      CO(2) => \sig_btt_cntr_prv0_carry__1_n_1\,
      CO(1) => \sig_btt_cntr_prv0_carry__1_n_2\,
      CO(0) => \sig_btt_cntr_prv0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sig_btt_cntr_dup(11 downto 8),
      O(3 downto 0) => sig_btt_cntr_prv0(11 downto 8),
      S(3) => \sig_btt_cntr_prv0_carry__1_i_1_n_0\,
      S(2) => \sig_btt_cntr_prv0_carry__1_i_2_n_0\,
      S(1) => \sig_btt_cntr_prv0_carry__1_i_3_n_0\,
      S(0) => \sig_btt_cntr_prv0_carry__1_i_4_n_0\
    );
\sig_btt_cntr_prv0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(11),
      I1 => \sig_btt_cntr_reg_n_0_[11]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__1_i_1_n_0\
    );
\sig_btt_cntr_prv0_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(10),
      I1 => \sig_btt_cntr_reg_n_0_[10]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__1_i_2_n_0\
    );
\sig_btt_cntr_prv0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(9),
      I1 => \sig_btt_cntr_reg_n_0_[9]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__1_i_3_n_0\
    );
\sig_btt_cntr_prv0_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(8),
      I1 => \sig_btt_cntr_reg_n_0_[8]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__1_i_4_n_0\
    );
\sig_btt_cntr_prv0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_prv0_carry__1_n_0\,
      CO(3) => \sig_btt_cntr_prv0_carry__2_n_0\,
      CO(2) => \sig_btt_cntr_prv0_carry__2_n_1\,
      CO(1) => \sig_btt_cntr_prv0_carry__2_n_2\,
      CO(0) => \sig_btt_cntr_prv0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sig_btt_cntr_dup(15 downto 12),
      O(3 downto 0) => sig_btt_cntr_prv0(15 downto 12),
      S(3) => \sig_btt_cntr_prv0_carry__2_i_1_n_0\,
      S(2) => \sig_btt_cntr_prv0_carry__2_i_2_n_0\,
      S(1) => \sig_btt_cntr_prv0_carry__2_i_3_n_0\,
      S(0) => \sig_btt_cntr_prv0_carry__2_i_4_n_0\
    );
\sig_btt_cntr_prv0_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(15),
      I1 => \sig_btt_cntr_reg_n_0_[15]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__2_i_1_n_0\
    );
\sig_btt_cntr_prv0_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(14),
      I1 => \sig_btt_cntr_reg_n_0_[14]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__2_i_2_n_0\
    );
\sig_btt_cntr_prv0_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(13),
      I1 => \sig_btt_cntr_reg_n_0_[13]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__2_i_3_n_0\
    );
\sig_btt_cntr_prv0_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(12),
      I1 => \sig_btt_cntr_reg_n_0_[12]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__2_i_4_n_0\
    );
\sig_btt_cntr_prv0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_prv0_carry__2_n_0\,
      CO(3) => \sig_btt_cntr_prv0_carry__3_n_0\,
      CO(2) => \sig_btt_cntr_prv0_carry__3_n_1\,
      CO(1) => \sig_btt_cntr_prv0_carry__3_n_2\,
      CO(0) => \sig_btt_cntr_prv0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sig_btt_cntr_dup(19 downto 16),
      O(3 downto 0) => sig_btt_cntr_prv0(19 downto 16),
      S(3) => \sig_btt_cntr_prv0_carry__3_i_1_n_0\,
      S(2) => \sig_btt_cntr_prv0_carry__3_i_2_n_0\,
      S(1) => \sig_btt_cntr_prv0_carry__3_i_3_n_0\,
      S(0) => \sig_btt_cntr_prv0_carry__3_i_4_n_0\
    );
\sig_btt_cntr_prv0_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(19),
      I1 => \sig_btt_cntr_reg_n_0_[19]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__3_i_1_n_0\
    );
\sig_btt_cntr_prv0_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(18),
      I1 => \sig_btt_cntr_reg_n_0_[18]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__3_i_2_n_0\
    );
\sig_btt_cntr_prv0_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(17),
      I1 => \sig_btt_cntr_reg_n_0_[17]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__3_i_3_n_0\
    );
\sig_btt_cntr_prv0_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(16),
      I1 => \sig_btt_cntr_reg_n_0_[16]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__3_i_4_n_0\
    );
\sig_btt_cntr_prv0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_prv0_carry__3_n_0\,
      CO(3 downto 2) => \NLW_sig_btt_cntr_prv0_carry__4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sig_btt_cntr_prv0_carry__4_n_2\,
      CO(0) => \sig_btt_cntr_prv0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => sig_btt_cntr_dup(21 downto 20),
      O(3) => \NLW_sig_btt_cntr_prv0_carry__4_O_UNCONNECTED\(3),
      O(2 downto 0) => sig_btt_cntr_prv0(22 downto 20),
      S(3) => '0',
      S(2) => \sig_btt_cntr_prv0_carry__4_i_1_n_0\,
      S(1) => \sig_btt_cntr_prv0_carry__4_i_2_n_0\,
      S(0) => \sig_btt_cntr_prv0_carry__4_i_3_n_0\
    );
\sig_btt_cntr_prv0_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(22),
      I1 => sig_btt_lteq_max_first_incr,
      I2 => \sig_btt_cntr_reg_n_0_[22]\,
      O => \sig_btt_cntr_prv0_carry__4_i_1_n_0\
    );
\sig_btt_cntr_prv0_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(21),
      I1 => \sig_btt_cntr_reg_n_0_[21]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__4_i_2_n_0\
    );
\sig_btt_cntr_prv0_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(20),
      I1 => \sig_btt_cntr_reg_n_0_[20]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => \sig_btt_cntr_prv0_carry__4_i_3_n_0\
    );
sig_btt_cntr_prv0_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(3),
      I1 => \sig_btt_cntr_reg_n_0_[3]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => sig_btt_cntr_prv0_carry_i_1_n_0
    );
sig_btt_cntr_prv0_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(2),
      I1 => \sig_btt_cntr_reg_n_0_[2]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => sig_btt_cntr_prv0_carry_i_2_n_0
    );
sig_btt_cntr_prv0_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(1),
      I1 => \sig_btt_cntr_reg_n_0_[1]\,
      I2 => sig_btt_lteq_max_first_incr,
      O => sig_btt_cntr_prv0_carry_i_3_n_0
    );
sig_btt_cntr_prv0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sig_btt_cntr_dup(0),
      I1 => \sig_max_first_increment_reg_n_0_[0]\,
      I2 => sig_btt_lteq_max_first_incr,
      I3 => sig_btt_cntr(0),
      O => sig_btt_cntr_prv0_carry_i_4_n_0
    );
\sig_btt_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(0),
      Q => sig_btt_cntr(0),
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(10),
      Q => \sig_btt_cntr_reg_n_0_[10]\,
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(11),
      Q => \sig_btt_cntr_reg_n_0_[11]\,
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(12),
      Q => \sig_btt_cntr_reg_n_0_[12]\,
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(13),
      Q => \sig_btt_cntr_reg_n_0_[13]\,
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(14),
      Q => \sig_btt_cntr_reg_n_0_[14]\,
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(15),
      Q => \sig_btt_cntr_reg_n_0_[15]\,
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(16),
      Q => \sig_btt_cntr_reg_n_0_[16]\,
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(17),
      Q => \sig_btt_cntr_reg_n_0_[17]\,
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(18),
      Q => \sig_btt_cntr_reg_n_0_[18]\,
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(19),
      Q => \sig_btt_cntr_reg_n_0_[19]\,
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(1),
      Q => \sig_btt_cntr_reg_n_0_[1]\,
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(20),
      Q => \sig_btt_cntr_reg_n_0_[20]\,
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(21),
      Q => \sig_btt_cntr_reg_n_0_[21]\,
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(22),
      Q => \sig_btt_cntr_reg_n_0_[22]\,
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(2),
      Q => \sig_btt_cntr_reg_n_0_[2]\,
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(3),
      Q => \sig_btt_cntr_reg_n_0_[3]\,
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(4),
      Q => \sig_btt_cntr_reg_n_0_[4]\,
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(5),
      Q => \sig_btt_cntr_reg_n_0_[5]\,
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(6),
      Q => \sig_btt_cntr_reg_n_0_[6]\,
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(7),
      Q => \sig_btt_cntr_reg_n_0_[7]\,
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(8),
      Q => \sig_btt_cntr_reg_n_0_[8]\,
      R => I_MSSAI_SKID_BUF_n_7
    );
\sig_btt_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(9),
      Q => \sig_btt_cntr_reg_n_0_[9]\,
      R => I_MSSAI_SKID_BUF_n_7
    );
sig_btt_eq_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sel0(20),
      I1 => sel0(5),
      I2 => sel0(21),
      I3 => sel0(17),
      I4 => sig_btt_eq_0_i_5_n_0,
      I5 => sig_btt_eq_0_i_6_n_0,
      O => sig_btt_eq_0_i_2_n_0
    );
sig_btt_eq_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sel0(10),
      I1 => sel0(4),
      I2 => sel0(2),
      I3 => sel0(7),
      I4 => sig_btt_eq_0_i_7_n_0,
      I5 => sel0(11),
      O => sig_btt_eq_0_i_3_n_0
    );
sig_btt_eq_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(9),
      I2 => sel0(8),
      I3 => sel0(16),
      I4 => sig_btt_eq_0_i_8_n_0,
      I5 => sig_btt_eq_0_i_9_n_0,
      O => sig_btt_eq_0_i_4_n_0
    );
sig_btt_eq_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFAFAFACCFAFA"
    )
        port map (
      I0 => sig_btt_cntr_prv0(3),
      I1 => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(3),
      I2 => sig_btt_cntr_prv0(15),
      I3 => sig_cmd_full,
      I4 => sig_sm_ld_dre_cmd,
      I5 => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(15),
      O => sig_btt_eq_0_i_5_n_0
    );
sig_btt_eq_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFAFAFACCFAFA"
    )
        port map (
      I0 => sig_btt_cntr_prv0(1),
      I1 => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(1),
      I2 => sig_btt_cntr_prv0(6),
      I3 => sig_cmd_full,
      I4 => sig_sm_ld_dre_cmd,
      I5 => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(6),
      O => sig_btt_eq_0_i_6_n_0
    );
sig_btt_eq_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFAFAFACCFAFA"
    )
        port map (
      I0 => sig_btt_cntr_prv0(14),
      I1 => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(14),
      I2 => sig_btt_cntr_prv0(13),
      I3 => sig_cmd_full,
      I4 => sig_sm_ld_dre_cmd,
      I5 => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(13),
      O => sig_btt_eq_0_i_7_n_0
    );
sig_btt_eq_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFAFAFACCFAFA"
    )
        port map (
      I0 => sig_btt_cntr_prv0(22),
      I1 => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(22),
      I2 => sig_btt_cntr_prv0(12),
      I3 => sig_cmd_full,
      I4 => sig_sm_ld_dre_cmd,
      I5 => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(12),
      O => sig_btt_eq_0_i_8_n_0
    );
sig_btt_eq_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFAFAFACCFAFA"
    )
        port map (
      I0 => sig_btt_cntr_prv0(19),
      I1 => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(19),
      I2 => sig_btt_cntr_prv0(18),
      I3 => sig_cmd_full,
      I4 => sig_sm_ld_dre_cmd,
      I5 => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(18),
      O => sig_btt_eq_0_i_9_n_0
    );
sig_btt_eq_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_MSSAI_SKID_BUF_n_6,
      Q => sig_btt_eq_0,
      R => '0'
    );
sig_btt_lteq_max_first_incr0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_btt_lteq_max_first_incr0_carry_n_0,
      CO(2) => sig_btt_lteq_max_first_incr0_carry_n_1,
      CO(1) => sig_btt_lteq_max_first_incr0_carry_n_2,
      CO(0) => sig_btt_lteq_max_first_incr0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 1) => B"000",
      DI(0) => SLICE_INSERTION_n_20,
      O(3 downto 0) => NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => SLICE_INSERTION_n_4,
      S(2) => SLICE_INSERTION_n_5,
      S(1) => SLICE_INSERTION_n_6,
      S(0) => SLICE_INSERTION_n_7
    );
\sig_btt_lteq_max_first_incr0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sig_btt_lteq_max_first_incr0_carry_n_0,
      CO(3) => \sig_btt_lteq_max_first_incr0_carry__0_n_0\,
      CO(2) => \sig_btt_lteq_max_first_incr0_carry__0_n_1\,
      CO(1) => \sig_btt_lteq_max_first_incr0_carry__0_n_2\,
      CO(0) => \sig_btt_lteq_max_first_incr0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sig_btt_lteq_max_first_incr0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => SLICE_INSERTION_n_8,
      S(2) => SLICE_INSERTION_n_9,
      S(1) => SLICE_INSERTION_n_10,
      S(0) => SLICE_INSERTION_n_11
    );
\sig_btt_lteq_max_first_incr0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_lteq_max_first_incr0_carry__0_n_0\,
      CO(3) => sig_btt_lteq_max_first_incr,
      CO(2) => \sig_btt_lteq_max_first_incr0_carry__1_n_1\,
      CO(1) => \sig_btt_lteq_max_first_incr0_carry__1_n_2\,
      CO(0) => \sig_btt_lteq_max_first_incr0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sig_btt_lteq_max_first_incr0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => SLICE_INSERTION_n_12,
      S(2) => SLICE_INSERTION_n_13,
      S(1) => SLICE_INSERTION_n_14,
      S(0) => SLICE_INSERTION_n_15
    );
sig_cmd_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_TSTRB_FIFO_n_27,
      Q => \^p_7_out\,
      R => '0'
    );
sig_cmd_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_TSTRB_FIFO_n_28,
      Q => sig_cmd_full,
      R => '0'
    );
sig_eop_halt_xfer_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => SLICE_INSERTION_n_16,
      Q => sig_eop_halt_xfer,
      R => '0'
    );
sig_eop_sent_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_eop_sent,
      Q => sig_eop_sent_reg,
      R => sig_eop_sent_reg0
    );
\sig_max_first_increment[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBA"
    )
        port map (
      I0 => sig_valid_fifo_ld12_out,
      I1 => sig_cmd_full,
      I2 => sig_sm_ld_dre_cmd,
      I3 => \sig_max_first_increment_reg_n_0_[0]\,
      O => \sig_max_first_increment[0]_i_1_n_0\
    );
\sig_max_first_increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_max_first_increment[0]_i_1_n_0\,
      Q => \sig_max_first_increment_reg_n_0_[0]\,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_datamover_sfifo_autord is
  port (
    dout : out STD_LOGIC_VECTOR ( 12 downto 0 );
    empty : out STD_LOGIC;
    sig_child_qual_first_of_2_reg : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_0\ : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 12 downto 0 );
    rd_en : in STD_LOGIC;
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    sig_adjusted_addr_incr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    p_32_out : in STD_LOGIC;
    full : in STD_LOGIC;
    lsig_packer_full : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_cntr_lsh_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_cntr_lsh_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_child_addr_cntr_lsh_reg : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_datamover_sfifo_autord : entity is "axi_datamover_sfifo_autord";
end design_1_axi_dma_0_1_axi_datamover_sfifo_autord;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_datamover_sfifo_autord is
begin
\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO\: entity work.design_1_axi_dma_0_1_sync_fifo_fg
     port map (
      CO(0) => CO(0),
      D(6 downto 0) => D(6 downto 0),
      O(3 downto 0) => O(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      din(12 downto 0) => din(12 downto 0),
      dout(12 downto 0) => dout(12 downto 0),
      empty => empty,
      full => full,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\(3 downto 0) => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\(3 downto 0),
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_0\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_0\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\(2 downto 0) => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\(2 downto 0),
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(3 downto 0) => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(3 downto 0),
      lsig_packer_full => lsig_packer_full,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_32_out => p_32_out,
      rd_en => rd_en,
      sig_adjusted_addr_incr(10 downto 0) => sig_adjusted_addr_incr(10 downto 0),
      sig_child_addr_cntr_lsh_reg(2 downto 0) => sig_child_addr_cntr_lsh_reg(2 downto 0),
      \sig_child_addr_cntr_lsh_reg[11]\(3 downto 0) => \sig_child_addr_cntr_lsh_reg[11]\(3 downto 0),
      \sig_child_addr_cntr_lsh_reg[7]\(3 downto 0) => \sig_child_addr_cntr_lsh_reg[7]\(3 downto 0),
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_child_qual_first_of_2_reg => sig_child_qual_first_of_2_reg,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_stream_rst => sig_stream_rst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_dma_0_1_axi_datamover_sfifo_autord__parameterized0\ is
  port (
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 73 downto 0 );
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \INCLUDE_PACKING.lsig_packer_full_reg\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 73 downto 0 );
    rd_en : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_1\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_2\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_strb_slice_reg_reg[6][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_strb_slice_reg_reg[6][0]_0\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_strb_slice_reg_reg[6][0]_1\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]_0\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]_1\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[5].lsig_strb_slice_reg_reg[5][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_strb_slice_reg_reg[7][0]\ : in STD_LOGIC;
    lsig_packer_full : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_dma_0_1_axi_datamover_sfifo_autord__parameterized0\ : entity is "axi_datamover_sfifo_autord";
end \design_1_axi_dma_0_1_axi_datamover_sfifo_autord__parameterized0\;

architecture STRUCTURE of \design_1_axi_dma_0_1_axi_datamover_sfifo_autord__parameterized0\ is
begin
\BLK_MEM.I_SYNC_FIFOGEN_FIFO\: entity work.\design_1_axi_dma_0_1_sync_fifo_fg__parameterized0\
     port map (
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0\ => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_1\ => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_1\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_2\ => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_2\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\(2 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\(2 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]_0\ => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]_0\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]_1\ => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]_1\,
      \INCLUDE_PACKING.DO_REG_SLICES[5].lsig_strb_slice_reg_reg[5][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[5].lsig_strb_slice_reg_reg[5][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_strb_slice_reg_reg[6][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_strb_slice_reg_reg[6][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_strb_slice_reg_reg[6][0]_0\ => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_strb_slice_reg_reg[6][0]_0\,
      \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_strb_slice_reg_reg[6][0]_1\ => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_strb_slice_reg_reg[6][0]_1\,
      \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_strb_slice_reg_reg[7][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_strb_slice_reg_reg[7][0]\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_1\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_1\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]_0\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]_0\(0),
      \INCLUDE_PACKING.lsig_packer_full_reg\ => \INCLUDE_PACKING.lsig_packer_full_reg\,
      \INCLUDE_PACKING.lsig_packer_full_reg_0\(0) => \INCLUDE_PACKING.lsig_packer_full_reg_0\(0),
      din(73 downto 0) => din(73 downto 0),
      dout(73 downto 0) => dout(73 downto 0),
      empty => empty,
      full => full,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(0) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(0),
      lsig_packer_full => lsig_packer_full,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      rd_en => rd_en,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_datamover_wr_status_cntl is
  port (
    sig_wsc2stat_status_valid : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    sig_wdc_status_going_full : out STD_LOGIC;
    sig_init_reg : out STD_LOGIC;
    sig_halt_reg : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_reg_reg : out STD_LOGIC;
    sig_init_reg_reg_0 : out STD_LOGIC;
    sig_init_reg_reg_1 : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    sig_addr_reg_empty_reg : out STD_LOGIC;
    sig_init_reg_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ : out STD_LOGIC;
    sig_init_reg_reg_3 : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\ : in STD_LOGIC;
    sig_halt_reg_reg_0 : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_addr2wsc_calc_error : in STD_LOGIC;
    sig_psm_pop_input_cmd : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    sig_set_push2wsc : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_datamover_wr_status_cntl : entity is "axi_datamover_wr_status_cntl";
end design_1_axi_dma_0_1_axi_datamover_wr_status_cntl;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_datamover_wr_status_cntl is
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_4\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_5\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_6\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_7\ : STD_LOGIC;
  signal \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal I_WRESP_STATUS_FIFO_n_13 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_14 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_3 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_6 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_7 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_8 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_9 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal \sig_addr_posted_cntr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal sig_addr_posted_cntr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_coelsc_reg_empty : STD_LOGIC;
  signal sig_dcntl_sfifo_out : STD_LOGIC_VECTOR ( 29 downto 4 );
  signal \^sig_halt_reg\ : STD_LOGIC;
  signal sig_init_done_2 : STD_LOGIC;
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal sig_rd_empty_3 : STD_LOGIC;
  signal sig_statcnt_gt_eq_thres : STD_LOGIC;
  signal \sig_wdc_statcnt[0]_i_1_n_0\ : STD_LOGIC;
  signal sig_wdc_statcnt_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_wsc2stat_status_valid\ : STD_LOGIC;
begin
  \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(26 downto 0) <= \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(26 downto 0);
  sig_halt_reg <= \^sig_halt_reg\;
  sig_wsc2stat_status_valid <= \^sig_wsc2stat_status_valid\;
\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO\: entity work.\design_1_axi_dma_0_1_axi_datamover_fifo__parameterized2\
     port map (
      D(2) => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_4\,
      D(1) => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_5\,
      D(0) => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_6\,
      E(0) => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_7\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(0) => sig_rd_empty_3,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0) => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(0),
      \INFERRED_GEN.cnt_i_reg[3]\ => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3\,
      \INFERRED_GEN.cnt_i_reg[3]_0\(0) => sig_push_coelsc_reg,
      Q(0) => sig_rd_empty,
      \in\(25 downto 0) => \in\(25 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(25 downto 0) => sig_dcntl_sfifo_out(29 downto 4),
      p_0_in => p_0_in,
      p_4_out => p_4_out,
      sel => sig_wr_fifo,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_init_done => sig_init_done_2,
      sig_init_done_reg_0 => I_WRESP_STATUS_FIFO_n_3,
      sig_set_push2wsc => sig_set_push2wsc,
      sig_stream_rst => sig_stream_rst,
      \sig_wdc_statcnt_reg[3]\(3 downto 0) => sig_wdc_statcnt_reg(3 downto 0)
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(6),
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(3),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(16),
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(13),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(17),
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(14),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(18),
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(15),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(19),
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(16),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(20),
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(17),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(21),
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(18),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(22),
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(19),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(23),
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(20),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(24),
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(21),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(25),
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(22),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(7),
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(4),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(26),
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(23),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(27),
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(24),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(28),
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(25),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(8),
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(5),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(9),
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(6),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(10),
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(7),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(11),
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(8),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(12),
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(9),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(13),
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(10),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(14),
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(11),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(15),
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(12),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => I_WRESP_STATUS_FIFO_n_13,
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(1),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(29),
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(26),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => p_4_out,
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(0),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => p_0_in,
      Q => sig_coelsc_reg_empty,
      S => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(5),
      Q => \^sig_wsc2stat_status_valid\,
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => I_WRESP_STATUS_FIFO_n_14,
      Q => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(2),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\
    );
I_WRESP_STATUS_FIFO: entity work.\design_1_axi_dma_0_1_axi_datamover_fifo__parameterized1\
     port map (
      D(2) => I_WRESP_STATUS_FIFO_n_7,
      D(1) => I_WRESP_STATUS_FIFO_n_8,
      D(0) => I_WRESP_STATUS_FIFO_n_9,
      E(0) => I_WRESP_STATUS_FIFO_n_6,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ => I_WRESP_STATUS_FIFO_n_13,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ => I_WRESP_STATUS_FIFO_n_14,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(0) => sig_dcntl_sfifo_out(4),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_1\(1 downto 0) => \^gen_enable_indet_btt.sig_coelsc_eop_reg_0\(2 downto 1),
      \INFERRED_GEN.cnt_i_reg[0]\ => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3\,
      \INFERRED_GEN.cnt_i_reg[1]\(0) => sig_rd_empty,
      \INFERRED_GEN.cnt_i_reg[3]\(0) => sig_rd_empty_3,
      Q(3 downto 0) => sig_addr_posted_cntr_reg(3 downto 0),
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      \out\ => \out\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_halt_reg => \^sig_halt_reg\,
      sig_init_done => sig_init_done,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_1 => sig_init_done_1,
      sig_init_done_2 => sig_init_done_2,
      sig_init_reg2 => sig_init_reg2,
      sig_init_reg2_reg => I_WRESP_STATUS_FIFO_n_3,
      sig_init_reg_reg_0 => sig_init_reg,
      sig_init_reg_reg_1 => sig_init_reg_reg,
      sig_init_reg_reg_2 => sig_init_reg_reg_0,
      sig_init_reg_reg_3 => sig_init_reg_reg_1,
      sig_init_reg_reg_4(0) => sig_init_reg_reg_2(0),
      sig_init_reg_reg_5 => sig_init_reg_reg_3,
      sig_psm_pop_input_cmd => sig_psm_pop_input_cmd,
      sig_stream_rst => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_wsc2stat_status_valid\,
      I1 => sig_stat2wsc_status_ready,
      O => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0\(0)
    );
\sig_addr_posted_cntr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_addr_posted_cntr_reg(0),
      O => \sig_addr_posted_cntr[0]_i_1__0_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_WRESP_STATUS_FIFO_n_6,
      D => \sig_addr_posted_cntr[0]_i_1__0_n_0\,
      Q => sig_addr_posted_cntr_reg(0),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_WRESP_STATUS_FIFO_n_6,
      D => I_WRESP_STATUS_FIFO_n_9,
      Q => sig_addr_posted_cntr_reg(1),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_WRESP_STATUS_FIFO_n_6,
      D => I_WRESP_STATUS_FIFO_n_8,
      Q => sig_addr_posted_cntr_reg(2),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_WRESP_STATUS_FIFO_n_6,
      D => I_WRESP_STATUS_FIFO_n_7,
      Q => sig_addr_posted_cntr_reg(3),
      R => sig_stream_rst
    );
sig_halt_cmplt_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000C02"
    )
        port map (
      I0 => sig_addr_reg_empty,
      I1 => sig_addr_posted_cntr_reg(0),
      I2 => sig_addr_posted_cntr_reg(1),
      I3 => sig_addr2wsc_calc_error,
      I4 => sig_addr_posted_cntr_reg(3),
      I5 => sig_addr_posted_cntr_reg(2),
      O => sig_addr_reg_empty_reg
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_halt_reg_reg_0,
      Q => \^sig_halt_reg\,
      R => sig_stream_rst
    );
\sig_wdc_statcnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_wdc_statcnt_reg(0),
      O => \sig_wdc_statcnt[0]_i_1_n_0\
    );
\sig_wdc_statcnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_7\,
      D => \sig_wdc_statcnt[0]_i_1_n_0\,
      Q => sig_wdc_statcnt_reg(0),
      R => sig_stream_rst
    );
\sig_wdc_statcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_7\,
      D => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_6\,
      Q => sig_wdc_statcnt_reg(1),
      R => sig_stream_rst
    );
\sig_wdc_statcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_7\,
      D => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_5\,
      Q => sig_wdc_statcnt_reg(2),
      R => sig_stream_rst
    );
\sig_wdc_statcnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_7\,
      D => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_4\,
      Q => sig_wdc_statcnt_reg(3),
      R => sig_stream_rst
    );
sig_wdc_status_going_full_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_wdc_statcnt_reg(2),
      I1 => sig_wdc_statcnt_reg(3),
      O => sig_statcnt_gt_eq_thres
    );
sig_wdc_status_going_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_statcnt_gt_eq_thres,
      Q => sig_wdc_status_going_full,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_datamover_wrdata_cntl is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_halt_reg_dly2 : out STD_LOGIC;
    sig_halt_reg_dly3 : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_data2wsc_valid : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    lsig_eop_reg : out STD_LOGIC;
    lsig_end_of_cmd_reg : out STD_LOGIC;
    sig_set_push2wsc : out STD_LOGIC;
    sig_halt_reg_reg : out STD_LOGIC;
    sig_last_skid_mux_out : out STD_LOGIC;
    sig_data2skid_wlast : out STD_LOGIC;
    \sig_next_strt_strb_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_next_strt_strb_reg_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_next_calc_error_reg_reg_0 : out STD_LOGIC;
    sig_halt_reg_reg_0 : out STD_LOGIC;
    sig_halt_reg_dly3_reg_0 : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_halt_reg : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_push_to_wsc_reg_0 : in STD_LOGIC;
    \GEN_INDET_BTT.lsig_eop_reg_reg_0\ : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    sig_next_calc_error_reg_reg_1 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[2]_0\ : in STD_LOGIC;
    sig_last_reg_out_reg : in STD_LOGIC;
    sig_last_skid_reg : in STD_LOGIC;
    \sig_strb_reg_out_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_wr_fifo : in STD_LOGIC;
    sig_halt_cmplt_reg : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC;
    sig_sstrb_stop_mask : in STD_LOGIC;
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_ibtt2wdc_tlast : in STD_LOGIC;
    \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_next_calc_error_reg_reg_2 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_datamover_wrdata_cntl : entity is "axi_datamover_wrdata_cntl";
end design_1_axi_dma_0_1_axi_datamover_wrdata_cntl;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_datamover_wrdata_cntl is
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_22\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_26\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[11]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[11]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[11]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[11]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[15]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[15]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[15]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[19]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[19]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[19]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[19]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[22]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[22]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[22]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[22]_i_3_n_2\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[22]_i_3_n_3\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[22]_i_3_n_5\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[22]_i_3_n_6\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[22]_i_3_n_7\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \^lsig_end_of_cmd_reg\ : STD_LOGIC;
  signal \^lsig_eop_reg\ : STD_LOGIC;
  signal lsig_start_vect : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_addr_posted_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 35 downto 4 );
  signal sig_data2wsc_calc_err_i_1_n_0 : STD_LOGIC;
  signal \sig_data2wsc_cmd_cmplt_i_1__0_n_0\ : STD_LOGIC;
  signal sig_dbeat_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_dbeat_cntr[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[5]_i_2_n_0\ : STD_LOGIC;
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_first_dbeat_reg_n_0 : STD_LOGIC;
  signal sig_halt_cmplt_i_2_n_0 : STD_LOGIC;
  signal sig_halt_reg_dly1 : STD_LOGIC;
  signal \^sig_halt_reg_dly2\ : STD_LOGIC;
  signal \^sig_halt_reg_dly3\ : STD_LOGIC;
  signal \^sig_halt_reg_reg_0\ : STD_LOGIC;
  signal sig_last_dbeat_i_3_n_0 : STD_LOGIC;
  signal sig_last_dbeat_i_5_n_0 : STD_LOGIC;
  signal sig_last_dbeat_reg_n_0 : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal sig_last_mmap_dbeat_reg : STD_LOGIC;
  signal sig_last_reg_out_i_2_n_0 : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_next_calc_error_reg_i_4_n_0 : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_next_strt_strb_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_push_dqual_reg : STD_LOGIC;
  signal sig_push_err2wsc : STD_LOGIC;
  signal sig_push_err2wsc_i_1_n_0 : STD_LOGIC;
  signal \^sig_set_push2wsc\ : STD_LOGIC;
  signal sig_single_dbeat_reg_n_0 : STD_LOGIC;
  signal \sig_strb_reg_out[7]_i_3_n_0\ : STD_LOGIC;
  signal \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[22]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[22]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[5][0]_srl6_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[0]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[4]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[5]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of sig_halt_cmplt_i_2 : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of sig_last_mmap_dbeat_reg_i_1 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of sig_last_skid_reg_i_1 : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of sig_next_calc_error_reg_i_4 : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of sig_push_err2wsc_i_1 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of sig_push_to_wsc_i_2 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \sig_strb_reg_out[7]_i_3\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[0]_i_1__0\ : label is "soft_lutpair153";
begin
  \in\(25 downto 0) <= \^in\(25 downto 0);
  lsig_end_of_cmd_reg <= \^lsig_end_of_cmd_reg\;
  lsig_eop_reg <= \^lsig_eop_reg\;
  sig_halt_reg_dly2 <= \^sig_halt_reg_dly2\;
  sig_halt_reg_dly3 <= \^sig_halt_reg_dly3\;
  sig_halt_reg_reg_0 <= \^sig_halt_reg_reg_0\;
  sig_set_push2wsc <= \^sig_set_push2wsc\;
\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\: entity work.\design_1_axi_dma_0_1_axi_datamover_fifo__parameterized3\
     port map (
      D(7) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      D(6) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      D(5) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      D(4) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      D(3) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      D(2) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\,
      D(1) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\,
      D(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\,
      E(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19\,
      FIFO_Full_reg => FIFO_Full_reg,
      Q(7 downto 0) => sig_dbeat_cntr(7 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(5 downto 3) => sig_cmd_fifo_data_out(35 downto 33),
      \out\(2 downto 0) => sig_cmd_fifo_data_out(6 downto 4),
      p_11_out => p_11_out,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_22\,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0\ => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23\,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_1\ => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr[4]_i_2_n_0\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr[5]_i_2_n_0\,
      \sig_dbeat_cntr_reg[6]\ => sig_last_reg_out_i_2_n_0,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_last_dbeat_reg_n_0,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_26\,
      sig_first_dbeat_reg_0 => sig_next_calc_error_reg_i_4_n_0,
      sig_first_dbeat_reg_1 => sig_first_dbeat_reg_n_0,
      sig_halt_reg => sig_halt_reg,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_last_dbeat_reg => sig_last_dbeat_i_3_n_0,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_ld_new_cmd_reg_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18\,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_calc_error_reg_i_6 => \^sig_halt_reg_dly3\,
      sig_next_calc_error_reg_reg => sig_next_calc_error_reg_reg_1,
      sig_next_calc_error_reg_reg_0 => \out\,
      sig_next_calc_error_reg_reg_1(13 downto 0) => sig_next_calc_error_reg_reg_2(13 downto 0),
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_posted_to_axi_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21\,
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_s_ready_dup_i_2 => \sig_addr_posted_cntr_reg[2]_0\,
      sig_s_ready_out_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20\,
      sig_single_dbeat_reg => sig_single_dbeat_reg_n_0,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      \sig_xfer_addr_reg_reg[2]\(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24\
    );
\GEN_INDET_BTT.I_STRT_STRB_GEN\: entity work.\design_1_axi_dma_0_1_axi_datamover_strb_gen2__parameterized0\
     port map (
      D(4 downto 2) => p_0_out(6 downto 4),
      D(1 downto 0) => p_0_out(2 downto 1),
      \out\(2 downto 0) => sig_cmd_fifo_data_out(6 downto 4)
    );
\GEN_INDET_BTT.lsig_byte_cntr[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \^sig_halt_reg_reg_0\,
      I2 => \^in\(13),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[11]_i_2_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \^sig_halt_reg_reg_0\,
      I2 => \^in\(12),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[11]_i_3_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \^sig_halt_reg_reg_0\,
      I2 => \^in\(11),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[11]_i_4_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \^sig_halt_reg_reg_0\,
      I2 => \^in\(10),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[11]_i_5_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \^sig_halt_reg_reg_0\,
      I2 => \^in\(17),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_2_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \^sig_halt_reg_reg_0\,
      I2 => \^in\(16),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_3_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \^sig_halt_reg_reg_0\,
      I2 => \^in\(15),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_4_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \^sig_halt_reg_reg_0\,
      I2 => \^in\(14),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \^sig_halt_reg_reg_0\,
      I2 => \^in\(21),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[19]_i_2_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[19]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \^sig_halt_reg_reg_0\,
      I2 => \^in\(20),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[19]_i_3_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[19]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \^sig_halt_reg_reg_0\,
      I2 => \^in\(19),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[19]_i_4_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[19]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \^sig_halt_reg_reg_0\,
      I2 => \^in\(18),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[19]_i_5_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^lsig_end_of_cmd_reg\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_halt_reg,
      I1 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21\,
      I2 => sig_next_calc_error_reg_reg_1,
      I3 => sig_dqual_reg_full,
      I4 => sig_next_calc_error_reg,
      O => \^sig_halt_reg_reg_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[22]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \^sig_halt_reg_reg_0\,
      I2 => \^in\(24),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_5_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[22]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \^sig_halt_reg_reg_0\,
      I2 => \^in\(23),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_6_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[22]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \^sig_halt_reg_reg_0\,
      I2 => \^in\(22),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_7_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F0FD0F0"
    )
        port map (
      I0 => \out\,
      I1 => \^sig_halt_reg_reg_0\,
      I2 => \^in\(5),
      I3 => \^lsig_end_of_cmd_reg\,
      I4 => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0\(3),
      O => sig_m_valid_out_reg(3)
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F0FD0F0"
    )
        port map (
      I0 => \out\,
      I1 => \^sig_halt_reg_reg_0\,
      I2 => \^in\(4),
      I3 => \^lsig_end_of_cmd_reg\,
      I4 => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0\(2),
      O => sig_m_valid_out_reg(2)
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F0FD0F0"
    )
        port map (
      I0 => \out\,
      I1 => \^sig_halt_reg_reg_0\,
      I2 => \^in\(3),
      I3 => \^lsig_end_of_cmd_reg\,
      I4 => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0\(1),
      O => sig_m_valid_out_reg(1)
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F0FD0F0"
    )
        port map (
      I0 => \out\,
      I1 => \^sig_halt_reg_reg_0\,
      I2 => \^in\(2),
      I3 => \^lsig_end_of_cmd_reg\,
      I4 => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0\(0),
      O => sig_m_valid_out_reg(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => \out\,
      I1 => \^sig_halt_reg_reg_0\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \^sig_halt_reg_reg_0\,
      I2 => \^in\(9),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \^sig_halt_reg_reg_0\,
      I2 => \^in\(8),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \^sig_halt_reg_reg_0\,
      I2 => \^in\(7),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => \out\,
      I1 => \^sig_halt_reg_reg_0\,
      I2 => \^in\(6),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(0),
      Q => \^in\(2),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_5\,
      Q => \^in\(12),
      R => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_4\,
      Q => \^in\(13),
      R => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0\,
      CO(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_0\,
      CO(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_1\,
      CO(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_2\,
      CO(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_4\,
      O(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_5\,
      O(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_6\,
      O(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_7\,
      S(3) => \GEN_INDET_BTT.lsig_byte_cntr[11]_i_2_n_0\,
      S(2) => \GEN_INDET_BTT.lsig_byte_cntr[11]_i_3_n_0\,
      S(1) => \GEN_INDET_BTT.lsig_byte_cntr[11]_i_4_n_0\,
      S(0) => \GEN_INDET_BTT.lsig_byte_cntr[11]_i_5_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_7\,
      Q => \^in\(14),
      R => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_6\,
      Q => \^in\(15),
      R => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_5\,
      Q => \^in\(16),
      R => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_4\,
      Q => \^in\(17),
      R => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_0\,
      CO(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_0\,
      CO(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_1\,
      CO(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_2\,
      CO(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_4\,
      O(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_5\,
      O(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_6\,
      O(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_7\,
      S(3) => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_2_n_0\,
      S(2) => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_3_n_0\,
      S(1) => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_4_n_0\,
      S(0) => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_7\,
      Q => \^in\(18),
      R => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_6\,
      Q => \^in\(19),
      R => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_5\,
      Q => \^in\(20),
      R => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_4\,
      Q => \^in\(21),
      R => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_0\,
      CO(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_0\,
      CO(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_1\,
      CO(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_2\,
      CO(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_4\,
      O(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_5\,
      O(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_6\,
      O(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_7\,
      S(3) => \GEN_INDET_BTT.lsig_byte_cntr[19]_i_2_n_0\,
      S(2) => \GEN_INDET_BTT.lsig_byte_cntr[19]_i_3_n_0\,
      S(1) => \GEN_INDET_BTT.lsig_byte_cntr[19]_i_4_n_0\,
      S(0) => \GEN_INDET_BTT.lsig_byte_cntr[19]_i_5_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(1),
      Q => \^in\(3),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[22]_i_3_n_7\,
      Q => \^in\(22),
      R => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[22]_i_3_n_6\,
      Q => \^in\(23),
      R => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[22]_i_3_n_5\,
      Q => \^in\(24),
      R => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[22]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_INDET_BTT.lsig_byte_cntr_reg[19]_i_1_n_0\,
      CO(3 downto 2) => \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[22]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[22]_i_3_n_2\,
      CO(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[22]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[22]_i_3_O_UNCONNECTED\(3),
      O(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[22]_i_3_n_5\,
      O(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[22]_i_3_n_6\,
      O(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[22]_i_3_n_7\,
      S(3) => '0',
      S(2) => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_5_n_0\,
      S(1) => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_6_n_0\,
      S(0) => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_7_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(2),
      Q => \^in\(4),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(3),
      Q => \^in\(5),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7\,
      Q => \^in\(6),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6\,
      Q => \^in\(7),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5\,
      Q => \^in\(8),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_4\,
      Q => \^in\(9),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\(0),
      CO(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0\,
      CO(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_1\,
      CO(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_2\,
      CO(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_4\,
      O(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5\,
      O(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6\,
      O(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7\,
      S(3) => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0\,
      S(2) => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0\,
      S(1) => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0\,
      S(0) => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_7\,
      Q => \^in\(10),
      R => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_6\,
      Q => \^in\(11),
      R => \GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDDD2000"
    )
        port map (
      I0 => \out\,
      I1 => \^sig_halt_reg_reg_0\,
      I2 => sig_next_cmd_cmplt_reg,
      I3 => sig_ibtt2wdc_tlast,
      I4 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0\,
      Q => \^lsig_end_of_cmd_reg\,
      R => sig_stream_rst
    );
\GEN_INDET_BTT.lsig_eop_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INDET_BTT.lsig_eop_reg_reg_0\,
      Q => \^lsig_eop_reg\,
      R => sig_stream_rst
    );
\INFERRED_GEN.data_reg[5][0]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^lsig_eop_reg\,
      I1 => sig_next_calc_error_reg,
      O => \^in\(25)
    );
\__3/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(5),
      I1 => sig_cmd_fifo_data_out(4),
      I2 => sig_cmd_fifo_data_out(6),
      O => lsig_start_vect(0)
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F80F0FE0"
    )
        port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_last_mmap_dbeat_reg,
      I3 => \sig_addr_posted_cntr_reg[2]_0\,
      I4 => sig_addr_posted_cntr(0),
      O => \sig_addr_posted_cntr[0]_i_1_n_0\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBDB2420"
    )
        port map (
      I0 => \sig_addr_posted_cntr_reg[2]_0\,
      I1 => sig_last_mmap_dbeat_reg,
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_addr_posted_cntr(1),
      O => \sig_addr_posted_cntr[1]_i_1_n_0\
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20FB00"
    )
        port map (
      I0 => \sig_addr_posted_cntr_reg[2]_0\,
      I1 => sig_last_mmap_dbeat_reg,
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_addr_posted_cntr(1),
      O => \sig_addr_posted_cntr[2]_i_1_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[0]_i_1_n_0\,
      Q => sig_addr_posted_cntr(0),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[1]_i_1_n_0\,
      Q => sig_addr_posted_cntr(1),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[2]_i_1_n_0\,
      Q => sig_addr_posted_cntr(2),
      R => sig_stream_rst
    );
sig_data2wsc_calc_err_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
        port map (
      I0 => \^in\(0),
      I1 => sig_next_calc_error_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_wr_fifo,
      I4 => \^sig_set_push2wsc\,
      O => sig_data2wsc_calc_err_i_1_n_0
    );
sig_data2wsc_calc_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_data2wsc_calc_err_i_1_n_0,
      Q => \^in\(0),
      R => '0'
    );
\sig_data2wsc_cmd_cmplt_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
        port map (
      I0 => \^in\(1),
      I1 => sig_next_cmd_cmplt_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_wr_fifo,
      I4 => \^sig_set_push2wsc\,
      O => \sig_data2wsc_cmd_cmplt_i_1__0_n_0\
    );
sig_data2wsc_cmd_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_data2wsc_cmd_cmplt_i_1__0_n_0\,
      Q => \^in\(1),
      R => '0'
    );
\sig_dbeat_cntr[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_dbeat_cntr(2),
      I1 => sig_dbeat_cntr(1),
      I2 => sig_dbeat_cntr(0),
      I3 => sig_dbeat_cntr(3),
      O => \sig_dbeat_cntr[4]_i_2_n_0\
    );
\sig_dbeat_cntr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sig_dbeat_cntr(3),
      I1 => sig_dbeat_cntr(0),
      I2 => sig_dbeat_cntr(1),
      I3 => sig_dbeat_cntr(2),
      I4 => sig_dbeat_cntr(4),
      O => \sig_dbeat_cntr[5]_i_2_n_0\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\,
      Q => sig_dbeat_cntr(0),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\,
      Q => sig_dbeat_cntr(1),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\,
      Q => sig_dbeat_cntr(2),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      Q => sig_dbeat_cntr(3),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      Q => sig_dbeat_cntr(4),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      Q => sig_dbeat_cntr(5),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      Q => sig_dbeat_cntr(6),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      Q => sig_dbeat_cntr(7),
      R => sig_stream_rst
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => '0',
      Q => sig_dqual_reg_empty,
      S => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25\
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => sig_push_dqual_reg,
      Q => sig_dqual_reg_full,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25\
    );
sig_first_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_26\,
      Q => sig_first_dbeat_reg_n_0,
      R => '0'
    );
sig_halt_cmplt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0000000"
    )
        port map (
      I0 => sig_next_calc_error_reg,
      I1 => sig_halt_cmplt_i_2_n_0,
      I2 => \^sig_halt_reg_dly3\,
      I3 => sig_halt_reg,
      I4 => sig_halt_cmplt_reg,
      I5 => s2mm_halt_cmplt,
      O => sig_next_calc_error_reg_reg_0
    );
sig_halt_cmplt_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(1),
      O => sig_halt_cmplt_i_2_n_0
    );
sig_halt_reg_dly1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_halt_reg,
      Q => sig_halt_reg_dly1,
      R => sig_stream_rst
    );
sig_halt_reg_dly2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_halt_reg_dly1,
      Q => \^sig_halt_reg_dly2\,
      R => sig_stream_rst
    );
sig_halt_reg_dly3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^sig_halt_reg_dly2\,
      Q => \^sig_halt_reg_dly3\,
      R => sig_stream_rst
    );
sig_last_dbeat_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFFFF"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20\,
      I1 => sig_last_dbeat_i_5_n_0,
      I2 => sig_dbeat_cntr(3),
      I3 => sig_dbeat_cntr(5),
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => sig_last_dbeat_i_3_n_0
    );
sig_last_dbeat_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => sig_dbeat_cntr(7),
      I1 => sig_dbeat_cntr(6),
      I2 => sig_dbeat_cntr(4),
      I3 => sig_dbeat_cntr(2),
      I4 => sig_dbeat_cntr(1),
      I5 => sig_dbeat_cntr(0),
      O => sig_last_dbeat_i_5_n_0
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_22\,
      Q => sig_last_dbeat_reg_n_0,
      R => '0'
    );
sig_last_mmap_dbeat_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20\,
      I1 => sig_next_calc_error_reg_i_4_n_0,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => sig_last_mmap_dbeat_reg,
      R => sig_stream_rst
    );
sig_last_reg_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFF00080000"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => sig_last_reg_out_i_2_n_0,
      I2 => sig_dbeat_cntr(6),
      I3 => sig_dbeat_cntr(7),
      I4 => sig_last_reg_out_reg,
      I5 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sig_dbeat_cntr(4),
      I1 => sig_dbeat_cntr(2),
      I2 => sig_dbeat_cntr(1),
      I3 => sig_dbeat_cntr(0),
      I4 => sig_dbeat_cntr(3),
      I5 => sig_dbeat_cntr(5),
      O => sig_last_reg_out_i_2_n_0
    );
sig_last_skid_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => sig_last_reg_out_i_2_n_0,
      I2 => sig_dbeat_cntr(6),
      I3 => sig_dbeat_cntr(7),
      O => sig_data2skid_wlast
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18\,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
sig_next_calc_error_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => sig_dbeat_cntr(7),
      I1 => sig_dbeat_cntr(6),
      I2 => sig_last_reg_out_i_2_n_0,
      O => sig_next_calc_error_reg_i_4_n_0
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(35),
      Q => sig_next_calc_error_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25\
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(34),
      Q => sig_next_cmd_cmplt_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25\
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(33),
      Q => sig_next_sequential_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25\
    );
\sig_next_strt_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => lsig_start_vect(0),
      Q => sig_next_strt_strb_reg(0),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25\
    );
\sig_next_strt_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(1),
      Q => sig_next_strt_strb_reg(1),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25\
    );
\sig_next_strt_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(2),
      Q => sig_next_strt_strb_reg(2),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25\
    );
\sig_next_strt_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_24\,
      Q => sig_next_strt_strb_reg(3),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25\
    );
\sig_next_strt_strb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(4),
      Q => sig_next_strt_strb_reg(4),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25\
    );
\sig_next_strt_strb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(5),
      Q => sig_next_strt_strb_reg(5),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25\
    );
\sig_next_strt_strb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => p_0_out(6),
      Q => sig_next_strt_strb_reg(6),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25\
    );
\sig_next_strt_strb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => '1',
      Q => sig_next_strt_strb_reg(7),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25\
    );
sig_push_err2wsc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sig_next_calc_error_reg,
      I1 => sig_ld_new_cmd_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_push_err2wsc,
      O => sig_push_err2wsc_i_1_n_0
    );
sig_push_err2wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_push_err2wsc_i_1_n_0,
      Q => sig_push_err2wsc,
      R => '0'
    );
sig_push_to_wsc_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sig_push_err2wsc,
      I1 => sig_next_calc_error_reg_i_4_n_0,
      I2 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20\,
      O => \^sig_set_push2wsc\
    );
sig_push_to_wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_push_to_wsc_reg_0,
      Q => sig_data2wsc_valid,
      R => '0'
    );
sig_s_ready_dup_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFABFFFF"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21\,
      I1 => sig_halt_reg,
      I2 => \out\,
      I3 => sig_next_calc_error_reg,
      I4 => sig_dqual_reg_full,
      O => sig_halt_reg_reg
    );
sig_single_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23\,
      Q => sig_single_dbeat_reg_n_0,
      R => '0'
    );
sig_sready_stop_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^sig_halt_reg_dly3\,
      I1 => \^sig_halt_reg_dly2\,
      I2 => sig_sstrb_stop_mask,
      O => sig_halt_reg_dly3_reg_0
    );
\sig_strb_reg_out[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => sig_next_strt_strb_reg(0),
      I1 => \sig_strb_reg_out[7]_i_3_n_0\,
      I2 => sig_halt_reg,
      I3 => \sig_strb_reg_out_reg[7]\(0),
      I4 => sig_last_reg_out_reg,
      I5 => Q(0),
      O => \sig_next_strt_strb_reg_reg[7]_0\(0)
    );
\sig_strb_reg_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => sig_next_strt_strb_reg(1),
      I1 => \sig_strb_reg_out[7]_i_3_n_0\,
      I2 => sig_halt_reg,
      I3 => \sig_strb_reg_out_reg[7]\(1),
      I4 => sig_last_reg_out_reg,
      I5 => Q(1),
      O => \sig_next_strt_strb_reg_reg[7]_0\(1)
    );
\sig_strb_reg_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => sig_next_strt_strb_reg(2),
      I1 => \sig_strb_reg_out[7]_i_3_n_0\,
      I2 => sig_halt_reg,
      I3 => \sig_strb_reg_out_reg[7]\(2),
      I4 => sig_last_reg_out_reg,
      I5 => Q(2),
      O => \sig_next_strt_strb_reg_reg[7]_0\(2)
    );
\sig_strb_reg_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => sig_next_strt_strb_reg(3),
      I1 => \sig_strb_reg_out[7]_i_3_n_0\,
      I2 => sig_halt_reg,
      I3 => \sig_strb_reg_out_reg[7]\(3),
      I4 => sig_last_reg_out_reg,
      I5 => Q(3),
      O => \sig_next_strt_strb_reg_reg[7]_0\(3)
    );
\sig_strb_reg_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => sig_next_strt_strb_reg(4),
      I1 => \sig_strb_reg_out[7]_i_3_n_0\,
      I2 => sig_halt_reg,
      I3 => \sig_strb_reg_out_reg[7]\(4),
      I4 => sig_last_reg_out_reg,
      I5 => Q(4),
      O => \sig_next_strt_strb_reg_reg[7]_0\(4)
    );
\sig_strb_reg_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => sig_next_strt_strb_reg(5),
      I1 => \sig_strb_reg_out[7]_i_3_n_0\,
      I2 => sig_halt_reg,
      I3 => \sig_strb_reg_out_reg[7]\(5),
      I4 => sig_last_reg_out_reg,
      I5 => Q(5),
      O => \sig_next_strt_strb_reg_reg[7]_0\(5)
    );
\sig_strb_reg_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => sig_next_strt_strb_reg(6),
      I1 => \sig_strb_reg_out[7]_i_3_n_0\,
      I2 => sig_halt_reg,
      I3 => \sig_strb_reg_out_reg[7]\(6),
      I4 => sig_last_reg_out_reg,
      I5 => Q(6),
      O => \sig_next_strt_strb_reg_reg[7]_0\(6)
    );
\sig_strb_reg_out[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => sig_next_strt_strb_reg(7),
      I1 => \sig_strb_reg_out[7]_i_3_n_0\,
      I2 => sig_halt_reg,
      I3 => \sig_strb_reg_out_reg[7]\(7),
      I4 => sig_last_reg_out_reg,
      I5 => Q(7),
      O => \sig_next_strt_strb_reg_reg[7]_0\(7)
    );
\sig_strb_reg_out[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_first_dbeat_reg_n_0,
      I1 => sig_single_dbeat_reg_n_0,
      O => \sig_strb_reg_out[7]_i_3_n_0\
    );
\sig_strb_skid_reg[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => sig_next_strt_strb_reg(0),
      I1 => sig_single_dbeat_reg_n_0,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => sig_halt_reg,
      I4 => \sig_strb_reg_out_reg[7]\(0),
      O => \sig_next_strt_strb_reg_reg[7]_1\(0)
    );
\sig_strb_skid_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => sig_next_strt_strb_reg(1),
      I1 => sig_single_dbeat_reg_n_0,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => sig_halt_reg,
      I4 => \sig_strb_reg_out_reg[7]\(1),
      O => \sig_next_strt_strb_reg_reg[7]_1\(1)
    );
\sig_strb_skid_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => sig_next_strt_strb_reg(2),
      I1 => sig_single_dbeat_reg_n_0,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => sig_halt_reg,
      I4 => \sig_strb_reg_out_reg[7]\(2),
      O => \sig_next_strt_strb_reg_reg[7]_1\(2)
    );
\sig_strb_skid_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => sig_next_strt_strb_reg(3),
      I1 => sig_single_dbeat_reg_n_0,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => sig_halt_reg,
      I4 => \sig_strb_reg_out_reg[7]\(3),
      O => \sig_next_strt_strb_reg_reg[7]_1\(3)
    );
\sig_strb_skid_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => sig_next_strt_strb_reg(4),
      I1 => sig_single_dbeat_reg_n_0,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => sig_halt_reg,
      I4 => \sig_strb_reg_out_reg[7]\(4),
      O => \sig_next_strt_strb_reg_reg[7]_1\(4)
    );
\sig_strb_skid_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => sig_next_strt_strb_reg(5),
      I1 => sig_single_dbeat_reg_n_0,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => sig_halt_reg,
      I4 => \sig_strb_reg_out_reg[7]\(5),
      O => \sig_next_strt_strb_reg_reg[7]_1\(5)
    );
\sig_strb_skid_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => sig_next_strt_strb_reg(6),
      I1 => sig_single_dbeat_reg_n_0,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => sig_halt_reg,
      I4 => \sig_strb_reg_out_reg[7]\(6),
      O => \sig_next_strt_strb_reg_reg[7]_1\(6)
    );
\sig_strb_skid_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => sig_next_strt_strb_reg(7),
      I1 => sig_single_dbeat_reg_n_0,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => sig_halt_reg,
      I4 => \sig_strb_reg_out_reg[7]\(7),
      O => \sig_next_strt_strb_reg_reg[7]_1\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_sg_wr_status_cntl is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    FIFO_Full_reg : out STD_LOGIC;
    sig_wsc2stat_status_valid : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_bready : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0\ : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_1\ : in STD_LOGIC;
    sig_tlast_err_stop : in STD_LOGIC;
    sig_push_to_wsc : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_sg_wr_status_cntl : entity is "axi_sg_wr_status_cntl";
end design_1_axi_dma_0_1_axi_sg_wr_status_cntl;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_sg_wr_status_cntl is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_6\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_8\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9\ : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_3 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_5 : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal sig_coelsc_reg_empty : STD_LOGIC;
  signal sig_dcntl_sfifo_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal sig_statcnt_gt_eq_thres : STD_LOGIC;
  signal sig_wdc_statcnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_wdc_statcnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_wdc_statcnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_wdc_statcnt[2]_i_1_n_0\ : STD_LOGIC;
  signal sig_wdc_status_going_full : STD_LOGIC;
  signal sig_wresp_sfifo_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^sig_wsc2stat_status_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_wdc_statcnt[0]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \sig_wdc_statcnt[1]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \sig_wdc_statcnt[2]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \sig_wdc_status_going_full_i_1__0\ : label is "soft_lutpair45";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  sig_wsc2stat_status_valid <= \^sig_wsc2stat_status_valid\;
\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO\: entity work.\design_1_axi_dma_0_1_axi_sg_fifo__parameterized2\
     port map (
      D(2 downto 0) => \^d\(2 downto 0),
      FIFO_Full_reg => FIFO_Full_reg,
      \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\ => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9\,
      \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\(0) => sig_wresp_sfifo_out(1),
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\ => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_1\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_6\,
      Q(0) => sig_rd_empty,
      \in\(2 downto 0) => \in\(2 downto 0),
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\(1) => sig_dcntl_sfifo_out(2),
      \out\(0) => sig_dcntl_sfifo_out(0),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_cmd_cmplt_reg => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_8\,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_reg_0 => sig_init_done_reg_0,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_stream_rst => sig_stream_rst,
      sig_tlast_err_stop => sig_tlast_err_stop
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_coelsc_reg,
      D => I_WRESP_STATUS_FIFO_n_3,
      Q => \^d\(1),
      R => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_coelsc_reg,
      D => p_4_out,
      Q => \^d\(0),
      R => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_coelsc_reg,
      D => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_9\,
      Q => \^d\(3),
      S => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_coelsc_reg,
      D => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_8\,
      Q => sig_coelsc_reg_empty,
      S => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(0),
      Q => \^sig_wsc2stat_status_valid\,
      R => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0\
    );
\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => sig_push_coelsc_reg,
      D => I_WRESP_STATUS_FIFO_n_5,
      Q => \^d\(2),
      R => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0\
    );
I_WRESP_STATUS_FIFO: entity work.\design_1_axi_dma_0_1_axi_sg_fifo__parameterized1\
     port map (
      D(1 downto 0) => \^d\(2 downto 1),
      \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg\ => I_WRESP_STATUS_FIFO_n_3,
      \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg\ => I_WRESP_STATUS_FIFO_n_5,
      \INFERRED_GEN.cnt_i_reg[0]\ => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_6\,
      Q(0) => sig_rd_empty,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      \m_axi_sg_bresp[1]\(0) => sig_wresp_sfifo_out(1),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      \out\(0) => sig_dcntl_sfifo_out(2),
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_stream_rst => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_wsc2stat_status_valid\,
      I1 => sig_stat2wsc_status_ready,
      O => E(0)
    );
\sig_next_calc_error_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4FFF"
    )
        port map (
      I0 => sig_stat2wsc_status_ready,
      I1 => \^sig_wsc2stat_status_valid\,
      I2 => sig_mstr2data_cmd_valid,
      I3 => sig_dqual_reg_empty,
      I4 => sig_next_calc_error_reg,
      I5 => sig_wdc_status_going_full,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\
    );
\sig_wdc_statcnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DAAAA54"
    )
        port map (
      I0 => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_1\,
      I1 => sig_wdc_statcnt(1),
      I2 => sig_wdc_statcnt(2),
      I3 => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_6\,
      I4 => sig_wdc_statcnt(0),
      O => \sig_wdc_statcnt[0]_i_1_n_0\
    );
\sig_wdc_statcnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7AF0F0A4"
    )
        port map (
      I0 => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_6\,
      I1 => sig_wdc_statcnt(2),
      I2 => sig_wdc_statcnt(1),
      I3 => sig_wdc_statcnt(0),
      I4 => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_1\,
      O => \sig_wdc_statcnt[1]_i_1_n_0\
    );
\sig_wdc_statcnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4CCCCCC8"
    )
        port map (
      I0 => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_6\,
      I1 => sig_wdc_statcnt(2),
      I2 => sig_wdc_statcnt(1),
      I3 => sig_wdc_statcnt(0),
      I4 => \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_1\,
      O => \sig_wdc_statcnt[2]_i_1_n_0\
    );
\sig_wdc_statcnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \sig_wdc_statcnt[0]_i_1_n_0\,
      Q => sig_wdc_statcnt(0),
      R => sig_stream_rst
    );
\sig_wdc_statcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \sig_wdc_statcnt[1]_i_1_n_0\,
      Q => sig_wdc_statcnt(1),
      R => sig_stream_rst
    );
\sig_wdc_statcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => \sig_wdc_statcnt[2]_i_1_n_0\,
      Q => sig_wdc_statcnt(2),
      R => sig_stream_rst
    );
\sig_wdc_status_going_full_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sig_wdc_statcnt(2),
      I1 => sig_wdc_statcnt(1),
      I2 => sig_wdc_statcnt(0),
      O => sig_statcnt_gt_eq_thres
    );
sig_wdc_status_going_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_sg_aclk,
      CE => '1',
      D => sig_statcnt_gt_eq_thres,
      Q => sig_wdc_status_going_full,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_datamover_indet_btt is
  port (
    dout : out STD_LOGIC_VECTOR ( 12 downto 0 );
    empty : out STD_LOGIC;
    sig_clr_dbc_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC;
    sig_ibtt2wdc_tlast : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ : out STD_LOGIC;
    lsig_0ffset_cntr : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_child_qual_first_of_2_reg : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_0\ : out STD_LOGIC;
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[2]\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\ : out STD_LOGIC;
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]\ : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_data_reg_out_reg[67]\ : out STD_LOGIC_VECTOR ( 67 downto 0 );
    sig_m_valid_out_reg : out STD_LOGIC;
    sig_m_valid_out_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_m_valid_out_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_strb_reg_out_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    sig_dre2ibtt_tlast : in STD_LOGIC;
    sig_dre2ibtt_eop : in STD_LOGIC;
    \lsig_strb_slice_reg[0]_0\ : in STD_LOGIC;
    \lsig_strb_slice_reg[1]_13\ : in STD_LOGIC;
    \lsig_strb_slice_reg[2]_6\ : in STD_LOGIC;
    \lsig_strb_slice_reg[3]_11\ : in STD_LOGIC;
    \lsig_strb_slice_reg[4]_4\ : in STD_LOGIC;
    \lsig_strb_slice_reg[5]_9\ : in STD_LOGIC;
    \lsig_strb_slice_reg[6]_2\ : in STD_LOGIC;
    \lsig_strb_slice_reg[7]_8\ : in STD_LOGIC;
    sig_m_valid_out_reg_2 : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg_1\ : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_1\ : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ : in STD_LOGIC;
    sig_m_valid_dup_reg : in STD_LOGIC;
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    sig_adjusted_addr_incr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    p_32_out : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_strb_slice_reg_reg[6][0]_0\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[5].lsig_strb_slice_reg_reg[5][0]_0\ : in STD_LOGIC;
    lsig_first_dbeat : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_cntr_lsh_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_cntr_lsh_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_child_addr_cntr_lsh_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_burst_dbeat_cntr_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_reg : in STD_LOGIC;
    lsig_end_of_cmd_reg : in STD_LOGIC;
    lsig_eop_reg : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]_0\ : in STD_LOGIC;
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_byte_cntr_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[4].lsig_flag_slice_reg_reg[4][1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[5].lsig_flag_slice_reg_reg[5][1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg_reg[6][1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_flag_slice_reg_reg[7][1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[5].lsig_data_slice_reg_reg[5][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_data_slice_reg_reg[7][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_byte_cntr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_datamover_indet_btt : entity is "axi_datamover_indet_btt";
end design_1_axi_dma_0_1_axi_datamover_indet_btt;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_datamover_indet_btt is
  signal \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]\ : STD_LOGIC;
  signal \^gen_omit_dre.sig_output_strt_offset_reg_reg[2]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[4].lsig_flag_slice_reg_reg_n_0_[4][0]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[4].lsig_flag_slice_reg_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[5].lsig_flag_slice_reg_reg_n_0_[5][0]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[5].lsig_flag_slice_reg_reg_n_0_[5][1]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg_reg_n_0_[6][0]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg_reg_n_0_[6][1]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_flag_slice_reg_reg_n_0_[7][0]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_flag_slice_reg_reg_n_0_[7][1]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.lsig_0ffset_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \^include_packing.lsig_0ffset_cntr_reg[1]_0\ : STD_LOGIC;
  signal \^include_packing.lsig_first_dbeat_reg_0\ : STD_LOGIC;
  signal I_DATA_FIFO_n_75 : STD_LOGIC;
  signal I_DATA_FIFO_n_88 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lsig_0ffset_cntr\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal lsig_combined_data : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal lsig_combined_strb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \lsig_flag_slice_reg[0]_1\ : STD_LOGIC;
  signal \lsig_flag_slice_reg[1]_14\ : STD_LOGIC;
  signal \lsig_flag_slice_reg[2]_7\ : STD_LOGIC;
  signal \lsig_flag_slice_reg[3]_12\ : STD_LOGIC;
  signal \lsig_flag_slice_reg[4]_5\ : STD_LOGIC;
  signal \lsig_flag_slice_reg[5]_10\ : STD_LOGIC;
  signal \lsig_flag_slice_reg[6]_3\ : STD_LOGIC;
  signal \lsig_flag_slice_reg[7]_15\ : STD_LOGIC;
  signal lsig_packer_full : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_2_in : STD_LOGIC;
  signal s_data : STD_LOGIC_VECTOR ( 67 downto 64 );
  signal sig_burst_dbeat_cntr0 : STD_LOGIC;
  signal sig_burst_dbeat_cntr_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sig_byte_cntr : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \sig_byte_cntr[10]_i_1_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[10]_i_4_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[10]_i_5_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[10]_i_6_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[3]_i_4_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[3]_i_5_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[7]_i_6_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[10]_i_3_n_2\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[10]_i_3_n_3\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[10]_i_3_n_5\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[10]_i_3_n_6\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[10]_i_3_n_7\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \^sig_clr_dbc_reg\ : STD_LOGIC;
  signal sig_clr_dbc_reg_i_3_n_0 : STD_LOGIC;
  signal sig_clr_dbc_reg_i_4_n_0 : STD_LOGIC;
  signal sig_clr_dbeat_cntr0_out : STD_LOGIC;
  signal sig_data_fifo_data_in : STD_LOGIC_VECTOR ( 73 downto 72 );
  signal sig_data_fifo_data_out : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal sig_dre2ibtt_eop_reg : STD_LOGIC;
  signal sig_dre2ibtt_tlast_reg : STD_LOGIC;
  signal sig_pop_data_fifo : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_i_5_n_0\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_i_6_n_0\ : STD_LOGIC;
  signal \NLW_sig_byte_cntr_reg[10]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_byte_cntr_reg[10]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg[2][1]_i_3\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg[6][1]_i_3\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[1]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[2]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[3]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[4]_i_1\ : label is "soft_lutpair104";
begin
  \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]\ <= \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]\;
  \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[2]\ <= \^gen_omit_dre.sig_output_strt_offset_reg_reg[2]\;
  \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\ <= \^include_packing.lsig_0ffset_cntr_reg[1]_0\;
  \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ <= \^include_packing.lsig_first_dbeat_reg_0\;
  Q(0) <= \^q\(0);
  lsig_0ffset_cntr(2 downto 0) <= \^lsig_0ffset_cntr\(2 downto 0);
  sig_clr_dbc_reg <= \^sig_clr_dbc_reg\;
\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF\: entity work.\design_1_axi_dma_0_1_axi_datamover_skid_buf__parameterized0\
     port map (
      D(3 downto 0) => s_data(67 downto 64),
      E(0) => E(0),
      \GEN_INDET_BTT.lsig_byte_cntr_reg[3]\(3 downto 0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]\(3 downto 0),
      dout(73 downto 0) => sig_data_fifo_data_out(73 downto 0),
      empty => I_DATA_FIFO_n_75,
      lsig_end_of_cmd_reg => lsig_end_of_cmd_reg,
      lsig_eop_reg => lsig_eop_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      rd_en => sig_pop_data_fifo,
      \sig_data_reg_out_reg[67]_0\(67 downto 0) => \sig_data_reg_out_reg[67]\(67 downto 0),
      sig_ibtt2wdc_tlast => sig_ibtt2wdc_tlast,
      sig_init_reg => sig_init_reg,
      sig_m_valid_dup_reg_0 => sig_m_valid_dup_reg,
      sig_m_valid_out_reg_0 => sig_m_valid_out_reg,
      sig_m_valid_out_reg_1(0) => sig_m_valid_out_reg_0(0),
      sig_m_valid_out_reg_2(3 downto 0) => sig_m_valid_out_reg_1(3 downto 0),
      sig_m_valid_out_reg_3 => sig_m_valid_out_reg_2,
      \sig_strb_reg_out_reg[7]_0\(7 downto 0) => \sig_strb_reg_out_reg[7]\(7 downto 0),
      sig_stream_rst => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(0),
      Q => lsig_combined_data(0),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(1),
      Q => lsig_combined_data(1),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(2),
      Q => lsig_combined_data(2),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(3),
      Q => lsig_combined_data(3),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(4),
      Q => lsig_combined_data(4),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(5),
      Q => lsig_combined_data(5),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(6),
      Q => lsig_combined_data(6),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(7),
      Q => lsig_combined_data(7),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\(0),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][0]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\(1),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][1]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \lsig_strb_slice_reg[0]_0\,
      Q => lsig_combined_strb(0),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_14\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(0),
      Q => lsig_combined_data(8),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_14\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(1),
      Q => lsig_combined_data(9),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_14\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(2),
      Q => lsig_combined_data(10),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_14\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(3),
      Q => lsig_combined_data(11),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_14\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(4),
      Q => lsig_combined_data(12),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_14\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(5),
      Q => lsig_combined_data(13),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_14\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(6),
      Q => lsig_combined_data(14),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_14\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(7),
      Q => lsig_combined_data(15),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]_0\(2),
      I1 => \^include_packing.lsig_first_dbeat_reg_0\,
      I2 => \^lsig_0ffset_cntr\(2),
      O => \^gen_omit_dre.sig_output_strt_offset_reg_reg[2]\
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_14\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\(0),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][0]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_14\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\(1),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][1]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_14\,
      D => \lsig_strb_slice_reg[1]_13\,
      Q => lsig_combined_strb(1),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[2]_7\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(0),
      Q => lsig_combined_data(16),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[2]_7\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(1),
      Q => lsig_combined_data(17),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[2]_7\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(2),
      Q => lsig_combined_data(18),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[2]_7\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(3),
      Q => lsig_combined_data(19),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[2]_7\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(4),
      Q => lsig_combined_data(20),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[2]_7\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(5),
      Q => lsig_combined_data(21),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[2]_7\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(6),
      Q => lsig_combined_data(22),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[2]_7\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(7),
      Q => lsig_combined_data(23),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg[2][1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]_0\(1),
      I1 => \^include_packing.lsig_first_dbeat_reg_0\,
      I2 => \^lsig_0ffset_cntr\(1),
      O => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]\
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[2]_7\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][1]_0\(0),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg_n_0_[2][0]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[2]_7\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][1]_0\(1),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg_n_0_[2][1]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[2]_7\,
      D => \lsig_strb_slice_reg[2]_6\,
      Q => lsig_combined_strb(2),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[3]_12\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(0),
      Q => lsig_combined_data(24),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[3]_12\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(1),
      Q => lsig_combined_data(25),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[3]_12\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(2),
      Q => lsig_combined_data(26),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[3]_12\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(3),
      Q => lsig_combined_data(27),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[3]_12\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(4),
      Q => lsig_combined_data(28),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[3]_12\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(5),
      Q => lsig_combined_data(29),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[3]_12\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(6),
      Q => lsig_combined_data(30),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[3]_12\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(7),
      Q => lsig_combined_data(31),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[3]_12\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]_0\(0),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg_n_0_[3][0]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[3]_12\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]_0\(1),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg_n_0_[3][1]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[3]_12\,
      D => \lsig_strb_slice_reg[3]_11\,
      Q => lsig_combined_strb(3),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[4]_5\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][7]_0\(0),
      Q => lsig_combined_data(32),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[4]_5\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][7]_0\(1),
      Q => lsig_combined_data(33),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[4]_5\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][7]_0\(2),
      Q => lsig_combined_data(34),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[4]_5\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][7]_0\(3),
      Q => lsig_combined_data(35),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[4]_5\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][7]_0\(4),
      Q => lsig_combined_data(36),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[4]_5\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][7]_0\(5),
      Q => lsig_combined_data(37),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[4]_5\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][7]_0\(6),
      Q => lsig_combined_data(38),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[4]_5\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][7]_0\(7),
      Q => lsig_combined_data(39),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[4].lsig_flag_slice_reg_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[4]_5\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[4].lsig_flag_slice_reg_reg[4][1]_0\(0),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[4].lsig_flag_slice_reg_reg_n_0_[4][0]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[4].lsig_flag_slice_reg_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[4]_5\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[4].lsig_flag_slice_reg_reg[4][1]_0\(1),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[4].lsig_flag_slice_reg_reg_n_0_[4][1]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[4].lsig_strb_slice_reg_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[4]_5\,
      D => \lsig_strb_slice_reg[4]_4\,
      Q => lsig_combined_strb(4),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[5].lsig_data_slice_reg_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[5]_10\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[5].lsig_data_slice_reg_reg[5][7]_0\(0),
      Q => lsig_combined_data(40),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[5].lsig_data_slice_reg_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[5]_10\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[5].lsig_data_slice_reg_reg[5][7]_0\(1),
      Q => lsig_combined_data(41),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[5].lsig_data_slice_reg_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[5]_10\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[5].lsig_data_slice_reg_reg[5][7]_0\(2),
      Q => lsig_combined_data(42),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[5].lsig_data_slice_reg_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[5]_10\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[5].lsig_data_slice_reg_reg[5][7]_0\(3),
      Q => lsig_combined_data(43),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[5].lsig_data_slice_reg_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[5]_10\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[5].lsig_data_slice_reg_reg[5][7]_0\(4),
      Q => lsig_combined_data(44),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[5].lsig_data_slice_reg_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[5]_10\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[5].lsig_data_slice_reg_reg[5][7]_0\(5),
      Q => lsig_combined_data(45),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[5].lsig_data_slice_reg_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[5]_10\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[5].lsig_data_slice_reg_reg[5][7]_0\(6),
      Q => lsig_combined_data(46),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[5].lsig_data_slice_reg_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[5]_10\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[5].lsig_data_slice_reg_reg[5][7]_0\(7),
      Q => lsig_combined_data(47),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[5].lsig_flag_slice_reg_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[5]_10\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[5].lsig_flag_slice_reg_reg[5][1]_0\(0),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[5].lsig_flag_slice_reg_reg_n_0_[5][0]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[5].lsig_flag_slice_reg_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[5]_10\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[5].lsig_flag_slice_reg_reg[5][1]_0\(1),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[5].lsig_flag_slice_reg_reg_n_0_[5][1]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[5].lsig_strb_slice_reg_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[5]_10\,
      D => \lsig_strb_slice_reg[5]_9\,
      Q => lsig_combined_strb(5),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[6]_3\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][7]_0\(0),
      Q => lsig_combined_data(48),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[6]_3\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][7]_0\(1),
      Q => lsig_combined_data(49),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[6]_3\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][7]_0\(2),
      Q => lsig_combined_data(50),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[6]_3\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][7]_0\(3),
      Q => lsig_combined_data(51),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[6]_3\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][7]_0\(4),
      Q => lsig_combined_data(52),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[6]_3\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][7]_0\(5),
      Q => lsig_combined_data(53),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[6]_3\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][7]_0\(6),
      Q => lsig_combined_data(54),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[6]_3\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][7]_0\(7),
      Q => lsig_combined_data(55),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg[6][1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA000A0"
    )
        port map (
      I0 => \^lsig_0ffset_cntr\(1),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]_0\(1),
      I2 => \^lsig_0ffset_cntr\(2),
      I3 => \^include_packing.lsig_first_dbeat_reg_0\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]_0\(2),
      O => \^include_packing.lsig_0ffset_cntr_reg[1]_0\
    );
\INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[6]_3\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg_reg[6][1]_0\(0),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg_reg_n_0_[6][0]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[6]_3\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg_reg[6][1]_0\(1),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg_reg_n_0_[6][1]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[6].lsig_strb_slice_reg_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[6]_3\,
      D => \lsig_strb_slice_reg[6]_2\,
      Q => lsig_combined_strb(6),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[7].lsig_data_slice_reg_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[7]_15\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_data_slice_reg_reg[7][7]_0\(0),
      Q => lsig_combined_data(56),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[7].lsig_data_slice_reg_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[7]_15\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_data_slice_reg_reg[7][7]_0\(1),
      Q => lsig_combined_data(57),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[7].lsig_data_slice_reg_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[7]_15\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_data_slice_reg_reg[7][7]_0\(2),
      Q => lsig_combined_data(58),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[7].lsig_data_slice_reg_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[7]_15\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_data_slice_reg_reg[7][7]_0\(3),
      Q => lsig_combined_data(59),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[7].lsig_data_slice_reg_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[7]_15\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_data_slice_reg_reg[7][7]_0\(4),
      Q => lsig_combined_data(60),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[7].lsig_data_slice_reg_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[7]_15\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_data_slice_reg_reg[7][7]_0\(5),
      Q => lsig_combined_data(61),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[7].lsig_data_slice_reg_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[7]_15\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_data_slice_reg_reg[7][7]_0\(6),
      Q => lsig_combined_data(62),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[7].lsig_data_slice_reg_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[7]_15\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_data_slice_reg_reg[7][7]_0\(7),
      Q => lsig_combined_data(63),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[7].lsig_flag_slice_reg_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[7]_15\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_flag_slice_reg_reg[7][1]_0\(0),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_flag_slice_reg_reg_n_0_[7][0]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[7].lsig_flag_slice_reg_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[7]_15\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_flag_slice_reg_reg[7][1]_0\(1),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_flag_slice_reg_reg_n_0_[7][1]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[7].lsig_strb_slice_reg_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[7]_15\,
      D => \lsig_strb_slice_reg[7]_8\,
      Q => lsig_combined_strb(7),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.lsig_0ffset_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8BBB0000B888"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]_0\,
      I1 => \^include_packing.lsig_first_dbeat_reg_0\,
      I2 => \^lsig_0ffset_cntr\(1),
      I3 => \^lsig_0ffset_cntr\(0),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_strb_slice_reg_reg[6][0]_0\,
      I5 => \^lsig_0ffset_cntr\(2),
      O => \INCLUDE_PACKING.lsig_0ffset_cntr[2]_i_1_n_0\
    );
\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      Q => \^lsig_0ffset_cntr\(0),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_1\,
      Q => \^lsig_0ffset_cntr\(1),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \INCLUDE_PACKING.lsig_0ffset_cntr[2]_i_1_n_0\,
      Q => \^lsig_0ffset_cntr\(2),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.lsig_first_dbeat_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \INCLUDE_PACKING.lsig_first_dbeat_reg_1\,
      Q => \^include_packing.lsig_first_dbeat_reg_0\,
      S => sig_stream_rst
    );
\INCLUDE_PACKING.lsig_packer_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_DATA_FIFO_n_88,
      Q => lsig_packer_full,
      R => sig_stream_rst
    );
I_DATA_FIFO: entity work.\design_1_axi_dma_0_1_axi_datamover_sfifo_autord__parameterized0\
     port map (
      D(3 downto 0) => s_data(67 downto 64),
      E(0) => \lsig_flag_slice_reg[0]_1\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0\ => \^lsig_0ffset_cntr\(1),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_1\ => \^include_packing.lsig_first_dbeat_reg_0\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_2\ => \^gen_omit_dre.sig_output_strt_offset_reg_reg[2]\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\(2 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]_0\(2 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]_0\ => \^lsig_0ffset_cntr\(2),
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]_1\ => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]\,
      \INCLUDE_PACKING.DO_REG_SLICES[5].lsig_strb_slice_reg_reg[5][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[5].lsig_strb_slice_reg_reg[5][0]_0\,
      \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_strb_slice_reg_reg[6][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_strb_slice_reg_reg[6][0]_0\,
      \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_strb_slice_reg_reg[6][0]_0\ => \^lsig_0ffset_cntr\(0),
      \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_strb_slice_reg_reg[6][0]_1\ => \^include_packing.lsig_0ffset_cntr_reg[1]_0\,
      \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_strb_slice_reg_reg[7][0]\ => sig_clr_dbc_reg_i_4_n_0,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\(0) => \lsig_flag_slice_reg[6]_3\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]\(0) => \lsig_flag_slice_reg[4]_5\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\(0) => \lsig_flag_slice_reg[5]_10\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_1\(0) => \lsig_flag_slice_reg[1]_14\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]\(0) => \lsig_flag_slice_reg[2]_7\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]_0\(0) => \lsig_flag_slice_reg[3]_12\,
      \INCLUDE_PACKING.lsig_packer_full_reg\ => I_DATA_FIFO_n_88,
      \INCLUDE_PACKING.lsig_packer_full_reg_0\(0) => \sig_burst_dbeat_cntr_reg[6]_0\(0),
      din(73 downto 72) => sig_data_fifo_data_in(73 downto 72),
      din(71 downto 64) => lsig_combined_strb(7 downto 0),
      din(63 downto 0) => lsig_combined_data(63 downto 0),
      dout(73 downto 0) => sig_data_fifo_data_out(73 downto 0),
      empty => I_DATA_FIFO_n_75,
      full => p_2_in,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(0) => \lsig_flag_slice_reg[7]_15\,
      lsig_packer_full => lsig_packer_full,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      rd_en => sig_pop_data_fifo,
      sig_stream_rst => sig_stream_rst
    );
I_XD_FIFO: entity work.design_1_axi_dma_0_1_axi_datamover_sfifo_autord
     port map (
      CO(0) => CO(0),
      D(6 downto 0) => D(6 downto 0),
      O(3 downto 0) => O(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      din(12) => sig_dre2ibtt_eop_reg,
      din(11) => sig_dre2ibtt_tlast_reg,
      din(10 downto 1) => sig_byte_cntr(10 downto 1),
      din(0) => \^q\(0),
      dout(12 downto 0) => dout(12 downto 0),
      empty => empty,
      full => p_2_in,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\(3 downto 0) => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\(3 downto 0),
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_0\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_0\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\(2 downto 0) => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\(2 downto 0),
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(3 downto 0) => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(3 downto 0),
      lsig_packer_full => lsig_packer_full,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_32_out => p_32_out,
      rd_en => rd_en,
      sig_adjusted_addr_incr(10 downto 0) => sig_adjusted_addr_incr(10 downto 0),
      sig_child_addr_cntr_lsh_reg(2 downto 0) => sig_child_addr_cntr_lsh_reg(2 downto 0),
      \sig_child_addr_cntr_lsh_reg[11]\(3 downto 0) => \sig_child_addr_cntr_lsh_reg[11]\(3 downto 0),
      \sig_child_addr_cntr_lsh_reg[7]\(3 downto 0) => \sig_child_addr_cntr_lsh_reg[7]\(3 downto 0),
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_child_qual_first_of_2_reg => sig_child_qual_first_of_2_reg,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_stream_rst => sig_stream_rst,
      wr_en => \^sig_clr_dbc_reg\
    );
\sig_burst_dbeat_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_burst_dbeat_cntr_reg(0),
      O => p_0_in(0)
    );
\sig_burst_dbeat_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_burst_dbeat_cntr_reg(1),
      I1 => sig_burst_dbeat_cntr_reg(0),
      O => p_0_in(1)
    );
\sig_burst_dbeat_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => sig_burst_dbeat_cntr_reg(2),
      I1 => sig_burst_dbeat_cntr_reg(0),
      I2 => sig_burst_dbeat_cntr_reg(1),
      O => p_0_in(2)
    );
\sig_burst_dbeat_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => sig_burst_dbeat_cntr_reg(3),
      I1 => sig_burst_dbeat_cntr_reg(1),
      I2 => sig_burst_dbeat_cntr_reg(0),
      I3 => sig_burst_dbeat_cntr_reg(2),
      O => p_0_in(3)
    );
\sig_burst_dbeat_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => sig_burst_dbeat_cntr_reg(4),
      I1 => sig_burst_dbeat_cntr_reg(2),
      I2 => sig_burst_dbeat_cntr_reg(0),
      I3 => sig_burst_dbeat_cntr_reg(1),
      I4 => sig_burst_dbeat_cntr_reg(3),
      O => p_0_in(4)
    );
\sig_burst_dbeat_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => sig_burst_dbeat_cntr_reg(5),
      I1 => sig_burst_dbeat_cntr_reg(3),
      I2 => sig_burst_dbeat_cntr_reg(1),
      I3 => sig_burst_dbeat_cntr_reg(0),
      I4 => sig_burst_dbeat_cntr_reg(2),
      I5 => sig_burst_dbeat_cntr_reg(4),
      O => p_0_in(5)
    );
\sig_burst_dbeat_cntr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBBBBBB"
    )
        port map (
      I0 => lsig_first_dbeat,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => sig_burst_dbeat_cntr_reg(6),
      I3 => sig_clr_dbc_reg_i_3_n_0,
      I4 => sig_clr_dbc_reg_i_4_n_0,
      O => sig_burst_dbeat_cntr0
    );
\sig_burst_dbeat_cntr[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_burst_dbeat_cntr_reg(6),
      I1 => sig_clr_dbc_reg_i_3_n_0,
      O => p_0_in(6)
    );
\sig_burst_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_burst_dbeat_cntr_reg[6]_0\(0),
      D => p_0_in(0),
      Q => sig_burst_dbeat_cntr_reg(0),
      R => sig_burst_dbeat_cntr0
    );
\sig_burst_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_burst_dbeat_cntr_reg[6]_0\(0),
      D => p_0_in(1),
      Q => sig_burst_dbeat_cntr_reg(1),
      R => sig_burst_dbeat_cntr0
    );
\sig_burst_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_burst_dbeat_cntr_reg[6]_0\(0),
      D => p_0_in(2),
      Q => sig_burst_dbeat_cntr_reg(2),
      R => sig_burst_dbeat_cntr0
    );
\sig_burst_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_burst_dbeat_cntr_reg[6]_0\(0),
      D => p_0_in(3),
      Q => sig_burst_dbeat_cntr_reg(3),
      R => sig_burst_dbeat_cntr0
    );
\sig_burst_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_burst_dbeat_cntr_reg[6]_0\(0),
      D => p_0_in(4),
      Q => sig_burst_dbeat_cntr_reg(4),
      R => sig_burst_dbeat_cntr0
    );
\sig_burst_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_burst_dbeat_cntr_reg[6]_0\(0),
      D => p_0_in(5),
      Q => sig_burst_dbeat_cntr_reg(5),
      R => sig_burst_dbeat_cntr0
    );
\sig_burst_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_burst_dbeat_cntr_reg[6]_0\(0),
      D => p_0_in(6),
      Q => sig_burst_dbeat_cntr_reg(6),
      R => sig_burst_dbeat_cntr0
    );
\sig_byte_cntr[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sig_clr_dbc_reg\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      O => \sig_byte_cntr[10]_i_1_n_0\
    );
\sig_byte_cntr[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^sig_clr_dbc_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_strb_slice_reg_reg[6][0]_0\,
      I2 => sig_byte_cntr(10),
      O => \sig_byte_cntr[10]_i_4_n_0\
    );
\sig_byte_cntr[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^sig_clr_dbc_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_strb_slice_reg_reg[6][0]_0\,
      I2 => sig_byte_cntr(9),
      O => \sig_byte_cntr[10]_i_5_n_0\
    );
\sig_byte_cntr[10]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^sig_clr_dbc_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_strb_slice_reg_reg[6][0]_0\,
      I2 => sig_byte_cntr(8),
      O => \sig_byte_cntr[10]_i_6_n_0\
    );
\sig_byte_cntr[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^sig_clr_dbc_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_strb_slice_reg_reg[6][0]_0\,
      I2 => sig_byte_cntr(3),
      O => \sig_byte_cntr[3]_i_3_n_0\
    );
\sig_byte_cntr[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^sig_clr_dbc_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_strb_slice_reg_reg[6][0]_0\,
      I2 => sig_byte_cntr(2),
      O => \sig_byte_cntr[3]_i_4_n_0\
    );
\sig_byte_cntr[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^sig_clr_dbc_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_strb_slice_reg_reg[6][0]_0\,
      I2 => sig_byte_cntr(1),
      O => \sig_byte_cntr[3]_i_5_n_0\
    );
\sig_byte_cntr[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^sig_clr_dbc_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_strb_slice_reg_reg[6][0]_0\,
      I2 => sig_byte_cntr(7),
      O => \sig_byte_cntr[7]_i_3_n_0\
    );
\sig_byte_cntr[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^sig_clr_dbc_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_strb_slice_reg_reg[6][0]_0\,
      I2 => sig_byte_cntr(6),
      O => \sig_byte_cntr[7]_i_4_n_0\
    );
\sig_byte_cntr[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^sig_clr_dbc_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_strb_slice_reg_reg[6][0]_0\,
      I2 => sig_byte_cntr(5),
      O => \sig_byte_cntr[7]_i_5_n_0\
    );
\sig_byte_cntr[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^sig_clr_dbc_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_strb_slice_reg_reg[6][0]_0\,
      I2 => sig_byte_cntr(4),
      O => \sig_byte_cntr[7]_i_6_n_0\
    );
\sig_byte_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_byte_cntr_reg[10]_0\(0),
      D => \sig_byte_cntr_reg[3]_i_1_n_7\,
      Q => \^q\(0),
      R => SR(0)
    );
\sig_byte_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_byte_cntr_reg[10]_0\(0),
      D => \sig_byte_cntr_reg[10]_i_3_n_5\,
      Q => sig_byte_cntr(10),
      R => \sig_byte_cntr[10]_i_1_n_0\
    );
\sig_byte_cntr_reg[10]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_byte_cntr_reg[7]_i_2_n_0\,
      CO(3 downto 2) => \NLW_sig_byte_cntr_reg[10]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sig_byte_cntr_reg[10]_i_3_n_2\,
      CO(0) => \sig_byte_cntr_reg[10]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sig_byte_cntr_reg[10]_i_3_O_UNCONNECTED\(3),
      O(2) => \sig_byte_cntr_reg[10]_i_3_n_5\,
      O(1) => \sig_byte_cntr_reg[10]_i_3_n_6\,
      O(0) => \sig_byte_cntr_reg[10]_i_3_n_7\,
      S(3) => '0',
      S(2) => \sig_byte_cntr[10]_i_4_n_0\,
      S(1) => \sig_byte_cntr[10]_i_5_n_0\,
      S(0) => \sig_byte_cntr[10]_i_6_n_0\
    );
\sig_byte_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_byte_cntr_reg[10]_0\(0),
      D => \sig_byte_cntr_reg[3]_i_1_n_6\,
      Q => sig_byte_cntr(1),
      R => SR(0)
    );
\sig_byte_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_byte_cntr_reg[10]_0\(0),
      D => \sig_byte_cntr_reg[3]_i_1_n_5\,
      Q => sig_byte_cntr(2),
      R => SR(0)
    );
\sig_byte_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_byte_cntr_reg[10]_0\(0),
      D => \sig_byte_cntr_reg[3]_i_1_n_4\,
      Q => sig_byte_cntr(3),
      R => SR(0)
    );
\sig_byte_cntr_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_byte_cntr_reg[3]_i_1_n_0\,
      CO(2) => \sig_byte_cntr_reg[3]_i_1_n_1\,
      CO(1) => \sig_byte_cntr_reg[3]_i_1_n_2\,
      CO(0) => \sig_byte_cntr_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3) => \sig_byte_cntr_reg[3]_i_1_n_4\,
      O(2) => \sig_byte_cntr_reg[3]_i_1_n_5\,
      O(1) => \sig_byte_cntr_reg[3]_i_1_n_6\,
      O(0) => \sig_byte_cntr_reg[3]_i_1_n_7\,
      S(3) => \sig_byte_cntr[3]_i_3_n_0\,
      S(2) => \sig_byte_cntr[3]_i_4_n_0\,
      S(1) => \sig_byte_cntr[3]_i_5_n_0\,
      S(0) => \sig_byte_cntr_reg[3]_0\(0)
    );
\sig_byte_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_byte_cntr_reg[10]_0\(0),
      D => \sig_byte_cntr_reg[7]_i_2_n_7\,
      Q => sig_byte_cntr(4),
      R => SR(0)
    );
\sig_byte_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_byte_cntr_reg[10]_0\(0),
      D => \sig_byte_cntr_reg[7]_i_2_n_6\,
      Q => sig_byte_cntr(5),
      R => SR(0)
    );
\sig_byte_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_byte_cntr_reg[10]_0\(0),
      D => \sig_byte_cntr_reg[7]_i_2_n_5\,
      Q => sig_byte_cntr(6),
      R => SR(0)
    );
\sig_byte_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_byte_cntr_reg[10]_0\(0),
      D => \sig_byte_cntr_reg[7]_i_2_n_4\,
      Q => sig_byte_cntr(7),
      R => SR(0)
    );
\sig_byte_cntr_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_byte_cntr_reg[3]_i_1_n_0\,
      CO(3) => \sig_byte_cntr_reg[7]_i_2_n_0\,
      CO(2) => \sig_byte_cntr_reg[7]_i_2_n_1\,
      CO(1) => \sig_byte_cntr_reg[7]_i_2_n_2\,
      CO(0) => \sig_byte_cntr_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_byte_cntr_reg[7]_i_2_n_4\,
      O(2) => \sig_byte_cntr_reg[7]_i_2_n_5\,
      O(1) => \sig_byte_cntr_reg[7]_i_2_n_6\,
      O(0) => \sig_byte_cntr_reg[7]_i_2_n_7\,
      S(3) => \sig_byte_cntr[7]_i_3_n_0\,
      S(2) => \sig_byte_cntr[7]_i_4_n_0\,
      S(1) => \sig_byte_cntr[7]_i_5_n_0\,
      S(0) => \sig_byte_cntr[7]_i_6_n_0\
    );
\sig_byte_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_byte_cntr_reg[10]_0\(0),
      D => \sig_byte_cntr_reg[10]_i_3_n_7\,
      Q => sig_byte_cntr(8),
      R => \sig_byte_cntr[10]_i_1_n_0\
    );
\sig_byte_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_byte_cntr_reg[10]_0\(0),
      D => \sig_byte_cntr_reg[10]_i_3_n_6\,
      Q => sig_byte_cntr(9),
      R => \sig_byte_cntr[10]_i_1_n_0\
    );
sig_clr_dbc_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => lsig_first_dbeat,
      I1 => sig_burst_dbeat_cntr_reg(6),
      I2 => sig_clr_dbc_reg_i_3_n_0,
      I3 => sig_clr_dbc_reg_i_4_n_0,
      O => sig_clr_dbeat_cntr0_out
    );
sig_clr_dbc_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sig_burst_dbeat_cntr_reg(5),
      I1 => sig_burst_dbeat_cntr_reg(3),
      I2 => sig_burst_dbeat_cntr_reg(1),
      I3 => sig_burst_dbeat_cntr_reg(0),
      I4 => sig_burst_dbeat_cntr_reg(2),
      I5 => sig_burst_dbeat_cntr_reg(4),
      O => sig_clr_dbc_reg_i_3_n_0
    );
sig_clr_dbc_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]_0\(0),
      I1 => \^include_packing.lsig_first_dbeat_reg_0\,
      I2 => \^lsig_0ffset_cntr\(0),
      I3 => \^include_packing.lsig_0ffset_cntr_reg[1]_0\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_strb_slice_reg_reg[6][0]_0\,
      O => sig_clr_dbc_reg_i_4_n_0
    );
sig_clr_dbc_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_clr_dbeat_cntr0_out,
      Q => \^sig_clr_dbc_reg\,
      R => sig_stream_rst
    );
sig_dre2ibtt_eop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_dre2ibtt_eop,
      Q => sig_dre2ibtt_eop_reg,
      R => sig_stream_rst
    );
sig_dre2ibtt_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_dre2ibtt_tlast,
      Q => sig_dre2ibtt_tlast_reg,
      R => sig_stream_rst
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg_reg_n_0_[6][0]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[5].lsig_flag_slice_reg_reg_n_0_[5][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][0]\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_flag_slice_reg_reg_n_0_[7][0]\,
      I4 => \xpm_fifo_instance.xpm_fifo_sync_inst_i_5_n_0\,
      O => sig_data_fifo_data_in(73)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg_reg_n_0_[6][1]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[5].lsig_flag_slice_reg_reg_n_0_[5][1]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][1]\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_flag_slice_reg_reg_n_0_[7][1]\,
      I4 => \xpm_fifo_instance.xpm_fifo_sync_inst_i_6_n_0\,
      O => sig_data_fifo_data_in(72)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg_n_0_[3][0]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[4].lsig_flag_slice_reg_reg_n_0_[4][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][0]\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg_n_0_[2][0]\,
      O => \xpm_fifo_instance.xpm_fifo_sync_inst_i_5_n_0\
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg_n_0_[3][1]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[4].lsig_flag_slice_reg_reg_n_0_[4][1]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][1]\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg_n_0_[2][1]\,
      O => \xpm_fifo_instance.xpm_fifo_sync_inst_i_6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_datamover_s2mm_realign is
  port (
    \out\ : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_reg2 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_init_reg2_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_dre2ibtt_eop : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_m_valid_out_reg : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_data_reg_out_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_dre2ibtt_tlast : out STD_LOGIC;
    \lsig_strb_slice_reg[0]_0\ : out STD_LOGIC;
    \sig_data_reg_out_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \lsig_strb_slice_reg[6]_2\ : out STD_LOGIC;
    \sig_data_reg_out_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \lsig_strb_slice_reg[4]_4\ : out STD_LOGIC;
    \sig_data_reg_out_reg[7]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \lsig_strb_slice_reg[2]_6\ : out STD_LOGIC;
    \sig_data_reg_out_reg[7]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \lsig_strb_slice_reg[7]_8\ : out STD_LOGIC;
    \sig_data_reg_out_reg[7]_4\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \lsig_strb_slice_reg[5]_9\ : out STD_LOGIC;
    \sig_data_reg_out_reg[7]_5\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \lsig_strb_slice_reg[3]_11\ : out STD_LOGIC;
    \sig_data_reg_out_reg[7]_6\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \lsig_strb_slice_reg[1]_13\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_first_dbeat : out STD_LOGIC;
    sig_m_valid_out_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[2]_0\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_clr_dbc_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]_0\ : out STD_LOGIC;
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]_1\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    sig_m_valid_dup_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    \sig_data_reg_out_reg[7]_7\ : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    \sig_data_reg_out_reg[7]_8\ : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_burst_dbeat_cntr_reg[6]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\ : in STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[6]_0\ : in STD_LOGIC;
    skid2dre_wlast : in STD_LOGIC;
    skid2dre_wstrb : in STD_LOGIC;
    sig_clr_dbc_reg : in STD_LOGIC;
    sig_s_ready_dup_reg : in STD_LOGIC;
    \sig_byte_cntr_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_datamover_s2mm_realign : entity is "axi_datamover_s2mm_realign";
end design_1_axi_dma_0_1_axi_datamover_s2mm_realign;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_datamover_s2mm_realign is
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_100\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_105\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_3\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal lsig_cmd_fetch_pause : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 35 downto 6 );
  signal sig_cmdcntl_sm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_cmdcntl_sm_state_ns : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_need_cmd_flush : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal sig_sm_ld_dre_cmd : STD_LOGIC;
  signal sig_sm_ld_dre_cmd_ns : STD_LOGIC;
  signal sig_sm_pop_cmd_fifo : STD_LOGIC;
  signal sig_sm_pop_cmd_fifo_ns : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ : label is "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\ : label is "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\ : label is "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\FSM_sequential_sig_cmdcntl_sm_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_cmdcntl_sm_state_ns(0),
      Q => sig_cmdcntl_sm_state(0),
      R => sig_stream_rst
    );
\FSM_sequential_sig_cmdcntl_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_cmdcntl_sm_state_ns(1),
      Q => sig_cmdcntl_sm_state(1),
      R => sig_stream_rst
    );
\FSM_sequential_sig_cmdcntl_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_cmdcntl_sm_state_ns(2),
      Q => sig_cmdcntl_sm_state(2),
      R => sig_stream_rst
    );
\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_105\,
      Q => lsig_cmd_fetch_pause,
      R => '0'
    );
\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_3\,
      Q => sig_need_cmd_flush,
      R => '0'
    );
\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\: entity work.design_1_axi_dma_0_1_axi_datamover_s2mm_scatter
     port map (
      D(7 downto 0) => D(7 downto 0),
      DI(0) => DI(0),
      E(0) => E(0),
      \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(0) => sig_rd_empty,
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(23) => sig_cmd_fifo_data_out(31),
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\(22 downto 0) => sig_cmd_fifo_data_out(28 downto 6),
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\ => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]_0\,
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]_0\ => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]_1\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1\(1 downto 0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1\(1 downto 0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2\(1 downto 0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2\(1 downto 0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_3\(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_3\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]\(1 downto 0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]\(1 downto 0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\(1 downto 0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\(1 downto 0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_1\(1 downto 0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_1\(1 downto 0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_2\(1 downto 0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_2\(1 downto 0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]\(1 downto 0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]\(1 downto 0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]_0\(1 downto 0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]_0\(1 downto 0),
      \INCLUDE_PACKING.lsig_first_dbeat_reg\ => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      \INFERRED_GEN.cnt_i_reg[4]\ => sig_dre2ibtt_tlast,
      Q(2 downto 0) => \^q\(2 downto 0),
      SR(0) => SR(0),
      lsig_0ffset_cntr(2 downto 0) => lsig_0ffset_cntr(2 downto 0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      \lsig_strb_slice_reg[0]_0\ => \lsig_strb_slice_reg[0]_0\,
      \lsig_strb_slice_reg[1]_13\ => \lsig_strb_slice_reg[1]_13\,
      \lsig_strb_slice_reg[2]_6\ => \lsig_strb_slice_reg[2]_6\,
      \lsig_strb_slice_reg[3]_11\ => \lsig_strb_slice_reg[3]_11\,
      \lsig_strb_slice_reg[4]_4\ => \lsig_strb_slice_reg[4]_4\,
      \lsig_strb_slice_reg[5]_9\ => \lsig_strb_slice_reg[5]_9\,
      \lsig_strb_slice_reg[6]_2\ => \lsig_strb_slice_reg[6]_2\,
      \lsig_strb_slice_reg[7]_8\ => \lsig_strb_slice_reg[7]_8\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      p_7_out => p_7_out,
      \sig_burst_dbeat_cntr_reg[6]\ => \sig_burst_dbeat_cntr_reg[6]\,
      \sig_burst_dbeat_cntr_reg[6]_0\ => \sig_burst_dbeat_cntr_reg[6]_0\,
      \sig_byte_cntr_reg[3]\(0) => \sig_byte_cntr_reg[3]\(0),
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_clr_dbc_reg_reg(0) => sig_clr_dbc_reg_reg(0),
      sig_cmd_empty_reg_0 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_100\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_105\,
      \sig_data_reg_out_reg[7]\(7 downto 0) => \sig_data_reg_out_reg[7]\(7 downto 0),
      \sig_data_reg_out_reg[7]_0\(7 downto 0) => \sig_data_reg_out_reg[7]_0\(7 downto 0),
      \sig_data_reg_out_reg[7]_1\(7 downto 0) => \sig_data_reg_out_reg[7]_1\(7 downto 0),
      \sig_data_reg_out_reg[7]_2\(7 downto 0) => \sig_data_reg_out_reg[7]_2\(7 downto 0),
      \sig_data_reg_out_reg[7]_3\(7 downto 0) => \sig_data_reg_out_reg[7]_3\(7 downto 0),
      \sig_data_reg_out_reg[7]_4\(7 downto 0) => \sig_data_reg_out_reg[7]_4\(7 downto 0),
      \sig_data_reg_out_reg[7]_5\(7 downto 0) => \sig_data_reg_out_reg[7]_5\(7 downto 0),
      \sig_data_reg_out_reg[7]_6\(7 downto 0) => \sig_data_reg_out_reg[7]_6\(7 downto 0),
      \sig_data_reg_out_reg[7]_7\ => \sig_data_reg_out_reg[7]_7\,
      \sig_data_reg_out_reg[7]_8\ => \sig_data_reg_out_reg[7]_8\,
      sig_init_reg => sig_init_reg,
      sig_m_valid_dup_reg => sig_m_valid_dup_reg,
      sig_m_valid_out_reg => sig_dre2ibtt_eop,
      sig_m_valid_out_reg_0 => sig_m_valid_out_reg,
      sig_m_valid_out_reg_1 => lsig_first_dbeat,
      sig_m_valid_out_reg_2(0) => sig_m_valid_out_reg_0(0),
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_s_ready_dup_reg => sig_s_ready_dup_reg,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_reg => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_3\,
      sig_stream_rst => sig_stream_rst,
      skid2dre_wlast => skid2dre_wlast,
      skid2dre_wstrb => skid2dre_wstrb
    );
\GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_dre_cmd,
      D => sig_cmd_fifo_data_out(33),
      Q => \^q\(0),
      R => sig_stream_rst
    );
\GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_dre_cmd,
      D => sig_cmd_fifo_data_out(34),
      Q => \^q\(1),
      R => sig_stream_rst
    );
\GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_dre_cmd,
      D => sig_cmd_fifo_data_out(35),
      Q => \^q\(2),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.lsig_0ffset_cntr[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[2]_0\
    );
I_DRE_CNTL_FIFO: entity work.\design_1_axi_dma_0_1_axi_datamover_fifo__parameterized3_6\
     port map (
      D(2 downto 0) => sig_cmdcntl_sm_state_ns(2 downto 0),
      FIFO_Full_reg => FIFO_Full_reg,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(2 downto 0) => sig_cmdcntl_sm_state(2 downto 0),
      \FSM_sequential_sig_cmdcntl_sm_state_reg[0]_0\ => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_100\,
      Q(0) => sig_rd_empty,
      \in\(27 downto 0) => \in\(27 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(26 downto 24) => sig_cmd_fifo_data_out(35 downto 33),
      \out\(23) => sig_cmd_fifo_data_out(31),
      \out\(22 downto 0) => sig_cmd_fifo_data_out(28 downto 6),
      p_7_out => p_7_out,
      p_9_out => p_9_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_init_reg2_reg_0 => sig_init_reg2_reg,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_ns => sig_sm_pop_cmd_fifo_ns,
      sig_stream_rst => sig_stream_rst
    );
sig_sm_ld_dre_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_sm_ld_dre_cmd_ns,
      Q => sig_sm_ld_dre_cmd,
      R => sig_stream_rst
    );
sig_sm_pop_cmd_fifo_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_sm_pop_cmd_fifo_ns,
      Q => sig_sm_pop_cmd_fifo,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_sg_s2mm_basic_wrap is
  port (
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 27 downto 0 );
    s_axis_updt_cmd_tready : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_wready_0 : out STD_LOGIC;
    m_axi_sg_wlast : out STD_LOGIC;
    updt_decerr_i : out STD_LOGIC;
    updt_interr_i : out STD_LOGIC;
    updt_slverr_i : out STD_LOGIC;
    sig_init_reg_reg : out STD_LOGIC;
    sig_init_reg_reg_0 : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\ : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_push_err2wsc_reg : in STD_LOGIC;
    p_18_out_0 : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    follower_full_s2mm : in STD_LOGIC;
    m_axi_sg_wvalid_0 : in STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    m_axi_sg_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_20_out_1 : in STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_sg_s2mm_basic_wrap : entity is "axi_sg_s2mm_basic_wrap";
end design_1_axi_dma_0_1_axi_sg_s2mm_basic_wrap;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_sg_s2mm_basic_wrap is
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done\ : STD_LOGIC;
  signal I_ADDR_CNTL_n_32 : STD_LOGIC;
  signal I_CMD_STATUS_n_12 : STD_LOGIC;
  signal I_CMD_STATUS_n_13 : STD_LOGIC;
  signal I_CMD_STATUS_n_14 : STD_LOGIC;
  signal I_CMD_STATUS_n_15 : STD_LOGIC;
  signal I_CMD_STATUS_n_16 : STD_LOGIC;
  signal I_CMD_STATUS_n_17 : STD_LOGIC;
  signal I_CMD_STATUS_n_18 : STD_LOGIC;
  signal I_CMD_STATUS_n_19 : STD_LOGIC;
  signal I_CMD_STATUS_n_20 : STD_LOGIC;
  signal I_CMD_STATUS_n_21 : STD_LOGIC;
  signal I_CMD_STATUS_n_22 : STD_LOGIC;
  signal I_CMD_STATUS_n_23 : STD_LOGIC;
  signal I_CMD_STATUS_n_24 : STD_LOGIC;
  signal I_CMD_STATUS_n_25 : STD_LOGIC;
  signal I_CMD_STATUS_n_26 : STD_LOGIC;
  signal I_CMD_STATUS_n_27 : STD_LOGIC;
  signal I_CMD_STATUS_n_28 : STD_LOGIC;
  signal I_CMD_STATUS_n_29 : STD_LOGIC;
  signal I_CMD_STATUS_n_30 : STD_LOGIC;
  signal I_CMD_STATUS_n_31 : STD_LOGIC;
  signal I_CMD_STATUS_n_32 : STD_LOGIC;
  signal I_CMD_STATUS_n_33 : STD_LOGIC;
  signal I_CMD_STATUS_n_34 : STD_LOGIC;
  signal I_CMD_STATUS_n_35 : STD_LOGIC;
  signal I_CMD_STATUS_n_36 : STD_LOGIC;
  signal I_CMD_STATUS_n_37 : STD_LOGIC;
  signal I_CMD_STATUS_n_38 : STD_LOGIC;
  signal I_CMD_STATUS_n_39 : STD_LOGIC;
  signal I_CMD_STATUS_n_40 : STD_LOGIC;
  signal I_CMD_STATUS_n_8 : STD_LOGIC;
  signal I_CMD_STATUS_n_9 : STD_LOGIC;
  signal I_MSTR_SCC_n_10 : STD_LOGIC;
  signal I_MSTR_SCC_n_11 : STD_LOGIC;
  signal I_MSTR_SCC_n_12 : STD_LOGIC;
  signal I_MSTR_SCC_n_13 : STD_LOGIC;
  signal I_MSTR_SCC_n_14 : STD_LOGIC;
  signal I_MSTR_SCC_n_15 : STD_LOGIC;
  signal I_MSTR_SCC_n_16 : STD_LOGIC;
  signal I_MSTR_SCC_n_17 : STD_LOGIC;
  signal I_MSTR_SCC_n_18 : STD_LOGIC;
  signal I_MSTR_SCC_n_19 : STD_LOGIC;
  signal I_MSTR_SCC_n_20 : STD_LOGIC;
  signal I_MSTR_SCC_n_21 : STD_LOGIC;
  signal I_MSTR_SCC_n_22 : STD_LOGIC;
  signal I_MSTR_SCC_n_23 : STD_LOGIC;
  signal I_MSTR_SCC_n_24 : STD_LOGIC;
  signal I_MSTR_SCC_n_25 : STD_LOGIC;
  signal I_MSTR_SCC_n_26 : STD_LOGIC;
  signal I_MSTR_SCC_n_27 : STD_LOGIC;
  signal I_MSTR_SCC_n_28 : STD_LOGIC;
  signal I_MSTR_SCC_n_29 : STD_LOGIC;
  signal I_MSTR_SCC_n_3 : STD_LOGIC;
  signal I_MSTR_SCC_n_30 : STD_LOGIC;
  signal I_MSTR_SCC_n_31 : STD_LOGIC;
  signal I_MSTR_SCC_n_32 : STD_LOGIC;
  signal I_MSTR_SCC_n_33 : STD_LOGIC;
  signal I_MSTR_SCC_n_6 : STD_LOGIC;
  signal I_MSTR_SCC_n_7 : STD_LOGIC;
  signal I_MSTR_SCC_n_8 : STD_LOGIC;
  signal I_MSTR_SCC_n_9 : STD_LOGIC;
  signal \I_WRESP_STATUS_FIFO/sig_init_done\ : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_12 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_8 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_11 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_4 : STD_LOGIC;
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr2wsc_cmd_fifo_empty : STD_LOGIC;
  signal sig_btt_is_zero : STD_LOGIC;
  signal sig_calc2dm_calc_err : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_cmd_reg_empty : STD_LOGIC;
  signal sig_coelsc_okay_reg : STD_LOGIC;
  signal sig_data2all_tlast_error : STD_LOGIC;
  signal sig_data2wsc_calc_err : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt : STD_LOGIC;
  signal sig_data2wsc_last_err : STD_LOGIC;
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_load_input_cmd : STD_LOGIC;
  signal sig_mstr2data_cmd_valid : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_push_addr_reg1_out : STD_LOGIC;
  signal sig_push_to_wsc : STD_LOGIC;
  signal sig_stat2wsc_status_ready : STD_LOGIC;
  signal sig_tlast_err_stop : STD_LOGIC;
  signal sig_wsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal sig_wsc2stat_status_valid : STD_LOGIC;
begin
I_ADDR_CNTL: entity work.\design_1_axi_dma_0_1_axi_sg_addr_cntl__parameterized0\
     port map (
      Q(26) => I_MSTR_SCC_n_7,
      Q(25) => I_MSTR_SCC_n_8,
      Q(24) => I_MSTR_SCC_n_9,
      Q(23) => I_MSTR_SCC_n_10,
      Q(22) => I_MSTR_SCC_n_11,
      Q(21) => I_MSTR_SCC_n_12,
      Q(20) => I_MSTR_SCC_n_13,
      Q(19) => I_MSTR_SCC_n_14,
      Q(18) => I_MSTR_SCC_n_15,
      Q(17) => I_MSTR_SCC_n_16,
      Q(16) => I_MSTR_SCC_n_17,
      Q(15) => I_MSTR_SCC_n_18,
      Q(14) => I_MSTR_SCC_n_19,
      Q(13) => I_MSTR_SCC_n_20,
      Q(12) => I_MSTR_SCC_n_21,
      Q(11) => I_MSTR_SCC_n_22,
      Q(10) => I_MSTR_SCC_n_23,
      Q(9) => I_MSTR_SCC_n_24,
      Q(8) => I_MSTR_SCC_n_25,
      Q(7) => I_MSTR_SCC_n_26,
      Q(6) => I_MSTR_SCC_n_27,
      Q(5) => I_MSTR_SCC_n_28,
      Q(4) => I_MSTR_SCC_n_29,
      Q(3) => I_MSTR_SCC_n_30,
      Q(2) => I_MSTR_SCC_n_31,
      Q(1) => I_MSTR_SCC_n_32,
      Q(0) => I_MSTR_SCC_n_33,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_awaddr(27 downto 0) => m_axi_sg_awaddr(27 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(0) => m_axi_sg_awsize(0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      \out\ => sig_addr2data_addr_posted,
      sig_addr2wsc_cmd_fifo_empty => sig_addr2wsc_cmd_fifo_empty,
      sig_addr_reg_empty_reg_0 => I_ADDR_CNTL_n_32,
      sig_addr_reg_empty_reg_1 => sig_push_err2wsc_reg,
      sig_addr_valid_reg_reg_0 => I_MSTR_SCC_n_6,
      sig_calc2dm_calc_err => sig_calc2dm_calc_err,
      sig_data2all_tlast_error => sig_data2all_tlast_error,
      \sig_next_addr_reg_reg[3]_0\ => I_MSTR_SCC_n_3,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_stream_rst => sig_stream_rst
    );
I_CMD_STATUS: entity work.design_1_axi_dma_0_1_axi_sg_cmd_status
     port map (
      D(3) => sig_coelsc_okay_reg,
      D(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      E(0) => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo\,
      Q(27) => I_CMD_STATUS_n_12,
      Q(26) => I_CMD_STATUS_n_13,
      Q(25) => I_CMD_STATUS_n_14,
      Q(24) => I_CMD_STATUS_n_15,
      Q(23) => I_CMD_STATUS_n_16,
      Q(22) => I_CMD_STATUS_n_17,
      Q(21) => I_CMD_STATUS_n_18,
      Q(20) => I_CMD_STATUS_n_19,
      Q(19) => I_CMD_STATUS_n_20,
      Q(18) => I_CMD_STATUS_n_21,
      Q(17) => I_CMD_STATUS_n_22,
      Q(16) => I_CMD_STATUS_n_23,
      Q(15) => I_CMD_STATUS_n_24,
      Q(14) => I_CMD_STATUS_n_25,
      Q(13) => I_CMD_STATUS_n_26,
      Q(12) => I_CMD_STATUS_n_27,
      Q(11) => I_CMD_STATUS_n_28,
      Q(10) => I_CMD_STATUS_n_29,
      Q(9) => I_CMD_STATUS_n_30,
      Q(8) => I_CMD_STATUS_n_31,
      Q(7) => I_CMD_STATUS_n_32,
      Q(6) => I_CMD_STATUS_n_33,
      Q(5) => I_CMD_STATUS_n_34,
      Q(4) => I_CMD_STATUS_n_35,
      Q(3) => I_CMD_STATUS_n_36,
      Q(2) => I_CMD_STATUS_n_37,
      Q(1) => I_CMD_STATUS_n_38,
      Q(0) => I_CMD_STATUS_n_39,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\(0) => E(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\ => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\(26 downto 0) => D(26 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => I_CMD_STATUS_n_40,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => I_WR_DATA_CNTL_n_8,
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\ => \out\,
      p_18_out_0 => p_18_out_0,
      p_20_out_1 => p_20_out_1,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      sig_addr2wsc_cmd_fifo_empty => sig_addr2wsc_cmd_fifo_empty,
      sig_btt_is_zero => sig_btt_is_zero,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_data2all_tlast_error => sig_data2all_tlast_error,
      sig_init_done => sig_init_done,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_1 => \I_WRESP_STATUS_FIFO/sig_init_done\,
      sig_init_done_2 => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done\,
      sig_init_done_reg => sig_push_err2wsc_reg,
      sig_init_reg_reg => sig_init_reg_reg,
      sig_init_reg_reg_0 => sig_init_reg_reg_0,
      sig_init_reg_reg_1 => I_CMD_STATUS_n_8,
      sig_init_reg_reg_2 => I_CMD_STATUS_n_9,
      sig_load_input_cmd => sig_load_input_cmd,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_stream_rst => sig_stream_rst,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      updt_decerr_i => updt_decerr_i,
      updt_interr_i => updt_interr_i,
      updt_slverr_i => updt_slverr_i
    );
I_MSTR_SCC: entity work.design_1_axi_dma_0_1_axi_sg_scc_wr
     port map (
      Q(27) => I_CMD_STATUS_n_12,
      Q(26) => I_CMD_STATUS_n_13,
      Q(25) => I_CMD_STATUS_n_14,
      Q(24) => I_CMD_STATUS_n_15,
      Q(23) => I_CMD_STATUS_n_16,
      Q(22) => I_CMD_STATUS_n_17,
      Q(21) => I_CMD_STATUS_n_18,
      Q(20) => I_CMD_STATUS_n_19,
      Q(19) => I_CMD_STATUS_n_20,
      Q(18) => I_CMD_STATUS_n_21,
      Q(17) => I_CMD_STATUS_n_22,
      Q(16) => I_CMD_STATUS_n_23,
      Q(15) => I_CMD_STATUS_n_24,
      Q(14) => I_CMD_STATUS_n_25,
      Q(13) => I_CMD_STATUS_n_26,
      Q(12) => I_CMD_STATUS_n_27,
      Q(11) => I_CMD_STATUS_n_28,
      Q(10) => I_CMD_STATUS_n_29,
      Q(9) => I_CMD_STATUS_n_30,
      Q(8) => I_CMD_STATUS_n_31,
      Q(7) => I_CMD_STATUS_n_32,
      Q(6) => I_CMD_STATUS_n_33,
      Q(5) => I_CMD_STATUS_n_34,
      Q(4) => I_CMD_STATUS_n_35,
      Q(3) => I_CMD_STATUS_n_36,
      Q(2) => I_CMD_STATUS_n_37,
      Q(1) => I_CMD_STATUS_n_38,
      Q(0) => I_CMD_STATUS_n_39,
      m_axi_sg_aclk => m_axi_sg_aclk,
      sig_addr2wsc_cmd_fifo_empty => sig_addr2wsc_cmd_fifo_empty,
      sig_btt_is_zero => sig_btt_is_zero,
      sig_calc2dm_calc_err => sig_calc2dm_calc_err,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      \sig_cmd_addr_reg_reg[31]_0\(26) => I_MSTR_SCC_n_7,
      \sig_cmd_addr_reg_reg[31]_0\(25) => I_MSTR_SCC_n_8,
      \sig_cmd_addr_reg_reg[31]_0\(24) => I_MSTR_SCC_n_9,
      \sig_cmd_addr_reg_reg[31]_0\(23) => I_MSTR_SCC_n_10,
      \sig_cmd_addr_reg_reg[31]_0\(22) => I_MSTR_SCC_n_11,
      \sig_cmd_addr_reg_reg[31]_0\(21) => I_MSTR_SCC_n_12,
      \sig_cmd_addr_reg_reg[31]_0\(20) => I_MSTR_SCC_n_13,
      \sig_cmd_addr_reg_reg[31]_0\(19) => I_MSTR_SCC_n_14,
      \sig_cmd_addr_reg_reg[31]_0\(18) => I_MSTR_SCC_n_15,
      \sig_cmd_addr_reg_reg[31]_0\(17) => I_MSTR_SCC_n_16,
      \sig_cmd_addr_reg_reg[31]_0\(16) => I_MSTR_SCC_n_17,
      \sig_cmd_addr_reg_reg[31]_0\(15) => I_MSTR_SCC_n_18,
      \sig_cmd_addr_reg_reg[31]_0\(14) => I_MSTR_SCC_n_19,
      \sig_cmd_addr_reg_reg[31]_0\(13) => I_MSTR_SCC_n_20,
      \sig_cmd_addr_reg_reg[31]_0\(12) => I_MSTR_SCC_n_21,
      \sig_cmd_addr_reg_reg[31]_0\(11) => I_MSTR_SCC_n_22,
      \sig_cmd_addr_reg_reg[31]_0\(10) => I_MSTR_SCC_n_23,
      \sig_cmd_addr_reg_reg[31]_0\(9) => I_MSTR_SCC_n_24,
      \sig_cmd_addr_reg_reg[31]_0\(8) => I_MSTR_SCC_n_25,
      \sig_cmd_addr_reg_reg[31]_0\(7) => I_MSTR_SCC_n_26,
      \sig_cmd_addr_reg_reg[31]_0\(6) => I_MSTR_SCC_n_27,
      \sig_cmd_addr_reg_reg[31]_0\(5) => I_MSTR_SCC_n_28,
      \sig_cmd_addr_reg_reg[31]_0\(4) => I_MSTR_SCC_n_29,
      \sig_cmd_addr_reg_reg[31]_0\(3) => I_MSTR_SCC_n_30,
      \sig_cmd_addr_reg_reg[31]_0\(2) => I_MSTR_SCC_n_31,
      \sig_cmd_addr_reg_reg[31]_0\(1) => I_MSTR_SCC_n_32,
      \sig_cmd_addr_reg_reg[31]_0\(0) => I_MSTR_SCC_n_33,
      \sig_cmd_addr_reg_reg[3]_0\ => I_MSTR_SCC_n_3,
      \sig_cmd_addr_reg_reg[3]_1\ => I_ADDR_CNTL_n_32,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_data2all_tlast_error => sig_data2all_tlast_error,
      sig_load_input_cmd => sig_load_input_cmd,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_stream_rst => sig_stream_rst,
      sm_set_error_reg_0 => I_MSTR_SCC_n_6
    );
I_WR_DATA_CNTL: entity work.design_1_axi_dma_0_1_axi_sg_wrdata_cntl
     port map (
      E(0) => E(0),
      \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0\ => I_WR_DATA_CNTL_n_12,
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0\ => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg\ => \out\,
      follower_full_s2mm => follower_full_s2mm,
      \in\(2) => sig_data2wsc_calc_err,
      \in\(1) => sig_data2wsc_last_err,
      \in\(0) => sig_data2wsc_cmd_cmplt,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_wdata(0) => m_axi_sg_wdata(0),
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wready_0 => m_axi_sg_wready_0,
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      m_axi_sg_wvalid_0 => m_axi_sg_wvalid_0,
      \out\ => sig_addr2data_addr_posted,
      sig_addr2wsc_cmd_fifo_empty => sig_addr2wsc_cmd_fifo_empty,
      sig_calc2dm_calc_err => sig_calc2dm_calc_err,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_reg_empty => sig_cmd_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => I_WR_DATA_CNTL_n_8,
      sig_data2all_tlast_error => sig_data2all_tlast_error,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg_0 => I_WR_STATUS_CNTLR_n_11,
      sig_inhibit_rdy_n => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_push_err2wsc_reg_0 => sig_push_err2wsc_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_push_to_wsc_reg_0 => I_WR_STATUS_CNTLR_n_4,
      sig_stream_rst => sig_stream_rst,
      sig_tlast_err_stop => sig_tlast_err_stop
    );
I_WR_STATUS_CNTLR: entity work.design_1_axi_dma_0_1_axi_sg_wr_status_cntl
     port map (
      D(3) => sig_coelsc_okay_reg,
      D(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      E(0) => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo\,
      FIFO_Full_reg => I_WR_STATUS_CNTLR_n_4,
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0\ => I_CMD_STATUS_n_40,
      \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_1\ => I_WR_DATA_CNTL_n_12,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => I_WR_STATUS_CNTLR_n_11,
      \in\(2) => sig_data2wsc_calc_err,
      \in\(1) => sig_data2wsc_last_err,
      \in\(0) => sig_data2wsc_cmd_cmplt,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_inhibit_rdy_n => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \I_WRESP_STATUS_FIFO/sig_init_done\,
      sig_init_done_0 => \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done\,
      sig_init_done_reg => I_CMD_STATUS_n_8,
      sig_init_done_reg_0 => I_CMD_STATUS_n_9,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_push_to_wsc => sig_push_to_wsc,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_stream_rst => sig_stream_rst,
      sig_tlast_err_stop => sig_tlast_err_stop,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_datamover_s2mm_full_wrap is
  port (
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wlast : out STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    s2mm_halt_cmplt : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    s_axis_s2mm_cmd_tready : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    s2mm_decerr_i : out STD_LOGIC;
    s2mm_interr_i : out STD_LOGIC;
    s2mm_slverr_i : out STD_LOGIC;
    sts_received_i_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 22 downto 0 );
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid_split : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_tlast : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg\ : in STD_LOGIC;
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awready : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]\ : in STD_LOGIC_VECTOR ( 55 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_datamover_s2mm_full_wrap : entity is "axi_datamover_s2mm_full_wrap";
end design_1_axi_dma_0_1_axi_datamover_s2mm_full_wrap;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_datamover_s2mm_full_wrap is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_121\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_122\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_123\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_124\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_125\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_126\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_13\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_18\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_23\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_24\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_33\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_35\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_36\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_37\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_38\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_39\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_40\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_41\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_42\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_43\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_44\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_45\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_46\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_47\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_48\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_49\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_50\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_51\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_52\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_100\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_102\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_103\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_104\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_105\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_106\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_107\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_108\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_109\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_110\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_111\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_112\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_113\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_97\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_98\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_99\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_1\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_100\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_104\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_105\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_106\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_107\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_108\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_109\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_110\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_111\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_12\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_13\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_14\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_15\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_16\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_17\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_18\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_19\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_20\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_21\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_22\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_23\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_24\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_25\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_26\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_27\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_28\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_29\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_30\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_31\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_32\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_33\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_34\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_35\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_36\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_39\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_4\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_40\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_41\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_42\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_43\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_44\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_45\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_46\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_48\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_49\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_50\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_51\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_52\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_53\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_54\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_55\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_57\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_58\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_59\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_6\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_60\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_61\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_62\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_63\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_64\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_66\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_67\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_68\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_69\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_7\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_70\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_71\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_72\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_73\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_75\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_76\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_77\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_78\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_79\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_80\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_81\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_82\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_84\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_85\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_86\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_87\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_88\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_89\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_90\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_91\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_93\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_94\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_95\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_96\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_97\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_98\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_99\ : STD_LOGIC;
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo\ : STD_LOGIC;
  signal I_ADDR_CNTL_n_1 : STD_LOGIC;
  signal \I_CMD_FIFO/sig_init_done\ : STD_LOGIC;
  signal I_CMD_STATUS_n_33 : STD_LOGIC;
  signal I_CMD_STATUS_n_34 : STD_LOGIC;
  signal \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \I_DRE_CNTL_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal I_RESET_n_4 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_0 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_35 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_54 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_55 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_56 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_57 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_58 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_59 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_60 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_32 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_33 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_34 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_37 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_40 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_41 : STD_LOGIC;
  signal dre2skid_wready : STD_LOGIC;
  signal lsig_0ffset_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal lsig_end_of_cmd_reg : STD_LOGIC;
  signal lsig_eop_reg : STD_LOGIC;
  signal lsig_first_dbeat : STD_LOGIC;
  signal \lsig_strb_slice_reg[0]_0\ : STD_LOGIC;
  signal \lsig_strb_slice_reg[1]_13\ : STD_LOGIC;
  signal \lsig_strb_slice_reg[2]_6\ : STD_LOGIC;
  signal \lsig_strb_slice_reg[3]_11\ : STD_LOGIC;
  signal \lsig_strb_slice_reg[4]_4\ : STD_LOGIC;
  signal \lsig_strb_slice_reg[5]_9\ : STD_LOGIC;
  signal \lsig_strb_slice_reg[6]_2\ : STD_LOGIC;
  signal \lsig_strb_slice_reg[7]_8\ : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_10_out : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_19_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_22_out : STD_LOGIC;
  signal p_27_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_2_out : STD_LOGIC;
  signal p_30_out : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal p_32_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal p_9_out : STD_LOGIC;
  signal \^s2mm_halt_cmplt\ : STD_LOGIC;
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr2wsc_calc_error : STD_LOGIC;
  signal sig_addr_reg_empty : STD_LOGIC;
  signal sig_adjusted_addr_incr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sig_byte_cntr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_child_addr_cntr_lsh_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_child_qual_first_of_2 : STD_LOGIC;
  signal sig_child_tag_reg0 : STD_LOGIC;
  signal sig_clr_dbc_reg : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_cmd2mstr_command : STD_LOGIC_VECTOR ( 66 downto 0 );
  signal sig_cmd_stat_rst_user_reg_n_cdc_from_reg : STD_LOGIC;
  signal sig_csm_pop_child_cmd : STD_LOGIC;
  signal sig_data2skid_wlast : STD_LOGIC;
  signal sig_data2skid_wstrb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_data2wsc_bytes_rcvd : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal sig_data2wsc_calc_err : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt : STD_LOGIC;
  signal sig_data2wsc_eop : STD_LOGIC;
  signal sig_data2wsc_valid : STD_LOGIC;
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_dre2ibtt_eop : STD_LOGIC;
  signal sig_dre2ibtt_tlast : STD_LOGIC;
  signal sig_good_strm_dbeat11_out : STD_LOGIC;
  signal sig_halt_reg : STD_LOGIC;
  signal sig_halt_reg_dly2 : STD_LOGIC;
  signal sig_halt_reg_dly3 : STD_LOGIC;
  signal sig_ibtt2wdc_stbs_asserted : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_ibtt2wdc_tdata : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_ibtt2wdc_tlast : STD_LOGIC;
  signal sig_ibtt2wdc_tstrb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_ibtt2wdc_tvalid : STD_LOGIC;
  signal sig_incr_dbeat_cntr : STD_LOGIC;
  signal sig_input_cache_type_reg0 : STD_LOGIC;
  signal sig_input_reg_empty : STD_LOGIC;
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_pop_xd_fifo : STD_LOGIC;
  signal sig_psm_halt : STD_LOGIC;
  signal sig_psm_pop_input_cmd : STD_LOGIC;
  signal sig_push_input_reg12_out : STD_LOGIC;
  signal sig_set_push2wsc : STD_LOGIC;
  signal sig_sf2pcc_cmd_cmplt : STD_LOGIC;
  signal sig_sf2pcc_packet_eop : STD_LOGIC;
  signal sig_sf2pcc_xfer_bytes : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sig_sf_strt_addr_offset : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_skid2data_wready : STD_LOGIC;
  signal sig_sstrb_stop_mask : STD_LOGIC;
  signal sig_stat2wsc_status_ready : STD_LOGIC;
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_stream_rst : STD_LOGIC;
  signal sig_wdc_status_going_full : STD_LOGIC;
  signal sig_wsc2stat_status : STD_LOGIC_VECTOR ( 34 downto 4 );
  signal sig_wsc2stat_status_valid : STD_LOGIC;
  signal sig_xfer_len : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal skid2dre_wdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal skid2dre_wlast : STD_LOGIC;
  signal skid2dre_wstrb : STD_LOGIC;
  signal skid2dre_wvalid : STD_LOGIC;
begin
  s2mm_halt_cmplt <= \^s2mm_halt_cmplt\;
\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\: entity work.design_1_axi_dma_0_1_axi_datamover_skid_buf
     port map (
      E(0) => sig_data_reg_out_en,
      Q(7 downto 0) => skid2dre_wdata(7 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => p_0_in2_in,
      s_axis_s2mm_tdata(7 downto 0) => s_axis_s2mm_tdata(7 downto 0),
      s_axis_s2mm_tkeep(0) => s_axis_s2mm_tkeep(0),
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tready => s_axis_s2mm_tready,
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_reg_dly2 => sig_halt_reg_dly2,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_init_reg => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      sig_m_valid_out_reg_0 => skid2dre_wvalid,
      sig_mvalid_stop_reg_reg_0 => dre2skid_wready,
      sig_sready_stop_reg_reg_0 => I_WR_DATA_CNTL_n_56,
      sig_sstrb_stop_mask => sig_sstrb_stop_mask,
      sig_stream_rst => sig_stream_rst,
      skid2dre_wlast => skid2dre_wlast,
      skid2dre_wstrb => skid2dre_wstrb
    );
\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\: entity work.design_1_axi_dma_0_1_axi_datamover_indet_btt
     port map (
      CO(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_45\,
      D(6 downto 0) => sig_xfer_len(7 downto 1),
      DI(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_108\,
      E(0) => sig_good_strm_dbeat11_out,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[3]\(3) => I_WR_DATA_CNTL_n_57,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[3]\(2) => I_WR_DATA_CNTL_n_58,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[3]\(1) => I_WR_DATA_CNTL_n_59,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[3]\(0) => I_WR_DATA_CNTL_n_60,
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_35\,
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[2]\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_33\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_29\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_30\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_31\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_32\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_33\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_34\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_35\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_36\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_27\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_28\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_15\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_93\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_94\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_95\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_96\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_97\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_98\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_99\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_100\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_6\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_7\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_57\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_58\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_59\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_60\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_61\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_62\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_63\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_64\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][1]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_13\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][1]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_14\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]_0\(2 downto 0) => sig_sf_strt_addr_offset(2 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_84\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_85\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_86\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_87\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_88\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_89\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_90\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_91\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_16\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_17\,
      \INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][7]_0\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_48\,
      \INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][7]_0\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_49\,
      \INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][7]_0\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_50\,
      \INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][7]_0\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_51\,
      \INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][7]_0\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_52\,
      \INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][7]_0\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_53\,
      \INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][7]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_54\,
      \INCLUDE_PACKING.DO_REG_SLICES[4].lsig_data_slice_reg_reg[4][7]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_55\,
      \INCLUDE_PACKING.DO_REG_SLICES[4].lsig_flag_slice_reg_reg[4][1]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_18\,
      \INCLUDE_PACKING.DO_REG_SLICES[4].lsig_flag_slice_reg_reg[4][1]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_19\,
      \INCLUDE_PACKING.DO_REG_SLICES[5].lsig_data_slice_reg_reg[5][7]_0\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_75\,
      \INCLUDE_PACKING.DO_REG_SLICES[5].lsig_data_slice_reg_reg[5][7]_0\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_76\,
      \INCLUDE_PACKING.DO_REG_SLICES[5].lsig_data_slice_reg_reg[5][7]_0\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_77\,
      \INCLUDE_PACKING.DO_REG_SLICES[5].lsig_data_slice_reg_reg[5][7]_0\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_78\,
      \INCLUDE_PACKING.DO_REG_SLICES[5].lsig_data_slice_reg_reg[5][7]_0\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_79\,
      \INCLUDE_PACKING.DO_REG_SLICES[5].lsig_data_slice_reg_reg[5][7]_0\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_80\,
      \INCLUDE_PACKING.DO_REG_SLICES[5].lsig_data_slice_reg_reg[5][7]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_81\,
      \INCLUDE_PACKING.DO_REG_SLICES[5].lsig_data_slice_reg_reg[5][7]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_82\,
      \INCLUDE_PACKING.DO_REG_SLICES[5].lsig_flag_slice_reg_reg[5][1]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_20\,
      \INCLUDE_PACKING.DO_REG_SLICES[5].lsig_flag_slice_reg_reg[5][1]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_21\,
      \INCLUDE_PACKING.DO_REG_SLICES[5].lsig_strb_slice_reg_reg[5][0]_0\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_12\,
      \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][7]_0\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_39\,
      \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][7]_0\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_40\,
      \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][7]_0\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_41\,
      \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][7]_0\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_42\,
      \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][7]_0\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_43\,
      \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][7]_0\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_44\,
      \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][7]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_45\,
      \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_data_slice_reg_reg[6][7]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_46\,
      \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg_reg[6][1]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_22\,
      \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_flag_slice_reg_reg[6][1]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_23\,
      \INCLUDE_PACKING.DO_REG_SLICES[6].lsig_strb_slice_reg_reg[6][0]_0\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_24\,
      \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_data_slice_reg_reg[7][7]_0\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_66\,
      \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_data_slice_reg_reg[7][7]_0\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_67\,
      \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_data_slice_reg_reg[7][7]_0\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_68\,
      \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_data_slice_reg_reg[7][7]_0\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_69\,
      \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_data_slice_reg_reg[7][7]_0\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_70\,
      \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_data_slice_reg_reg[7][7]_0\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_71\,
      \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_data_slice_reg_reg[7][7]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_72\,
      \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_data_slice_reg_reg[7][7]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_73\,
      \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_flag_slice_reg_reg[7][1]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_25\,
      \INCLUDE_PACKING.DO_REG_SLICES[7].lsig_flag_slice_reg_reg[7][1]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_26\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_111\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_1\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_110\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]_0\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_105\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_18\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_1\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_106\,
      O(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_37\,
      O(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_38\,
      O(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_39\,
      O(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_40\,
      Q(0) => sig_byte_cntr(0),
      S(3) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_102\,
      S(2) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_103\,
      S(1) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_104\,
      S(0) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_105\,
      SR(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_107\,
      dout(12) => sig_sf2pcc_packet_eop,
      dout(11) => sig_sf2pcc_cmd_cmplt,
      dout(10 downto 0) => sig_sf2pcc_xfer_bytes(10 downto 0),
      empty => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_13\,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_36\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_46\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_47\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_48\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_49\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_24\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]_0\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_50\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_51\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_52\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_41\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_42\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_43\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_44\,
      lsig_0ffset_cntr(2 downto 0) => lsig_0ffset_cntr(2 downto 0),
      lsig_end_of_cmd_reg => lsig_end_of_cmd_reg,
      lsig_eop_reg => lsig_eop_reg,
      lsig_first_dbeat => lsig_first_dbeat,
      \lsig_strb_slice_reg[0]_0\ => \lsig_strb_slice_reg[0]_0\,
      \lsig_strb_slice_reg[1]_13\ => \lsig_strb_slice_reg[1]_13\,
      \lsig_strb_slice_reg[2]_6\ => \lsig_strb_slice_reg[2]_6\,
      \lsig_strb_slice_reg[3]_11\ => \lsig_strb_slice_reg[3]_11\,
      \lsig_strb_slice_reg[4]_4\ => \lsig_strb_slice_reg[4]_4\,
      \lsig_strb_slice_reg[5]_9\ => \lsig_strb_slice_reg[5]_9\,
      \lsig_strb_slice_reg[6]_2\ => \lsig_strb_slice_reg[6]_2\,
      \lsig_strb_slice_reg[7]_8\ => \lsig_strb_slice_reg[7]_8\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => sig_ibtt2wdc_tvalid,
      p_32_out => p_32_out,
      rd_en => sig_pop_xd_fifo,
      sig_adjusted_addr_incr(10 downto 0) => sig_adjusted_addr_incr(10 downto 0),
      \sig_burst_dbeat_cntr_reg[6]_0\(0) => sig_incr_dbeat_cntr,
      \sig_byte_cntr_reg[10]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_104\,
      \sig_byte_cntr_reg[3]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_109\,
      sig_child_addr_cntr_lsh_reg(2 downto 0) => sig_child_addr_cntr_lsh_reg(2 downto 0),
      \sig_child_addr_cntr_lsh_reg[11]\(3) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_97\,
      \sig_child_addr_cntr_lsh_reg[11]\(2) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_98\,
      \sig_child_addr_cntr_lsh_reg[11]\(1) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_99\,
      \sig_child_addr_cntr_lsh_reg[11]\(0) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_100\,
      \sig_child_addr_cntr_lsh_reg[7]\(3) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_106\,
      \sig_child_addr_cntr_lsh_reg[7]\(2) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_107\,
      \sig_child_addr_cntr_lsh_reg[7]\(1) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_108\,
      \sig_child_addr_cntr_lsh_reg[7]\(0) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_109\,
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_child_qual_first_of_2_reg => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_23\,
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      \sig_data_reg_out_reg[67]\(67 downto 64) => sig_ibtt2wdc_stbs_asserted(3 downto 0),
      \sig_data_reg_out_reg[67]\(63 downto 0) => sig_ibtt2wdc_tdata(63 downto 0),
      sig_dre2ibtt_eop => sig_dre2ibtt_eop,
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_ibtt2wdc_tlast => sig_ibtt2wdc_tlast,
      sig_init_reg => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      sig_m_valid_dup_reg => I_WR_DATA_CNTL_n_55,
      sig_m_valid_out_reg => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_121\,
      sig_m_valid_out_reg_0(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_122\,
      sig_m_valid_out_reg_1(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_123\,
      sig_m_valid_out_reg_1(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_124\,
      sig_m_valid_out_reg_1(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_125\,
      sig_m_valid_out_reg_1(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_126\,
      sig_m_valid_out_reg_2 => I_WR_STATUS_CNTLR_n_41,
      \sig_strb_reg_out_reg[7]\(7 downto 0) => sig_ibtt2wdc_tstrb(7 downto 0),
      sig_stream_rst => sig_stream_rst
    );
\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\: entity work.design_1_axi_dma_0_1_axi_datamover_ibttcc
     port map (
      CO(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_45\,
      D(6 downto 0) => sig_xfer_len(7 downto 1),
      \FSM_onehot_sig_csm_state_reg[1]_0\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32\,
      \FSM_onehot_sig_csm_state_reg[4]_0\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_24\,
      O(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_37\,
      O(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_38\,
      O(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_39\,
      O(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_40\,
      Q(55 downto 24) => sig_cmd2mstr_command(66 downto 35),
      Q(23) => sig_cmd2mstr_command(26),
      Q(22 downto 0) => sig_cmd2mstr_command(22 downto 0),
      S(3) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_102\,
      S(2) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_103\,
      S(1) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_104\,
      S(0) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_105\,
      SR(0) => sig_child_tag_reg0,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\ => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_111\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]\ => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_112\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]\ => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_113\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\ => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_110\,
      dout(12) => sig_sf2pcc_packet_eop,
      dout(11) => sig_sf2pcc_cmd_cmplt,
      dout(10 downto 0) => sig_sf2pcc_xfer_bytes(10 downto 0),
      empty => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_13\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(3) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_106\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(2) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_107\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(1) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_108\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(0) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_109\,
      \in\(41) => p_13_out,
      \in\(40) => p_27_out(0),
      \in\(39 downto 32) => p_19_out(7 downto 0),
      \in\(31 downto 3) => p_30_out(31 downto 3),
      \in\(2 downto 0) => p_20_out(2 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_10_out => p_10_out,
      p_11_out => p_11_out,
      p_22_out => p_22_out,
      p_32_out => p_32_out,
      p_9_out => p_9_out,
      rd_en => sig_pop_xd_fifo,
      sig_adjusted_addr_incr(10 downto 0) => sig_adjusted_addr_incr(10 downto 0),
      sig_calc_error_reg_reg_0 => I_CMD_STATUS_n_33,
      \sig_child_addr_cntr_lsh_reg[11]_0\(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_46\,
      \sig_child_addr_cntr_lsh_reg[11]_0\(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_47\,
      \sig_child_addr_cntr_lsh_reg[11]_0\(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_48\,
      \sig_child_addr_cntr_lsh_reg[11]_0\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_49\,
      \sig_child_addr_cntr_lsh_reg[2]_0\(2 downto 0) => sig_child_addr_cntr_lsh_reg(2 downto 0),
      \sig_child_addr_cntr_lsh_reg[7]_0\(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_41\,
      \sig_child_addr_cntr_lsh_reg[7]_0\(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_42\,
      \sig_child_addr_cntr_lsh_reg[7]_0\(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_43\,
      \sig_child_addr_cntr_lsh_reg[7]_0\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_44\,
      \sig_child_addr_reg_reg[11]_0\(3) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_97\,
      \sig_child_addr_reg_reg[11]_0\(2) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_98\,
      \sig_child_addr_reg_reg[11]_0\(1) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_99\,
      \sig_child_addr_reg_reg[11]_0\(0) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_100\,
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_cmd2addr_valid_reg_0 => I_ADDR_CNTL_n_1,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_inhibit_rdy_n => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_0 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_1 => \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      \sig_input_addr_reg_reg[31]_0\(0) => sig_input_cache_type_reg0,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_psm_halt => sig_psm_halt,
      sig_psm_pop_input_cmd => sig_psm_pop_input_cmd,
      sig_push_input_reg12_out => sig_push_input_reg12_out,
      \sig_realign_strt_offset_reg_reg[0]_0\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_1\,
      \sig_realign_strt_offset_reg_reg[2]_0\(27 downto 25) => p_0_out(2 downto 0),
      \sig_realign_strt_offset_reg_reg[2]_0\(24) => p_1_out,
      \sig_realign_strt_offset_reg_reg[2]_0\(23) => p_2_out,
      \sig_realign_strt_offset_reg_reg[2]_0\(22 downto 0) => p_5_out(22 downto 0),
      sig_xfer_cmd_cmplt_reg_reg_0(1) => p_12_out,
      sig_xfer_cmd_cmplt_reg_reg_0(0) => p_14_out,
      sig_xfer_is_seq_reg_reg_0 => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_23\,
      sig_xfer_is_seq_reg_reg_1 => I_WR_DATA_CNTL_n_0,
      \sig_xfer_len_reg_reg[0]_0\(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_50\,
      \sig_xfer_len_reg_reg[0]_0\(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_51\,
      \sig_xfer_len_reg_reg[0]_0\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_52\
    );
\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\: entity work.design_1_axi_dma_0_1_axi_datamover_s2mm_realign
     port map (
      D(7 downto 0) => skid2dre_wdata(7 downto 0),
      DI(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_108\,
      E(0) => sig_data_reg_out_en,
      FIFO_Full_reg => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_1\,
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]_0\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_110\,
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]_1\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_111\,
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[2]_0\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_105\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_33\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_35\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_12\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_15\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_22\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_23\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_25\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_26\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_3\(0) => sig_incr_dbeat_cntr,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_6\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_7\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_18\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_19\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_1\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_20\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_1\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_21\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_2\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_27\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_2\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_28\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_13\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_14\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_16\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[2]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_17\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_106\,
      Q(2 downto 0) => sig_sf_strt_addr_offset(2 downto 0),
      SR(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_107\,
      \in\(27 downto 25) => p_0_out(2 downto 0),
      \in\(24) => p_1_out,
      \in\(23) => p_2_out,
      \in\(22 downto 0) => p_5_out(22 downto 0),
      lsig_0ffset_cntr(2 downto 0) => lsig_0ffset_cntr(2 downto 0),
      lsig_first_dbeat => lsig_first_dbeat,
      \lsig_strb_slice_reg[0]_0\ => \lsig_strb_slice_reg[0]_0\,
      \lsig_strb_slice_reg[1]_13\ => \lsig_strb_slice_reg[1]_13\,
      \lsig_strb_slice_reg[2]_6\ => \lsig_strb_slice_reg[2]_6\,
      \lsig_strb_slice_reg[3]_11\ => \lsig_strb_slice_reg[3]_11\,
      \lsig_strb_slice_reg[4]_4\ => \lsig_strb_slice_reg[4]_4\,
      \lsig_strb_slice_reg[5]_9\ => \lsig_strb_slice_reg[5]_9\,
      \lsig_strb_slice_reg[6]_2\ => \lsig_strb_slice_reg[6]_2\,
      \lsig_strb_slice_reg[7]_8\ => \lsig_strb_slice_reg[7]_8\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => dre2skid_wready,
      p_9_out => p_9_out,
      \sig_burst_dbeat_cntr_reg[6]\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_18\,
      \sig_burst_dbeat_cntr_reg[6]_0\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34\,
      \sig_byte_cntr_reg[3]\(0) => sig_byte_cntr(0),
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_clr_dbc_reg_reg(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_109\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_data_reg_out_reg[7]\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_29\,
      \sig_data_reg_out_reg[7]\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_30\,
      \sig_data_reg_out_reg[7]\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_31\,
      \sig_data_reg_out_reg[7]\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_32\,
      \sig_data_reg_out_reg[7]\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_33\,
      \sig_data_reg_out_reg[7]\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_34\,
      \sig_data_reg_out_reg[7]\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_35\,
      \sig_data_reg_out_reg[7]\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_36\,
      \sig_data_reg_out_reg[7]_0\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_39\,
      \sig_data_reg_out_reg[7]_0\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_40\,
      \sig_data_reg_out_reg[7]_0\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_41\,
      \sig_data_reg_out_reg[7]_0\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_42\,
      \sig_data_reg_out_reg[7]_0\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_43\,
      \sig_data_reg_out_reg[7]_0\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_44\,
      \sig_data_reg_out_reg[7]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_45\,
      \sig_data_reg_out_reg[7]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_46\,
      \sig_data_reg_out_reg[7]_1\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_48\,
      \sig_data_reg_out_reg[7]_1\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_49\,
      \sig_data_reg_out_reg[7]_1\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_50\,
      \sig_data_reg_out_reg[7]_1\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_51\,
      \sig_data_reg_out_reg[7]_1\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_52\,
      \sig_data_reg_out_reg[7]_1\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_53\,
      \sig_data_reg_out_reg[7]_1\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_54\,
      \sig_data_reg_out_reg[7]_1\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_55\,
      \sig_data_reg_out_reg[7]_2\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_57\,
      \sig_data_reg_out_reg[7]_2\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_58\,
      \sig_data_reg_out_reg[7]_2\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_59\,
      \sig_data_reg_out_reg[7]_2\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_60\,
      \sig_data_reg_out_reg[7]_2\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_61\,
      \sig_data_reg_out_reg[7]_2\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_62\,
      \sig_data_reg_out_reg[7]_2\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_63\,
      \sig_data_reg_out_reg[7]_2\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_64\,
      \sig_data_reg_out_reg[7]_3\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_66\,
      \sig_data_reg_out_reg[7]_3\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_67\,
      \sig_data_reg_out_reg[7]_3\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_68\,
      \sig_data_reg_out_reg[7]_3\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_69\,
      \sig_data_reg_out_reg[7]_3\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_70\,
      \sig_data_reg_out_reg[7]_3\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_71\,
      \sig_data_reg_out_reg[7]_3\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_72\,
      \sig_data_reg_out_reg[7]_3\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_73\,
      \sig_data_reg_out_reg[7]_4\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_75\,
      \sig_data_reg_out_reg[7]_4\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_76\,
      \sig_data_reg_out_reg[7]_4\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_77\,
      \sig_data_reg_out_reg[7]_4\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_78\,
      \sig_data_reg_out_reg[7]_4\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_79\,
      \sig_data_reg_out_reg[7]_4\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_80\,
      \sig_data_reg_out_reg[7]_4\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_81\,
      \sig_data_reg_out_reg[7]_4\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_82\,
      \sig_data_reg_out_reg[7]_5\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_84\,
      \sig_data_reg_out_reg[7]_5\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_85\,
      \sig_data_reg_out_reg[7]_5\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_86\,
      \sig_data_reg_out_reg[7]_5\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_87\,
      \sig_data_reg_out_reg[7]_5\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_88\,
      \sig_data_reg_out_reg[7]_5\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_89\,
      \sig_data_reg_out_reg[7]_5\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_90\,
      \sig_data_reg_out_reg[7]_5\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_91\,
      \sig_data_reg_out_reg[7]_6\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_93\,
      \sig_data_reg_out_reg[7]_6\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_94\,
      \sig_data_reg_out_reg[7]_6\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_95\,
      \sig_data_reg_out_reg[7]_6\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_96\,
      \sig_data_reg_out_reg[7]_6\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_97\,
      \sig_data_reg_out_reg[7]_6\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_98\,
      \sig_data_reg_out_reg[7]_6\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_99\,
      \sig_data_reg_out_reg[7]_6\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_100\,
      \sig_data_reg_out_reg[7]_7\ => p_0_in2_in,
      \sig_data_reg_out_reg[7]_8\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_36\,
      sig_dre2ibtt_eop => sig_dre2ibtt_eop,
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_inhibit_rdy_n => \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_reg => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      sig_init_reg2 => \I_DRE_CNTL_FIFO/sig_init_reg2\,
      sig_init_reg2_reg => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_4\,
      sig_m_valid_dup_reg => I_WR_STATUS_CNTLR_n_41,
      sig_m_valid_out_reg => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_24\,
      sig_m_valid_out_reg_0(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_104\,
      sig_s_ready_dup_reg => skid2dre_wvalid,
      sig_stream_rst => sig_stream_rst,
      skid2dre_wlast => skid2dre_wlast,
      skid2dre_wstrb => skid2dre_wstrb
    );
I_ADDR_CNTL: entity work.design_1_axi_dma_0_1_axi_datamover_addr_cntl
     port map (
      FIFO_Full_reg => I_ADDR_CNTL_n_1,
      \in\(41) => p_13_out,
      \in\(40) => p_27_out(0),
      \in\(39 downto 32) => p_19_out(7 downto 0),
      \in\(31 downto 3) => p_30_out(31 downto 3),
      \in\(2 downto 0) => p_20_out(2 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(0) => m_axi_s2mm_awburst(0),
      m_axi_s2mm_awlen(7 downto 0) => m_axi_s2mm_awlen(7 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(1 downto 0) => m_axi_s2mm_awsize(1 downto 0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      \out\ => sig_addr2data_addr_posted,
      p_22_out => p_22_out,
      sig_addr2wsc_calc_error => sig_addr2wsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_reg => sig_halt_reg,
      sig_inhibit_rdy_n => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_done_reg => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_4\,
      sig_stream_rst => sig_stream_rst
    );
I_CMD_STATUS: entity work.design_1_axi_dma_0_1_axi_datamover_cmd_status
     port map (
      D(22 downto 0) => D(22 downto 0),
      E(0) => E(0),
      \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg\ => \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg\,
      Q(55 downto 24) => sig_cmd2mstr_command(66 downto 35),
      Q(23) => sig_cmd2mstr_command(26),
      Q(22 downto 0) => sig_cmd2mstr_command(22 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]\(26) => sig_wsc2stat_status(34),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]\(25 downto 3) => sig_wsc2stat_status(30 downto 8),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]\(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\(0) => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]\(55 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]\(55 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => I_CMD_STATUS_n_34,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      p_10_out => p_10_out,
      p_8_out => p_8_out,
      s2mm_decerr_i => s2mm_decerr_i,
      s2mm_interr_i => s2mm_interr_i,
      s2mm_slverr_i => s2mm_slverr_i,
      s_axis_s2mm_cmd_tready => s_axis_s2mm_cmd_tready,
      s_axis_s2mm_cmd_tvalid_split => s_axis_s2mm_cmd_tvalid_split,
      sig_calc_error_reg_reg => I_CMD_STATUS_n_33,
      sig_calc_error_reg_reg_0 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_112\,
      sig_calc_error_reg_reg_1 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_113\,
      sig_calc_error_reg_reg_2 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_110\,
      sig_calc_error_reg_reg_3 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_111\,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_init_done => \I_CMD_FIFO/sig_init_done\,
      sig_init_done_0 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_init_done_reg => I_WR_STATUS_CNTLR_n_32,
      sig_init_done_reg_0 => I_WR_STATUS_CNTLR_n_34,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_psm_halt => sig_psm_halt,
      sig_push_input_reg12_out => sig_push_input_reg12_out,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_stream_rst => sig_stream_rst,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      sts_received_i_reg => sts_received_i_reg
    );
I_RESET: entity work.design_1_axi_dma_0_1_axi_datamover_reset
     port map (
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      s2mm_halt_cmplt => \^s2mm_halt_cmplt\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_halt_cmplt_reg_0 => I_WR_DATA_CNTL_n_54,
      sig_halt_reg => sig_halt_reg,
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      sig_s_h_halt_reg_reg_0 => I_RESET_n_4,
      sig_s_h_halt_reg_reg_1 => sig_s_h_halt_reg_reg,
      sig_stream_rst => sig_stream_rst
    );
I_S2MM_MMAP_SKID_BUF: entity work.design_1_axi_dma_0_1_axi_datamover_skid2mm_buf
     port map (
      D(63 downto 0) => sig_ibtt2wdc_tdata(63 downto 0),
      Q(7 downto 0) => sig_strb_skid_reg(7 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_wdata(63 downto 0) => m_axi_s2mm_wdata(63 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wstrb(7 downto 0) => m_axi_s2mm_wstrb(7 downto 0),
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      \out\ => p_0_in3_in,
      sig_data2skid_wlast => sig_data2skid_wlast,
      sig_init_reg => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      sig_last_skid_mux_out => sig_last_skid_mux_out,
      sig_last_skid_reg => sig_last_skid_reg,
      sig_m_valid_dup_reg_0 => I_WR_STATUS_CNTLR_n_41,
      sig_m_valid_dup_reg_1 => I_WR_DATA_CNTL_n_35,
      sig_s_ready_out_reg_0 => sig_skid2data_wready,
      \sig_strb_reg_out_reg[7]_0\(7 downto 0) => sig_strb_skid_mux_out(7 downto 0),
      \sig_strb_skid_reg_reg[7]_0\(7 downto 0) => sig_data2skid_wstrb(7 downto 0),
      sig_stream_rst => sig_stream_rst
    );
I_WR_DATA_CNTL: entity work.design_1_axi_dma_0_1_axi_datamover_wrdata_cntl
     port map (
      D(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_123\,
      D(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_124\,
      D(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_125\,
      D(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_126\,
      E(0) => sig_good_strm_dbeat11_out,
      FIFO_Full_reg => I_WR_DATA_CNTL_n_0,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0\(3 downto 0) => sig_ibtt2wdc_stbs_asserted(3 downto 0),
      \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_122\,
      \GEN_INDET_BTT.lsig_eop_reg_reg_0\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_121\,
      Q(7 downto 0) => sig_strb_skid_reg(7 downto 0),
      \in\(25) => sig_data2wsc_eop,
      \in\(24 downto 2) => sig_data2wsc_bytes_rcvd(22 downto 0),
      \in\(1) => sig_data2wsc_cmd_cmplt,
      \in\(0) => sig_data2wsc_calc_err,
      lsig_end_of_cmd_reg => lsig_end_of_cmd_reg,
      lsig_eop_reg => lsig_eop_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => sig_ibtt2wdc_tvalid,
      p_11_out => p_11_out,
      s2mm_halt_cmplt => \^s2mm_halt_cmplt\,
      \sig_addr_posted_cntr_reg[2]_0\ => sig_addr2data_addr_posted,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2skid_wlast => sig_data2skid_wlast,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_halt_cmplt_reg => I_WR_STATUS_CNTLR_n_37,
      sig_halt_reg => sig_halt_reg,
      sig_halt_reg_dly2 => sig_halt_reg_dly2,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_halt_reg_dly3_reg_0 => I_WR_DATA_CNTL_n_56,
      sig_halt_reg_reg => I_WR_DATA_CNTL_n_35,
      sig_halt_reg_reg_0 => I_WR_DATA_CNTL_n_55,
      sig_ibtt2wdc_tlast => sig_ibtt2wdc_tlast,
      sig_inhibit_rdy_n => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_done_reg => I_WR_STATUS_CNTLR_n_33,
      sig_last_reg_out_reg => p_0_in3_in,
      sig_last_skid_mux_out => sig_last_skid_mux_out,
      sig_last_skid_reg => sig_last_skid_reg,
      sig_m_valid_out_reg(3) => I_WR_DATA_CNTL_n_57,
      sig_m_valid_out_reg(2) => I_WR_DATA_CNTL_n_58,
      sig_m_valid_out_reg(1) => I_WR_DATA_CNTL_n_59,
      sig_m_valid_out_reg(0) => I_WR_DATA_CNTL_n_60,
      sig_next_calc_error_reg_reg_0 => I_WR_DATA_CNTL_n_54,
      sig_next_calc_error_reg_reg_1 => sig_skid2data_wready,
      sig_next_calc_error_reg_reg_2(13) => p_13_out,
      sig_next_calc_error_reg_reg_2(12) => p_12_out,
      sig_next_calc_error_reg_reg_2(11) => p_14_out,
      sig_next_calc_error_reg_reg_2(10 downto 3) => p_19_out(7 downto 0),
      sig_next_calc_error_reg_reg_2(2 downto 0) => p_20_out(2 downto 0),
      \sig_next_strt_strb_reg_reg[7]_0\(7 downto 0) => sig_strb_skid_mux_out(7 downto 0),
      \sig_next_strt_strb_reg_reg[7]_1\(7 downto 0) => sig_data2skid_wstrb(7 downto 0),
      sig_push_to_wsc_reg_0 => I_WR_STATUS_CNTLR_n_40,
      sig_set_push2wsc => sig_set_push2wsc,
      sig_sstrb_stop_mask => sig_sstrb_stop_mask,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      \sig_strb_reg_out_reg[7]\(7 downto 0) => sig_ibtt2wdc_tstrb(7 downto 0),
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wr_fifo => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo\,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
I_WR_STATUS_CNTLR: entity work.design_1_axi_dma_0_1_axi_datamover_wr_status_cntl
     port map (
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(26) => sig_wsc2stat_status(34),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(25 downto 3) => sig_wsc2stat_status(30 downto 8),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\ => I_CMD_STATUS_n_34,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0\(0) => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo\,
      SR(0) => sig_child_tag_reg0,
      \in\(25) => sig_data2wsc_eop,
      \in\(24 downto 2) => sig_data2wsc_bytes_rcvd(22 downto 0),
      \in\(1) => sig_data2wsc_cmd_cmplt,
      \in\(0) => sig_data2wsc_calc_err,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      \out\ => sig_addr2data_addr_posted,
      sig_addr2wsc_calc_error => sig_addr2wsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_addr_reg_empty_reg => I_WR_STATUS_CNTLR_n_37,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      \sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0\ => I_WR_STATUS_CNTLR_n_40,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_halt_reg => sig_halt_reg,
      sig_halt_reg_reg_0 => I_RESET_n_4,
      sig_init_done => \I_CMD_FIFO/sig_init_done\,
      sig_init_done_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_done_1 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_init_reg => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      sig_init_reg2 => \I_DRE_CNTL_FIFO/sig_init_reg2\,
      sig_init_reg_reg => I_WR_STATUS_CNTLR_n_32,
      sig_init_reg_reg_0 => I_WR_STATUS_CNTLR_n_33,
      sig_init_reg_reg_1 => I_WR_STATUS_CNTLR_n_34,
      sig_init_reg_reg_2(0) => sig_input_cache_type_reg0,
      sig_init_reg_reg_3 => I_WR_STATUS_CNTLR_n_41,
      sig_psm_pop_input_cmd => sig_psm_pop_input_cmd,
      sig_set_push2wsc => sig_set_push2wsc,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wr_fifo => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo\,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_sg_datamover is
  port (
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 27 downto 0 );
    s_axis_ftch_cmd_tready : out STD_LOGIC;
    s_axis_updt_cmd_tready : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC;
    ftch_decerr_i : out STD_LOGIC;
    ftch_slverr_i : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_wready_0 : out STD_LOGIC;
    m_axi_sg_wlast : out STD_LOGIC;
    updt_decerr_i : out STD_LOGIC;
    updt_interr_i : out STD_LOGIC;
    updt_slverr_i : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\ : out STD_LOGIC;
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 25 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    s_axis_ftch_cmd_tvalid : in STD_LOGIC;
    p_18_out_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_bvalid : in STD_LOGIC;
    follower_full_s2mm : in STD_LOGIC;
    m_axi_sg_wvalid_0 : in STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    m_axi_sg_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rlast : in STD_LOGIC;
    p_20_out_1 : in STD_LOGIC;
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 25 downto 0 );
    D : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_sg_datamover : entity is "axi_sg_datamover";
end design_1_axi_dma_0_1_axi_sg_datamover;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_sg_datamover is
  signal \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER_n_38\ : STD_LOGIC;
  signal \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER_n_39\ : STD_LOGIC;
  signal \I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\ : STD_LOGIC;
  signal \I_CMD_STATUS/I_CMD_FIFO/sig_init_done\ : STD_LOGIC;
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\ : STD_LOGIC;
  signal sig_stream_rst : STD_LOGIC;
begin
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\;
\GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER\: entity work.design_1_axi_dma_0_1_axi_sg_mm2s_basic_wrap
     port map (
      Q(25 downto 0) => Q(25 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => s_axis_ftch_cmd_tready,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      ftch_decerr_i => ftch_decerr_i,
      ftch_slverr_i => ftch_slverr_i,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_araddr(25 downto 0) => m_axi_sg_araddr(25 downto 0),
      m_axi_sg_arburst(0) => m_axi_sg_arburst(0),
      m_axi_sg_arlen(0) => m_axi_sg_arlen(0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      p_18_out_0 => p_18_out_0,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      sig_init_done => \I_CMD_STATUS/I_CMD_FIFO/sig_init_done\,
      sig_init_done_0 => \I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_init_done_reg => \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER_n_38\,
      sig_init_done_reg_0 => \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER_n_39\,
      sig_stream_rst => sig_stream_rst
    );
\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER\: entity work.design_1_axi_dma_0_1_axi_sg_s2mm_basic_wrap
     port map (
      D(26 downto 0) => D(26 downto 0),
      E(0) => E(0),
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ => \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\ => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\,
      follower_full_s2mm => follower_full_s2mm,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_awaddr(27 downto 0) => m_axi_sg_awaddr(27 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(0) => m_axi_sg_awsize(0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      m_axi_sg_wdata(0) => m_axi_sg_wdata(0),
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wready_0 => m_axi_sg_wready_0,
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      m_axi_sg_wvalid_0 => m_axi_sg_wvalid_0,
      \out\ => \out\,
      p_18_out_0 => p_18_out_0,
      p_20_out_1 => p_20_out_1,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      sig_init_done => \I_CMD_STATUS/I_CMD_FIFO/sig_init_done\,
      sig_init_done_0 => \I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_init_reg_reg => \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER_n_38\,
      sig_init_reg_reg_0 => \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER_n_39\,
      sig_push_err2wsc_reg => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_stream_rst => sig_stream_rst,
      updt_decerr_i => updt_decerr_i,
      updt_interr_i => updt_interr_i,
      updt_slverr_i => updt_slverr_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_datamover is
  port (
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wlast : out STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    s2mm_halt_cmplt : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    s_axis_s2mm_cmd_tready : out STD_LOGIC;
    m_axis_s2mm_sts_tvalid_int : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    s2mm_decerr_i : out STD_LOGIC;
    s2mm_interr_i : out STD_LOGIC;
    s2mm_slverr_i : out STD_LOGIC;
    sts_received_i_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 22 downto 0 );
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid_split : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_tlast : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg\ : in STD_LOGIC;
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awready : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]\ : in STD_LOGIC_VECTOR ( 55 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_datamover : entity is "axi_datamover";
end design_1_axi_dma_0_1_axi_datamover;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_datamover is
begin
\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\: entity work.design_1_axi_dma_0_1_axi_datamover_s2mm_full_wrap
     port map (
      D(22 downto 0) => D(22 downto 0),
      E(0) => E(0),
      \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg\ => \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]\(55 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]\(55 downto 0),
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => m_axis_s2mm_sts_tvalid_int,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(0) => m_axi_s2mm_awburst(0),
      m_axi_s2mm_awlen(7 downto 0) => m_axi_s2mm_awlen(7 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(1 downto 0) => m_axi_s2mm_awsize(1 downto 0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      m_axi_s2mm_wdata(63 downto 0) => m_axi_s2mm_wdata(63 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wstrb(7 downto 0) => m_axi_s2mm_wstrb(7 downto 0),
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      \out\ => \out\,
      p_8_out => p_8_out,
      s2mm_decerr_i => s2mm_decerr_i,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_interr_i => s2mm_interr_i,
      s2mm_slverr_i => s2mm_slverr_i,
      s_axis_s2mm_cmd_tready => s_axis_s2mm_cmd_tready,
      s_axis_s2mm_cmd_tvalid_split => s_axis_s2mm_cmd_tvalid_split,
      s_axis_s2mm_tdata(7 downto 0) => s_axis_s2mm_tdata(7 downto 0),
      s_axis_s2mm_tkeep(0) => s_axis_s2mm_tkeep(0),
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tready => s_axis_s2mm_tready,
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid,
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      sig_s_h_halt_reg_reg => sig_s_h_halt_reg_reg,
      sts_received_i_reg => sts_received_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_sg is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_awvalid : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg\ : out STD_LOGIC;
    p_17_out : out STD_LOGIC;
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 27 downto 0 );
    p_32_out : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    p_26_out : out STD_LOGIC;
    p_24_out : out STD_LOGIC;
    p_23_out : out STD_LOGIC;
    p_22_out : out STD_LOGIC;
    ptr2_queue_full : out STD_LOGIC;
    sts2_queue_full : out STD_LOGIC;
    ch2_delay_cnt_en : out STD_LOGIC;
    p_18_out : out STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 28 downto 0 );
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 81 downto 0 );
    s2mm_all_idle : out STD_LOGIC;
    queue_rden2_new : out STD_LOGIC;
    s2mm_stop_i2_out : out STD_LOGIC;
    s2mm_halted_set0 : out STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_wlast : out STD_LOGIC;
    \GEN_S2MM.queue_dout2_valid_reg\ : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[3]\ : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\ : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sg_ftch_error0 : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_updt_interr_set_reg\ : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg\ : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg\ : out STD_LOGIC;
    \dmacr_i_reg[0]\ : out STD_LOGIC;
    \GEN_ASYNC_RESET.scndry_resetn_reg\ : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg\ : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg\ : out STD_LOGIC;
    \GEN_CH2_UPDATE.ch2_dma_interr_set_reg\ : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 25 downto 0 );
    p_4_out : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    sinit : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \out\ : in STD_LOGIC;
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rvalid : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ : in STD_LOGIC;
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg\ : in STD_LOGIC;
    \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0\ : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    scndry_vect_out : in STD_LOGIC_VECTOR ( 25 downto 0 );
    p_0_in : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cmnds_queued_shift : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_cs : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_updtptr_tlast : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC;
    s2mm_halted_set_reg : in STD_LOGIC;
    dma_s2mm_error : in STD_LOGIC;
    soft_reset : in STD_LOGIC;
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[1]\ : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_irqthresh_wren : in STD_LOGIC;
    \p_9_in_carry__0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    s_axis_s2mm_cmd_tready : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid_split : in STD_LOGIC;
    sg_interr_reg : in STD_LOGIC;
    sg_slverr_reg : in STD_LOGIC;
    sg_decerr_reg : in STD_LOGIC;
    s_axis_s2mm_updtsts_tvalid : in STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    dma_slverr_reg : in STD_LOGIC;
    dma_decerr_reg : in STD_LOGIC;
    dma_interr_reg : in STD_LOGIC;
    \GEN_S2MM.reg2_reg[64]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_sg : entity is "axi_sg";
end design_1_axi_dma_0_1_axi_sg;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_sg is
  signal \^gen_ch2_update.ch2_updt_ioc_irq_set_reg\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_11\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_14\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_4\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_39\ : STD_LOGIC;
  signal \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \GEN_QUEUE.FTCH_QUEUE_I/p_2_out\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_empty_s2mm\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_s2mm\ : STD_LOGIC;
  signal \GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr2_queue_empty\ : STD_LOGIC;
  signal \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo\ : STD_LOGIC;
  signal \I_FTCH_CMDSTS_IF/ftch_decerr_i\ : STD_LOGIC;
  signal \I_FTCH_CMDSTS_IF/ftch_slverr_i\ : STD_LOGIC;
  signal \I_FTCH_PNTR_MNGR/ch2_use_crntdesc\ : STD_LOGIC;
  signal I_SG_AXI_DATAMOVER_n_37 : STD_LOGIC;
  signal I_SG_AXI_DATAMOVER_n_42 : STD_LOGIC;
  signal I_SG_AXI_DATAMOVER_n_47 : STD_LOGIC;
  signal I_SG_AXI_DATAMOVER_n_48 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_40 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_41 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_42 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_43 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_44 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_45 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_46 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_47 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_48 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_49 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_50 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_51 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_52 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_53 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_54 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_55 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_56 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_57 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_58 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_59 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_60 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_61 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_62 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_63 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_64 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_65 : STD_LOGIC;
  signal I_SG_FETCH_MNGR_n_9 : STD_LOGIC;
  signal I_SG_FETCH_QUEUE_n_116 : STD_LOGIC;
  signal \I_UPDT_CMDSTS_IF/updt_decerr_i\ : STD_LOGIC;
  signal \I_UPDT_CMDSTS_IF/updt_interr_i\ : STD_LOGIC;
  signal \I_UPDT_CMDSTS_IF/updt_slverr_i\ : STD_LOGIC;
  signal L : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal ch2_ftch_active : STD_LOGIC;
  signal ch2_ftch_pause : STD_LOGIC;
  signal ch2_ftch_queue_empty : STD_LOGIC;
  signal ch2_nxtdesc_wren : STD_LOGIC;
  signal ftch_cmnd_data : STD_LOGIC_VECTOR ( 61 downto 38 );
  signal ftch_stale_desc : STD_LOGIC;
  signal \^m_axi_sg_wdata\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal p_0_in4_in : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal \^p_17_out\ : STD_LOGIC;
  signal p_18_out_0 : STD_LOGIC;
  signal p_19_out : STD_LOGIC;
  signal p_19_out_5 : STD_LOGIC_VECTOR ( 63 downto 36 );
  signal p_20_out : STD_LOGIC;
  signal p_20_out_1 : STD_LOGIC;
  signal p_21_out : STD_LOGIC;
  signal \^p_26_out\ : STD_LOGIC;
  signal p_29_out : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal p_30_out : STD_LOGIC;
  signal p_31_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_4_out_4 : STD_LOGIC;
  signal \p_4_out__0\ : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal p_5_out : STD_LOGIC;
  signal p_5_out_3 : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_7_out_2 : STD_LOGIC;
  signal \^ptr2_queue_full\ : STD_LOGIC;
  signal \^s2mm_stop_i2_out\ : STD_LOGIC;
  signal s_axis_ftch_cmd_tready : STD_LOGIC;
  signal s_axis_ftch_cmd_tvalid : STD_LOGIC;
  signal s_axis_updt_cmd_tready : STD_LOGIC;
  signal \^sg_ftch_error0\ : STD_LOGIC;
begin
  \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg\ <= \^gen_ch2_update.ch2_updt_ioc_irq_set_reg\;
  \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(1 downto 0) <= \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\(1 downto 0);
  m_axi_sg_wdata(28 downto 0) <= \^m_axi_sg_wdata\(28 downto 0);
  p_17_out <= \^p_17_out\;
  p_26_out <= \^p_26_out\;
  ptr2_queue_full <= \^ptr2_queue_full\;
  s2mm_stop_i2_out <= \^s2mm_stop_i2_out\;
  sg_ftch_error0 <= \^sg_ftch_error0\;
\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR\: entity work.design_1_axi_dma_0_1_axi_sg_updt_mngr
     port map (
      E(0) => \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo\,
      \GEN_CH2_UPDATE.ch2_active_i_reg\ => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_4\,
      \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg\(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_14\,
      \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg_0\ => \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg\,
      \GEN_CH2_UPDATE.ch2_dma_interr_set_reg\ => \GEN_CH2_UPDATE.ch2_dma_interr_set_reg\,
      \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg\ => \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg\,
      \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg\ => p_22_out,
      \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg_0\ => \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg\,
      \GEN_CH2_UPDATE.ch2_updt_idle_reg\ => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_39\,
      \GEN_CH2_UPDATE.ch2_updt_interr_set_reg\ => p_24_out,
      \GEN_CH2_UPDATE.ch2_updt_interr_set_reg_0\ => \GEN_CH2_UPDATE.ch2_updt_interr_set_reg\,
      \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg\ => \^gen_ch2_update.ch2_updt_ioc_irq_set_reg\,
      \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_0\(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13\,
      \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg\ => p_23_out,
      \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg_0\ => \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg\,
      \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]\ => \^p_17_out\,
      \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0\(0) => \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg\(0),
      Q(26 downto 1) => p_19_out_5(63 downto 38),
      Q(0) => p_19_out_5(36),
      dma_decerr_reg => dma_decerr_reg,
      dma_interr_reg => dma_interr_reg,
      dma_slverr_reg => dma_slverr_reg,
      follower_empty_s2mm => \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_empty_s2mm\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\ => \out\,
      p_19_out => p_19_out,
      p_20_out => p_20_out,
      p_20_out_1 => p_20_out_1,
      p_21_out => p_21_out,
      p_26_out => \^p_26_out\,
      p_29_out => p_29_out,
      p_30_out => p_30_out,
      p_31_out => p_31_out,
      p_3_out => p_3_out,
      p_4_out_4 => p_4_out_4,
      p_5_out => p_5_out,
      p_5_out_3 => p_5_out_3,
      p_6_out => p_6_out,
      p_7_out_2 => p_7_out_2,
      ptr2_queue_empty => \GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr2_queue_empty\,
      s2mm_irqthresh_wren => s2mm_irqthresh_wren,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      sg_decerr_reg => sg_decerr_reg,
      sg_ftch_error0 => \^sg_ftch_error0\,
      sg_interr_reg => sg_interr_reg,
      sg_slverr_reg => sg_slverr_reg,
      sinit => sinit,
      \update_address_reg[31]\(25 downto 0) => L(31 downto 6),
      \update_address_reg[4]\(0) => p_15_out,
      updt_decerr_i => \I_UPDT_CMDSTS_IF/updt_decerr_i\,
      updt_done_reg => I_SG_AXI_DATAMOVER_n_47,
      \updt_error_addr_reg[31]\(25 downto 0) => p_16_out(31 downto 6),
      updt_error_reg => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_11\,
      updt_interr_i => \I_UPDT_CMDSTS_IF/updt_interr_i\,
      updt_slverr_i => \I_UPDT_CMDSTS_IF/updt_slverr_i\
    );
\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE\: entity work.design_1_axi_dma_0_1_axi_sg_updt_q_mngr
     port map (
      \FSM_sequential_pntr_cs_reg[1]\ => I_SG_AXI_DATAMOVER_n_42,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]\(0) => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]\(0),
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(28 downto 0) => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(28 downto 0),
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.follower_empty_s2mm_reg\ => I_SG_AXI_DATAMOVER_n_48,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]\(0) => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]\(0),
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0\(25 downto 0) => \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0\(25 downto 0),
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_empty_reg\ => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_39\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_full_reg\ => \^ptr2_queue_full\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.updt_active_d2_reg\ => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_4\,
      Q(25 downto 0) => L(31 downto 6),
      follower_empty_s2mm => \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_empty_s2mm\,
      follower_full_s2mm => \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_s2mm\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_wdata(28 downto 0) => \^m_axi_sg_wdata\(28 downto 0),
      \out\ => \out\,
      p_19_out => p_19_out,
      p_20_out => p_20_out,
      p_21_out => p_21_out,
      p_4_out_4 => p_4_out_4,
      p_5_out => p_5_out,
      p_5_out_3 => p_5_out_3,
      p_6_out => p_6_out,
      p_7_out_2 => p_7_out_2,
      ptr2_queue_empty => \GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr2_queue_empty\,
      s_axis_s2mm_updtptr_tlast => s_axis_s2mm_updtptr_tlast,
      s_axis_s2mm_updtsts_tvalid => s_axis_s2mm_updtsts_tvalid,
      sinit => sinit,
      sts2_queue_full => sts2_queue_full,
      updt2_ioc_reg => \^gen_ch2_update.ch2_updt_ioc_irq_set_reg\,
      updt_curdesc_wren_reg(0) => p_15_out
    );
\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT\: entity work.design_1_axi_dma_0_1_axi_sg_intrpt
     port map (
      E(0) => E(0),
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\ => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[3]_0\ => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[3]\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0\(0) => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0\(0),
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_0\ => \^p_17_out\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg_1\ => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\,
      \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg_0\(0) => \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg\(0),
      \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg_1\ => \^gen_ch2_update.ch2_updt_ioc_irq_set_reg\,
      \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]_0\(0) => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]\(0),
      \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[1]_0\ => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[1]\,
      \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_0\(7 downto 0) => \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]\(7 downto 0),
      \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]_1\(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13\,
      Q(7 downto 0) => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(7 downto 0),
      ch2_delay_cnt_en => ch2_delay_cnt_en,
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\ => \out\,
      p_18_out => p_18_out,
      p_4_out => p_4_out,
      p_7_out => p_7_out,
      s2mm_dmacr(9 downto 0) => s2mm_dmacr(11 downto 2),
      s2mm_irqthresh_wren => s2mm_irqthresh_wren,
      sinit => sinit
    );
I_SG_AXI_DATAMOVER: entity work.design_1_axi_dma_0_1_axi_sg_datamover
     port map (
      D(26 downto 1) => p_19_out_5(63 downto 38),
      D(0) => p_19_out_5(36),
      E(0) => \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo\,
      \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg\ => I_SG_AXI_DATAMOVER_n_48,
      Q(25 downto 24) => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\(1 downto 0),
      Q(23 downto 0) => ftch_cmnd_data(61 downto 38),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\ => I_SG_AXI_DATAMOVER_n_47,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => I_SG_AXI_DATAMOVER_n_37,
      follower_full_s2mm => \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_s2mm\,
      ftch_decerr_i => \I_FTCH_CMDSTS_IF/ftch_decerr_i\,
      ftch_slverr_i => \I_FTCH_CMDSTS_IF/ftch_slverr_i\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_araddr(25 downto 0) => m_axi_sg_araddr(25 downto 0),
      m_axi_sg_arburst(0) => m_axi_sg_arburst(0),
      m_axi_sg_arlen(0) => m_axi_sg_arlen(0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      m_axi_sg_awaddr(27 downto 0) => m_axi_sg_awaddr(27 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(0) => m_axi_sg_awsize(0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axi_sg_wdata(0) => \^m_axi_sg_wdata\(28),
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wready_0 => I_SG_AXI_DATAMOVER_n_42,
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      m_axi_sg_wvalid_0 => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_4\,
      \out\ => \out\,
      p_18_out_0 => p_18_out_0,
      p_20_out_1 => p_20_out_1,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      s_axis_updt_cmd_tready => s_axis_updt_cmd_tready,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      updt_decerr_i => \I_UPDT_CMDSTS_IF/updt_decerr_i\,
      updt_interr_i => \I_UPDT_CMDSTS_IF/updt_interr_i\,
      updt_slverr_i => \I_UPDT_CMDSTS_IF/updt_slverr_i\
    );
I_SG_FETCH_MNGR: entity work.design_1_axi_dma_0_1_axi_sg_ftch_mngr
     port map (
      D(25) => I_SG_FETCH_MNGR_n_40,
      D(24) => I_SG_FETCH_MNGR_n_41,
      D(23) => I_SG_FETCH_MNGR_n_42,
      D(22) => I_SG_FETCH_MNGR_n_43,
      D(21) => I_SG_FETCH_MNGR_n_44,
      D(20) => I_SG_FETCH_MNGR_n_45,
      D(19) => I_SG_FETCH_MNGR_n_46,
      D(18) => I_SG_FETCH_MNGR_n_47,
      D(17) => I_SG_FETCH_MNGR_n_48,
      D(16) => I_SG_FETCH_MNGR_n_49,
      D(15) => I_SG_FETCH_MNGR_n_50,
      D(14) => I_SG_FETCH_MNGR_n_51,
      D(13) => I_SG_FETCH_MNGR_n_52,
      D(12) => I_SG_FETCH_MNGR_n_53,
      D(11) => I_SG_FETCH_MNGR_n_54,
      D(10) => I_SG_FETCH_MNGR_n_55,
      D(9) => I_SG_FETCH_MNGR_n_56,
      D(8) => I_SG_FETCH_MNGR_n_57,
      D(7) => I_SG_FETCH_MNGR_n_58,
      D(6) => I_SG_FETCH_MNGR_n_59,
      D(5) => I_SG_FETCH_MNGR_n_60,
      D(4) => I_SG_FETCH_MNGR_n_61,
      D(3) => I_SG_FETCH_MNGR_n_62,
      D(2) => I_SG_FETCH_MNGR_n_63,
      D(1) => I_SG_FETCH_MNGR_n_64,
      D(0) => I_SG_FETCH_MNGR_n_65,
      E(0) => \GEN_QUEUE.FTCH_QUEUE_I/p_2_out\,
      \GEN_ASYNC_RESET.scndry_resetn_reg\ => I_SG_FETCH_MNGR_n_9,
      \GEN_ASYNC_RESET.scndry_resetn_reg_0\ => \GEN_ASYNC_RESET.scndry_resetn_reg\,
      \GEN_CH2_FETCH.GEN_CH2_STALE_CHECK.ch2_stale_descriptor_reg\ => \^s2mm_stop_i2_out\,
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(25 downto 24) => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\(1 downto 0),
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(23 downto 0) => ftch_cmnd_data(61 downto 38),
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(25 downto 0) => p_2_in(31 downto 6),
      \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg\ => \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg\,
      \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0\ => \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0\,
      \GEN_S2MM_DMA_CONTROL.s2mm_stop_reg\ => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_11\,
      \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg\ => I_SG_FETCH_QUEUE_n_116,
      Q(0) => p_0_in4_in,
      S(0) => S(0),
      ch2_ftch_active => ch2_ftch_active,
      ch2_ftch_pause => ch2_ftch_pause,
      ch2_ftch_queue_empty => ch2_ftch_queue_empty,
      ch2_nxtdesc_wren => ch2_nxtdesc_wren,
      ch2_use_crntdesc => \I_FTCH_PNTR_MNGR/ch2_use_crntdesc\,
      cmnds_queued_shift(0) => cmnds_queued_shift(0),
      dma_s2mm_error => dma_s2mm_error,
      \dmacr_i_reg[0]\ => \dmacr_i_reg[0]\,
      ftch_decerr_i => \I_FTCH_CMDSTS_IF/ftch_decerr_i\,
      ftch_done_reg => I_SG_AXI_DATAMOVER_n_37,
      \ftch_error_addr_reg[31]\(25 downto 0) => p_16_out(31 downto 6),
      ftch_slverr_i => \I_FTCH_CMDSTS_IF/ftch_slverr_i\,
      ftch_stale_desc => ftch_stale_desc,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_rdata(0) => m_axi_sg_rdata(31),
      m_axi_sg_rresp(0) => m_axi_sg_rresp(1),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      \out\ => \out\,
      p_0_in => p_0_in,
      p_18_out_0 => p_18_out_0,
      p_26_out => \^p_26_out\,
      p_29_out => p_29_out,
      p_30_out => p_30_out,
      p_31_out => p_31_out,
      p_32_out => p_32_out,
      p_3_out => p_3_out,
      p_5_out => p_5_out,
      \p_9_in_carry__0\(23 downto 0) => \p_9_in_carry__0\(23 downto 0),
      s2mm_all_idle => s2mm_all_idle,
      s2mm_cs(0) => s2mm_cs(0),
      s2mm_dmacr(1 downto 0) => s2mm_dmacr(1 downto 0),
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_halted_set0 => s2mm_halted_set0,
      s2mm_halted_set_reg => s2mm_halted_set_reg,
      s_axis_ftch_cmd_tready => s_axis_ftch_cmd_tready,
      s_axis_ftch_cmd_tvalid => s_axis_ftch_cmd_tvalid,
      s_axis_s2mm_updtptr_tlast => s_axis_s2mm_updtptr_tlast,
      sg_ftch_error0 => \^sg_ftch_error0\,
      sinit => sinit,
      soft_reset => soft_reset
    );
I_SG_FETCH_QUEUE: entity work.design_1_axi_dma_0_1_axi_sg_ftch_q_mngr
     port map (
      \CURRENT_BD_32.current_bd_reg[31]\(25 downto 24) => \^gen_pntr_for_ch2.ch2_fetch_address_i_reg[31]\(1 downto 0),
      \CURRENT_BD_32.current_bd_reg[31]\(23 downto 0) => ftch_cmnd_data(61 downto 38),
      \CURRENT_BD_32.current_bd_reg[6]\(0) => \GEN_QUEUE.FTCH_QUEUE_I/p_2_out\,
      D(25 downto 0) => D(25 downto 0),
      E(0) => queue_rden2_new,
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(25 downto 0) => p_2_in(31 downto 6),
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(25 downto 0) => \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(25 downto 0),
      \GEN_S2MM.queue_dout2_new_reg[90]\(81 downto 0) => Q(81 downto 0),
      \GEN_S2MM.queue_dout2_valid_reg\ => p_8_out,
      \GEN_S2MM.queue_dout2_valid_reg_0\ => \GEN_S2MM.queue_dout2_valid_reg\,
      \GEN_S2MM.reg2_reg[64]\(0) => \GEN_S2MM.reg2_reg[64]\(0),
      \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg_0\ => I_SG_FETCH_MNGR_n_9,
      Q(25 downto 0) => \p_4_out__0\(31 downto 6),
      SR(0) => SR(0),
      SS(0) => SS(0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\,
      ch2_ftch_active => ch2_ftch_active,
      ch2_ftch_pause => ch2_ftch_pause,
      ch2_ftch_queue_empty => ch2_ftch_queue_empty,
      ch2_nxtdesc_wren => ch2_nxtdesc_wren,
      ch2_use_crntdesc => \I_FTCH_PNTR_MNGR/ch2_use_crntdesc\,
      \counter_reg[1]_0\ => I_SG_FETCH_QUEUE_n_116,
      \counter_reg[7]_0\(0) => p_0_in4_in,
      ftch_stale_desc => ftch_stale_desc,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_rdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      \out\ => \out\,
      p_0_in => p_0_in,
      p_11_out => p_11_out,
      ptr2_queue_full => \^ptr2_queue_full\,
      s2mm_cs(0) => s2mm_cs(0),
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_stop_i2_out => \^s2mm_stop_i2_out\,
      s_axis_s2mm_cmd_tready => s_axis_s2mm_cmd_tready,
      s_axis_s2mm_cmd_tvalid_split => s_axis_s2mm_cmd_tvalid_split,
      s_axis_s2mm_updtptr_tlast => s_axis_s2mm_updtptr_tlast,
      scndry_vect_out(25 downto 0) => scndry_vect_out(25 downto 0),
      sinit => sinit
    );
\ftch_error_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_14\,
      D => I_SG_FETCH_MNGR_n_61,
      Q => \p_4_out__0\(10),
      R => sinit
    );
\ftch_error_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_14\,
      D => I_SG_FETCH_MNGR_n_60,
      Q => \p_4_out__0\(11),
      R => sinit
    );
\ftch_error_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_14\,
      D => I_SG_FETCH_MNGR_n_59,
      Q => \p_4_out__0\(12),
      R => sinit
    );
\ftch_error_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_14\,
      D => I_SG_FETCH_MNGR_n_58,
      Q => \p_4_out__0\(13),
      R => sinit
    );
\ftch_error_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_14\,
      D => I_SG_FETCH_MNGR_n_57,
      Q => \p_4_out__0\(14),
      R => sinit
    );
\ftch_error_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_14\,
      D => I_SG_FETCH_MNGR_n_56,
      Q => \p_4_out__0\(15),
      R => sinit
    );
\ftch_error_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_14\,
      D => I_SG_FETCH_MNGR_n_55,
      Q => \p_4_out__0\(16),
      R => sinit
    );
\ftch_error_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_14\,
      D => I_SG_FETCH_MNGR_n_54,
      Q => \p_4_out__0\(17),
      R => sinit
    );
\ftch_error_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_14\,
      D => I_SG_FETCH_MNGR_n_53,
      Q => \p_4_out__0\(18),
      R => sinit
    );
\ftch_error_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_14\,
      D => I_SG_FETCH_MNGR_n_52,
      Q => \p_4_out__0\(19),
      R => sinit
    );
\ftch_error_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_14\,
      D => I_SG_FETCH_MNGR_n_51,
      Q => \p_4_out__0\(20),
      R => sinit
    );
\ftch_error_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_14\,
      D => I_SG_FETCH_MNGR_n_50,
      Q => \p_4_out__0\(21),
      R => sinit
    );
\ftch_error_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_14\,
      D => I_SG_FETCH_MNGR_n_49,
      Q => \p_4_out__0\(22),
      R => sinit
    );
\ftch_error_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_14\,
      D => I_SG_FETCH_MNGR_n_48,
      Q => \p_4_out__0\(23),
      R => sinit
    );
\ftch_error_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_14\,
      D => I_SG_FETCH_MNGR_n_47,
      Q => \p_4_out__0\(24),
      R => sinit
    );
\ftch_error_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_14\,
      D => I_SG_FETCH_MNGR_n_46,
      Q => \p_4_out__0\(25),
      R => sinit
    );
\ftch_error_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_14\,
      D => I_SG_FETCH_MNGR_n_45,
      Q => \p_4_out__0\(26),
      R => sinit
    );
\ftch_error_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_14\,
      D => I_SG_FETCH_MNGR_n_44,
      Q => \p_4_out__0\(27),
      R => sinit
    );
\ftch_error_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_14\,
      D => I_SG_FETCH_MNGR_n_43,
      Q => \p_4_out__0\(28),
      R => sinit
    );
\ftch_error_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_14\,
      D => I_SG_FETCH_MNGR_n_42,
      Q => \p_4_out__0\(29),
      R => sinit
    );
\ftch_error_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_14\,
      D => I_SG_FETCH_MNGR_n_41,
      Q => \p_4_out__0\(30),
      R => sinit
    );
\ftch_error_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_14\,
      D => I_SG_FETCH_MNGR_n_40,
      Q => \p_4_out__0\(31),
      R => sinit
    );
\ftch_error_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_14\,
      D => I_SG_FETCH_MNGR_n_65,
      Q => \p_4_out__0\(6),
      R => sinit
    );
\ftch_error_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_14\,
      D => I_SG_FETCH_MNGR_n_64,
      Q => \p_4_out__0\(7),
      R => sinit
    );
\ftch_error_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_14\,
      D => I_SG_FETCH_MNGR_n_63,
      Q => \p_4_out__0\(8),
      R => sinit
    );
\ftch_error_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_sg_aclk,
      CE => \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_14\,
      D => I_SG_FETCH_MNGR_n_62,
      Q => \p_4_out__0\(9),
      R => sinit
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1_axi_dma is
  port (
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_awuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_wlast : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_aruser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_aruser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_tid : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axis_mm2s_tdest : out STD_LOGIC_VECTOR ( 4 downto 0 );
    mm2s_cntrl_reset_out_n : out STD_LOGIC;
    m_axis_mm2s_cntrl_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_cntrl_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_cntrl_tvalid : out STD_LOGIC;
    m_axis_mm2s_cntrl_tready : in STD_LOGIC;
    m_axis_mm2s_cntrl_tlast : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_wlast : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    s_axis_s2mm_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_tid : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axis_s2mm_tdest : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s2mm_sts_reset_out_n : out STD_LOGIC;
    s_axis_s2mm_sts_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_s2mm_sts_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_sts_tvalid : in STD_LOGIC;
    s_axis_s2mm_sts_tready : out STD_LOGIC;
    s_axis_s2mm_sts_tlast : in STD_LOGIC;
    mm2s_introut : out STD_LOGIC;
    s2mm_introut : out STD_LOGIC;
    axi_dma_tstvec : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of design_1_axi_dma_0_1_axi_dma : entity is 125;
  attribute C_ENABLE_MULTI_CHANNEL : integer;
  attribute C_ENABLE_MULTI_CHANNEL of design_1_axi_dma_0_1_axi_dma : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of design_1_axi_dma_0_1_axi_dma : entity is "zynq";
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of design_1_axi_dma_0_1_axi_dma : entity is 0;
  attribute C_INCLUDE_MM2S_DRE : integer;
  attribute C_INCLUDE_MM2S_DRE of design_1_axi_dma_0_1_axi_dma : entity is 0;
  attribute C_INCLUDE_MM2S_SF : integer;
  attribute C_INCLUDE_MM2S_SF of design_1_axi_dma_0_1_axi_dma : entity is 1;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of design_1_axi_dma_0_1_axi_dma : entity is 1;
  attribute C_INCLUDE_S2MM_DRE : integer;
  attribute C_INCLUDE_S2MM_DRE of design_1_axi_dma_0_1_axi_dma : entity is 0;
  attribute C_INCLUDE_S2MM_SF : integer;
  attribute C_INCLUDE_S2MM_SF of design_1_axi_dma_0_1_axi_dma : entity is 1;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of design_1_axi_dma_0_1_axi_dma : entity is 1;
  attribute C_INCREASE_THROUGHPUT : integer;
  attribute C_INCREASE_THROUGHPUT of design_1_axi_dma_0_1_axi_dma : entity is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of design_1_axi_dma_0_1_axi_dma : entity is "axi_dma";
  attribute C_MICRO_DMA : integer;
  attribute C_MICRO_DMA of design_1_axi_dma_0_1_axi_dma : entity is 0;
  attribute C_MM2S_BURST_SIZE : integer;
  attribute C_MM2S_BURST_SIZE of design_1_axi_dma_0_1_axi_dma : entity is 16;
  attribute C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH of design_1_axi_dma_0_1_axi_dma : entity is 32;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH of design_1_axi_dma_0_1_axi_dma : entity is 32;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of design_1_axi_dma_0_1_axi_dma : entity is 32;
  attribute C_M_AXI_MM2S_DATA_WIDTH : integer;
  attribute C_M_AXI_MM2S_DATA_WIDTH of design_1_axi_dma_0_1_axi_dma : entity is 32;
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of design_1_axi_dma_0_1_axi_dma : entity is 32;
  attribute C_M_AXI_S2MM_DATA_WIDTH : integer;
  attribute C_M_AXI_S2MM_DATA_WIDTH of design_1_axi_dma_0_1_axi_dma : entity is 64;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of design_1_axi_dma_0_1_axi_dma : entity is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of design_1_axi_dma_0_1_axi_dma : entity is 32;
  attribute C_NUM_MM2S_CHANNELS : integer;
  attribute C_NUM_MM2S_CHANNELS of design_1_axi_dma_0_1_axi_dma : entity is 1;
  attribute C_NUM_S2MM_CHANNELS : integer;
  attribute C_NUM_S2MM_CHANNELS of design_1_axi_dma_0_1_axi_dma : entity is 1;
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of design_1_axi_dma_0_1_axi_dma : entity is 0;
  attribute C_S2MM_BURST_SIZE : integer;
  attribute C_S2MM_BURST_SIZE of design_1_axi_dma_0_1_axi_dma : entity is 128;
  attribute C_SG_INCLUDE_STSCNTRL_STRM : integer;
  attribute C_SG_INCLUDE_STSCNTRL_STRM of design_1_axi_dma_0_1_axi_dma : entity is 0;
  attribute C_SG_LENGTH_WIDTH : integer;
  attribute C_SG_LENGTH_WIDTH of design_1_axi_dma_0_1_axi_dma : entity is 23;
  attribute C_SG_USE_STSAPP_LENGTH : integer;
  attribute C_SG_USE_STSAPP_LENGTH of design_1_axi_dma_0_1_axi_dma : entity is 0;
  attribute C_S_AXIS_S2MM_STS_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_STS_TDATA_WIDTH of design_1_axi_dma_0_1_axi_dma : entity is 32;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH of design_1_axi_dma_0_1_axi_dma : entity is 8;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of design_1_axi_dma_0_1_axi_dma : entity is 10;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of design_1_axi_dma_0_1_axi_dma : entity is 32;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_dma_0_1_axi_dma : entity is "axi_dma";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_axi_dma_0_1_axi_dma : entity is "yes";
end design_1_axi_dma_0_1_axi_dma;

architecture STRUCTURE of design_1_axi_dma_0_1_axi_dma is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy_to\ : STD_LOGIC;
  signal \GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy_to2\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr2_queue_wren\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit\ : STD_LOGIC;
  signal \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_queue_wren\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_cnt_en\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_4_out\ : STD_LOGIC;
  signal \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_7_out\ : STD_LOGIC;
  signal \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1\ : STD_LOGIC;
  signal \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_re0\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/cmnds_queued_shift\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/s2mm_cs\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/s2mm_halted_set0\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/p_11_out\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_ftch_error0\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_0\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_100\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_101\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_102\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_192\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_193\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_202\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_203\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_204\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_205\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_206\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_207\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_208\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_209\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_210\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_214\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_215\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_216\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_217\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_218\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_219\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_220\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_221\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_222\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_77\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_78\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_79\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_80\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_81\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_82\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_83\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_84\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_85\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_86\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_87\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_88\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_89\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_90\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_91\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_92\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_93\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_94\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_95\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_96\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_97\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_98\ : STD_LOGIC;
  signal \GEN_SG_ENGINE.I_SG_ENGINE_n_99\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_14\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_15\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_16\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_17\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_18\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_19\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_20\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_21\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_22\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_23\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_24\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_25\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_26\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_27\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_28\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_29\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_30\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_31\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_32\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_33\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_34\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_35\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_36\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_37\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_38\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_39\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_40\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_41\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_43\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_45\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_9\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN_n_0\ : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_115 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_20 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_21 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_22 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_23 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_24 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_25 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_53 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_57 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_58 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_59 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_60 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_62 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_13 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_14 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_15 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_16 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_17 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_18 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_19 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_20 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_21 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_22 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_23 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_24 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_25 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_26 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_27 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_28 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_29 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_30 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_31 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_32 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_33 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_34 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_35 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_36 : STD_LOGIC;
  signal I_RST_MODULE_n_12 : STD_LOGIC;
  signal I_RST_MODULE_n_13 : STD_LOGIC;
  signal I_RST_MODULE_n_15 : STD_LOGIC;
  signal I_RST_MODULE_n_16 : STD_LOGIC;
  signal I_RST_MODULE_n_17 : STD_LOGIC;
  signal I_RST_MODULE_n_18 : STD_LOGIC;
  signal \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden2_new\ : STD_LOGIC;
  signal \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit2\ : STD_LOGIC;
  signal \I_SG_FETCH_QUEUE/p_3_out\ : STD_LOGIC_VECTOR ( 95 to 95 );
  signal \^axi_dma_tstvec\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal axi_lite_reset_n : STD_LOGIC;
  signal ch2_taildesc : STD_LOGIC_VECTOR ( 29 downto 6 );
  signal curdesc_lsb_i : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal dm_m_axi_sg_aresetn : STD_LOGIC;
  signal dma_s2mm_error : STD_LOGIC;
  signal ftch_cmnd_data : STD_LOGIC_VECTOR ( 63 downto 62 );
  signal idle : STD_LOGIC;
  signal m_axi_s2mm_aresetn : STD_LOGIC;
  signal \^m_axi_s2mm_awburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_s2mm_awsize\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_sg_araddr\ : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal \^m_axi_sg_arburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m_axi_sg_aresetn : STD_LOGIC;
  signal \^m_axi_sg_arlen\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^m_axi_sg_awaddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_sg_awsize\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal m_axi_sg_hrdresetn : STD_LOGIC;
  signal \^m_axi_sg_wdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^m_axi_sg_wstrb\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m_axis_s2mm_sts_tready : STD_LOGIC;
  signal m_axis_s2mm_sts_tvalid_int : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_11_out : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal p_17_out : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal p_22_out : STD_LOGIC;
  signal p_23_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC;
  signal p_26_out : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal p_8_out_0 : STD_LOGIC;
  signal ptr2_queue_full : STD_LOGIC;
  signal s2mm_all_idle : STD_LOGIC;
  signal s2mm_dmacr : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal s2mm_dmasr : STD_LOGIC;
  signal s2mm_halt : STD_LOGIC;
  signal s2mm_halt_cmplt : STD_LOGIC;
  signal s2mm_irqthresh_wren : STD_LOGIC;
  signal s2mm_new_curdesc : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal s2mm_prmry_resetn : STD_LOGIC;
  signal s2mm_stop : STD_LOGIC;
  signal s2mm_stop_i2_out : STD_LOGIC;
  signal \^s_axi_lite_awready\ : STD_LOGIC;
  signal s_axis_s2mm_cmd_tdata_split : STD_LOGIC_VECTOR ( 26 to 26 );
  signal s_axis_s2mm_cmd_tready : STD_LOGIC;
  signal s_axis_s2mm_cmd_tvalid_split : STD_LOGIC;
  signal \^s_axis_s2mm_tready\ : STD_LOGIC;
  signal s_axis_s2mm_updtptr_tlast : STD_LOGIC;
  signal s_axis_s2mm_updtsts_tlast : STD_LOGIC;
  signal s_axis_s2mm_updtsts_tvalid : STD_LOGIC;
  signal soft_reset : STD_LOGIC;
  signal soft_reset_clr : STD_LOGIC;
  signal sts2_queue_full : STD_LOGIC;
  signal updt_desc_reg0 : STD_LOGIC_VECTOR ( 31 downto 6 );
begin
  axi_dma_tstvec(31) <= \<const0>\;
  axi_dma_tstvec(30) <= \<const0>\;
  axi_dma_tstvec(29) <= \<const0>\;
  axi_dma_tstvec(28) <= \<const0>\;
  axi_dma_tstvec(27) <= \<const0>\;
  axi_dma_tstvec(26) <= \<const0>\;
  axi_dma_tstvec(25) <= \<const0>\;
  axi_dma_tstvec(24) <= \<const0>\;
  axi_dma_tstvec(23) <= \<const0>\;
  axi_dma_tstvec(22) <= \<const0>\;
  axi_dma_tstvec(21) <= \<const0>\;
  axi_dma_tstvec(20) <= \<const0>\;
  axi_dma_tstvec(19) <= \<const0>\;
  axi_dma_tstvec(18) <= \<const0>\;
  axi_dma_tstvec(17) <= \<const0>\;
  axi_dma_tstvec(16) <= \<const0>\;
  axi_dma_tstvec(15) <= \<const0>\;
  axi_dma_tstvec(14) <= \<const0>\;
  axi_dma_tstvec(13) <= \<const0>\;
  axi_dma_tstvec(12) <= \<const0>\;
  axi_dma_tstvec(11) <= \<const0>\;
  axi_dma_tstvec(10) <= \<const0>\;
  axi_dma_tstvec(9) <= \<const0>\;
  axi_dma_tstvec(8) <= \<const0>\;
  axi_dma_tstvec(7) <= \<const0>\;
  axi_dma_tstvec(6) <= \<const0>\;
  axi_dma_tstvec(5) <= \^axi_dma_tstvec\(5);
  axi_dma_tstvec(4) <= \<const0>\;
  axi_dma_tstvec(3 downto 2) <= \^axi_dma_tstvec\(3 downto 2);
  axi_dma_tstvec(1) <= \<const0>\;
  axi_dma_tstvec(0) <= \<const0>\;
  m_axi_mm2s_araddr(31) <= \<const0>\;
  m_axi_mm2s_araddr(30) <= \<const0>\;
  m_axi_mm2s_araddr(29) <= \<const0>\;
  m_axi_mm2s_araddr(28) <= \<const0>\;
  m_axi_mm2s_araddr(27) <= \<const0>\;
  m_axi_mm2s_araddr(26) <= \<const0>\;
  m_axi_mm2s_araddr(25) <= \<const0>\;
  m_axi_mm2s_araddr(24) <= \<const0>\;
  m_axi_mm2s_araddr(23) <= \<const0>\;
  m_axi_mm2s_araddr(22) <= \<const0>\;
  m_axi_mm2s_araddr(21) <= \<const0>\;
  m_axi_mm2s_araddr(20) <= \<const0>\;
  m_axi_mm2s_araddr(19) <= \<const0>\;
  m_axi_mm2s_araddr(18) <= \<const0>\;
  m_axi_mm2s_araddr(17) <= \<const0>\;
  m_axi_mm2s_araddr(16) <= \<const0>\;
  m_axi_mm2s_araddr(15) <= \<const0>\;
  m_axi_mm2s_araddr(14) <= \<const0>\;
  m_axi_mm2s_araddr(13) <= \<const0>\;
  m_axi_mm2s_araddr(12) <= \<const0>\;
  m_axi_mm2s_araddr(11) <= \<const0>\;
  m_axi_mm2s_araddr(10) <= \<const0>\;
  m_axi_mm2s_araddr(9) <= \<const0>\;
  m_axi_mm2s_araddr(8) <= \<const0>\;
  m_axi_mm2s_araddr(7) <= \<const0>\;
  m_axi_mm2s_araddr(6) <= \<const0>\;
  m_axi_mm2s_araddr(5) <= \<const0>\;
  m_axi_mm2s_araddr(4) <= \<const0>\;
  m_axi_mm2s_araddr(3) <= \<const0>\;
  m_axi_mm2s_araddr(2) <= \<const0>\;
  m_axi_mm2s_araddr(1) <= \<const0>\;
  m_axi_mm2s_araddr(0) <= \<const0>\;
  m_axi_mm2s_arburst(1) <= \<const0>\;
  m_axi_mm2s_arburst(0) <= \<const0>\;
  m_axi_mm2s_arcache(3) <= \<const0>\;
  m_axi_mm2s_arcache(2) <= \<const0>\;
  m_axi_mm2s_arcache(1) <= \<const0>\;
  m_axi_mm2s_arcache(0) <= \<const0>\;
  m_axi_mm2s_arlen(7) <= \<const0>\;
  m_axi_mm2s_arlen(6) <= \<const0>\;
  m_axi_mm2s_arlen(5) <= \<const0>\;
  m_axi_mm2s_arlen(4) <= \<const0>\;
  m_axi_mm2s_arlen(3) <= \<const0>\;
  m_axi_mm2s_arlen(2) <= \<const0>\;
  m_axi_mm2s_arlen(1) <= \<const0>\;
  m_axi_mm2s_arlen(0) <= \<const0>\;
  m_axi_mm2s_arprot(2) <= \<const0>\;
  m_axi_mm2s_arprot(1) <= \<const0>\;
  m_axi_mm2s_arprot(0) <= \<const0>\;
  m_axi_mm2s_arsize(2) <= \<const0>\;
  m_axi_mm2s_arsize(1) <= \<const0>\;
  m_axi_mm2s_arsize(0) <= \<const0>\;
  m_axi_mm2s_aruser(3) <= \<const0>\;
  m_axi_mm2s_aruser(2) <= \<const0>\;
  m_axi_mm2s_aruser(1) <= \<const0>\;
  m_axi_mm2s_aruser(0) <= \<const0>\;
  m_axi_mm2s_arvalid <= \<const0>\;
  m_axi_mm2s_rready <= \<const0>\;
  m_axi_s2mm_awburst(1) <= \<const0>\;
  m_axi_s2mm_awburst(0) <= \^m_axi_s2mm_awburst\(0);
  m_axi_s2mm_awcache(3) <= \<const0>\;
  m_axi_s2mm_awcache(2) <= \<const0>\;
  m_axi_s2mm_awcache(1) <= \<const1>\;
  m_axi_s2mm_awcache(0) <= \<const1>\;
  m_axi_s2mm_awprot(2) <= \<const0>\;
  m_axi_s2mm_awprot(1) <= \<const0>\;
  m_axi_s2mm_awprot(0) <= \<const0>\;
  m_axi_s2mm_awsize(2) <= \<const0>\;
  m_axi_s2mm_awsize(1 downto 0) <= \^m_axi_s2mm_awsize\(1 downto 0);
  m_axi_s2mm_awuser(3) <= \<const0>\;
  m_axi_s2mm_awuser(2) <= \<const0>\;
  m_axi_s2mm_awuser(1) <= \<const0>\;
  m_axi_s2mm_awuser(0) <= \<const0>\;
  m_axi_sg_araddr(31 downto 6) <= \^m_axi_sg_araddr\(31 downto 6);
  m_axi_sg_araddr(5) <= \<const0>\;
  m_axi_sg_araddr(4) <= \<const0>\;
  m_axi_sg_araddr(3) <= \<const0>\;
  m_axi_sg_araddr(2) <= \<const0>\;
  m_axi_sg_araddr(1) <= \<const0>\;
  m_axi_sg_araddr(0) <= \<const0>\;
  m_axi_sg_arburst(1) <= \<const0>\;
  m_axi_sg_arburst(0) <= \^m_axi_sg_arburst\(0);
  m_axi_sg_arcache(3) <= \<const0>\;
  m_axi_sg_arcache(2) <= \<const0>\;
  m_axi_sg_arcache(1) <= \<const1>\;
  m_axi_sg_arcache(0) <= \<const1>\;
  m_axi_sg_arlen(7) <= \<const0>\;
  m_axi_sg_arlen(6) <= \<const0>\;
  m_axi_sg_arlen(5) <= \<const0>\;
  m_axi_sg_arlen(4) <= \<const0>\;
  m_axi_sg_arlen(3) <= \<const0>\;
  m_axi_sg_arlen(2) <= \^m_axi_sg_arlen\(1);
  m_axi_sg_arlen(1) <= \^m_axi_sg_arlen\(1);
  m_axi_sg_arlen(0) <= \^m_axi_sg_arlen\(1);
  m_axi_sg_arprot(2) <= \<const0>\;
  m_axi_sg_arprot(1) <= \<const0>\;
  m_axi_sg_arprot(0) <= \<const0>\;
  m_axi_sg_arsize(2) <= \<const0>\;
  m_axi_sg_arsize(1) <= \^m_axi_sg_arlen\(1);
  m_axi_sg_arsize(0) <= \<const0>\;
  m_axi_sg_aruser(3) <= \<const0>\;
  m_axi_sg_aruser(2) <= \<const0>\;
  m_axi_sg_aruser(1) <= \<const0>\;
  m_axi_sg_aruser(0) <= \<const0>\;
  m_axi_sg_awaddr(31 downto 6) <= \^m_axi_sg_awaddr\(31 downto 6);
  m_axi_sg_awaddr(5) <= \<const0>\;
  m_axi_sg_awaddr(4) <= \^m_axi_sg_awaddr\(4);
  m_axi_sg_awaddr(3) <= \^m_axi_sg_awaddr\(2);
  m_axi_sg_awaddr(2) <= \^m_axi_sg_awaddr\(2);
  m_axi_sg_awaddr(1) <= \<const0>\;
  m_axi_sg_awaddr(0) <= \<const0>\;
  m_axi_sg_awburst(1) <= \<const0>\;
  m_axi_sg_awburst(0) <= \^m_axi_sg_awaddr\(2);
  m_axi_sg_awcache(3) <= \<const0>\;
  m_axi_sg_awcache(2) <= \<const0>\;
  m_axi_sg_awcache(1) <= \<const1>\;
  m_axi_sg_awcache(0) <= \<const1>\;
  m_axi_sg_awlen(7) <= \<const0>\;
  m_axi_sg_awlen(6) <= \<const0>\;
  m_axi_sg_awlen(5) <= \<const0>\;
  m_axi_sg_awlen(4) <= \<const0>\;
  m_axi_sg_awlen(3) <= \<const0>\;
  m_axi_sg_awlen(2) <= \<const0>\;
  m_axi_sg_awlen(1) <= \<const0>\;
  m_axi_sg_awlen(0) <= \<const0>\;
  m_axi_sg_awprot(2) <= \<const0>\;
  m_axi_sg_awprot(1) <= \<const0>\;
  m_axi_sg_awprot(0) <= \<const0>\;
  m_axi_sg_awsize(2) <= \<const0>\;
  m_axi_sg_awsize(1) <= \^m_axi_sg_awsize\(1);
  m_axi_sg_awsize(0) <= \<const0>\;
  m_axi_sg_awuser(3) <= \<const0>\;
  m_axi_sg_awuser(2) <= \<const0>\;
  m_axi_sg_awuser(1) <= \<const0>\;
  m_axi_sg_awuser(0) <= \<const0>\;
  m_axi_sg_wdata(31 downto 26) <= \^m_axi_sg_wdata\(31 downto 26);
  m_axi_sg_wdata(25) <= \<const0>\;
  m_axi_sg_wdata(24) <= \<const0>\;
  m_axi_sg_wdata(23) <= \<const0>\;
  m_axi_sg_wdata(22 downto 0) <= \^m_axi_sg_wdata\(22 downto 0);
  m_axi_sg_wstrb(3) <= \^m_axi_sg_wstrb\(0);
  m_axi_sg_wstrb(2) <= \^m_axi_sg_wstrb\(0);
  m_axi_sg_wstrb(1) <= \^m_axi_sg_wstrb\(0);
  m_axi_sg_wstrb(0) <= \^m_axi_sg_wstrb\(0);
  m_axis_mm2s_cntrl_tdata(31) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(30) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(29) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(28) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(27) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(26) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(25) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(24) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(23) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(22) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(21) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(20) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(19) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(18) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(17) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(16) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(15) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(14) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(13) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(12) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(11) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(10) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(9) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(8) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(7) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(6) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(5) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(4) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(3) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(2) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(1) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(0) <= \<const0>\;
  m_axis_mm2s_cntrl_tkeep(3) <= \<const0>\;
  m_axis_mm2s_cntrl_tkeep(2) <= \<const0>\;
  m_axis_mm2s_cntrl_tkeep(1) <= \<const0>\;
  m_axis_mm2s_cntrl_tkeep(0) <= \<const0>\;
  m_axis_mm2s_cntrl_tlast <= \<const0>\;
  m_axis_mm2s_cntrl_tvalid <= \<const0>\;
  m_axis_mm2s_tdata(31) <= \<const0>\;
  m_axis_mm2s_tdata(30) <= \<const0>\;
  m_axis_mm2s_tdata(29) <= \<const0>\;
  m_axis_mm2s_tdata(28) <= \<const0>\;
  m_axis_mm2s_tdata(27) <= \<const0>\;
  m_axis_mm2s_tdata(26) <= \<const0>\;
  m_axis_mm2s_tdata(25) <= \<const0>\;
  m_axis_mm2s_tdata(24) <= \<const0>\;
  m_axis_mm2s_tdata(23) <= \<const0>\;
  m_axis_mm2s_tdata(22) <= \<const0>\;
  m_axis_mm2s_tdata(21) <= \<const0>\;
  m_axis_mm2s_tdata(20) <= \<const0>\;
  m_axis_mm2s_tdata(19) <= \<const0>\;
  m_axis_mm2s_tdata(18) <= \<const0>\;
  m_axis_mm2s_tdata(17) <= \<const0>\;
  m_axis_mm2s_tdata(16) <= \<const0>\;
  m_axis_mm2s_tdata(15) <= \<const0>\;
  m_axis_mm2s_tdata(14) <= \<const0>\;
  m_axis_mm2s_tdata(13) <= \<const0>\;
  m_axis_mm2s_tdata(12) <= \<const0>\;
  m_axis_mm2s_tdata(11) <= \<const0>\;
  m_axis_mm2s_tdata(10) <= \<const0>\;
  m_axis_mm2s_tdata(9) <= \<const0>\;
  m_axis_mm2s_tdata(8) <= \<const0>\;
  m_axis_mm2s_tdata(7) <= \<const0>\;
  m_axis_mm2s_tdata(6) <= \<const0>\;
  m_axis_mm2s_tdata(5) <= \<const0>\;
  m_axis_mm2s_tdata(4) <= \<const0>\;
  m_axis_mm2s_tdata(3) <= \<const0>\;
  m_axis_mm2s_tdata(2) <= \<const0>\;
  m_axis_mm2s_tdata(1) <= \<const0>\;
  m_axis_mm2s_tdata(0) <= \<const0>\;
  m_axis_mm2s_tdest(4) <= \<const0>\;
  m_axis_mm2s_tdest(3) <= \<const0>\;
  m_axis_mm2s_tdest(2) <= \<const0>\;
  m_axis_mm2s_tdest(1) <= \<const0>\;
  m_axis_mm2s_tdest(0) <= \<const0>\;
  m_axis_mm2s_tid(4) <= \<const0>\;
  m_axis_mm2s_tid(3) <= \<const0>\;
  m_axis_mm2s_tid(2) <= \<const0>\;
  m_axis_mm2s_tid(1) <= \<const0>\;
  m_axis_mm2s_tid(0) <= \<const0>\;
  m_axis_mm2s_tkeep(3) <= \<const0>\;
  m_axis_mm2s_tkeep(2) <= \<const0>\;
  m_axis_mm2s_tkeep(1) <= \<const0>\;
  m_axis_mm2s_tkeep(0) <= \<const0>\;
  m_axis_mm2s_tlast <= \<const0>\;
  m_axis_mm2s_tuser(3) <= \<const0>\;
  m_axis_mm2s_tuser(2) <= \<const0>\;
  m_axis_mm2s_tuser(1) <= \<const0>\;
  m_axis_mm2s_tuser(0) <= \<const0>\;
  m_axis_mm2s_tvalid <= \<const0>\;
  mm2s_cntrl_reset_out_n <= \<const1>\;
  mm2s_introut <= \<const0>\;
  mm2s_prmry_reset_out_n <= \<const1>\;
  s_axi_lite_awready <= \^s_axi_lite_awready\;
  s_axi_lite_bresp(1) <= \<const0>\;
  s_axi_lite_bresp(0) <= \<const0>\;
  s_axi_lite_rresp(1) <= \<const0>\;
  s_axi_lite_rresp(0) <= \<const0>\;
  s_axi_lite_wready <= \^s_axi_lite_awready\;
  s_axis_s2mm_sts_tready <= \<const0>\;
  s_axis_s2mm_tready <= \^s_axis_s2mm_tready\;
\GEN_SG_ENGINE.I_SG_ENGINE\: entity work.design_1_axi_dma_0_1_axi_sg
     port map (
      D(25) => \GEN_SG_ENGINE.I_SG_ENGINE_n_77\,
      D(24) => \GEN_SG_ENGINE.I_SG_ENGINE_n_78\,
      D(23) => \GEN_SG_ENGINE.I_SG_ENGINE_n_79\,
      D(22) => \GEN_SG_ENGINE.I_SG_ENGINE_n_80\,
      D(21) => \GEN_SG_ENGINE.I_SG_ENGINE_n_81\,
      D(20) => \GEN_SG_ENGINE.I_SG_ENGINE_n_82\,
      D(19) => \GEN_SG_ENGINE.I_SG_ENGINE_n_83\,
      D(18) => \GEN_SG_ENGINE.I_SG_ENGINE_n_84\,
      D(17) => \GEN_SG_ENGINE.I_SG_ENGINE_n_85\,
      D(16) => \GEN_SG_ENGINE.I_SG_ENGINE_n_86\,
      D(15) => \GEN_SG_ENGINE.I_SG_ENGINE_n_87\,
      D(14) => \GEN_SG_ENGINE.I_SG_ENGINE_n_88\,
      D(13) => \GEN_SG_ENGINE.I_SG_ENGINE_n_89\,
      D(12) => \GEN_SG_ENGINE.I_SG_ENGINE_n_90\,
      D(11) => \GEN_SG_ENGINE.I_SG_ENGINE_n_91\,
      D(10) => \GEN_SG_ENGINE.I_SG_ENGINE_n_92\,
      D(9) => \GEN_SG_ENGINE.I_SG_ENGINE_n_93\,
      D(8) => \GEN_SG_ENGINE.I_SG_ENGINE_n_94\,
      D(7) => \GEN_SG_ENGINE.I_SG_ENGINE_n_95\,
      D(6) => \GEN_SG_ENGINE.I_SG_ENGINE_n_96\,
      D(5) => \GEN_SG_ENGINE.I_SG_ENGINE_n_97\,
      D(4) => \GEN_SG_ENGINE.I_SG_ENGINE_n_98\,
      D(3) => \GEN_SG_ENGINE.I_SG_ENGINE_n_99\,
      D(2) => \GEN_SG_ENGINE.I_SG_ENGINE_n_100\,
      D(1) => \GEN_SG_ENGINE.I_SG_ENGINE_n_101\,
      D(0) => \GEN_SG_ENGINE.I_SG_ENGINE_n_102\,
      E(0) => \GEN_SG_ENGINE.I_SG_ENGINE_n_0\,
      \GEN_ASYNC_RESET.scndry_resetn_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_219\,
      \GEN_CH2_UPDATE.ch2_dma_decerr_set_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_221\,
      \GEN_CH2_UPDATE.ch2_dma_interr_set_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_222\,
      \GEN_CH2_UPDATE.ch2_dma_slverr_set_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_220\,
      \GEN_CH2_UPDATE.ch2_updt_decerr_set_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_217\,
      \GEN_CH2_UPDATE.ch2_updt_interr_set_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_215\,
      \GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg\ => \^axi_dma_tstvec\(5),
      \GEN_CH2_UPDATE.ch2_updt_slverr_set_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_216\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN_n_0\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[3]\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_193\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\(7 downto 0) => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg\(7 downto 0),
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0\(0) => I_AXI_DMA_REG_MODULE_n_115,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_202\,
      \GEN_INCLUDE_S2MM.ch2_ioc_irq_set_i_reg\(0) => I_AXI_DMA_REG_MODULE_n_59,
      \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]\(0) => I_AXI_DMA_REG_MODULE_n_58,
      \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[1]\ => I_AXI_DMA_REG_MODULE_n_60,
      \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]\(7) => \GEN_SG_ENGINE.I_SG_ENGINE_n_203\,
      \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]\(6) => \GEN_SG_ENGINE.I_SG_ENGINE_n_204\,
      \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]\(5) => \GEN_SG_ENGINE.I_SG_ENGINE_n_205\,
      \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]\(4) => \GEN_SG_ENGINE.I_SG_ENGINE_n_206\,
      \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]\(3) => \GEN_SG_ENGINE.I_SG_ENGINE_n_207\,
      \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]\(2) => \GEN_SG_ENGINE.I_SG_ENGINE_n_208\,
      \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]\(1) => \GEN_SG_ENGINE.I_SG_ENGINE_n_209\,
      \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[7]\(0) => \GEN_SG_ENGINE.I_SG_ENGINE_n_210\,
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]\(1 downto 0) => ftch_cmnd_data(63 downto 62),
      \GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_0\(25 downto 0) => curdesc_lsb_i(31 downto 6),
      \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg\ => I_RST_MODULE_n_12,
      \GEN_PNTR_FOR_CH2.ch2_sg_idle_reg_0\ => I_AXI_DMA_REG_MODULE_n_53,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]\(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_queue_wren\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(28) => s_axis_s2mm_updtsts_tlast,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(27) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_14\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(26) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_15\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(25) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_16\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(24) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_17\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(23) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_18\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(22) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_19\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(21) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_20\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(20) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_21\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(19) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_22\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(18) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_23\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(17) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_24\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(16) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_25\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(15) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_26\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(14) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_27\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(13) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_28\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(12) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_29\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(11) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_30\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(10) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_31\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(9) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_32\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(8) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_33\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(7) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_34\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(6) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_35\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(5) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_36\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(4) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_37\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(3) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_38\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(2) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_39\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(1) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_40\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.NO_APP_UPDATE.sts2_queue_dout_reg[31]_0\(0) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_41\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]\(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr2_queue_wren\,
      \GEN_Q_FOR_SYNC.S2MM_CHANNEL.ptr2_queue_dout_reg[31]_0\(25 downto 0) => updt_desc_reg0(31 downto 6),
      \GEN_S2MM.queue_dout2_valid_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_192\,
      \GEN_S2MM.reg2_reg[64]\(0) => \I_SG_FETCH_QUEUE/p_3_out\(95),
      Q(81 downto 56) => s2mm_new_curdesc(31 downto 6),
      Q(55) => p_11_out(64),
      Q(54 downto 0) => p_11_out(54 downto 0),
      S(0) => I_AXI_DMA_REG_MODULE_n_62,
      SR(0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit2\,
      SS(0) => I_RST_MODULE_n_17,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_214\,
      ch2_delay_cnt_en => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_cnt_en\,
      cmnds_queued_shift(0) => \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/cmnds_queued_shift\(0),
      dma_decerr_reg => I_AXI_DMA_REG_MODULE_n_22,
      dma_interr_reg => I_AXI_DMA_REG_MODULE_n_20,
      dma_s2mm_error => dma_s2mm_error,
      dma_slverr_reg => I_AXI_DMA_REG_MODULE_n_21,
      \dmacr_i_reg[0]\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_218\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_araddr(25 downto 0) => \^m_axi_sg_araddr\(31 downto 6),
      m_axi_sg_arburst(0) => \^m_axi_sg_arburst\(0),
      m_axi_sg_arlen(0) => \^m_axi_sg_arlen\(1),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      m_axi_sg_awaddr(27 downto 2) => \^m_axi_sg_awaddr\(31 downto 6),
      m_axi_sg_awaddr(1) => \^m_axi_sg_awaddr\(4),
      m_axi_sg_awaddr(0) => \^m_axi_sg_awaddr\(2),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(0) => \^m_axi_sg_awsize\(1),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      m_axi_sg_rdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axi_sg_wdata(28 downto 23) => \^m_axi_sg_wdata\(31 downto 26),
      m_axi_sg_wdata(22 downto 0) => \^m_axi_sg_wdata\(22 downto 0),
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      \out\ => m_axi_sg_aresetn,
      p_0_in => p_0_in,
      p_11_out => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/p_11_out\,
      p_17_out => p_17_out,
      p_18_out => p_18_out,
      p_22_out => p_22_out,
      p_23_out => p_23_out,
      p_24_out => p_24_out,
      p_26_out => p_26_out,
      p_32_out => p_32_out,
      p_4_out => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_4_out\,
      p_7_out => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_7_out\,
      p_8_out => p_8_out,
      \p_9_in_carry__0\(23 downto 0) => ch2_taildesc(29 downto 6),
      ptr2_queue_full => ptr2_queue_full,
      queue_rden2_new => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden2_new\,
      s2mm_all_idle => s2mm_all_idle,
      s2mm_cs(0) => \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/s2mm_cs\(0),
      s2mm_dmacr(11 downto 9) => s2mm_dmacr(29 downto 27),
      s2mm_dmacr(8 downto 2) => s2mm_dmacr(23 downto 17),
      s2mm_dmacr(1) => s2mm_dmacr(4),
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_halted_set0 => \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/s2mm_halted_set0\,
      s2mm_halted_set_reg => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_43\,
      s2mm_irqthresh_wren => s2mm_irqthresh_wren,
      s2mm_stop_i2_out => s2mm_stop_i2_out,
      s_axis_s2mm_cmd_tready => s_axis_s2mm_cmd_tready,
      s_axis_s2mm_cmd_tvalid_split => s_axis_s2mm_cmd_tvalid_split,
      s_axis_s2mm_updtptr_tlast => s_axis_s2mm_updtptr_tlast,
      s_axis_s2mm_updtsts_tvalid => s_axis_s2mm_updtsts_tvalid,
      scndry_vect_out(25 downto 0) => p_1_out(31 downto 6),
      sg_decerr_reg => I_AXI_DMA_REG_MODULE_n_25,
      sg_ftch_error0 => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_ftch_error0\,
      sg_interr_reg => I_AXI_DMA_REG_MODULE_n_23,
      sg_slverr_reg => I_AXI_DMA_REG_MODULE_n_24,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \^m_axi_sg_wstrb\(0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => dm_m_axi_sg_aresetn,
      sinit => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit\,
      soft_reset => soft_reset,
      sts2_queue_full => sts2_queue_full
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR\: entity work.design_1_axi_dma_0_1_axi_dma_s2mm_mngr
     port map (
      D(22) => I_PRMRY_DATAMOVER_n_14,
      D(21) => I_PRMRY_DATAMOVER_n_15,
      D(20) => I_PRMRY_DATAMOVER_n_16,
      D(19) => I_PRMRY_DATAMOVER_n_17,
      D(18) => I_PRMRY_DATAMOVER_n_18,
      D(17) => I_PRMRY_DATAMOVER_n_19,
      D(16) => I_PRMRY_DATAMOVER_n_20,
      D(15) => I_PRMRY_DATAMOVER_n_21,
      D(14) => I_PRMRY_DATAMOVER_n_22,
      D(13) => I_PRMRY_DATAMOVER_n_23,
      D(12) => I_PRMRY_DATAMOVER_n_24,
      D(11) => I_PRMRY_DATAMOVER_n_25,
      D(10) => I_PRMRY_DATAMOVER_n_26,
      D(9) => I_PRMRY_DATAMOVER_n_27,
      D(8) => I_PRMRY_DATAMOVER_n_28,
      D(7) => I_PRMRY_DATAMOVER_n_29,
      D(6) => I_PRMRY_DATAMOVER_n_30,
      D(5) => I_PRMRY_DATAMOVER_n_31,
      D(4) => I_PRMRY_DATAMOVER_n_32,
      D(3) => I_PRMRY_DATAMOVER_n_33,
      D(2) => I_PRMRY_DATAMOVER_n_34,
      D(1) => I_PRMRY_DATAMOVER_n_35,
      D(0) => I_PRMRY_DATAMOVER_n_36,
      E(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo\,
      \FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[0]\ => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_43\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(28) => s_axis_s2mm_updtsts_tlast,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(27) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_14\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(26) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_15\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(25) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_16\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(24) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_17\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(23) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_18\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(22) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_19\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(21) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_20\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(20) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_21\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(19) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_22\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(18) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_23\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(17) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_24\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(16) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_25\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(15) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_26\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(14) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_27\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(13) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_28\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(12) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_29\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(11) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_30\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(10) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_31\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(9) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_32\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(8) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_33\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(7) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_34\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(6) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_35\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(5) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_36\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(4) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_37\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(3) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_38\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(2) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_39\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(1) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_40\,
      \GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts_reg[31]\(0) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_41\,
      \GEN_DESC_UPDT_QUEUE.updt_sts_reg\(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_queue_wren\,
      \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_214\,
      \GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_0\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_218\,
      \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg\ => I_PRMRY_DATAMOVER_n_13,
      Q(26 downto 1) => s2mm_new_curdesc(31 downto 6),
      Q(0) => p_11_out(64),
      \QUEUE_COUNT.cmnds_queued_shift_reg[0]\(0) => \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/cmnds_queued_shift\(0),
      \QUEUE_COUNT.cmnds_queued_shift_reg[1]\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_219\,
      SR(0) => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit2\,
      all_is_idle_d1_reg => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_9\,
      dma_s2mm_error => dma_s2mm_error,
      idle => idle,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      m_axis_s2mm_sts_tvalid_int => m_axis_s2mm_sts_tvalid_int,
      \out\ => m_axi_sg_aresetn,
      p_0_in => p_0_in,
      p_26_out => p_26_out,
      p_32_out => p_32_out,
      p_8_out => p_8_out,
      p_8_out_0 => p_8_out_0,
      ptr2_queue_full => ptr2_queue_full,
      queue_rden2_new => \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden2_new\,
      s2mm_all_idle => s2mm_all_idle,
      s2mm_cs(0) => \GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/s2mm_cs\(0),
      s2mm_decerr_i => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i\,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_dmasr => s2mm_dmasr,
      s2mm_halt => s2mm_halt,
      s2mm_halted_clr_reg => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_45\,
      s2mm_halted_set0 => \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/s2mm_halted_set0\,
      s2mm_interr_i => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i\,
      s2mm_slverr_i => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i\,
      s2mm_stop => s2mm_stop,
      s2mm_stop_i2_out => s2mm_stop_i2_out,
      s_axis_s2mm_cmd_tready => s_axis_s2mm_cmd_tready,
      s_axis_s2mm_cmd_tvalid_split => s_axis_s2mm_cmd_tvalid_split,
      s_axis_s2mm_updtptr_tlast => s_axis_s2mm_updtptr_tlast,
      s_axis_s2mm_updtsts_tvalid => s_axis_s2mm_updtsts_tvalid,
      sinit => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit\,
      sts2_queue_full => sts2_queue_full,
      updt_data_reg(0) => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr2_queue_wren\,
      updt_data_reg_0 => \GEN_SG_ENGINE.I_SG_ENGINE_n_192\,
      \updt_desc_reg0_reg[31]\(25 downto 0) => updt_desc_reg0(31 downto 6)
    );
\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN\: entity work.design_1_axi_dma_0_1_axi_dma_sofeof_gen
     port map (
      \GEN_FOR_SYNC.s_valid_d1_reg_0\ => \^axi_dma_tstvec\(2),
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN_n_0\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\ => I_AXI_DMA_REG_MODULE_n_57,
      axi_dma_tstvec(0) => \^axi_dma_tstvec\(3),
      ch2_delay_cnt_en => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_cnt_en\,
      m_axi_sg_aclk => m_axi_sg_aclk,
      \out\ => s2mm_prmry_resetn,
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tready => \^s_axis_s2mm_tready\,
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid,
      sinit => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit\
    );
I_AXI_DMA_REG_MODULE: entity work.design_1_axi_dma_0_1_axi_dma_reg_module
     port map (
      D(0) => s_axis_s2mm_cmd_tdata_split(26),
      E(0) => \GEN_SG_ENGINE.I_SG_ENGINE_n_0\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]\(7) => \GEN_SG_ENGINE.I_SG_ENGINE_n_203\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]\(6) => \GEN_SG_ENGINE.I_SG_ENGINE_n_204\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]\(5) => \GEN_SG_ENGINE.I_SG_ENGINE_n_205\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]\(4) => \GEN_SG_ENGINE.I_SG_ENGINE_n_206\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]\(3) => \GEN_SG_ENGINE.I_SG_ENGINE_n_207\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]\(2) => \GEN_SG_ENGINE.I_SG_ENGINE_n_208\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]\(1) => \GEN_SG_ENGINE.I_SG_ENGINE_n_209\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[23]\(0) => \GEN_SG_ENGINE.I_SG_ENGINE_n_210\,
      \GEN_ASYNC_READ.lite_rdata_cdc_from_reg[31]\(7 downto 0) => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg\(7 downto 0),
      \GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg\ => s_axi_lite_rvalid,
      \GEN_ASYNC_WRITE.bvalid_i_reg\ => axi_lite_reset_n,
      \GEN_ASYNC_WRITE.rdy_cdc_from_reg\ => m_axi_sg_hrdresetn,
      \GEN_DESC_REG_FOR_SG.GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg\ => I_AXI_DMA_REG_MODULE_n_53,
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]\(25 downto 0) => curdesc_lsb_i(31 downto 6),
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(25) => \GEN_SG_ENGINE.I_SG_ENGINE_n_77\,
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(24) => \GEN_SG_ENGINE.I_SG_ENGINE_n_78\,
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(23) => \GEN_SG_ENGINE.I_SG_ENGINE_n_79\,
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(22) => \GEN_SG_ENGINE.I_SG_ENGINE_n_80\,
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(21) => \GEN_SG_ENGINE.I_SG_ENGINE_n_81\,
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(20) => \GEN_SG_ENGINE.I_SG_ENGINE_n_82\,
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(19) => \GEN_SG_ENGINE.I_SG_ENGINE_n_83\,
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(18) => \GEN_SG_ENGINE.I_SG_ENGINE_n_84\,
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(17) => \GEN_SG_ENGINE.I_SG_ENGINE_n_85\,
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(16) => \GEN_SG_ENGINE.I_SG_ENGINE_n_86\,
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(15) => \GEN_SG_ENGINE.I_SG_ENGINE_n_87\,
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(14) => \GEN_SG_ENGINE.I_SG_ENGINE_n_88\,
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(13) => \GEN_SG_ENGINE.I_SG_ENGINE_n_89\,
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(12) => \GEN_SG_ENGINE.I_SG_ENGINE_n_90\,
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(11) => \GEN_SG_ENGINE.I_SG_ENGINE_n_91\,
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(10) => \GEN_SG_ENGINE.I_SG_ENGINE_n_92\,
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(9) => \GEN_SG_ENGINE.I_SG_ENGINE_n_93\,
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(8) => \GEN_SG_ENGINE.I_SG_ENGINE_n_94\,
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(7) => \GEN_SG_ENGINE.I_SG_ENGINE_n_95\,
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(6) => \GEN_SG_ENGINE.I_SG_ENGINE_n_96\,
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(5) => \GEN_SG_ENGINE.I_SG_ENGINE_n_97\,
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(4) => \GEN_SG_ENGINE.I_SG_ENGINE_n_98\,
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(3) => \GEN_SG_ENGINE.I_SG_ENGINE_n_99\,
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(2) => \GEN_SG_ENGINE.I_SG_ENGINE_n_100\,
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(1) => \GEN_SG_ENGINE.I_SG_ENGINE_n_101\,
      \GEN_DESC_REG_FOR_SG.curdesc_lsb_i_reg[31]_0\(0) => \GEN_SG_ENGINE.I_SG_ENGINE_n_102\,
      \GEN_DESC_REG_FOR_SG.taildesc_lsb_i2_reg[29]\(23 downto 0) => ch2_taildesc(29 downto 6),
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg\(0) => I_AXI_DMA_REG_MODULE_n_115,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\ => \^axi_dma_tstvec\(2),
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_193\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\ => I_AXI_DMA_REG_MODULE_n_57,
      \GEN_INCLUDE_S2MM.ch2_thresh_count_reg[0]\ => \GEN_SG_ENGINE.I_SG_ENGINE_n_202\,
      Q(0) => I_AXI_DMA_REG_MODULE_n_59,
      S(0) => I_AXI_DMA_REG_MODULE_n_62,
      SR(0) => I_RST_MODULE_n_16,
      ch2_delay_cnt_en => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch2_delay_cnt_en\,
      dma_decerr_reg => I_AXI_DMA_REG_MODULE_n_22,
      dma_decerr_reg_0 => \GEN_SG_ENGINE.I_SG_ENGINE_n_221\,
      dma_interr_reg => I_AXI_DMA_REG_MODULE_n_20,
      dma_interr_reg_0 => \GEN_SG_ENGINE.I_SG_ENGINE_n_222\,
      dma_slverr_reg => I_AXI_DMA_REG_MODULE_n_21,
      dma_slverr_reg_0 => \GEN_SG_ENGINE.I_SG_ENGINE_n_220\,
      \dmacr_i_reg[0]\ => I_RST_MODULE_n_13,
      \dmacr_i_reg[29]\(11 downto 9) => s2mm_dmacr(29 downto 27),
      \dmacr_i_reg[29]\(8 downto 2) => s2mm_dmacr(23 downto 17),
      \dmacr_i_reg[29]\(1) => s2mm_dmacr(4),
      \dmacr_i_reg[29]\(0) => s2mm_dmacr(0),
      halted_reg => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_45\,
      idle => idle,
      idle_reg => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_9\,
      irqthresh_wren_reg(0) => I_AXI_DMA_REG_MODULE_n_58,
      irqthresh_wren_reg_0 => I_AXI_DMA_REG_MODULE_n_60,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_rdata(0) => m_axi_sg_rdata(31),
      \m_axi_sg_rdata[31]\(0) => \I_SG_FETCH_QUEUE/p_3_out\(95),
      \out\ => m_axi_sg_aresetn,
      p_11_out => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/p_11_out\,
      p_17_out => p_17_out,
      p_18_out => p_18_out,
      p_22_out => p_22_out,
      p_23_out => p_23_out,
      p_24_out => p_24_out,
      p_4_out => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_4_out\,
      p_7_out => \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_7_out\,
      p_8_out => p_8_out,
      \p_9_in_carry__1\(1 downto 0) => ftch_cmnd_data(63 downto 62),
      rdy_to2 => \GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy_to2\,
      s2mm_dmasr => s2mm_dmasr,
      s2mm_introut => s2mm_introut,
      s2mm_irqthresh_wren => s2mm_irqthresh_wren,
      s2mm_stop => s2mm_stop,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(9 downto 0) => s_axi_lite_araddr(9 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(4 downto 0) => s_axi_lite_awaddr(6 downto 2),
      s_axi_lite_awready => \^s_axi_lite_awready\,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_wdata(29 downto 4) => s_axi_lite_wdata(31 downto 6),
      s_axi_lite_wdata(3 downto 1) => s_axi_lite_wdata(4 downto 2),
      s_axi_lite_wdata(0) => s_axi_lite_wdata(0),
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      scndry_out => \GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy_to\,
      scndry_vect_out(25 downto 0) => p_1_out(31 downto 6),
      sg_decerr_reg => I_AXI_DMA_REG_MODULE_n_25,
      sg_decerr_reg_0 => \GEN_SG_ENGINE.I_SG_ENGINE_n_217\,
      sg_ftch_error0 => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_ftch_error0\,
      sg_interr_reg => I_AXI_DMA_REG_MODULE_n_23,
      sg_interr_reg_0 => \GEN_SG_ENGINE.I_SG_ENGINE_n_215\,
      sg_slverr_reg => I_AXI_DMA_REG_MODULE_n_24,
      sg_slverr_reg_0 => \GEN_SG_ENGINE.I_SG_ENGINE_n_216\,
      sinit => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit\,
      soft_reset => soft_reset,
      soft_reset_clr => soft_reset_clr,
      soft_reset_d1 => \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1\,
      soft_reset_re0 => \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_re0\,
      wvalid_reg => I_RST_MODULE_n_15
    );
I_PRMRY_DATAMOVER: entity work.design_1_axi_dma_0_1_axi_datamover
     port map (
      D(22) => I_PRMRY_DATAMOVER_n_14,
      D(21) => I_PRMRY_DATAMOVER_n_15,
      D(20) => I_PRMRY_DATAMOVER_n_16,
      D(19) => I_PRMRY_DATAMOVER_n_17,
      D(18) => I_PRMRY_DATAMOVER_n_18,
      D(17) => I_PRMRY_DATAMOVER_n_19,
      D(16) => I_PRMRY_DATAMOVER_n_20,
      D(15) => I_PRMRY_DATAMOVER_n_21,
      D(14) => I_PRMRY_DATAMOVER_n_22,
      D(13) => I_PRMRY_DATAMOVER_n_23,
      D(12) => I_PRMRY_DATAMOVER_n_24,
      D(11) => I_PRMRY_DATAMOVER_n_25,
      D(10) => I_PRMRY_DATAMOVER_n_26,
      D(9) => I_PRMRY_DATAMOVER_n_27,
      D(8) => I_PRMRY_DATAMOVER_n_28,
      D(7) => I_PRMRY_DATAMOVER_n_29,
      D(6) => I_PRMRY_DATAMOVER_n_30,
      D(5) => I_PRMRY_DATAMOVER_n_31,
      D(4) => I_PRMRY_DATAMOVER_n_32,
      D(3) => I_PRMRY_DATAMOVER_n_33,
      D(2) => I_PRMRY_DATAMOVER_n_34,
      D(1) => I_PRMRY_DATAMOVER_n_35,
      D(0) => I_PRMRY_DATAMOVER_n_36,
      E(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo\,
      \INDETERMINATE_BTT_MODE.s2mm_packet_eof_i_reg\ => m_axi_sg_aresetn,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]\(55 downto 24) => p_11_out(31 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]\(23) => s_axis_s2mm_cmd_tdata_split(26),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]\(22 downto 0) => p_11_out(54 downto 32),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(0) => \^m_axi_s2mm_awburst\(0),
      m_axi_s2mm_awlen(7 downto 0) => m_axi_s2mm_awlen(7 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(1 downto 0) => \^m_axi_s2mm_awsize\(1 downto 0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      m_axi_s2mm_wdata(63 downto 0) => m_axi_s2mm_wdata(63 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wstrb(7 downto 0) => m_axi_s2mm_wstrb(7 downto 0),
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      m_axis_s2mm_sts_tvalid_int => m_axis_s2mm_sts_tvalid_int,
      \out\ => m_axi_s2mm_aresetn,
      p_8_out => p_8_out_0,
      s2mm_decerr_i => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i\,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_interr_i => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i\,
      s2mm_slverr_i => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i\,
      s_axis_s2mm_cmd_tready => s_axis_s2mm_cmd_tready,
      s_axis_s2mm_cmd_tvalid_split => s_axis_s2mm_cmd_tvalid_split,
      s_axis_s2mm_tdata(7 downto 0) => s_axis_s2mm_tdata(7 downto 0),
      s_axis_s2mm_tkeep(0) => s_axis_s2mm_tkeep(0),
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tready => \^s_axis_s2mm_tready\,
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid,
      sig_rst2all_stop_request => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request\,
      sig_s_h_halt_reg_reg => I_RST_MODULE_n_18,
      sts_received_i_reg => I_PRMRY_DATAMOVER_n_13
    );
I_RST_MODULE: entity work.design_1_axi_dma_0_1_axi_dma_rst_module
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => s2mm_prmry_resetn,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => m_axi_s2mm_aresetn,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ => m_axi_sg_hrdresetn,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2\ => axi_lite_reset_n,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3\ => I_RST_MODULE_n_15,
      \GEN_ASYNC_RESET.halt_i_reg\ => I_RST_MODULE_n_18,
      \GEN_ASYNC_RESET.s_soft_reset_i_reg\ => dm_m_axi_sg_aresetn,
      \GEN_ASYNC_RESET.scndry_resetn_reg\ => I_RST_MODULE_n_12,
      \GEN_ASYNC_RESET.scndry_resetn_reg_0\ => I_RST_MODULE_n_13,
      SR(0) => I_RST_MODULE_n_16,
      SS(0) => I_RST_MODULE_n_17,
      axi_resetn => axi_resetn,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      \out\ => m_axi_sg_aresetn,
      p_0_in => p_0_in,
      rdy_to2 => \GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy_to2\,
      s2mm_all_idle => s2mm_all_idle,
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_prmry_reset_out_n => s2mm_prmry_reset_out_n,
      s2mm_stop => s2mm_stop,
      s2mm_sts_reset_out_n => s2mm_sts_reset_out_n,
      s_axi_lite_aclk => s_axi_lite_aclk,
      scndry_out => \GEN_AXI_LITE_IF.AXI_LITE_IF_I/rdy_to\,
      sig_rst2all_stop_request => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request\,
      sinit => \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sinit\,
      soft_reset => soft_reset,
      soft_reset_clr => soft_reset_clr,
      soft_reset_d1 => \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1\,
      soft_reset_re0 => \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_re0\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_dma_0_1 is
  port (
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_wlast : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_wlast : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    s2mm_introut : out STD_LOGIC;
    axi_dma_tstvec : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_axi_dma_0_1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_axi_dma_0_1 : entity is "design_1_axi_dma_0_1,axi_dma,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_axi_dma_0_1 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of design_1_axi_dma_0_1 : entity is "axi_dma,Vivado 2019.1";
end design_1_axi_dma_0_1;

architecture STRUCTURE of design_1_axi_dma_0_1 is
  signal NLW_U0_m_axi_mm2s_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_mm2s_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_mm2s_cntrl_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_mm2s_cntrl_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_mm2s_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_mm2s_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_cntrl_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_introut_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_sts_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_s2mm_sts_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_mm2s_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_mm2s_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_mm2s_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_mm2s_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_mm2s_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_mm2s_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_mm2s_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_s2mm_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_sg_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_sg_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_mm2s_cntrl_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axis_mm2s_cntrl_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_mm2s_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axis_mm2s_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_m_axis_mm2s_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_m_axis_mm2s_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_mm2s_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of U0 : label is 125;
  attribute C_ENABLE_MULTI_CHANNEL : integer;
  attribute C_ENABLE_MULTI_CHANNEL of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of U0 : label is 0;
  attribute C_INCLUDE_MM2S_DRE : integer;
  attribute C_INCLUDE_MM2S_DRE of U0 : label is 0;
  attribute C_INCLUDE_MM2S_SF : integer;
  attribute C_INCLUDE_MM2S_SF of U0 : label is 1;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of U0 : label is 1;
  attribute C_INCLUDE_S2MM_DRE : integer;
  attribute C_INCLUDE_S2MM_DRE of U0 : label is 0;
  attribute C_INCLUDE_S2MM_SF : integer;
  attribute C_INCLUDE_S2MM_SF of U0 : label is 1;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of U0 : label is 1;
  attribute C_INCREASE_THROUGHPUT : integer;
  attribute C_INCREASE_THROUGHPUT of U0 : label is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of U0 : label is "axi_dma";
  attribute C_MICRO_DMA : integer;
  attribute C_MICRO_DMA of U0 : label is 0;
  attribute C_MM2S_BURST_SIZE : integer;
  attribute C_MM2S_BURST_SIZE of U0 : label is 16;
  attribute C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH of U0 : label is 32;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_MM2S_DATA_WIDTH : integer;
  attribute C_M_AXI_MM2S_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_S2MM_DATA_WIDTH : integer;
  attribute C_M_AXI_S2MM_DATA_WIDTH of U0 : label is 64;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of U0 : label is 32;
  attribute C_NUM_MM2S_CHANNELS : integer;
  attribute C_NUM_MM2S_CHANNELS of U0 : label is 1;
  attribute C_NUM_S2MM_CHANNELS : integer;
  attribute C_NUM_S2MM_CHANNELS of U0 : label is 1;
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of U0 : label is 0;
  attribute C_S2MM_BURST_SIZE : integer;
  attribute C_S2MM_BURST_SIZE of U0 : label is 128;
  attribute C_SG_INCLUDE_STSCNTRL_STRM : integer;
  attribute C_SG_INCLUDE_STSCNTRL_STRM of U0 : label is 0;
  attribute C_SG_LENGTH_WIDTH : integer;
  attribute C_SG_LENGTH_WIDTH of U0 : label is 23;
  attribute C_SG_USE_STSAPP_LENGTH : integer;
  attribute C_SG_USE_STSAPP_LENGTH of U0 : label is 0;
  attribute C_S_AXIS_S2MM_STS_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_STS_TDATA_WIDTH of U0 : label is 32;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH of U0 : label is 8;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of U0 : label is 10;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of U0 : label is 32;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of axi_resetn : signal is "xilinx.com:signal:reset:1.0 AXI_RESETN RST";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of axi_resetn : signal is "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of m_axi_s2mm_aclk : signal is "xilinx.com:signal:clock:1.0 M_AXI_S2MM_CLK CLK";
  attribute x_interface_parameter of m_axi_s2mm_aclk : signal is "XIL_INTERFACENAME M_AXI_S2MM_CLK, ASSOCIATED_BUSIF M_AXI_S2MM:S_AXIS_S2MM:S_AXIS_STS, ASSOCIATED_RESET s2mm_prmry_reset_out_n:s2mm_sts_reset_out_n, FREQ_HZ 142857132, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, INSERT_VIP 0";
  attribute x_interface_info of m_axi_s2mm_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWREADY";
  attribute x_interface_info of m_axi_s2mm_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWVALID";
  attribute x_interface_info of m_axi_s2mm_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BREADY";
  attribute x_interface_info of m_axi_s2mm_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BVALID";
  attribute x_interface_info of m_axi_s2mm_wlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WLAST";
  attribute x_interface_info of m_axi_s2mm_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WREADY";
  attribute x_interface_info of m_axi_s2mm_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WVALID";
  attribute x_interface_info of m_axi_sg_aclk : signal is "xilinx.com:signal:clock:1.0 M_AXI_SG_CLK CLK";
  attribute x_interface_parameter of m_axi_sg_aclk : signal is "XIL_INTERFACENAME M_AXI_SG_CLK, ASSOCIATED_BUSIF M_AXI_SG, FREQ_HZ 142857132, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, INSERT_VIP 0";
  attribute x_interface_info of m_axi_sg_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG ARREADY";
  attribute x_interface_info of m_axi_sg_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG ARVALID";
  attribute x_interface_info of m_axi_sg_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG AWREADY";
  attribute x_interface_info of m_axi_sg_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG AWVALID";
  attribute x_interface_info of m_axi_sg_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG BREADY";
  attribute x_interface_info of m_axi_sg_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG BVALID";
  attribute x_interface_info of m_axi_sg_rlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG RLAST";
  attribute x_interface_info of m_axi_sg_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG RREADY";
  attribute x_interface_info of m_axi_sg_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG RVALID";
  attribute x_interface_info of m_axi_sg_wlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG WLAST";
  attribute x_interface_info of m_axi_sg_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG WREADY";
  attribute x_interface_info of m_axi_sg_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG WVALID";
  attribute x_interface_info of s2mm_introut : signal is "xilinx.com:signal:interrupt:1.0 S2MM_INTROUT INTERRUPT";
  attribute x_interface_parameter of s2mm_introut : signal is "XIL_INTERFACENAME S2MM_INTROUT, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute x_interface_info of s2mm_prmry_reset_out_n : signal is "xilinx.com:signal:reset:1.0 S2MM_PRMRY_RESET_OUT_N RST";
  attribute x_interface_parameter of s2mm_prmry_reset_out_n : signal is "XIL_INTERFACENAME S2MM_PRMRY_RESET_OUT_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of s_axi_lite_aclk : signal is "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK";
  attribute x_interface_parameter of s_axi_lite_aclk : signal is "XIL_INTERFACENAME S_AXI_LITE_ACLK, ASSOCIATED_BUSIF S_AXI_LITE:M_AXI, ASSOCIATED_RESET axi_resetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_lite_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY";
  attribute x_interface_info of s_axi_lite_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID";
  attribute x_interface_info of s_axi_lite_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY";
  attribute x_interface_info of s_axi_lite_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID";
  attribute x_interface_parameter of s_axi_lite_awvalid : signal is "XIL_INTERFACENAME S_AXI_LITE, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 10, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_lite_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY";
  attribute x_interface_info of s_axi_lite_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID";
  attribute x_interface_info of s_axi_lite_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY";
  attribute x_interface_info of s_axi_lite_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID";
  attribute x_interface_info of s_axi_lite_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY";
  attribute x_interface_info of s_axi_lite_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID";
  attribute x_interface_info of s_axis_s2mm_tlast : signal is "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TLAST";
  attribute x_interface_info of s_axis_s2mm_tready : signal is "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TREADY";
  attribute x_interface_info of s_axis_s2mm_tvalid : signal is "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TVALID";
  attribute x_interface_info of m_axi_s2mm_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWADDR";
  attribute x_interface_parameter of m_axi_s2mm_awaddr : signal is "XIL_INTERFACENAME M_AXI_S2MM, SUPPORTS_NARROW_BURST 0, NUM_WRITE_OUTSTANDING 16, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 142857132, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 0, NUM_READ_OUTSTANDING 2, MAX_BURST_LENGTH 128, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_s2mm_awburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWBURST";
  attribute x_interface_info of m_axi_s2mm_awcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWCACHE";
  attribute x_interface_info of m_axi_s2mm_awlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWLEN";
  attribute x_interface_info of m_axi_s2mm_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWPROT";
  attribute x_interface_info of m_axi_s2mm_awsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWSIZE";
  attribute x_interface_info of m_axi_s2mm_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BRESP";
  attribute x_interface_info of m_axi_s2mm_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WDATA";
  attribute x_interface_info of m_axi_s2mm_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WSTRB";
  attribute x_interface_info of m_axi_sg_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG ARADDR";
  attribute x_interface_info of m_axi_sg_arburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG ARBURST";
  attribute x_interface_info of m_axi_sg_arcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG ARCACHE";
  attribute x_interface_info of m_axi_sg_arlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG ARLEN";
  attribute x_interface_info of m_axi_sg_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG ARPROT";
  attribute x_interface_info of m_axi_sg_arsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG ARSIZE";
  attribute x_interface_info of m_axi_sg_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG AWADDR";
  attribute x_interface_parameter of m_axi_sg_awaddr : signal is "XIL_INTERFACENAME M_AXI_SG, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 142857132, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_sg_awburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG AWBURST";
  attribute x_interface_info of m_axi_sg_awcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG AWCACHE";
  attribute x_interface_info of m_axi_sg_awlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG AWLEN";
  attribute x_interface_info of m_axi_sg_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG AWPROT";
  attribute x_interface_info of m_axi_sg_awsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG AWSIZE";
  attribute x_interface_info of m_axi_sg_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG BRESP";
  attribute x_interface_info of m_axi_sg_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG RDATA";
  attribute x_interface_info of m_axi_sg_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG RRESP";
  attribute x_interface_info of m_axi_sg_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG WDATA";
  attribute x_interface_info of m_axi_sg_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI_SG WSTRB";
  attribute x_interface_info of s_axi_lite_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR";
  attribute x_interface_info of s_axi_lite_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR";
  attribute x_interface_info of s_axi_lite_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP";
  attribute x_interface_info of s_axi_lite_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute x_interface_info of s_axi_lite_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP";
  attribute x_interface_info of s_axi_lite_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA";
  attribute x_interface_info of s_axis_s2mm_tdata : signal is "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TDATA";
  attribute x_interface_parameter of s_axis_s2mm_tdata : signal is "XIL_INTERFACENAME S_AXIS_S2MM, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 142857132, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of s_axis_s2mm_tkeep : signal is "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TKEEP";
begin
U0: entity work.design_1_axi_dma_0_1_axi_dma
     port map (
      axi_dma_tstvec(31 downto 0) => axi_dma_tstvec(31 downto 0),
      axi_resetn => axi_resetn,
      m_axi_mm2s_aclk => '0',
      m_axi_mm2s_araddr(31 downto 0) => NLW_U0_m_axi_mm2s_araddr_UNCONNECTED(31 downto 0),
      m_axi_mm2s_arburst(1 downto 0) => NLW_U0_m_axi_mm2s_arburst_UNCONNECTED(1 downto 0),
      m_axi_mm2s_arcache(3 downto 0) => NLW_U0_m_axi_mm2s_arcache_UNCONNECTED(3 downto 0),
      m_axi_mm2s_arlen(7 downto 0) => NLW_U0_m_axi_mm2s_arlen_UNCONNECTED(7 downto 0),
      m_axi_mm2s_arprot(2 downto 0) => NLW_U0_m_axi_mm2s_arprot_UNCONNECTED(2 downto 0),
      m_axi_mm2s_arready => '0',
      m_axi_mm2s_arsize(2 downto 0) => NLW_U0_m_axi_mm2s_arsize_UNCONNECTED(2 downto 0),
      m_axi_mm2s_aruser(3 downto 0) => NLW_U0_m_axi_mm2s_aruser_UNCONNECTED(3 downto 0),
      m_axi_mm2s_arvalid => NLW_U0_m_axi_mm2s_arvalid_UNCONNECTED,
      m_axi_mm2s_rdata(31 downto 0) => B"00000000000000000000000000000000",
      m_axi_mm2s_rlast => '0',
      m_axi_mm2s_rready => NLW_U0_m_axi_mm2s_rready_UNCONNECTED,
      m_axi_mm2s_rresp(1 downto 0) => B"00",
      m_axi_mm2s_rvalid => '0',
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(1 downto 0) => m_axi_s2mm_awburst(1 downto 0),
      m_axi_s2mm_awcache(3 downto 0) => m_axi_s2mm_awcache(3 downto 0),
      m_axi_s2mm_awlen(7 downto 0) => m_axi_s2mm_awlen(7 downto 0),
      m_axi_s2mm_awprot(2 downto 0) => m_axi_s2mm_awprot(2 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(2 downto 0) => m_axi_s2mm_awsize(2 downto 0),
      m_axi_s2mm_awuser(3 downto 0) => NLW_U0_m_axi_s2mm_awuser_UNCONNECTED(3 downto 0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      m_axi_s2mm_wdata(63 downto 0) => m_axi_s2mm_wdata(63 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wstrb(7 downto 0) => m_axi_s2mm_wstrb(7 downto 0),
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      m_axi_sg_aclk => m_axi_sg_aclk,
      m_axi_sg_araddr(31 downto 0) => m_axi_sg_araddr(31 downto 0),
      m_axi_sg_arburst(1 downto 0) => m_axi_sg_arburst(1 downto 0),
      m_axi_sg_arcache(3 downto 0) => m_axi_sg_arcache(3 downto 0),
      m_axi_sg_arlen(7 downto 0) => m_axi_sg_arlen(7 downto 0),
      m_axi_sg_arprot(2 downto 0) => m_axi_sg_arprot(2 downto 0),
      m_axi_sg_arready => m_axi_sg_arready,
      m_axi_sg_arsize(2 downto 0) => m_axi_sg_arsize(2 downto 0),
      m_axi_sg_aruser(3 downto 0) => NLW_U0_m_axi_sg_aruser_UNCONNECTED(3 downto 0),
      m_axi_sg_arvalid => m_axi_sg_arvalid,
      m_axi_sg_awaddr(31 downto 0) => m_axi_sg_awaddr(31 downto 0),
      m_axi_sg_awburst(1 downto 0) => m_axi_sg_awburst(1 downto 0),
      m_axi_sg_awcache(3 downto 0) => m_axi_sg_awcache(3 downto 0),
      m_axi_sg_awlen(7 downto 0) => m_axi_sg_awlen(7 downto 0),
      m_axi_sg_awprot(2 downto 0) => m_axi_sg_awprot(2 downto 0),
      m_axi_sg_awready => m_axi_sg_awready,
      m_axi_sg_awsize(2 downto 0) => m_axi_sg_awsize(2 downto 0),
      m_axi_sg_awuser(3 downto 0) => NLW_U0_m_axi_sg_awuser_UNCONNECTED(3 downto 0),
      m_axi_sg_awvalid => m_axi_sg_awvalid,
      m_axi_sg_bready => m_axi_sg_bready,
      m_axi_sg_bresp(1 downto 0) => m_axi_sg_bresp(1 downto 0),
      m_axi_sg_bvalid => m_axi_sg_bvalid,
      m_axi_sg_rdata(31 downto 0) => m_axi_sg_rdata(31 downto 0),
      m_axi_sg_rlast => m_axi_sg_rlast,
      m_axi_sg_rready => m_axi_sg_rready,
      m_axi_sg_rresp(1 downto 0) => m_axi_sg_rresp(1 downto 0),
      m_axi_sg_rvalid => m_axi_sg_rvalid,
      m_axi_sg_wdata(31 downto 0) => m_axi_sg_wdata(31 downto 0),
      m_axi_sg_wlast => m_axi_sg_wlast,
      m_axi_sg_wready => m_axi_sg_wready,
      m_axi_sg_wstrb(3 downto 0) => m_axi_sg_wstrb(3 downto 0),
      m_axi_sg_wvalid => m_axi_sg_wvalid,
      m_axis_mm2s_cntrl_tdata(31 downto 0) => NLW_U0_m_axis_mm2s_cntrl_tdata_UNCONNECTED(31 downto 0),
      m_axis_mm2s_cntrl_tkeep(3 downto 0) => NLW_U0_m_axis_mm2s_cntrl_tkeep_UNCONNECTED(3 downto 0),
      m_axis_mm2s_cntrl_tlast => NLW_U0_m_axis_mm2s_cntrl_tlast_UNCONNECTED,
      m_axis_mm2s_cntrl_tready => '0',
      m_axis_mm2s_cntrl_tvalid => NLW_U0_m_axis_mm2s_cntrl_tvalid_UNCONNECTED,
      m_axis_mm2s_tdata(31 downto 0) => NLW_U0_m_axis_mm2s_tdata_UNCONNECTED(31 downto 0),
      m_axis_mm2s_tdest(4 downto 0) => NLW_U0_m_axis_mm2s_tdest_UNCONNECTED(4 downto 0),
      m_axis_mm2s_tid(4 downto 0) => NLW_U0_m_axis_mm2s_tid_UNCONNECTED(4 downto 0),
      m_axis_mm2s_tkeep(3 downto 0) => NLW_U0_m_axis_mm2s_tkeep_UNCONNECTED(3 downto 0),
      m_axis_mm2s_tlast => NLW_U0_m_axis_mm2s_tlast_UNCONNECTED,
      m_axis_mm2s_tready => '0',
      m_axis_mm2s_tuser(3 downto 0) => NLW_U0_m_axis_mm2s_tuser_UNCONNECTED(3 downto 0),
      m_axis_mm2s_tvalid => NLW_U0_m_axis_mm2s_tvalid_UNCONNECTED,
      mm2s_cntrl_reset_out_n => NLW_U0_mm2s_cntrl_reset_out_n_UNCONNECTED,
      mm2s_introut => NLW_U0_mm2s_introut_UNCONNECTED,
      mm2s_prmry_reset_out_n => NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED,
      s2mm_introut => s2mm_introut,
      s2mm_prmry_reset_out_n => s2mm_prmry_reset_out_n,
      s2mm_sts_reset_out_n => NLW_U0_s2mm_sts_reset_out_n_UNCONNECTED,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(9 downto 0) => s_axi_lite_araddr(9 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(9 downto 0) => s_axi_lite_awaddr(9 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bresp(1 downto 0) => s_axi_lite_bresp(1 downto 0),
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rresp(1 downto 0) => s_axi_lite_rresp(1 downto 0),
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      s_axis_s2mm_sts_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_s2mm_sts_tkeep(3 downto 0) => B"1111",
      s_axis_s2mm_sts_tlast => '0',
      s_axis_s2mm_sts_tready => NLW_U0_s_axis_s2mm_sts_tready_UNCONNECTED,
      s_axis_s2mm_sts_tvalid => '0',
      s_axis_s2mm_tdata(7 downto 0) => s_axis_s2mm_tdata(7 downto 0),
      s_axis_s2mm_tdest(4 downto 0) => B"00000",
      s_axis_s2mm_tid(4 downto 0) => B"00000",
      s_axis_s2mm_tkeep(0) => s_axis_s2mm_tkeep(0),
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tready => s_axis_s2mm_tready,
      s_axis_s2mm_tuser(3 downto 0) => B"0000",
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid
    );
end STRUCTURE;
