#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Apr 21 11:59:48 2017
# Process ID: 5780
# Current directory: E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5488 E:\master_thesis\Vivado\VC709_transceiver_k113_n127_t2\gtwizard_0_example\gtwizard_0_example.xpr
# Log file: E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/vivado.log
# Journal file: E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.xpr
INFO: [Project 1-313] Project file moved from 'Z:/COURSES/MASTERS/Vivado/GTH_transcievers_template/gtwizard_0_example' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 795.184 ; gain = 121.090
update_compile_order -fileset sources_1
import_files -norecurse {Z:/transceiver_files/i2c_master.vhd Z:/transceiver_files/VC709_I2C_inits.vhd Z:/transceiver_files/UART.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xci' is already up-to-date
INFO: [HDL 9-1061] Parsing VHDL file "E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd" into library xil_defaultlib [E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:1]
[Fri Apr 21 13:09:02 2017] Launched synth_1...
Run output will be captured here: E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xci' is already up-to-date
INFO: [HDL 9-1061] Parsing VHDL file "E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/transceiver_files/VC709_I2C_inits.vhd" into library xil_defaultlib [E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/transceiver_files/VC709_I2C_inits.vhd:1]
[Fri Apr 21 13:10:13 2017] Launched synth_1...
Run output will be captured here: E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xci' is already up-to-date
INFO: [HDL 9-1061] Parsing VHDL file "E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/transceiver_files/VC709_I2C_inits.vhd" into library xil_defaultlib [E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/transceiver_files/VC709_I2C_inits.vhd:1]
[Fri Apr 21 13:11:04 2017] Launched synth_1...
Run output will be captured here: E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xci' is already up-to-date
INFO: [HDL 9-1061] Parsing VHDL file "E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/transceiver_files/VC709_I2C_inits.vhd" into library xil_defaultlib [E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/transceiver_files/VC709_I2C_inits.vhd:1]
[Fri Apr 21 13:15:35 2017] Launched synth_1...
Run output will be captured here: E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xci' is already up-to-date
[Fri Apr 21 13:25:51 2017] Launched synth_1...
Run output will be captured here: E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.runs/synth_1/runme.log
[Fri Apr 21 13:25:51 2017] Launched impl_1...
Run output will be captured here: E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xci' is already up-to-date
INFO: [HDL 9-1061] Parsing VHDL file "E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd" into library xil_defaultlib [E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:1]
[Fri Apr 21 13:34:00 2017] Launched synth_1...
Run output will be captured here: E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xci' is already up-to-date
INFO: [HDL 9-1061] Parsing VHDL file "E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd" into library xil_defaultlib [E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:1]
[Fri Apr 21 13:38:13 2017] Launched synth_1...
Run output will be captured here: E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xci' is already up-to-date
INFO: [HDL 9-1061] Parsing VHDL file "E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd" into library xil_defaultlib [E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:1]
[Fri Apr 21 13:44:07 2017] Launched synth_1...
Run output will be captured here: E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xci' is already up-to-date
[Fri Apr 21 13:46:08 2017] Launched impl_1...
Run output will be captured here: E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.runs/impl_1/runme.log
reset_run impl_1 -noclean_dir 
reset_run synth_1
launch_runs impl_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xci' is already up-to-date
[Fri Apr 21 13:57:10 2017] Launched synth_1...
Run output will be captured here: E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.runs/synth_1/runme.log
[Fri Apr 21 13:57:10 2017] Launched impl_1...
Run output will be captured here: E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 215 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7vx690tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/.Xil/Vivado-5780-CSE-4211-03/dcp/gtwizard_0_exdes_early.xdc]
Finished Parsing XDC File [E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/.Xil/Vivado-5780-CSE-4211-03/dcp/gtwizard_0_exdes_early.xdc]
Parsing XDC File [E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/.Xil/Vivado-5780-CSE-4211-03/dcp/gtwizard_0_exdes.xdc]
Finished Parsing XDC File [E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/.Xil/Vivado-5780-CSE-4211-03/dcp/gtwizard_0_exdes.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.562 . Memory (MB): peak = 1266.375 ; gain = 0.039
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.562 . Memory (MB): peak = 1266.375 ; gain = 0.039
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

open_run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:49 . Memory (MB): peak = 1474.410 ; gain = 585.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
reset_run synth_1
reset_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1970.672 ; gain = 0.000
launch_runs impl_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xci' is already up-to-date
[Fri Apr 21 14:10:56 2017] Launched synth_1...
Run output will be captured here: E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.runs/synth_1/runme.log
[Fri Apr 21 14:10:56 2017] Launched impl_1...
Run output will be captured here: E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 215 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/.Xil/Vivado-5780-CSE-4211-03/dcp/gtwizard_0_exdes_early.xdc]
Finished Parsing XDC File [E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/.Xil/Vivado-5780-CSE-4211-03/dcp/gtwizard_0_exdes_early.xdc]
Parsing XDC File [E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/.Xil/Vivado-5780-CSE-4211-03/dcp/gtwizard_0_exdes.xdc]
Finished Parsing XDC File [E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/.Xil/Vivado-5780-CSE-4211-03/dcp/gtwizard_0_exdes.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.531 . Memory (MB): peak = 1997.148 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.531 . Memory (MB): peak = 1997.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 2051.844 ; gain = 54.695
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xci' is already up-to-date
[Fri Apr 21 14:18:15 2017] Launched impl_1...
Run output will be captured here: E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203A036FAA
set_property PROGRAM.FILE {E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.runs/impl_1/gtwizard_0_exdes.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7vx690t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.runs/impl_1/gtwizard_0_exdes.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2104.359 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7vx690t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210203A036FAA
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
import_files -norecurse {Z:/transceiver_files/BER_calculator.vhd Z:/transceiver_files/word_expander_64IN_to_113OUT.vhd Z:/transceiver_files/gtwizard_0_descrambler_alt.vhd Z:/transceiver_files/gtwizard_0_scrambler_alt.vhd Z:/transceiver_files/bch_parts_gen_n127_k113/gfmul.vhd Z:/transceiver_files/word_compressor_113IN_to_64OUT.vhd Z:/transceiver_files/word_compressor_127IN_to_64OUT.vhd Z:/transceiver_files/RX_syncronizer.vhd Z:/transceiver_files/gtwizard_0_block_sync_sm_alt.vhd Z:/transceiver_files/FBERT.vhd Z:/transceiver_files/TX_syncronizer.vhd Z:/transceiver_files/exdes_TX_logic.vhd Z:/transceiver_files/compressor_buffer.vhd Z:/transceiver_files/reference_data_package.vhd Z:/transceiver_files/word_expander_64IN_to_127OUT.vhd Z:/transceiver_files/bch_parts_gen_n127_k113/syn.vhd Z:/transceiver_files/bch_parts_gen_n127_k113/peterson.vhd Z:/transceiver_files/bch_parts_gen_n127_k113/chien.vhd Z:/transceiver_files/bch_parts_gen_n127_k113/enc_reg.vhd Z:/transceiver_files/data_generator.vhd Z:/transceiver_files/transceiver_module.vhd Z:/transceiver_files/bch_parts_gen_n127_k113/enc.vhd Z:/transceiver_files/bch_parts_gen_n127_k113/bch_peterson.vhd Z:/transceiver_files/BER_circuit_64_bit_input.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xci' is already up-to-date
INFO: [HDL 9-1061] Parsing VHDL file "E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd" into library xil_defaultlib [E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:1]
[Fri Apr 21 15:07:30 2017] Launched synth_1...
Run output will be captured here: E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xci' is already up-to-date
[Fri Apr 21 15:35:21 2017] Launched impl_1...
Run output will be captured here: E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.runs/impl_1/runme.log
reset_run impl_1 -noclean_dir 
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xci' is already up-to-date
[Fri Apr 21 15:35:50 2017] Launched impl_1...
Run output will be captured here: E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203A036FAA
INFO: [Labtools 27-1435] Device xc7vx690t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.runs/impl_1/gtwizard_0_exdes.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2246.176 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7vx690t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xci' is already up-to-date
[Fri Apr 21 15:55:16 2017] Launched synth_1...
Run output will be captured here: E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.runs/synth_1/runme.log
[Fri Apr 21 15:55:16 2017] Launched impl_1...
Run output will be captured here: E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.runs/impl_1/gtwizard_0_exdes.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2264.012 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7vx690t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210203A036FAA
refresh_design
INFO: [Netlist 29-17] Analyzing 251 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/.Xil/Vivado-5780-CSE-4211-03/dcp/gtwizard_0_exdes_early.xdc]
Finished Parsing XDC File [E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/.Xil/Vivado-5780-CSE-4211-03/dcp/gtwizard_0_exdes_early.xdc]
Parsing XDC File [E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/.Xil/Vivado-5780-CSE-4211-03/dcp/gtwizard_0_exdes.xdc]
Finished Parsing XDC File [E:/master_thesis/Vivado/VC709_transceiver_k113_n127_t2/gtwizard_0_example/.Xil/Vivado-5780-CSE-4211-03/dcp/gtwizard_0_exdes.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2315.789 ; gain = 0.000
Restored from archive | CPU: 5.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2315.789 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:27 ; elapsed = 00:01:29 . Memory (MB): peak = 2317.633 ; gain = 53.621
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 21 16:39:27 2017...
