---
layout: post
title:  "An x86 Assembler in 256 LOC"
cover:  empty.jpg
date:   2017-01-15 11:59:59 ET
categories: assembly compilers jit
---

For the first "real" post in this blog, we'll build an x86 assembler in less than 256 lines of C code.  Obviously, it won't implement every x86 instruction, but it will implement a surprisingly useful subset: data movement, control flow, integer arithmetic, bitwise operations, and function calls.  We won't be able to *run* the generated machine code yet (that's coming in a later blog post), but we'll be in a good position to do so.

I'll assume you're already familiar with x86 assembly language (hopefully the table below will serve as a brief refresher), although I won't assume you know about their machine language encodings.  I'll also assume that you're familiar with hexadecimal representation and arithmetic (e.g., 9&nbsp;+&nbsp;1&nbsp;=&nbsp;A and 10&nbsp;&minus;&nbsp;1&nbsp;=&nbsp;F).

## 1. Which instructions will we support?

By the time we finish, we'll have an assembler that supports all of the following x86 instructions (yes, I'm serious):

| Instruction                                    |&nbsp;&nbsp;| Example       |&nbsp;&nbsp;| Description of the Example                                       |
|------------------------------------------------------|-|--------------------------|-|-----------------------------------------------------------------------|
| <tt>nop</tt>                                         | | <tt>nop</tt>             | | <small>No operation (do nothing)</small>
|                                                      | |                          | | <font color="gray"><i>&mdash; Data Movement &mdash;</i></font>
| <tt>mov</tt> <small>*register*, *immediate*</small>  | | <tt>mov eax, 0F00Dh</tt> | | <small>Place the value F00D (hexadecimal) in EAX</small>
| <tt>mov</tt> <small>*register*, *register*</small>   | | <tt>mov eax, ebx</tt>    | | <small>Copy the value from the EBX register into EAX</small>
| <tt>mov</tt> <small>*register*, [*register*]</small> | | <tt>mov eax, [ebx]</tt>  | | <small>Treat EBX as pointer; load 32-bit value from memory into EAX</small>
| <tt>mov</tt> <small>[*register*], *register*</small> | | <tt>mov [eax], ebx</tt>  | | <small>Treat EAX as pointer; store 32-bit value from EBX in memory</small>
|                                                      | |                          | | <font color="gray"><i>&mdash; Arithmetic &mdash;</i></font>
| <tt>add</tt> <small>*register*, *register*</small>   | | <tt>add eax, ebx</tt>    | | <small>EAX = EAX + EBX</small>
| <tt>cdq</tt>                                         | | <tt>cdq</tt>             | | <small>Sign-extend EAX into EDX in preparation for <tt>idiv</tt></small>
| <tt>dec</tt> <small>*register*</small>               | | <tt>dec eax</tt>         | | <small>EAX = EAX - 1</small>
| <tt>div</tt> <small>*register*</small>               | | <tt>div ebx</tt>         | | <small>Unsigned division: EDX:EAX &divide; EBX,<br/>setting EAX = quotient, EDX = remainder</small>
| <tt>idiv</tt> <small>*register*</small>              | | <tt>idiv ebx</tt>        | | <small>Signed division: EDX:EAX &divide; EBX,<br/>setting EAX = quotient, EDX = remainder</small>
| <tt>imul</tt> <small>*register*</small>              | | <tt>imul ebx</tt>        | | <small>Signed multiplication: EDX:EAX = EAX &times; EBX</small>
| <tt>inc</tt> <small>*register*</small>               | | <tt>inc eax</tt>         | | <small>EAX = EAX + 1</small>
| <tt>neg</tt> <small>*register*</small>               | | <tt>neg eax</tt>         | | <small>EAX = -EAX</small>
| <tt>mul</tt> <small>*register*</small>               | | <tt>mul ebx</tt>         | | <small>Unsigned multiplication: EDX:EAX = EAX &times; EBX</small>
| <tt>sub</tt> <small>*register*, *register*</small>   | | <tt>sub eax, ebx</tt>    | | <small>EAX = EAX - EBX</small>
|                                                      | |                          | | <font color="gray"><i>&mdash; Bitwise Operations &mdash;</i></font>
| <tt>and</tt> <small>*register*, *register*</small>   | | <tt>and eax, ebx</tt>    | | <small>EAX = EAX & EBX</small>
| <tt>not</tt> <small>*register*</small>               | | <tt>not eax</tt>         | | <small>EAX = ~EAX</small>
| <tt>or</tt>  <small>*register*, *register*</small>   | | <tt>or eax, ebx</tt>     | | <small>EAX = EAX &#124; EBX</small>
| <tt>sar</tt> <small>*register*, *immediate*</small>  | | <tt>sar eax, 2</tt>      | | <small>Shift EAX right by 2 bits (sign-fill)</small>
| <tt>sar</tt> <small>*register*, </small><tt>cl</tt>  | | <tt>sar eax, cl</tt>     | | <small>Shift EAX right by CL bits (sign-fill)</small>
| <tt>shl</tt> <small>*register*, *immediate*</small>  | | <tt>shl eax, 2</tt>      | | <small>Shift EAX left by 2 bits</small>
| <tt>shl</tt> <small>*register*, </small><tt>cl</tt>  | | <tt>shl eax, cl</tt>     | | <small>Shift EAX left by number of bits in CL</small>
| <tt>shr</tt> <small>*register*, *immediate*</small>  | | <tt>shr eax, 2</tt>      | | <small>Shift EAX right by 2 bits (zero-fill)</small>
| <tt>shr</tt> <small>*register*, </small><tt>cl</tt>  | | <tt>shr eax, cl</tt>     | | <small>Shift EAX right by CL bits (zero-fill)</small>
| <tt>xor</tt> <small>*register*, *register*</small>   | | <tt>xor eax, ebx</tt>    | | <small>EAX = EAX ^ EBX</small>
|                                                      | |                          | | <font color="gray"><i>&mdash; Comparison &mdash;</i></font>
| <tt>cmp</tt> <small>*register*, *register*</small>   | | <tt>cmp eax, ebx</tt>    | | <small>Compare EAX to EBX, setting flags for conditional jump</small>
|                                                      | |                          | | <font color="gray"><i>&mdash; Control Flow &mdash;</i></font>
| <tt>jmp</tt> <small>*bytes*</small>                  | | <tt>jmp -10</tt>         | | <small>Jump -10 bytes, i.e., move EIP backward by 10 bytes</small>
| <tt>ja</tt> <small>*bytes*</small>                   | | <tt>ja  -10</tt>         | | <small>Jump if above (>, unsigned)</small>
| <tt>jae</tt> <small>*bytes*</small>                  | | <tt>jae -10</tt>         | | <small>Jump if above or equal (>=, unsigned)</small>
| <tt>jb</tt> <small>*bytes*</small>                   | | <tt>jb  -10</tt>         | | <small>Jump if below (<, unsigned)</small>
| <tt>jbe</tt> <small>*bytes*</small>                  | | <tt>jbe -10</tt>         | | <small>Jump if below or equal (<=, unsigned)</small>
| <tt>je</tt> <small>*bytes*</small>                   | | <tt>je  -10</tt>         | | <small>Jump if equal</small>
| <tt>jg</tt> <small>*bytes*</small>                   | | <tt>jg  -10</tt>         | | <small>Jump if greater (>, signed)</small>
| <tt>jge</tt> <small>*bytes*</small>                  | | <tt>jge -10</tt>         | | <small>Jump if greater or equal (>=, signed)</small>
| <tt>jl</tt> <small>*bytes*</small>                   | | <tt>jl  -10</tt>         | | <small>Jump if less (<, signed)</small>
| <tt>jle</tt> <small>*bytes*</small>                  | | <tt>jle -10</tt>         | | <small>Jump if less or equal (<=, signed)</small>
| <tt>jne</tt> <small>*bytes*</small>                  | | <tt>jne -10</tt>         | | <small>Jump if not equal</small>
|                                                      | |                          | | <font color="gray"><i>&mdash; Function Calls &mdash;</i></font>
| <tt>call</tt> <small>*register*</small>              | | <tt>call eax</tt>        | | <small>Call function at pointer stored in EAX</small>
| <tt>push</tt> <small>*register*</small>              | | <tt>push eax</tt>        | | <small>Push value of EAX onto the stack</small>
| <tt>pop</tt> <small>*register*</small>               | | <tt>pop eax</tt>         | | <small>Pop a value from the stack into EAX</small>
| <tt>ret</tt> <small>*immediate*</small>              | | <tt>ret 4</tt>           | | <small>Return from function, removing 4 bytes of stack arguments</small>

## 2. The API: x86asm.h

The header file, x86asm.h, defines the API that we intend for clients to use.  It provides

* an enumeration of the x86's 32-bit registers (<tt>reg32_t</tt>), and
* one function for each instruction form we can assemble.

Here's the header in its entirety.  (There's more explanation in the next section, but it will be helpful to read through the header file first.)

{% highlight c %}
{% include_relative code/x86-assembler/x86asm.h %}
{% endhighlight %}

## 3. The demo program: demo.c

Before delving into the implementation of the assembler, it's probably helpful to show how this API is used.

Each function in our API takes a <tt>uint8_t</tt> pointer <tt>buf</tt>, writes the byte(s) of machine code for a single assembly language instruction to memory starting at that address, then returns a pointer to the next byte after the instruction that was just assembled.

For example, the instruction <tt>mov eax, 12345678h</tt> is assembled into five bytes of machine code: b8 78 56 34 12.  Calling <tt>mov_immediate(EAX, 0x12345678, buf)</tt> stores these five bytes into memory at the location pointed to by <tt>buf</tt>, then it returns <tt>buf+5</tt>, which is presumably where you'll want to store the next instruction.

For example, suppose you want to assemble the following three-instruction program.

{% highlight plaintext %}
mov eax, 120h
add eax, ecx
shl eax, 4
{% endhighlight %}

The following program illustrates how to assemble this sequence of three instructions, then write the byte values of the resulting machine code to standard output:

{% highlight c %}
{% include_relative code/x86-assembler/demo.c %}
{% endhighlight %}

When you run this, the output is:

{% highlight plaintext %}
b8 20 01 00 00 03 c1 c1 e0 04
{% endhighlight %}

## 4. The implementation: x86asm.c

Now, we'll start implementing this API.  For each instruction, I'll describe its machine language encoding, and then the C function that implements it.

The definitive, official reference for the x86 instruction set and its machine language encoding is Volume&nbsp;2 of the [Intel&reg; 64 and IA-32 Architectures Software Developer Manuals](https://software.intel.com/en-us/articles/intel-sdm).  Unfortunately, Intel's documentation is not easy to read, so for this small assembler, it will be sufficient to simply describe the encodings by example.

### No operation &ndash; nop

The <tt>nop</tt> instruction assembles to a single byte of machine code: 90h.

{% highlight c %}
uint8_t *nop(uint8_t *buf) {
        *buf++ = 0x90;
        return buf;
}
{% endhighlight %}

### Increment and decrement &ndash; inc, dec

The <tt>inc</tt> instruction adds 1 to a value in a register; <tt>dec</tt> subtracts 1.  Recall from the header file above (x86asm.h) that we defined an enumeration with all of the x86's 32-bit registers.

{% highlight c %}
typedef enum { EAX, ECX, EDX, EBX, ESP, EBP, ESI, EDI } reg32_t;
{% endhighlight %}

There's a reason we listed the registers in this specific order: when instructions take register operands, the encodings tend to follow this same order.  Notice the pattern in the encodings of the <tt>inc</tt> and <tt>dec</tt> instructions:

| Instruction |&nbsp;&nbsp;| Encoding (hex) |&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;| Instruction |&nbsp;&nbsp;| Encoding (hex)
|------------------|------------|----------------|------------------------------|------------------|------------|---------------
| <tt>inc eax</tt> | | <tt>40</tt> | | <tt>dec eax</tt> | | <tt>48</tt>
| <tt>inc ecx</tt> | | <tt>41</tt> | | <tt>dec ecx</tt> | | <tt>49</tt>
| <tt>inc edx</tt> | | <tt>42</tt> | | <tt>dec edx</tt> | | <tt>4A</tt>
| ...              | |             | | ...              | |
| <tt>inc edi</tt> | | <tt>47</tt> | | <tt>dec edi</tt> | | <tt>4F</tt>

Since our <tt>reg32_t</tt> enum assigns an integer value to each register name (EAX=0, ECX=1, EDX=2, etc.), this means we can encode <tt>inc <i>register</i></tt> by simply adding the register number to hexadecimal 40.

{% highlight c %}
uint8_t *inc(reg32_t reg, uint8_t *buf) {
        *buf++ = 0x40 + reg;
        return buf;
}

uint8_t *dec(reg32_t reg, uint8_t *buf) {
        *buf++ = 0x48 + reg;
        return buf;
}
{% endhighlight %}

(It's more conventional to describe encodings in terms of which <i>bits</i> in the encoding represent the operand register.  For example, see Volume 2, Appendix&nbsp;B of the Intel documentation referenced above.  From that perspective, it might make more sense to build encodings using bitwise operations.  However, I'm writing this blog post from the perspective of "look at the pattern and implement it;" adding values seems more intuitive and produces the same result.)

### Move immediate value to register &ndash; mov reg, imm

The following table shows the encodings for <tt>mov</tt>&nbsp;<i>reg</i>,&nbsp;<tt>1</tt> and <tt>mov</tt>&nbsp;<i>reg</i>,&nbsp;<tt>12345678h</tt>.  Notice the pattern?

| Instruction |&nbsp;&nbsp;| Encoding (hex) |&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;| Instruction |&nbsp;&nbsp;| Encoding (hex)
|------------------|------------|----------------|------------------------------|------------------|------------|---------------
| <tt>mov eax, 1</tt> | | <tt>B8 01 00 00 00</tt> | | <tt>mov eax, 12345678h</tt> | | <tt>B8 78 56 34 12</tt>
| <tt>mov ecx, 1</tt> | | <tt>B9 01 00 00 00</tt> | | <tt>mov ecx, 12345678h</tt> | | <tt>B9 78 56 34 12</tt>
| <tt>mov edx, 1</tt> | | <tt>BA 01 00 00 00</tt> | | <tt>mov edx, 12345678h</tt> | | <tt>BA 78 56 34 12</tt>
| ...                 | |                         | | ...                         | |
| <tt>mov edi, 1</tt> | | <tt>BF 01 00 00 00</tt> | | <tt>mov edi, 12345678h</tt> | | <tt>BF 78 56 34 12</tt>

While the <tt>inc</tt> and <tt>dec</tt> instructions had 1-byte encodings, the encoding here is always 5&nbsp;bytes.  The first byte of the encoding is <tt>B8</tt>&nbsp;+&nbsp;the register number.  The next four bytes are the immediate value *in little endian order*, i.e., with the low-order byte first.  Assuming the assembler will be run on an x86/x64 processor, which uses little endian byte ordering natively, nothing special needs to be done to reorder the bytes&mdash;storing a 32-bit value in memory will store the bytes in little endian order.

{% highlight c %}
uint8_t *mov_immediate(reg32_t dest, int32_t value, uint8_t *buf) {
        *buf++ = 0xB8 + dest;
        *((int32_t *)buf) = value; buf += sizeof(int32_t);
        return buf;
}
{% endhighlight %}

### Load value from memory &ndash; mov reg, DWORD PTR [reg]

So far, our instructions have had straightforward encodings with reasonably obvious patterns.  This one gets a bit more interesting.

| Instruction            |&nbsp;&nbsp;| Encoding (hex)
|-----------------------------------|-|---------------
| <tt>mov eax, DWORD PTR [eax]</tt> | | 8B 00
| <tt>mov eax, DWORD PTR [ecx]</tt> | | 8B 01
| <tt>mov eax, DWORD PTR [edx]</tt> | | 8B 02
| <tt>mov eax, DWORD PTR [ebx]</tt> | | 8B 03
| <tt>mov eax, DWORD PTR [esp]</tt> | | 8B 04 24
| <tt>mov eax, DWORD PTR [ebp]</tt> | | 8B 45 00
| <tt>mov eax, DWORD PTR [esi]</tt> | | 8B 06
| <tt>mov eax, DWORD PTR [edi]</tt> | | 8B 07
|                                   | |
| <tt>mov ecx, DWORD PTR [eax]</tt> | | 8B 08
| <tt>mov ecx, DWORD PTR [ecx]</tt> | | 8B 09
| <tt>mov ecx, DWORD PTR [edx]</tt> | | 8B 0A
| <tt>mov ecx, DWORD PTR [ebx]</tt> | | 8B 0B
| <tt>mov ecx, DWORD PTR [esp]</tt> | | 8B 0C 24
| <tt>mov ecx, DWORD PTR [ebp]</tt> | | 8B 4D 00
| <tt>mov ecx, DWORD PTR [esi]</tt> | | 8B 0E
| <tt>mov ecx, DWORD PTR [edi]</tt> | | 8B 0F
|                                   | |
| <tt>mov edx, DWORD PTR [eax]</tt> | | 8B 10
| <tt>mov edx, DWORD PTR [ecx]</tt> | | 8B 11
| ...                               | |
| <tt>mov edi, DWORD PTR [edi]</tt> | | 8B 3F

This form of the <tt>mov</tt> instruction has a two-byte encoding with a fairly obvious pattern, *except when the source operand is ESP or EBP*... then it's a three-byte encoding with a not-so-obvious pattern.<font color="gray"><sup>1</sup></font>

{% highlight c %}
uint8_t *mov_from_ptr(reg32_t dest, reg32_t src, uint8_t *buf) {
        *buf++ = 0x8B;
        if (src == ESP) {
                *buf++ = 8*dest + src;
                *buf++ = 0x24;
        } else if (src == EBP) {
                *buf++ = 0x45 + 8*dest;
                *buf++ = 0x00;
        } else {
                *buf++ = 8*dest + src;
        }
        return buf;
}
{% endhighlight %}

### Store value into memory &ndash; mov DWORD PTR [reg], reg

When <tt>mov</tt> is used to store a value in memory, the encodings are almost
identical to the encodings for loading a value from memory, except the first
byte is 89h and the source and destination operands are reversed when encoding
the second byte.

| Instruction            |&nbsp;&nbsp;| Encoding (hex)
|-----------------------------------|-|---------------
| <tt>mov DWORD PTR [eax], eax</tt> | | 89 00
| <tt>mov DWORD PTR [ecx], eax</tt> | | 89 01
| <tt>mov DWORD PTR [edx], eax</tt> | | 89 02
| <tt>mov DWORD PTR [ebx], eax</tt> | | 89 03
| <tt>mov DWORD PTR [esp], eax</tt> | | 89 04 24
| <tt>mov DWORD PTR [ebp], eax</tt> | | 89 45 00
| <tt>mov DWORD PTR [esi], eax</tt> | | 89 06
| <tt>mov DWORD PTR [edi], eax</tt> | | 89 07
| <tt>mov DWORD PTR [eax], ecx</tt> | | 89 08
| <tt>mov DWORD PTR [ecx], ecx</tt> | | 89 09
| <tt>mov DWORD PTR [edx], ecx</tt> | | 89 0A
| <tt>mov DWORD PTR [ebx], ecx</tt> | | 89 0B
| <tt>mov DWORD PTR [esp], ecx</tt> | | 89 0C 24
| <tt>mov DWORD PTR [ebp], ecx</tt> | | 89 4D 00
| <tt>mov DWORD PTR [esi], ecx</tt> | | 89 0E
| <tt>mov DWORD PTR [edi], ecx</tt> | | 89 0F
| <tt>mov DWORD PTR [eax], edx</tt> | | 89 10
| <tt>mov DWORD PTR [ecx], edx</tt> | | 89 11
| ...                               | |
| <tt>mov DWORD PTR [edi], edi</tt> | | 89 3F

{% highlight c %}
uint8_t *mov_to_ptr(reg32_t dest, reg32_t src, uint8_t *buf) {
        *buf++ = 0x89;
        if (dest == ESP) {
                *buf++ = 8*src + dest;
                *buf++ = 0x24;
        } else if (dest == EBP) {
                *buf++ = 0x45 + 8*src;
                *buf++ = 0x00;
        } else {
                *buf++ = 8*src + dest;
        }
        return buf;
}
{% endhighlight %}

### RM-encoded instructions: mov, add, sub, and, or, xor, cmp

Next, we will tackle register-register <tt>mov</tt>, as well as <tt>add</tt>, <tt>sub</tt>, <tt>and</tt>, <tt>or</tt>, <tt>xor</tt>, and <tt>cmp</tt>.  All of these instructions have a similar encoding: an opcode byte (that differs from one instruction to the next -- hence the name, "operation code"), followed by a single byte indicating the source and destination registers.

To see the pattern, consider <tt>mov</tt> and <tt>add</tt>:

| Instruction |&nbsp;&nbsp;| Encoding (hex) |&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;| Instruction |&nbsp;&nbsp;| Encoding (hex)
|-----------------------|-|-------|-|-----------------------|-|-------|
| <tt>mov eax, eax</tt> | | 8B C0 | | <tt>add eax, eax</tt> | | 03 C0 | 
| <tt>mov eax, ecx</tt> | | 8B C1 | | <tt>add eax, ecx</tt> | | 03 C1 | 
| <tt>mov eax, edx</tt> | | 8B C2 | | <tt>add eax, edx</tt> | | 03 C2 | 
| ...                   | |       | | ...                   | |       | 
| <tt>mov eax, edi</tt> | | 8B C7 | | <tt>add eax, edi</tt> | | 03 C7 | 
| <tt>mov ecx, eax</tt> | | 8B C8 | | <tt>add ecx, eax</tt> | | 03 C8 | 
| <tt>mov ecx, ecx</tt> | | 8B C9 | | <tt>add ecx, ecx</tt> | | 03 C9 | 
| ...                   | |       | | ...                   | |       | 
| <tt>mov ecx, edi</tt> | | 8B CF | | <tt>add ecx, edi</tt> | | 03 CF | 
| <tt>mov edx, eax</tt> | | 8B D0 | | <tt>add edx, eax</tt> | | 03 D0 | 
| ...                   | |       | | ...                   | |       | 
| <tt>mov edi, edi</tt> | | 8B FF | | <tt>add edi, edi</tt> | | 03 FF | 

The second byte of the encoding is hex C0, plus 8 times the destination register number, plus the source register number.

{% highlight c %}
#define DEFINE_INSN_RM(mnemonic, opcode)                     \
uint8_t *mnemonic(reg32_t dest, reg32_t src, uint8_t *buf) { \
        *buf++ = opcode;                                     \
        *buf++ = 8*dest + 0xC0 + src;                        \
        return buf;                                          \
}

DEFINE_INSN_RM(mov, 0x8B)
DEFINE_INSN_RM(add, 0x03)
DEFINE_INSN_RM(sub, 0x2B)
DEFINE_INSN_RM(and, 0x23)
DEFINE_INSN_RM( or, 0x0B)
DEFINE_INSN_RM(xor, 0x33)
DEFINE_INSN_RM(cmp, 0x3B)
{% endhighlight %}

### Instructions with opcodes beginning with F7: not, neg, mul, imul, div, idiv

The <tt>not</tt>, <tt>neg</tt>, <tt>mul</tt>, <tt>imul</tt>, <tt>div</tt>, and <tt>idiv</tt> instructions also have similar encodings.  The first byte of the encoding is F7.  The second byte indicates both the operation and the operand (register).

| Instruction |&nbsp;&nbsp;| Encoding (hex) |&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;| Instruction |&nbsp;&nbsp;| Encoding (hex)
|------------------|-|-------|-|------------------|-|-------|
| <tt>not eax</tt> | | F7 D0 | | <tt>neg eax</tt> | | F7 D8 | 
| <tt>not ecx</tt> | | F7 D1 | | <tt>neg ecx</tt> | | F7 D9 | 
| ...     
| <tt>not edi</tt> | | F7 D7 | | <tt>neg edi</tt> | | F7 DF | 

As a note, we named the C function for the <tt>div</tt> instruction `div_`, since the C standard library's <tt>stdlib.h</tt> includes the [div(3)](https://linux.die.net/man/3/div) instruction.

{% highlight c %}
#define DEFINE_INSN_F7(mnemonic, reg_base)     \
uint8_t *mnemonic(reg32_t reg, uint8_t *buf) { \
        *buf++ = 0xF7;                         \
        *buf++ = reg_base + reg;               \
        return buf;                            \
}

DEFINE_INSN_F7( not, 0xD0)
DEFINE_INSN_F7( neg, 0xD8)
DEFINE_INSN_F7( mul, 0xE0)
DEFINE_INSN_F7(imul, 0xE8)
DEFINE_INSN_F7(div_, 0xF0)
DEFINE_INSN_F7(idiv, 0xF8)
{% endhighlight %}

### Convert doubleword to quadword &ndash; cdq

Both the <tt>div</tt> and <tt>idiv</tt> instructions take a 64-bit dividend (with the high 32 bits in EDX and the low 32 bits in EAX) and divide it by a 32-bit divisor (the register operand).  To divide two 32-bit values, the dividend must be extended to 64 bits.  For unsigned division (<tt>div</tt>), this is easy: <tt>mov&nbsp;edx,&nbsp;0</tt>.  For signed division (<tt>idiv</tt>), the 32-bit value must be sign-extended to 64 bits.  This is done by the <tt>cdq</tt> instruction: it copies the sign bit of EAX into all 32 bits of EDX.

{% highlight c %}
uint8_t *cdq(uint8_t *buf) {
        *buf++ = 0x99;
        return buf;
}
{% endhighlight %}

### Bit shift instructions &ndash; shl, shr, sar

The bit shift instructions are interesting for two reasons:

* The number of bits to shift can be an immediate value (0&ndash;255), or it can be stored in the CL register (another name for the lowest 8 bits of the ECX register).
* The encoding for a one-bit shift is different.

Using the left shift instruction as an example:

| Instruction |&nbsp;&nbsp;| Encoding (hex) |&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;| Instruction |&nbsp;&nbsp;| Encoding (hex)
|------------------|------------|----------------|------------------------------|------------------|------------|---------------
| <tt>shl eax, 0</tt>    | | <tt>C1 E0 00</tt> | | <tt>shl eax, cl</tt> | | <tt>D3 E0</tt>
| <tt>shl eax, 1</tt>    | | <tt>D1 E0</tt>    | | <tt>shl ecx, cl</tt> | | <tt>D3 E1</tt>
| <tt>shl eax, 2</tt>    | | <tt>C1 E0 02</tt> | | <tt>shl edx, cl</tt> | | <tt>D3 E2</tt>
| <tt>shl eax, 3</tt>    | | <tt>C1 E0 03</tt> | | <tt>shl ebx, cl</tt> | | <tt>D3 E3</tt>
| ...                    | |                   | | ...                  | |
| <tt>shl ecx, 0FFh</tt> | | <tt>C1 E1 FF</tt> | |
| <tt>shl ecx, 0</tt>    | | <tt>C1 E1 00</tt> | |
| <tt>shl ecx, 1</tt>    | | <tt>D1 E1</tt>    | |
| <tt>shl ecx, 2</tt>    | | <tt>C1 E1 02</tt> | |
| <tt>shl ecx, 3</tt>    | | <tt>C1 E1 03</tt> | |
| ...                    | |                   | |
| <tt>shl ecx, 0FFh</tt> | | <tt>C1 E1 FF</tt> | |
| ...                    | |                   | |

We can implement this in our assembler as follows.

{% highlight c %}
#define DEFINE_INSN_D1C1(mnemonic, reg_base)                  \
uint8_t *mnemonic(reg32_t reg, uint8_t bits, uint8_t *buf) {  \
        switch (bits) {                                       \
        case 1: /* 1-bit shifts have a different opcode */    \
                *buf++ = 0xD1;                                \
                *buf++ = reg_base + reg;                      \
                break;                                        \
        default:                                              \
                *buf++ = 0xC1;                                \
                *buf++ = reg_base + reg;                      \
                *buf++ = bits;                                \
        }                                                     \
        return buf;                                           \
}                                                             \
uint8_t *mnemonic##_cl(reg32_t reg, uint8_t *buf) {           \
        *buf++ = 0xD3;                                        \
        *buf++ = reg_base + reg;                              \
        return buf;                                           \
}

DEFINE_INSN_D1C1(shl, 0xE0)
DEFINE_INSN_D1C1(shr, 0xE8)
DEFINE_INSN_D1C1(sar, 0xF8)
{% endhighlight %}

### Procedure calls: push, pop, call, ret

The <tt>push</tt>, <tt>pop</tt>, <tt>call</tt>, and <tt>ret</tt> instructions are the four essential instructions for procedure calls.  Their encodings follow similar patterns to those we've already seen, except with different opcode bytes.

{% highlight c %}
uint8_t *push(reg32_t reg, uint8_t *buf) {
        *buf++ = 0x50 + reg;
        return buf;
}

uint8_t *pop(reg32_t reg, uint8_t *buf) {
        *buf++ = 0x58 + reg;
        return buf;
}

uint8_t *call(reg32_t reg, uint8_t *buf) {
        *buf++ = 0xFF;
        *buf++ = 0xD0 + reg;
        return buf;
}
{% endhighlight %}

The encoding of <tt>ret</tt> is only slightly more interesting, since <tt>ret 0</tt> (which is often written as <tt>ret</tt> with no operand) is encoded differently than <tt>ret</tt> with a nonzero immediate operand, such as <tt>ret 4</tt> or <tt>ret 16</tt>.

{% highlight c %}
uint8_t *ret(uint16_t bytes, uint8_t *buf) {
        if (bytes == 0) {
                *buf++ = 0xC3;
        } else {
                *buf++ = 0xC2;
                *((uint16_t *)buf) = bytes; buf += sizeof(uint16_t);
        }
        return buf;
}
{% endhighlight %}

### Jumps

In x86 assembly language, jumps are usually written with labels.  For example:

{% highlight plaintext %}
there: mov eax, 12345678h    ; b8 78 56 34 12
       jmp there             ; eb f9
       nop                   ; 90
{% endhighlight %}

Recall that the EIP register is the instruction pointer.  When the processor
fetches an instruction to execute, it increments EIP to point to the following
instruction.  A jump changes the value of EIP.  In our example, the effect of
the jump is to move EIP backward by 7 bytes, so it will point to the start of
the <tt>mov</tt> instruction.

<pre>
                            EIP is here after the processor
                            fetches the  "jmp there" instruction
                            &darr;
B8  78  56  34  12  EB  F9  90
&uarr;___________________________|
We want to move it 7 bytes backward
to place it here
</pre>

So, how is <tt>jmp</tt> encoded?  Hex F9 is the two's complement representation
of -7... so the encoding above (EB F9) is in essence "jump -7 bytes."

Complicating things slightly, the <tt>jmp</tt> instruction is encoded with an
EB opcode byte if the jump distance is between -128 and 127 bytes, inclusive,
and with an E9 opcode if the jump distance is larger than that.

{% highlight c %}
uint8_t *jmp(int32_t bytes, uint8_t *buf) {
        if (INT8_MIN <= bytes && bytes <= INT8_MAX) {
                *buf++ = 0xEB;
                *buf++ = (int8_t)bytes;
        } else {
                *buf++ = 0xE9;
                *((int32_t *)buf) = bytes; buf += sizeof(int32_t);
        }
        return buf;
}
{% endhighlight %}

Conditional jumps are encoded similarly, except with different opcodes, of course.

{% highlight c %}
#define DEFINE_INSN_JCC(mnemonic, byte_opcode)                     \
uint8_t *mnemonic(int32_t bytes, uint8_t *buf) {                   \
        if (INT8_MIN <= bytes && bytes <= INT8_MAX) {              \
                *buf++ = byte_opcode;                              \
                *buf++ = (int8_t)bytes;                            \
        } else {                                                   \
                *buf++ = 0x0F;                                     \
                *buf++ = byte_opcode + 0x10;                       \
                *((int32_t *)buf) = bytes; buf += sizeof(int32_t); \
        }                                                          \
        return buf;                                                \
}

DEFINE_INSN_JCC( jb, 0x72)
DEFINE_INSN_JCC(jae, 0x73)
DEFINE_INSN_JCC( je, 0x74)
DEFINE_INSN_JCC(jne, 0x75)
DEFINE_INSN_JCC(jbe, 0x76)
DEFINE_INSN_JCC( ja, 0x77)
DEFINE_INSN_JCC( jl, 0x7C)
DEFINE_INSN_JCC(jge, 0x7D)
DEFINE_INSN_JCC(jle, 0x7E)
DEFINE_INSN_JCC( jg, 0x7F)
{% endhighlight %}

## 5. What's next?

So, we have a working x86 assembler.  Not bad for 256 lines of code.  You can download the complete source code below.

In the next few posts, we'll:

* show how to test this assembler (are you sure it actually works?).
* show how to find the encodings of other instructions (in case you want to extend this assembler).
* show how to actually *execute* the generated machine code.

At some point in the future &ndash; maybe not right away &ndash; I'd like to

* show how the Builder design pattern can make the assembler easier to use.
* build an x64 assembler (since you're probably not running a 32-bit machine).

But there are plenty of other non-assembler-related topics I'd like to blog about, so let's see what actually materializes.

## Download the source code

|:------------------------------|:---------------------------------------------------------------------------|---------:|
| **Source Code:** &nbsp;&nbsp; | <a href="{{site.baseurl}}/_posts/code/x86-assembler/x86asm.h">x86asm.h</a> | 69 lines |
|                               | <a href="{{site.baseurl}}/_posts/code/x86-assembler/x86asm.c">x86asm.c</a> | 171 lines |
|                               | <a href="{{site.baseurl}}/_posts/code/x86-assembler/demo.c">demo.c</a>     | 16 lines |
|                               |                                                                            | Total: 256 lines |
| **Makefiles:**                | <a href="{{site.baseurl}}/_posts/code/x86-assembler/GNUmakefile">GNUmakefile</a>&nbsp;&nbsp; | <small>(GNU Make on Linux/macOS)</small> |
|                               | <a href="{{site.baseurl}}/_posts/code/x86-assembler/Makefile">Makefile</a> | <small>(NMAKE on Windows)</small> |

<small><font color="gray"><sup>1</sup> If you're familiar with the x86 encoding scheme, [EBP] is actually encoded as [EBP+0] (i.e., EBP with an 8-bit displacement), and ESP is encoded using the SIB byte.</font></small>
