# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" \
"../../../../part_2.srcs/sources_1/new/FIFO_rows.v" \
"../../../../part_2.srcs/sources_1/new/clear_first_one.v" \
"../../../../part_2.srcs/sources_1/imports/new/count_ones.v" \
"../../../../part_2.srcs/sources_1/imports/new/count_ones_32.v" \
"../../../../part_2.srcs/sources_1/imports/new/data_mux_4x1.v" \
"../../../../part_2.srcs/sources_1/new/data_mux_8_1.v" \
"../../../../part_2.srcs/sources_1/new/end_controller.v" \
"../../../../part_2.srcs/sources_1/new/mem_element.v" \
"../../../../part_2.srcs/sources_1/new/puzzle4_part2.v" \
"../../../../part_2.srcs/sources_1/imports/new/ring_row_index.v" \
"../../../../part_2.srcs/sources_1/imports/new/row_reg.v" \
"../../../../part_2.srcs/sources_1/imports/new/word_index_counter.v" \
"../../../../part_2.srcs/sim_1/imports/new/tb_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
