
STM32F4_HAL_ADC_MULTI_CHANNEL_DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000368c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  0800381c  0800381c  0001381c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08003888  08003888  00013888  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08003890  08003890  00013890  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08003894  08003894  00013894  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000070  20000000  08003898  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
  8 .bss          00000134  20000070  20000070  00020070  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  200001a4  200001a4  00020070  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 11 .debug_info   0000b8ed  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00001c8f  00000000  00000000  0002b98d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000008b8  00000000  00000000  0002d620  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000007e0  00000000  00000000  0002ded8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00004e99  00000000  00000000  0002e6b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00002ecd  00000000  00000000  00033551  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0003641e  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002508  00000000  00000000  0003649c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003804 	.word	0x08003804

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08003804 	.word	0x08003804

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b97a 	b.w	800057c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	468c      	mov	ip, r1
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	9e08      	ldr	r6, [sp, #32]
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d151      	bne.n	8000354 <__udivmoddi4+0xb4>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d96d      	bls.n	8000392 <__udivmoddi4+0xf2>
 80002b6:	fab2 fe82 	clz	lr, r2
 80002ba:	f1be 0f00 	cmp.w	lr, #0
 80002be:	d00b      	beq.n	80002d8 <__udivmoddi4+0x38>
 80002c0:	f1ce 0c20 	rsb	ip, lr, #32
 80002c4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002c8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002cc:	fa02 f70e 	lsl.w	r7, r2, lr
 80002d0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002d4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002d8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002dc:	0c25      	lsrs	r5, r4, #16
 80002de:	fbbc f8fa 	udiv	r8, ip, sl
 80002e2:	fa1f f987 	uxth.w	r9, r7
 80002e6:	fb0a cc18 	mls	ip, sl, r8, ip
 80002ea:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002ee:	fb08 f309 	mul.w	r3, r8, r9
 80002f2:	42ab      	cmp	r3, r5
 80002f4:	d90a      	bls.n	800030c <__udivmoddi4+0x6c>
 80002f6:	19ed      	adds	r5, r5, r7
 80002f8:	f108 32ff 	add.w	r2, r8, #4294967295
 80002fc:	f080 8123 	bcs.w	8000546 <__udivmoddi4+0x2a6>
 8000300:	42ab      	cmp	r3, r5
 8000302:	f240 8120 	bls.w	8000546 <__udivmoddi4+0x2a6>
 8000306:	f1a8 0802 	sub.w	r8, r8, #2
 800030a:	443d      	add	r5, r7
 800030c:	1aed      	subs	r5, r5, r3
 800030e:	b2a4      	uxth	r4, r4
 8000310:	fbb5 f0fa 	udiv	r0, r5, sl
 8000314:	fb0a 5510 	mls	r5, sl, r0, r5
 8000318:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800031c:	fb00 f909 	mul.w	r9, r0, r9
 8000320:	45a1      	cmp	r9, r4
 8000322:	d909      	bls.n	8000338 <__udivmoddi4+0x98>
 8000324:	19e4      	adds	r4, r4, r7
 8000326:	f100 33ff 	add.w	r3, r0, #4294967295
 800032a:	f080 810a 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800032e:	45a1      	cmp	r9, r4
 8000330:	f240 8107 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000334:	3802      	subs	r0, #2
 8000336:	443c      	add	r4, r7
 8000338:	eba4 0409 	sub.w	r4, r4, r9
 800033c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000340:	2100      	movs	r1, #0
 8000342:	2e00      	cmp	r6, #0
 8000344:	d061      	beq.n	800040a <__udivmoddi4+0x16a>
 8000346:	fa24 f40e 	lsr.w	r4, r4, lr
 800034a:	2300      	movs	r3, #0
 800034c:	6034      	str	r4, [r6, #0]
 800034e:	6073      	str	r3, [r6, #4]
 8000350:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000354:	428b      	cmp	r3, r1
 8000356:	d907      	bls.n	8000368 <__udivmoddi4+0xc8>
 8000358:	2e00      	cmp	r6, #0
 800035a:	d054      	beq.n	8000406 <__udivmoddi4+0x166>
 800035c:	2100      	movs	r1, #0
 800035e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000362:	4608      	mov	r0, r1
 8000364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000368:	fab3 f183 	clz	r1, r3
 800036c:	2900      	cmp	r1, #0
 800036e:	f040 808e 	bne.w	800048e <__udivmoddi4+0x1ee>
 8000372:	42ab      	cmp	r3, r5
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xdc>
 8000376:	4282      	cmp	r2, r0
 8000378:	f200 80fa 	bhi.w	8000570 <__udivmoddi4+0x2d0>
 800037c:	1a84      	subs	r4, r0, r2
 800037e:	eb65 0503 	sbc.w	r5, r5, r3
 8000382:	2001      	movs	r0, #1
 8000384:	46ac      	mov	ip, r5
 8000386:	2e00      	cmp	r6, #0
 8000388:	d03f      	beq.n	800040a <__udivmoddi4+0x16a>
 800038a:	e886 1010 	stmia.w	r6, {r4, ip}
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	b912      	cbnz	r2, 800039a <__udivmoddi4+0xfa>
 8000394:	2701      	movs	r7, #1
 8000396:	fbb7 f7f2 	udiv	r7, r7, r2
 800039a:	fab7 fe87 	clz	lr, r7
 800039e:	f1be 0f00 	cmp.w	lr, #0
 80003a2:	d134      	bne.n	800040e <__udivmoddi4+0x16e>
 80003a4:	1beb      	subs	r3, r5, r7
 80003a6:	0c3a      	lsrs	r2, r7, #16
 80003a8:	fa1f fc87 	uxth.w	ip, r7
 80003ac:	2101      	movs	r1, #1
 80003ae:	fbb3 f8f2 	udiv	r8, r3, r2
 80003b2:	0c25      	lsrs	r5, r4, #16
 80003b4:	fb02 3318 	mls	r3, r2, r8, r3
 80003b8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003bc:	fb0c f308 	mul.w	r3, ip, r8
 80003c0:	42ab      	cmp	r3, r5
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x134>
 80003c4:	19ed      	adds	r5, r5, r7
 80003c6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x132>
 80003cc:	42ab      	cmp	r3, r5
 80003ce:	f200 80d1 	bhi.w	8000574 <__udivmoddi4+0x2d4>
 80003d2:	4680      	mov	r8, r0
 80003d4:	1aed      	subs	r5, r5, r3
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003dc:	fb02 5510 	mls	r5, r2, r0, r5
 80003e0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003e4:	fb0c fc00 	mul.w	ip, ip, r0
 80003e8:	45a4      	cmp	ip, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x15c>
 80003ec:	19e4      	adds	r4, r4, r7
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x15a>
 80003f4:	45a4      	cmp	ip, r4
 80003f6:	f200 80b8 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 040c 	sub.w	r4, r4, ip
 8000400:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000404:	e79d      	b.n	8000342 <__udivmoddi4+0xa2>
 8000406:	4631      	mov	r1, r6
 8000408:	4630      	mov	r0, r6
 800040a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800040e:	f1ce 0420 	rsb	r4, lr, #32
 8000412:	fa05 f30e 	lsl.w	r3, r5, lr
 8000416:	fa07 f70e 	lsl.w	r7, r7, lr
 800041a:	fa20 f804 	lsr.w	r8, r0, r4
 800041e:	0c3a      	lsrs	r2, r7, #16
 8000420:	fa25 f404 	lsr.w	r4, r5, r4
 8000424:	ea48 0803 	orr.w	r8, r8, r3
 8000428:	fbb4 f1f2 	udiv	r1, r4, r2
 800042c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000430:	fb02 4411 	mls	r4, r2, r1, r4
 8000434:	fa1f fc87 	uxth.w	ip, r7
 8000438:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800043c:	fb01 f30c 	mul.w	r3, r1, ip
 8000440:	42ab      	cmp	r3, r5
 8000442:	fa00 f40e 	lsl.w	r4, r0, lr
 8000446:	d909      	bls.n	800045c <__udivmoddi4+0x1bc>
 8000448:	19ed      	adds	r5, r5, r7
 800044a:	f101 30ff 	add.w	r0, r1, #4294967295
 800044e:	f080 808a 	bcs.w	8000566 <__udivmoddi4+0x2c6>
 8000452:	42ab      	cmp	r3, r5
 8000454:	f240 8087 	bls.w	8000566 <__udivmoddi4+0x2c6>
 8000458:	3902      	subs	r1, #2
 800045a:	443d      	add	r5, r7
 800045c:	1aeb      	subs	r3, r5, r3
 800045e:	fa1f f588 	uxth.w	r5, r8
 8000462:	fbb3 f0f2 	udiv	r0, r3, r2
 8000466:	fb02 3310 	mls	r3, r2, r0, r3
 800046a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800046e:	fb00 f30c 	mul.w	r3, r0, ip
 8000472:	42ab      	cmp	r3, r5
 8000474:	d907      	bls.n	8000486 <__udivmoddi4+0x1e6>
 8000476:	19ed      	adds	r5, r5, r7
 8000478:	f100 38ff 	add.w	r8, r0, #4294967295
 800047c:	d26f      	bcs.n	800055e <__udivmoddi4+0x2be>
 800047e:	42ab      	cmp	r3, r5
 8000480:	d96d      	bls.n	800055e <__udivmoddi4+0x2be>
 8000482:	3802      	subs	r0, #2
 8000484:	443d      	add	r5, r7
 8000486:	1aeb      	subs	r3, r5, r3
 8000488:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800048c:	e78f      	b.n	80003ae <__udivmoddi4+0x10e>
 800048e:	f1c1 0720 	rsb	r7, r1, #32
 8000492:	fa22 f807 	lsr.w	r8, r2, r7
 8000496:	408b      	lsls	r3, r1
 8000498:	fa05 f401 	lsl.w	r4, r5, r1
 800049c:	ea48 0303 	orr.w	r3, r8, r3
 80004a0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004a4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004a8:	40fd      	lsrs	r5, r7
 80004aa:	ea4e 0e04 	orr.w	lr, lr, r4
 80004ae:	fbb5 f9fc 	udiv	r9, r5, ip
 80004b2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004b6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004ba:	fa1f f883 	uxth.w	r8, r3
 80004be:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004c2:	fb09 f408 	mul.w	r4, r9, r8
 80004c6:	42ac      	cmp	r4, r5
 80004c8:	fa02 f201 	lsl.w	r2, r2, r1
 80004cc:	fa00 fa01 	lsl.w	sl, r0, r1
 80004d0:	d908      	bls.n	80004e4 <__udivmoddi4+0x244>
 80004d2:	18ed      	adds	r5, r5, r3
 80004d4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004d8:	d243      	bcs.n	8000562 <__udivmoddi4+0x2c2>
 80004da:	42ac      	cmp	r4, r5
 80004dc:	d941      	bls.n	8000562 <__udivmoddi4+0x2c2>
 80004de:	f1a9 0902 	sub.w	r9, r9, #2
 80004e2:	441d      	add	r5, r3
 80004e4:	1b2d      	subs	r5, r5, r4
 80004e6:	fa1f fe8e 	uxth.w	lr, lr
 80004ea:	fbb5 f0fc 	udiv	r0, r5, ip
 80004ee:	fb0c 5510 	mls	r5, ip, r0, r5
 80004f2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 80004f6:	fb00 f808 	mul.w	r8, r0, r8
 80004fa:	45a0      	cmp	r8, r4
 80004fc:	d907      	bls.n	800050e <__udivmoddi4+0x26e>
 80004fe:	18e4      	adds	r4, r4, r3
 8000500:	f100 35ff 	add.w	r5, r0, #4294967295
 8000504:	d229      	bcs.n	800055a <__udivmoddi4+0x2ba>
 8000506:	45a0      	cmp	r8, r4
 8000508:	d927      	bls.n	800055a <__udivmoddi4+0x2ba>
 800050a:	3802      	subs	r0, #2
 800050c:	441c      	add	r4, r3
 800050e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000512:	eba4 0408 	sub.w	r4, r4, r8
 8000516:	fba0 8902 	umull	r8, r9, r0, r2
 800051a:	454c      	cmp	r4, r9
 800051c:	46c6      	mov	lr, r8
 800051e:	464d      	mov	r5, r9
 8000520:	d315      	bcc.n	800054e <__udivmoddi4+0x2ae>
 8000522:	d012      	beq.n	800054a <__udivmoddi4+0x2aa>
 8000524:	b156      	cbz	r6, 800053c <__udivmoddi4+0x29c>
 8000526:	ebba 030e 	subs.w	r3, sl, lr
 800052a:	eb64 0405 	sbc.w	r4, r4, r5
 800052e:	fa04 f707 	lsl.w	r7, r4, r7
 8000532:	40cb      	lsrs	r3, r1
 8000534:	431f      	orrs	r7, r3
 8000536:	40cc      	lsrs	r4, r1
 8000538:	6037      	str	r7, [r6, #0]
 800053a:	6074      	str	r4, [r6, #4]
 800053c:	2100      	movs	r1, #0
 800053e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000542:	4618      	mov	r0, r3
 8000544:	e6f8      	b.n	8000338 <__udivmoddi4+0x98>
 8000546:	4690      	mov	r8, r2
 8000548:	e6e0      	b.n	800030c <__udivmoddi4+0x6c>
 800054a:	45c2      	cmp	sl, r8
 800054c:	d2ea      	bcs.n	8000524 <__udivmoddi4+0x284>
 800054e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000552:	eb69 0503 	sbc.w	r5, r9, r3
 8000556:	3801      	subs	r0, #1
 8000558:	e7e4      	b.n	8000524 <__udivmoddi4+0x284>
 800055a:	4628      	mov	r0, r5
 800055c:	e7d7      	b.n	800050e <__udivmoddi4+0x26e>
 800055e:	4640      	mov	r0, r8
 8000560:	e791      	b.n	8000486 <__udivmoddi4+0x1e6>
 8000562:	4681      	mov	r9, r0
 8000564:	e7be      	b.n	80004e4 <__udivmoddi4+0x244>
 8000566:	4601      	mov	r1, r0
 8000568:	e778      	b.n	800045c <__udivmoddi4+0x1bc>
 800056a:	3802      	subs	r0, #2
 800056c:	443c      	add	r4, r7
 800056e:	e745      	b.n	80003fc <__udivmoddi4+0x15c>
 8000570:	4608      	mov	r0, r1
 8000572:	e708      	b.n	8000386 <__udivmoddi4+0xe6>
 8000574:	f1a8 0802 	sub.w	r8, r8, #2
 8000578:	443d      	add	r5, r7
 800057a:	e72b      	b.n	80003d4 <__udivmoddi4+0x134>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b084      	sub	sp, #16
 8000584:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000586:	463b      	mov	r3, r7
 8000588:	2200      	movs	r2, #0
 800058a:	601a      	str	r2, [r3, #0]
 800058c:	605a      	str	r2, [r3, #4]
 800058e:	609a      	str	r2, [r3, #8]
 8000590:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000592:	4b28      	ldr	r3, [pc, #160]	; (8000634 <MX_ADC1_Init+0xb4>)
 8000594:	4a28      	ldr	r2, [pc, #160]	; (8000638 <MX_ADC1_Init+0xb8>)
 8000596:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000598:	4b26      	ldr	r3, [pc, #152]	; (8000634 <MX_ADC1_Init+0xb4>)
 800059a:	2200      	movs	r2, #0
 800059c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800059e:	4b25      	ldr	r3, [pc, #148]	; (8000634 <MX_ADC1_Init+0xb4>)
 80005a0:	2200      	movs	r2, #0
 80005a2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80005a4:	4b23      	ldr	r3, [pc, #140]	; (8000634 <MX_ADC1_Init+0xb4>)
 80005a6:	2201      	movs	r2, #1
 80005a8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80005aa:	4b22      	ldr	r3, [pc, #136]	; (8000634 <MX_ADC1_Init+0xb4>)
 80005ac:	2201      	movs	r2, #1
 80005ae:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005b0:	4b20      	ldr	r3, [pc, #128]	; (8000634 <MX_ADC1_Init+0xb4>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005b8:	4b1e      	ldr	r3, [pc, #120]	; (8000634 <MX_ADC1_Init+0xb4>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005be:	4b1d      	ldr	r3, [pc, #116]	; (8000634 <MX_ADC1_Init+0xb4>)
 80005c0:	4a1e      	ldr	r2, [pc, #120]	; (800063c <MX_ADC1_Init+0xbc>)
 80005c2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005c4:	4b1b      	ldr	r3, [pc, #108]	; (8000634 <MX_ADC1_Init+0xb4>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 80005ca:	4b1a      	ldr	r3, [pc, #104]	; (8000634 <MX_ADC1_Init+0xb4>)
 80005cc:	2202      	movs	r2, #2
 80005ce:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80005d0:	4b18      	ldr	r3, [pc, #96]	; (8000634 <MX_ADC1_Init+0xb4>)
 80005d2:	2201      	movs	r2, #1
 80005d4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005d8:	4b16      	ldr	r3, [pc, #88]	; (8000634 <MX_ADC1_Init+0xb4>)
 80005da:	2201      	movs	r2, #1
 80005dc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005de:	4815      	ldr	r0, [pc, #84]	; (8000634 <MX_ADC1_Init+0xb4>)
 80005e0:	f000 fb26 	bl	8000c30 <HAL_ADC_Init>
 80005e4:	4603      	mov	r3, r0
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d001      	beq.n	80005ee <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80005ea:	f000 f97d 	bl	80008e8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80005ee:	2308      	movs	r3, #8
 80005f0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80005f2:	2301      	movs	r3, #1
 80005f4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80005f6:	2307      	movs	r3, #7
 80005f8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005fa:	463b      	mov	r3, r7
 80005fc:	4619      	mov	r1, r3
 80005fe:	480d      	ldr	r0, [pc, #52]	; (8000634 <MX_ADC1_Init+0xb4>)
 8000600:	f000 fc88 	bl	8000f14 <HAL_ADC_ConfigChannel>
 8000604:	4603      	mov	r3, r0
 8000606:	2b00      	cmp	r3, #0
 8000608:	d001      	beq.n	800060e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800060a:	f000 f96d 	bl	80008e8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800060e:	2309      	movs	r3, #9
 8000610:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000612:	2302      	movs	r3, #2
 8000614:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000616:	463b      	mov	r3, r7
 8000618:	4619      	mov	r1, r3
 800061a:	4806      	ldr	r0, [pc, #24]	; (8000634 <MX_ADC1_Init+0xb4>)
 800061c:	f000 fc7a 	bl	8000f14 <HAL_ADC_ConfigChannel>
 8000620:	4603      	mov	r3, r0
 8000622:	2b00      	cmp	r3, #0
 8000624:	d001      	beq.n	800062a <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8000626:	f000 f95f 	bl	80008e8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800062a:	bf00      	nop
 800062c:	3710      	adds	r7, #16
 800062e:	46bd      	mov	sp, r7
 8000630:	bd80      	pop	{r7, pc}
 8000632:	bf00      	nop
 8000634:	20000098 	.word	0x20000098
 8000638:	40012000 	.word	0x40012000
 800063c:	0f000001 	.word	0x0f000001

08000640 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b08a      	sub	sp, #40	; 0x28
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000648:	f107 0314 	add.w	r3, r7, #20
 800064c:	2200      	movs	r2, #0
 800064e:	601a      	str	r2, [r3, #0]
 8000650:	605a      	str	r2, [r3, #4]
 8000652:	609a      	str	r2, [r3, #8]
 8000654:	60da      	str	r2, [r3, #12]
 8000656:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	4a2f      	ldr	r2, [pc, #188]	; (800071c <HAL_ADC_MspInit+0xdc>)
 800065e:	4293      	cmp	r3, r2
 8000660:	d157      	bne.n	8000712 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000662:	2300      	movs	r3, #0
 8000664:	613b      	str	r3, [r7, #16]
 8000666:	4a2e      	ldr	r2, [pc, #184]	; (8000720 <HAL_ADC_MspInit+0xe0>)
 8000668:	4b2d      	ldr	r3, [pc, #180]	; (8000720 <HAL_ADC_MspInit+0xe0>)
 800066a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800066c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000670:	6453      	str	r3, [r2, #68]	; 0x44
 8000672:	4b2b      	ldr	r3, [pc, #172]	; (8000720 <HAL_ADC_MspInit+0xe0>)
 8000674:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000676:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800067a:	613b      	str	r3, [r7, #16]
 800067c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800067e:	2300      	movs	r3, #0
 8000680:	60fb      	str	r3, [r7, #12]
 8000682:	4a27      	ldr	r2, [pc, #156]	; (8000720 <HAL_ADC_MspInit+0xe0>)
 8000684:	4b26      	ldr	r3, [pc, #152]	; (8000720 <HAL_ADC_MspInit+0xe0>)
 8000686:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000688:	f043 0302 	orr.w	r3, r3, #2
 800068c:	6313      	str	r3, [r2, #48]	; 0x30
 800068e:	4b24      	ldr	r3, [pc, #144]	; (8000720 <HAL_ADC_MspInit+0xe0>)
 8000690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000692:	f003 0302 	and.w	r3, r3, #2
 8000696:	60fb      	str	r3, [r7, #12]
 8000698:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800069a:	2303      	movs	r3, #3
 800069c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800069e:	2303      	movs	r3, #3
 80006a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a2:	2300      	movs	r3, #0
 80006a4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006a6:	f107 0314 	add.w	r3, r7, #20
 80006aa:	4619      	mov	r1, r3
 80006ac:	481d      	ldr	r0, [pc, #116]	; (8000724 <HAL_ADC_MspInit+0xe4>)
 80006ae:	f001 fb51 	bl	8001d54 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80006b2:	4b1d      	ldr	r3, [pc, #116]	; (8000728 <HAL_ADC_MspInit+0xe8>)
 80006b4:	4a1d      	ldr	r2, [pc, #116]	; (800072c <HAL_ADC_MspInit+0xec>)
 80006b6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80006b8:	4b1b      	ldr	r3, [pc, #108]	; (8000728 <HAL_ADC_MspInit+0xe8>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80006be:	4b1a      	ldr	r3, [pc, #104]	; (8000728 <HAL_ADC_MspInit+0xe8>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80006c4:	4b18      	ldr	r3, [pc, #96]	; (8000728 <HAL_ADC_MspInit+0xe8>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80006ca:	4b17      	ldr	r3, [pc, #92]	; (8000728 <HAL_ADC_MspInit+0xe8>)
 80006cc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80006d0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80006d2:	4b15      	ldr	r3, [pc, #84]	; (8000728 <HAL_ADC_MspInit+0xe8>)
 80006d4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80006d8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80006da:	4b13      	ldr	r3, [pc, #76]	; (8000728 <HAL_ADC_MspInit+0xe8>)
 80006dc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80006e0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80006e2:	4b11      	ldr	r3, [pc, #68]	; (8000728 <HAL_ADC_MspInit+0xe8>)
 80006e4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80006e8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80006ea:	4b0f      	ldr	r3, [pc, #60]	; (8000728 <HAL_ADC_MspInit+0xe8>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80006f0:	4b0d      	ldr	r3, [pc, #52]	; (8000728 <HAL_ADC_MspInit+0xe8>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80006f6:	480c      	ldr	r0, [pc, #48]	; (8000728 <HAL_ADC_MspInit+0xe8>)
 80006f8:	f000 ffbe 	bl	8001678 <HAL_DMA_Init>
 80006fc:	4603      	mov	r3, r0
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d001      	beq.n	8000706 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8000702:	f000 f8f1 	bl	80008e8 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	4a07      	ldr	r2, [pc, #28]	; (8000728 <HAL_ADC_MspInit+0xe8>)
 800070a:	639a      	str	r2, [r3, #56]	; 0x38
 800070c:	4a06      	ldr	r2, [pc, #24]	; (8000728 <HAL_ADC_MspInit+0xe8>)
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000712:	bf00      	nop
 8000714:	3728      	adds	r7, #40	; 0x28
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}
 800071a:	bf00      	nop
 800071c:	40012000 	.word	0x40012000
 8000720:	40023800 	.word	0x40023800
 8000724:	40020400 	.word	0x40020400
 8000728:	200000e0 	.word	0x200000e0
 800072c:	40026410 	.word	0x40026410

08000730 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b082      	sub	sp, #8
 8000734:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000736:	2300      	movs	r3, #0
 8000738:	607b      	str	r3, [r7, #4]
 800073a:	4a0c      	ldr	r2, [pc, #48]	; (800076c <MX_DMA_Init+0x3c>)
 800073c:	4b0b      	ldr	r3, [pc, #44]	; (800076c <MX_DMA_Init+0x3c>)
 800073e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000740:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000744:	6313      	str	r3, [r2, #48]	; 0x30
 8000746:	4b09      	ldr	r3, [pc, #36]	; (800076c <MX_DMA_Init+0x3c>)
 8000748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800074a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800074e:	607b      	str	r3, [r7, #4]
 8000750:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000752:	2200      	movs	r2, #0
 8000754:	2100      	movs	r1, #0
 8000756:	2038      	movs	r0, #56	; 0x38
 8000758:	f000 ff57 	bl	800160a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800075c:	2038      	movs	r0, #56	; 0x38
 800075e:	f000 ff70 	bl	8001642 <HAL_NVIC_EnableIRQ>

}
 8000762:	bf00      	nop
 8000764:	3708      	adds	r7, #8
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}
 800076a:	bf00      	nop
 800076c:	40023800 	.word	0x40023800

08000770 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8000770:	b480      	push	{r7}
 8000772:	b083      	sub	sp, #12
 8000774:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000776:	2300      	movs	r3, #0
 8000778:	607b      	str	r3, [r7, #4]
 800077a:	4a09      	ldr	r2, [pc, #36]	; (80007a0 <MX_GPIO_Init+0x30>)
 800077c:	4b08      	ldr	r3, [pc, #32]	; (80007a0 <MX_GPIO_Init+0x30>)
 800077e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000780:	f043 0302 	orr.w	r3, r3, #2
 8000784:	6313      	str	r3, [r2, #48]	; 0x30
 8000786:	4b06      	ldr	r3, [pc, #24]	; (80007a0 <MX_GPIO_Init+0x30>)
 8000788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078a:	f003 0302 	and.w	r3, r3, #2
 800078e:	607b      	str	r3, [r7, #4]
 8000790:	687b      	ldr	r3, [r7, #4]

}
 8000792:	bf00      	nop
 8000794:	370c      	adds	r7, #12
 8000796:	46bd      	mov	sp, r7
 8000798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079c:	4770      	bx	lr
 800079e:	bf00      	nop
 80007a0:	40023800 	.word	0x40023800

080007a4 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80007a4:	b580      	push	{r7, lr}
 80007a6:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80007a8:	f000 f9ae 	bl	8000b08 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80007ac:	f000 f83e 	bl	800082c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80007b0:	f7ff ffde 	bl	8000770 <MX_GPIO_Init>
	MX_DMA_Init();
 80007b4:	f7ff ffbc 	bl	8000730 <MX_DMA_Init>
	MX_ADC1_Init();
 80007b8:	f7ff fee2 	bl	8000580 <MX_ADC1_Init>
	MX_USART3_UART_Init();
 80007bc:	f000 f932 	bl	8000a24 <MX_USART3_UART_Init>
	/* USER CODE BEGIN 2 */
	HAL_ADC_Start_DMA(&hadc1, (uint32_t *) adcValArray, 2);
 80007c0:	2202      	movs	r2, #2
 80007c2:	4914      	ldr	r1, [pc, #80]	; (8000814 <main+0x70>)
 80007c4:	4814      	ldr	r0, [pc, #80]	; (8000818 <main+0x74>)
 80007c6:	f000 fa77 	bl	8000cb8 <HAL_ADC_Start_DMA>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */
		HAL_UART_Transmit(&huart3, (uint8_t *) buffer, sprintf(buffer, "ADC 1: %d\n\r", adcValArray[0]), 200);
 80007ca:	4b12      	ldr	r3, [pc, #72]	; (8000814 <main+0x70>)
 80007cc:	881b      	ldrh	r3, [r3, #0]
 80007ce:	461a      	mov	r2, r3
 80007d0:	4912      	ldr	r1, [pc, #72]	; (800081c <main+0x78>)
 80007d2:	4813      	ldr	r0, [pc, #76]	; (8000820 <main+0x7c>)
 80007d4:	f002 fbf8 	bl	8002fc8 <siprintf>
 80007d8:	4603      	mov	r3, r0
 80007da:	b29a      	uxth	r2, r3
 80007dc:	23c8      	movs	r3, #200	; 0xc8
 80007de:	4910      	ldr	r1, [pc, #64]	; (8000820 <main+0x7c>)
 80007e0:	4810      	ldr	r0, [pc, #64]	; (8000824 <main+0x80>)
 80007e2:	f002 f8e6 	bl	80029b2 <HAL_UART_Transmit>
		HAL_Delay(500);
 80007e6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80007ea:	f000 f9ff 	bl	8000bec <HAL_Delay>
		HAL_UART_Transmit(&huart3, (uint8_t *) buffer, sprintf(buffer, "ADC 2: %d\n\r", adcValArray[1]), 200);
 80007ee:	4b09      	ldr	r3, [pc, #36]	; (8000814 <main+0x70>)
 80007f0:	885b      	ldrh	r3, [r3, #2]
 80007f2:	461a      	mov	r2, r3
 80007f4:	490c      	ldr	r1, [pc, #48]	; (8000828 <main+0x84>)
 80007f6:	480a      	ldr	r0, [pc, #40]	; (8000820 <main+0x7c>)
 80007f8:	f002 fbe6 	bl	8002fc8 <siprintf>
 80007fc:	4603      	mov	r3, r0
 80007fe:	b29a      	uxth	r2, r3
 8000800:	23c8      	movs	r3, #200	; 0xc8
 8000802:	4907      	ldr	r1, [pc, #28]	; (8000820 <main+0x7c>)
 8000804:	4807      	ldr	r0, [pc, #28]	; (8000824 <main+0x80>)
 8000806:	f002 f8d4 	bl	80029b2 <HAL_UART_Transmit>
		HAL_Delay(500);
 800080a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800080e:	f000 f9ed 	bl	8000bec <HAL_Delay>
	while (1) {
 8000812:	e7da      	b.n	80007ca <main+0x26>
 8000814:	20000140 	.word	0x20000140
 8000818:	20000098 	.word	0x20000098
 800081c:	0800381c 	.word	0x0800381c
 8000820:	20000144 	.word	0x20000144
 8000824:	20000158 	.word	0x20000158
 8000828:	08003828 	.word	0x08003828

0800082c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800082c:	b580      	push	{r7, lr}
 800082e:	b094      	sub	sp, #80	; 0x50
 8000830:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000832:	f107 0320 	add.w	r3, r7, #32
 8000836:	2230      	movs	r2, #48	; 0x30
 8000838:	2100      	movs	r1, #0
 800083a:	4618      	mov	r0, r3
 800083c:	f002 fbbc 	bl	8002fb8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000840:	f107 030c 	add.w	r3, r7, #12
 8000844:	2200      	movs	r2, #0
 8000846:	601a      	str	r2, [r3, #0]
 8000848:	605a      	str	r2, [r3, #4]
 800084a:	609a      	str	r2, [r3, #8]
 800084c:	60da      	str	r2, [r3, #12]
 800084e:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE()
 8000850:	2300      	movs	r3, #0
 8000852:	60bb      	str	r3, [r7, #8]
 8000854:	4a22      	ldr	r2, [pc, #136]	; (80008e0 <SystemClock_Config+0xb4>)
 8000856:	4b22      	ldr	r3, [pc, #136]	; (80008e0 <SystemClock_Config+0xb4>)
 8000858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800085a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800085e:	6413      	str	r3, [r2, #64]	; 0x40
 8000860:	4b1f      	ldr	r3, [pc, #124]	; (80008e0 <SystemClock_Config+0xb4>)
 8000862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000864:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000868:	60bb      	str	r3, [r7, #8]
 800086a:	68bb      	ldr	r3, [r7, #8]
	;
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800086c:	2300      	movs	r3, #0
 800086e:	607b      	str	r3, [r7, #4]
 8000870:	4a1c      	ldr	r2, [pc, #112]	; (80008e4 <SystemClock_Config+0xb8>)
 8000872:	4b1c      	ldr	r3, [pc, #112]	; (80008e4 <SystemClock_Config+0xb8>)
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800087a:	6013      	str	r3, [r2, #0]
 800087c:	4b19      	ldr	r3, [pc, #100]	; (80008e4 <SystemClock_Config+0xb8>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000884:	607b      	str	r3, [r7, #4]
 8000886:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000888:	2302      	movs	r3, #2
 800088a:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800088c:	2301      	movs	r3, #1
 800088e:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000890:	2310      	movs	r3, #16
 8000892:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000894:	2300      	movs	r3, #0
 8000896:	63bb      	str	r3, [r7, #56]	; 0x38
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000898:	f107 0320 	add.w	r3, r7, #32
 800089c:	4618      	mov	r0, r3
 800089e:	f001 fbf3 	bl	8002088 <HAL_RCC_OscConfig>
 80008a2:	4603      	mov	r3, r0
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d001      	beq.n	80008ac <SystemClock_Config+0x80>
		Error_Handler();
 80008a8:	f000 f81e 	bl	80008e8 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80008ac:	230f      	movs	r3, #15
 80008ae:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80008b0:	2300      	movs	r3, #0
 80008b2:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008b4:	2300      	movs	r3, #0
 80008b6:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008b8:	2300      	movs	r3, #0
 80008ba:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008bc:	2300      	movs	r3, #0
 80008be:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 80008c0:	f107 030c 	add.w	r3, r7, #12
 80008c4:	2100      	movs	r1, #0
 80008c6:	4618      	mov	r0, r3
 80008c8:	f001 fe56 	bl	8002578 <HAL_RCC_ClockConfig>
 80008cc:	4603      	mov	r3, r0
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d001      	beq.n	80008d6 <SystemClock_Config+0xaa>
		Error_Handler();
 80008d2:	f000 f809 	bl	80008e8 <Error_Handler>
	}
}
 80008d6:	bf00      	nop
 80008d8:	3750      	adds	r7, #80	; 0x50
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	40023800 	.word	0x40023800
 80008e4:	40007000 	.word	0x40007000

080008e8 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80008e8:	b480      	push	{r7}
 80008ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008ec:	b672      	cpsid	i
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80008ee:	e7fe      	b.n	80008ee <Error_Handler+0x6>

080008f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008f0:	b480      	push	{r7}
 80008f2:	b083      	sub	sp, #12
 80008f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008f6:	2300      	movs	r3, #0
 80008f8:	607b      	str	r3, [r7, #4]
 80008fa:	4a10      	ldr	r2, [pc, #64]	; (800093c <HAL_MspInit+0x4c>)
 80008fc:	4b0f      	ldr	r3, [pc, #60]	; (800093c <HAL_MspInit+0x4c>)
 80008fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000900:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000904:	6453      	str	r3, [r2, #68]	; 0x44
 8000906:	4b0d      	ldr	r3, [pc, #52]	; (800093c <HAL_MspInit+0x4c>)
 8000908:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800090a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800090e:	607b      	str	r3, [r7, #4]
 8000910:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000912:	2300      	movs	r3, #0
 8000914:	603b      	str	r3, [r7, #0]
 8000916:	4a09      	ldr	r2, [pc, #36]	; (800093c <HAL_MspInit+0x4c>)
 8000918:	4b08      	ldr	r3, [pc, #32]	; (800093c <HAL_MspInit+0x4c>)
 800091a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800091c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000920:	6413      	str	r3, [r2, #64]	; 0x40
 8000922:	4b06      	ldr	r3, [pc, #24]	; (800093c <HAL_MspInit+0x4c>)
 8000924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000926:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800092a:	603b      	str	r3, [r7, #0]
 800092c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800092e:	bf00      	nop
 8000930:	370c      	adds	r7, #12
 8000932:	46bd      	mov	sp, r7
 8000934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop
 800093c:	40023800 	.word	0x40023800

08000940 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000940:	b480      	push	{r7}
 8000942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000944:	e7fe      	b.n	8000944 <NMI_Handler+0x4>

08000946 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000946:	b480      	push	{r7}
 8000948:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800094a:	e7fe      	b.n	800094a <HardFault_Handler+0x4>

0800094c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800094c:	b480      	push	{r7}
 800094e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000950:	e7fe      	b.n	8000950 <MemManage_Handler+0x4>

08000952 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000952:	b480      	push	{r7}
 8000954:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000956:	e7fe      	b.n	8000956 <BusFault_Handler+0x4>

08000958 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000958:	b480      	push	{r7}
 800095a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800095c:	e7fe      	b.n	800095c <UsageFault_Handler+0x4>

0800095e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800095e:	b480      	push	{r7}
 8000960:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000962:	bf00      	nop
 8000964:	46bd      	mov	sp, r7
 8000966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096a:	4770      	bx	lr

0800096c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800096c:	b480      	push	{r7}
 800096e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000970:	bf00      	nop
 8000972:	46bd      	mov	sp, r7
 8000974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000978:	4770      	bx	lr

0800097a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800097a:	b480      	push	{r7}
 800097c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800097e:	bf00      	nop
 8000980:	46bd      	mov	sp, r7
 8000982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000986:	4770      	bx	lr

08000988 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800098c:	f000 f90e 	bl	8000bac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000990:	bf00      	nop
 8000992:	bd80      	pop	{r7, pc}

08000994 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000998:	4802      	ldr	r0, [pc, #8]	; (80009a4 <DMA2_Stream0_IRQHandler+0x10>)
 800099a:	f000 ff73 	bl	8001884 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800099e:	bf00      	nop
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	bf00      	nop
 80009a4:	200000e0 	.word	0x200000e0

080009a8 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b084      	sub	sp, #16
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80009b0:	4b11      	ldr	r3, [pc, #68]	; (80009f8 <_sbrk+0x50>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d102      	bne.n	80009be <_sbrk+0x16>
		heap_end = &end;
 80009b8:	4b0f      	ldr	r3, [pc, #60]	; (80009f8 <_sbrk+0x50>)
 80009ba:	4a10      	ldr	r2, [pc, #64]	; (80009fc <_sbrk+0x54>)
 80009bc:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80009be:	4b0e      	ldr	r3, [pc, #56]	; (80009f8 <_sbrk+0x50>)
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80009c4:	4b0c      	ldr	r3, [pc, #48]	; (80009f8 <_sbrk+0x50>)
 80009c6:	681a      	ldr	r2, [r3, #0]
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	4413      	add	r3, r2
 80009cc:	466a      	mov	r2, sp
 80009ce:	4293      	cmp	r3, r2
 80009d0:	d907      	bls.n	80009e2 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80009d2:	f002 fac7 	bl	8002f64 <__errno>
 80009d6:	4602      	mov	r2, r0
 80009d8:	230c      	movs	r3, #12
 80009da:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80009dc:	f04f 33ff 	mov.w	r3, #4294967295
 80009e0:	e006      	b.n	80009f0 <_sbrk+0x48>
	}

	heap_end += incr;
 80009e2:	4b05      	ldr	r3, [pc, #20]	; (80009f8 <_sbrk+0x50>)
 80009e4:	681a      	ldr	r2, [r3, #0]
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	4413      	add	r3, r2
 80009ea:	4a03      	ldr	r2, [pc, #12]	; (80009f8 <_sbrk+0x50>)
 80009ec:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80009ee:	68fb      	ldr	r3, [r7, #12]
}
 80009f0:	4618      	mov	r0, r3
 80009f2:	3710      	adds	r7, #16
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	2000008c 	.word	0x2000008c
 80009fc:	200001a4 	.word	0x200001a4

08000a00 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a00:	b480      	push	{r7}
 8000a02:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a04:	4a06      	ldr	r2, [pc, #24]	; (8000a20 <SystemInit+0x20>)
 8000a06:	4b06      	ldr	r3, [pc, #24]	; (8000a20 <SystemInit+0x20>)
 8000a08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a10:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a14:	bf00      	nop
 8000a16:	46bd      	mov	sp, r7
 8000a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1c:	4770      	bx	lr
 8000a1e:	bf00      	nop
 8000a20:	e000ed00 	.word	0xe000ed00

08000a24 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000a28:	4b11      	ldr	r3, [pc, #68]	; (8000a70 <MX_USART3_UART_Init+0x4c>)
 8000a2a:	4a12      	ldr	r2, [pc, #72]	; (8000a74 <MX_USART3_UART_Init+0x50>)
 8000a2c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000a2e:	4b10      	ldr	r3, [pc, #64]	; (8000a70 <MX_USART3_UART_Init+0x4c>)
 8000a30:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a34:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000a36:	4b0e      	ldr	r3, [pc, #56]	; (8000a70 <MX_USART3_UART_Init+0x4c>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000a3c:	4b0c      	ldr	r3, [pc, #48]	; (8000a70 <MX_USART3_UART_Init+0x4c>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000a42:	4b0b      	ldr	r3, [pc, #44]	; (8000a70 <MX_USART3_UART_Init+0x4c>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000a48:	4b09      	ldr	r3, [pc, #36]	; (8000a70 <MX_USART3_UART_Init+0x4c>)
 8000a4a:	220c      	movs	r2, #12
 8000a4c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a4e:	4b08      	ldr	r3, [pc, #32]	; (8000a70 <MX_USART3_UART_Init+0x4c>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a54:	4b06      	ldr	r3, [pc, #24]	; (8000a70 <MX_USART3_UART_Init+0x4c>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000a5a:	4805      	ldr	r0, [pc, #20]	; (8000a70 <MX_USART3_UART_Init+0x4c>)
 8000a5c:	f001 ff5c 	bl	8002918 <HAL_UART_Init>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d001      	beq.n	8000a6a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000a66:	f7ff ff3f 	bl	80008e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000a6a:	bf00      	nop
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	20000158 	.word	0x20000158
 8000a74:	40004800 	.word	0x40004800

08000a78 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b08a      	sub	sp, #40	; 0x28
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a80:	f107 0314 	add.w	r3, r7, #20
 8000a84:	2200      	movs	r2, #0
 8000a86:	601a      	str	r2, [r3, #0]
 8000a88:	605a      	str	r2, [r3, #4]
 8000a8a:	609a      	str	r2, [r3, #8]
 8000a8c:	60da      	str	r2, [r3, #12]
 8000a8e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	4a19      	ldr	r2, [pc, #100]	; (8000afc <HAL_UART_MspInit+0x84>)
 8000a96:	4293      	cmp	r3, r2
 8000a98:	d12c      	bne.n	8000af4 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	613b      	str	r3, [r7, #16]
 8000a9e:	4a18      	ldr	r2, [pc, #96]	; (8000b00 <HAL_UART_MspInit+0x88>)
 8000aa0:	4b17      	ldr	r3, [pc, #92]	; (8000b00 <HAL_UART_MspInit+0x88>)
 8000aa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aa4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000aa8:	6413      	str	r3, [r2, #64]	; 0x40
 8000aaa:	4b15      	ldr	r3, [pc, #84]	; (8000b00 <HAL_UART_MspInit+0x88>)
 8000aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000ab2:	613b      	str	r3, [r7, #16]
 8000ab4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	60fb      	str	r3, [r7, #12]
 8000aba:	4a11      	ldr	r2, [pc, #68]	; (8000b00 <HAL_UART_MspInit+0x88>)
 8000abc:	4b10      	ldr	r3, [pc, #64]	; (8000b00 <HAL_UART_MspInit+0x88>)
 8000abe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ac0:	f043 0302 	orr.w	r3, r3, #2
 8000ac4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ac6:	4b0e      	ldr	r3, [pc, #56]	; (8000b00 <HAL_UART_MspInit+0x88>)
 8000ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aca:	f003 0302 	and.w	r3, r3, #2
 8000ace:	60fb      	str	r3, [r7, #12]
 8000ad0:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000ad2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000ad6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ad8:	2302      	movs	r3, #2
 8000ada:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000adc:	2300      	movs	r3, #0
 8000ade:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ae0:	2303      	movs	r3, #3
 8000ae2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000ae4:	2307      	movs	r3, #7
 8000ae6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ae8:	f107 0314 	add.w	r3, r7, #20
 8000aec:	4619      	mov	r1, r3
 8000aee:	4805      	ldr	r0, [pc, #20]	; (8000b04 <HAL_UART_MspInit+0x8c>)
 8000af0:	f001 f930 	bl	8001d54 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000af4:	bf00      	nop
 8000af6:	3728      	adds	r7, #40	; 0x28
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}
 8000afc:	40004800 	.word	0x40004800
 8000b00:	40023800 	.word	0x40023800
 8000b04:	40020400 	.word	0x40020400

08000b08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b0c:	4a0e      	ldr	r2, [pc, #56]	; (8000b48 <HAL_Init+0x40>)
 8000b0e:	4b0e      	ldr	r3, [pc, #56]	; (8000b48 <HAL_Init+0x40>)
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000b16:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b18:	4a0b      	ldr	r2, [pc, #44]	; (8000b48 <HAL_Init+0x40>)
 8000b1a:	4b0b      	ldr	r3, [pc, #44]	; (8000b48 <HAL_Init+0x40>)
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b22:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b24:	4a08      	ldr	r2, [pc, #32]	; (8000b48 <HAL_Init+0x40>)
 8000b26:	4b08      	ldr	r3, [pc, #32]	; (8000b48 <HAL_Init+0x40>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b2e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b30:	2003      	movs	r0, #3
 8000b32:	f000 fd5f 	bl	80015f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b36:	200f      	movs	r0, #15
 8000b38:	f000 f808 	bl	8000b4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b3c:	f7ff fed8 	bl	80008f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b40:	2300      	movs	r3, #0
}
 8000b42:	4618      	mov	r0, r3
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	40023c00 	.word	0x40023c00

08000b4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b082      	sub	sp, #8
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b54:	4b12      	ldr	r3, [pc, #72]	; (8000ba0 <HAL_InitTick+0x54>)
 8000b56:	681a      	ldr	r2, [r3, #0]
 8000b58:	4b12      	ldr	r3, [pc, #72]	; (8000ba4 <HAL_InitTick+0x58>)
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	4619      	mov	r1, r3
 8000b5e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b62:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b66:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	f000 fd77 	bl	800165e <HAL_SYSTICK_Config>
 8000b70:	4603      	mov	r3, r0
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d001      	beq.n	8000b7a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b76:	2301      	movs	r3, #1
 8000b78:	e00e      	b.n	8000b98 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	2b0f      	cmp	r3, #15
 8000b7e:	d80a      	bhi.n	8000b96 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b80:	2200      	movs	r2, #0
 8000b82:	6879      	ldr	r1, [r7, #4]
 8000b84:	f04f 30ff 	mov.w	r0, #4294967295
 8000b88:	f000 fd3f 	bl	800160a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b8c:	4a06      	ldr	r2, [pc, #24]	; (8000ba8 <HAL_InitTick+0x5c>)
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b92:	2300      	movs	r3, #0
 8000b94:	e000      	b.n	8000b98 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b96:	2301      	movs	r3, #1
}
 8000b98:	4618      	mov	r0, r3
 8000b9a:	3708      	adds	r7, #8
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	20000000 	.word	0x20000000
 8000ba4:	20000008 	.word	0x20000008
 8000ba8:	20000004 	.word	0x20000004

08000bac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bb0:	4b06      	ldr	r3, [pc, #24]	; (8000bcc <HAL_IncTick+0x20>)
 8000bb2:	781b      	ldrb	r3, [r3, #0]
 8000bb4:	461a      	mov	r2, r3
 8000bb6:	4b06      	ldr	r3, [pc, #24]	; (8000bd0 <HAL_IncTick+0x24>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	4413      	add	r3, r2
 8000bbc:	4a04      	ldr	r2, [pc, #16]	; (8000bd0 <HAL_IncTick+0x24>)
 8000bbe:	6013      	str	r3, [r2, #0]
}
 8000bc0:	bf00      	nop
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr
 8000bca:	bf00      	nop
 8000bcc:	20000008 	.word	0x20000008
 8000bd0:	2000019c 	.word	0x2000019c

08000bd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
  return uwTick;
 8000bd8:	4b03      	ldr	r3, [pc, #12]	; (8000be8 <HAL_GetTick+0x14>)
 8000bda:	681b      	ldr	r3, [r3, #0]
}
 8000bdc:	4618      	mov	r0, r3
 8000bde:	46bd      	mov	sp, r7
 8000be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop
 8000be8:	2000019c 	.word	0x2000019c

08000bec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b084      	sub	sp, #16
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000bf4:	f7ff ffee 	bl	8000bd4 <HAL_GetTick>
 8000bf8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c04:	d005      	beq.n	8000c12 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c06:	4b09      	ldr	r3, [pc, #36]	; (8000c2c <HAL_Delay+0x40>)
 8000c08:	781b      	ldrb	r3, [r3, #0]
 8000c0a:	461a      	mov	r2, r3
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	4413      	add	r3, r2
 8000c10:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000c12:	bf00      	nop
 8000c14:	f7ff ffde 	bl	8000bd4 <HAL_GetTick>
 8000c18:	4602      	mov	r2, r0
 8000c1a:	68bb      	ldr	r3, [r7, #8]
 8000c1c:	1ad2      	subs	r2, r2, r3
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	429a      	cmp	r2, r3
 8000c22:	d3f7      	bcc.n	8000c14 <HAL_Delay+0x28>
  {
  }
}
 8000c24:	bf00      	nop
 8000c26:	3710      	adds	r7, #16
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}
 8000c2c:	20000008 	.word	0x20000008

08000c30 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b084      	sub	sp, #16
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d101      	bne.n	8000c46 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8000c42:	2301      	movs	r3, #1
 8000c44:	e033      	b.n	8000cae <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d109      	bne.n	8000c62 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000c4e:	6878      	ldr	r0, [r7, #4]
 8000c50:	f7ff fcf6 	bl	8000640 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	2200      	movs	r2, #0
 8000c58:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c66:	f003 0310 	and.w	r3, r3, #16
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d118      	bne.n	8000ca0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c72:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000c76:	f023 0302 	bic.w	r3, r3, #2
 8000c7a:	f043 0202 	orr.w	r2, r3, #2
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8000c82:	6878      	ldr	r0, [r7, #4]
 8000c84:	f000 fa6a 	bl	800115c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c92:	f023 0303 	bic.w	r3, r3, #3
 8000c96:	f043 0201 	orr.w	r2, r3, #1
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	641a      	str	r2, [r3, #64]	; 0x40
 8000c9e:	e001      	b.n	8000ca4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000ca0:	2301      	movs	r3, #1
 8000ca2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8000cac:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cae:	4618      	mov	r0, r3
 8000cb0:	3710      	adds	r7, #16
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}
	...

08000cb8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b086      	sub	sp, #24
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	60f8      	str	r0, [r7, #12]
 8000cc0:	60b9      	str	r1, [r7, #8]
 8000cc2:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000cce:	2b01      	cmp	r3, #1
 8000cd0:	d101      	bne.n	8000cd6 <HAL_ADC_Start_DMA+0x1e>
 8000cd2:	2302      	movs	r3, #2
 8000cd4:	e0e9      	b.n	8000eaa <HAL_ADC_Start_DMA+0x1f2>
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	2201      	movs	r2, #1
 8000cda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	689b      	ldr	r3, [r3, #8]
 8000ce4:	f003 0301 	and.w	r3, r3, #1
 8000ce8:	2b01      	cmp	r3, #1
 8000cea:	d018      	beq.n	8000d1e <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	68fa      	ldr	r2, [r7, #12]
 8000cf2:	6812      	ldr	r2, [r2, #0]
 8000cf4:	6892      	ldr	r2, [r2, #8]
 8000cf6:	f042 0201 	orr.w	r2, r2, #1
 8000cfa:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000cfc:	4b6d      	ldr	r3, [pc, #436]	; (8000eb4 <HAL_ADC_Start_DMA+0x1fc>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	4a6d      	ldr	r2, [pc, #436]	; (8000eb8 <HAL_ADC_Start_DMA+0x200>)
 8000d02:	fba2 2303 	umull	r2, r3, r2, r3
 8000d06:	0c9a      	lsrs	r2, r3, #18
 8000d08:	4613      	mov	r3, r2
 8000d0a:	005b      	lsls	r3, r3, #1
 8000d0c:	4413      	add	r3, r2
 8000d0e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8000d10:	e002      	b.n	8000d18 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8000d12:	693b      	ldr	r3, [r7, #16]
 8000d14:	3b01      	subs	r3, #1
 8000d16:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8000d18:	693b      	ldr	r3, [r7, #16]
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d1f9      	bne.n	8000d12 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	689b      	ldr	r3, [r3, #8]
 8000d24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d28:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000d2c:	d107      	bne.n	8000d3e <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	68fa      	ldr	r2, [r7, #12]
 8000d34:	6812      	ldr	r2, [r2, #0]
 8000d36:	6892      	ldr	r2, [r2, #8]
 8000d38:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000d3c:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8000d3e:	68fb      	ldr	r3, [r7, #12]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	689b      	ldr	r3, [r3, #8]
 8000d44:	f003 0301 	and.w	r3, r3, #1
 8000d48:	2b01      	cmp	r3, #1
 8000d4a:	f040 80a1 	bne.w	8000e90 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8000d4e:	68fb      	ldr	r3, [r7, #12]
 8000d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d52:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000d56:	f023 0301 	bic.w	r3, r3, #1
 8000d5a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	685b      	ldr	r3, [r3, #4]
 8000d68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d007      	beq.n	8000d80 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000d70:	68fb      	ldr	r3, [r7, #12]
 8000d72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d74:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000d78:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d84:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000d88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000d8c:	d106      	bne.n	8000d9c <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d92:	f023 0206 	bic.w	r2, r3, #6
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	645a      	str	r2, [r3, #68]	; 0x44
 8000d9a:	e002      	b.n	8000da2 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	2200      	movs	r2, #0
 8000da0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	2200      	movs	r2, #0
 8000da6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000daa:	4b44      	ldr	r3, [pc, #272]	; (8000ebc <HAL_ADC_Start_DMA+0x204>)
 8000dac:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000dae:	68fb      	ldr	r3, [r7, #12]
 8000db0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000db2:	4a43      	ldr	r2, [pc, #268]	; (8000ec0 <HAL_ADC_Start_DMA+0x208>)
 8000db4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000dba:	4a42      	ldr	r2, [pc, #264]	; (8000ec4 <HAL_ADC_Start_DMA+0x20c>)
 8000dbc:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000dc2:	4a41      	ldr	r2, [pc, #260]	; (8000ec8 <HAL_ADC_Start_DMA+0x210>)
 8000dc4:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8000dce:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	68fa      	ldr	r2, [r7, #12]
 8000dd6:	6812      	ldr	r2, [r2, #0]
 8000dd8:	6852      	ldr	r2, [r2, #4]
 8000dda:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8000dde:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8000de0:	68fb      	ldr	r3, [r7, #12]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	68fa      	ldr	r2, [r7, #12]
 8000de6:	6812      	ldr	r2, [r2, #0]
 8000de8:	6892      	ldr	r2, [r2, #8]
 8000dea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000dee:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	334c      	adds	r3, #76	; 0x4c
 8000dfa:	4619      	mov	r1, r3
 8000dfc:	68ba      	ldr	r2, [r7, #8]
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	f000 fce8 	bl	80017d4 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8000e04:	697b      	ldr	r3, [r7, #20]
 8000e06:	685b      	ldr	r3, [r3, #4]
 8000e08:	f003 031f 	and.w	r3, r3, #31
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d12a      	bne.n	8000e66 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	4a2d      	ldr	r2, [pc, #180]	; (8000ecc <HAL_ADC_Start_DMA+0x214>)
 8000e16:	4293      	cmp	r3, r2
 8000e18:	d015      	beq.n	8000e46 <HAL_ADC_Start_DMA+0x18e>
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	4a2c      	ldr	r2, [pc, #176]	; (8000ed0 <HAL_ADC_Start_DMA+0x218>)
 8000e20:	4293      	cmp	r3, r2
 8000e22:	d105      	bne.n	8000e30 <HAL_ADC_Start_DMA+0x178>
 8000e24:	4b25      	ldr	r3, [pc, #148]	; (8000ebc <HAL_ADC_Start_DMA+0x204>)
 8000e26:	685b      	ldr	r3, [r3, #4]
 8000e28:	f003 031f 	and.w	r3, r3, #31
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d00a      	beq.n	8000e46 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8000e30:	68fb      	ldr	r3, [r7, #12]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	4a27      	ldr	r2, [pc, #156]	; (8000ed4 <HAL_ADC_Start_DMA+0x21c>)
 8000e36:	4293      	cmp	r3, r2
 8000e38:	d136      	bne.n	8000ea8 <HAL_ADC_Start_DMA+0x1f0>
 8000e3a:	4b20      	ldr	r3, [pc, #128]	; (8000ebc <HAL_ADC_Start_DMA+0x204>)
 8000e3c:	685b      	ldr	r3, [r3, #4]
 8000e3e:	f003 031f 	and.w	r3, r3, #31
 8000e42:	2b0f      	cmp	r3, #15
 8000e44:	d830      	bhi.n	8000ea8 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	689b      	ldr	r3, [r3, #8]
 8000e4c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d129      	bne.n	8000ea8 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	68fa      	ldr	r2, [r7, #12]
 8000e5a:	6812      	ldr	r2, [r2, #0]
 8000e5c:	6892      	ldr	r2, [r2, #8]
 8000e5e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000e62:	609a      	str	r2, [r3, #8]
 8000e64:	e020      	b.n	8000ea8 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8000e66:	68fb      	ldr	r3, [r7, #12]
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	4a18      	ldr	r2, [pc, #96]	; (8000ecc <HAL_ADC_Start_DMA+0x214>)
 8000e6c:	4293      	cmp	r3, r2
 8000e6e:	d11b      	bne.n	8000ea8 <HAL_ADC_Start_DMA+0x1f0>
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	689b      	ldr	r3, [r3, #8]
 8000e76:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d114      	bne.n	8000ea8 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	68fa      	ldr	r2, [r7, #12]
 8000e84:	6812      	ldr	r2, [r2, #0]
 8000e86:	6892      	ldr	r2, [r2, #8]
 8000e88:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000e8c:	609a      	str	r2, [r3, #8]
 8000e8e:	e00b      	b.n	8000ea8 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e94:	f043 0210 	orr.w	r2, r3, #16
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ea0:	f043 0201 	orr.w	r2, r3, #1
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8000ea8:	2300      	movs	r3, #0
}
 8000eaa:	4618      	mov	r0, r3
 8000eac:	3718      	adds	r7, #24
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	20000000 	.word	0x20000000
 8000eb8:	431bde83 	.word	0x431bde83
 8000ebc:	40012300 	.word	0x40012300
 8000ec0:	08001355 	.word	0x08001355
 8000ec4:	0800140f 	.word	0x0800140f
 8000ec8:	0800142b 	.word	0x0800142b
 8000ecc:	40012000 	.word	0x40012000
 8000ed0:	40012100 	.word	0x40012100
 8000ed4:	40012200 	.word	0x40012200

08000ed8 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	b083      	sub	sp, #12
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8000ee0:	bf00      	nop
 8000ee2:	370c      	adds	r7, #12
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr

08000eec <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b083      	sub	sp, #12
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8000ef4:	bf00      	nop
 8000ef6:	370c      	adds	r7, #12
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efe:	4770      	bx	lr

08000f00 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b083      	sub	sp, #12
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8000f08:	bf00      	nop
 8000f0a:	370c      	adds	r7, #12
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f12:	4770      	bx	lr

08000f14 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000f14:	b490      	push	{r4, r7}
 8000f16:	b084      	sub	sp, #16
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
 8000f1c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000f28:	2b01      	cmp	r3, #1
 8000f2a:	d101      	bne.n	8000f30 <HAL_ADC_ConfigChannel+0x1c>
 8000f2c:	2302      	movs	r3, #2
 8000f2e:	e107      	b.n	8001140 <HAL_ADC_ConfigChannel+0x22c>
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	2201      	movs	r2, #1
 8000f34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	2b09      	cmp	r3, #9
 8000f3e:	d926      	bls.n	8000f8e <HAL_ADC_ConfigChannel+0x7a>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681a      	ldr	r2, [r3, #0]
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	68d9      	ldr	r1, [r3, #12]
 8000f4a:	683b      	ldr	r3, [r7, #0]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	b29b      	uxth	r3, r3
 8000f50:	4618      	mov	r0, r3
 8000f52:	4603      	mov	r3, r0
 8000f54:	005b      	lsls	r3, r3, #1
 8000f56:	4403      	add	r3, r0
 8000f58:	3b1e      	subs	r3, #30
 8000f5a:	2007      	movs	r0, #7
 8000f5c:	fa00 f303 	lsl.w	r3, r0, r3
 8000f60:	43db      	mvns	r3, r3
 8000f62:	400b      	ands	r3, r1
 8000f64:	60d3      	str	r3, [r2, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	681a      	ldr	r2, [r3, #0]
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	68d9      	ldr	r1, [r3, #12]
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	6898      	ldr	r0, [r3, #8]
 8000f74:	683b      	ldr	r3, [r7, #0]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	b29b      	uxth	r3, r3
 8000f7a:	461c      	mov	r4, r3
 8000f7c:	4623      	mov	r3, r4
 8000f7e:	005b      	lsls	r3, r3, #1
 8000f80:	4423      	add	r3, r4
 8000f82:	3b1e      	subs	r3, #30
 8000f84:	fa00 f303 	lsl.w	r3, r0, r3
 8000f88:	430b      	orrs	r3, r1
 8000f8a:	60d3      	str	r3, [r2, #12]
 8000f8c:	e023      	b.n	8000fd6 <HAL_ADC_ConfigChannel+0xc2>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	681a      	ldr	r2, [r3, #0]
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	6919      	ldr	r1, [r3, #16]
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	b29b      	uxth	r3, r3
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	005b      	lsls	r3, r3, #1
 8000fa4:	4403      	add	r3, r0
 8000fa6:	2007      	movs	r0, #7
 8000fa8:	fa00 f303 	lsl.w	r3, r0, r3
 8000fac:	43db      	mvns	r3, r3
 8000fae:	400b      	ands	r3, r1
 8000fb0:	6113      	str	r3, [r2, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681a      	ldr	r2, [r3, #0]
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	6919      	ldr	r1, [r3, #16]
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	6898      	ldr	r0, [r3, #8]
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	b29b      	uxth	r3, r3
 8000fc6:	461c      	mov	r4, r3
 8000fc8:	4623      	mov	r3, r4
 8000fca:	005b      	lsls	r3, r3, #1
 8000fcc:	4423      	add	r3, r4
 8000fce:	fa00 f303 	lsl.w	r3, r0, r3
 8000fd2:	430b      	orrs	r3, r1
 8000fd4:	6113      	str	r3, [r2, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	685b      	ldr	r3, [r3, #4]
 8000fda:	2b06      	cmp	r3, #6
 8000fdc:	d824      	bhi.n	8001028 <HAL_ADC_ConfigChannel+0x114>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	6819      	ldr	r1, [r3, #0]
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	685a      	ldr	r2, [r3, #4]
 8000fec:	4613      	mov	r3, r2
 8000fee:	009b      	lsls	r3, r3, #2
 8000ff0:	4413      	add	r3, r2
 8000ff2:	3b05      	subs	r3, #5
 8000ff4:	221f      	movs	r2, #31
 8000ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffa:	43db      	mvns	r3, r3
 8000ffc:	4003      	ands	r3, r0
 8000ffe:	634b      	str	r3, [r1, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	6819      	ldr	r1, [r3, #0]
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	b29b      	uxth	r3, r3
 8001010:	461c      	mov	r4, r3
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	685a      	ldr	r2, [r3, #4]
 8001016:	4613      	mov	r3, r2
 8001018:	009b      	lsls	r3, r3, #2
 800101a:	4413      	add	r3, r2
 800101c:	3b05      	subs	r3, #5
 800101e:	fa04 f303 	lsl.w	r3, r4, r3
 8001022:	4303      	orrs	r3, r0
 8001024:	634b      	str	r3, [r1, #52]	; 0x34
 8001026:	e04c      	b.n	80010c2 <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	685b      	ldr	r3, [r3, #4]
 800102c:	2b0c      	cmp	r3, #12
 800102e:	d824      	bhi.n	800107a <HAL_ADC_ConfigChannel+0x166>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	6819      	ldr	r1, [r3, #0]
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	685a      	ldr	r2, [r3, #4]
 800103e:	4613      	mov	r3, r2
 8001040:	009b      	lsls	r3, r3, #2
 8001042:	4413      	add	r3, r2
 8001044:	3b23      	subs	r3, #35	; 0x23
 8001046:	221f      	movs	r2, #31
 8001048:	fa02 f303 	lsl.w	r3, r2, r3
 800104c:	43db      	mvns	r3, r3
 800104e:	4003      	ands	r3, r0
 8001050:	630b      	str	r3, [r1, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	6819      	ldr	r1, [r3, #0]
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	b29b      	uxth	r3, r3
 8001062:	461c      	mov	r4, r3
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	685a      	ldr	r2, [r3, #4]
 8001068:	4613      	mov	r3, r2
 800106a:	009b      	lsls	r3, r3, #2
 800106c:	4413      	add	r3, r2
 800106e:	3b23      	subs	r3, #35	; 0x23
 8001070:	fa04 f303 	lsl.w	r3, r4, r3
 8001074:	4303      	orrs	r3, r0
 8001076:	630b      	str	r3, [r1, #48]	; 0x30
 8001078:	e023      	b.n	80010c2 <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	6819      	ldr	r1, [r3, #0]
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	685a      	ldr	r2, [r3, #4]
 8001088:	4613      	mov	r3, r2
 800108a:	009b      	lsls	r3, r3, #2
 800108c:	4413      	add	r3, r2
 800108e:	3b41      	subs	r3, #65	; 0x41
 8001090:	221f      	movs	r2, #31
 8001092:	fa02 f303 	lsl.w	r3, r2, r3
 8001096:	43db      	mvns	r3, r3
 8001098:	4003      	ands	r3, r0
 800109a:	62cb      	str	r3, [r1, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	6819      	ldr	r1, [r3, #0]
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	b29b      	uxth	r3, r3
 80010ac:	461c      	mov	r4, r3
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	685a      	ldr	r2, [r3, #4]
 80010b2:	4613      	mov	r3, r2
 80010b4:	009b      	lsls	r3, r3, #2
 80010b6:	4413      	add	r3, r2
 80010b8:	3b41      	subs	r3, #65	; 0x41
 80010ba:	fa04 f303 	lsl.w	r3, r4, r3
 80010be:	4303      	orrs	r3, r0
 80010c0:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80010c2:	4b22      	ldr	r3, [pc, #136]	; (800114c <HAL_ADC_ConfigChannel+0x238>)
 80010c4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	4a21      	ldr	r2, [pc, #132]	; (8001150 <HAL_ADC_ConfigChannel+0x23c>)
 80010cc:	4293      	cmp	r3, r2
 80010ce:	d109      	bne.n	80010e4 <HAL_ADC_ConfigChannel+0x1d0>
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	2b12      	cmp	r3, #18
 80010d6:	d105      	bne.n	80010e4 <HAL_ADC_ConfigChannel+0x1d0>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	4a19      	ldr	r2, [pc, #100]	; (8001150 <HAL_ADC_ConfigChannel+0x23c>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d123      	bne.n	8001136 <HAL_ADC_ConfigChannel+0x222>
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	2b10      	cmp	r3, #16
 80010f4:	d003      	beq.n	80010fe <HAL_ADC_ConfigChannel+0x1ea>
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	2b11      	cmp	r3, #17
 80010fc:	d11b      	bne.n	8001136 <HAL_ADC_ConfigChannel+0x222>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	2b10      	cmp	r3, #16
 8001110:	d111      	bne.n	8001136 <HAL_ADC_ConfigChannel+0x222>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001112:	4b10      	ldr	r3, [pc, #64]	; (8001154 <HAL_ADC_ConfigChannel+0x240>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	4a10      	ldr	r2, [pc, #64]	; (8001158 <HAL_ADC_ConfigChannel+0x244>)
 8001118:	fba2 2303 	umull	r2, r3, r2, r3
 800111c:	0c9a      	lsrs	r2, r3, #18
 800111e:	4613      	mov	r3, r2
 8001120:	009b      	lsls	r3, r3, #2
 8001122:	4413      	add	r3, r2
 8001124:	005b      	lsls	r3, r3, #1
 8001126:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001128:	e002      	b.n	8001130 <HAL_ADC_ConfigChannel+0x21c>
      {
        counter--;
 800112a:	68bb      	ldr	r3, [r7, #8]
 800112c:	3b01      	subs	r3, #1
 800112e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001130:	68bb      	ldr	r3, [r7, #8]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d1f9      	bne.n	800112a <HAL_ADC_ConfigChannel+0x216>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	2200      	movs	r2, #0
 800113a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800113e:	2300      	movs	r3, #0
}
 8001140:	4618      	mov	r0, r3
 8001142:	3710      	adds	r7, #16
 8001144:	46bd      	mov	sp, r7
 8001146:	bc90      	pop	{r4, r7}
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop
 800114c:	40012300 	.word	0x40012300
 8001150:	40012000 	.word	0x40012000
 8001154:	20000000 	.word	0x20000000
 8001158:	431bde83 	.word	0x431bde83

0800115c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800115c:	b480      	push	{r7}
 800115e:	b085      	sub	sp, #20
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001164:	4b79      	ldr	r3, [pc, #484]	; (800134c <ADC_Init+0x1f0>)
 8001166:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	685b      	ldr	r3, [r3, #4]
 800116c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	685a      	ldr	r2, [r3, #4]
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	431a      	orrs	r2, r3
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	687a      	ldr	r2, [r7, #4]
 8001188:	6812      	ldr	r2, [r2, #0]
 800118a:	6852      	ldr	r2, [r2, #4]
 800118c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001190:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	687a      	ldr	r2, [r7, #4]
 8001198:	6812      	ldr	r2, [r2, #0]
 800119a:	6851      	ldr	r1, [r2, #4]
 800119c:	687a      	ldr	r2, [r7, #4]
 800119e:	6912      	ldr	r2, [r2, #16]
 80011a0:	0212      	lsls	r2, r2, #8
 80011a2:	430a      	orrs	r2, r1
 80011a4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	687a      	ldr	r2, [r7, #4]
 80011ac:	6812      	ldr	r2, [r2, #0]
 80011ae:	6852      	ldr	r2, [r2, #4]
 80011b0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80011b4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	687a      	ldr	r2, [r7, #4]
 80011bc:	6812      	ldr	r2, [r2, #0]
 80011be:	6851      	ldr	r1, [r2, #4]
 80011c0:	687a      	ldr	r2, [r7, #4]
 80011c2:	6892      	ldr	r2, [r2, #8]
 80011c4:	430a      	orrs	r2, r1
 80011c6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	687a      	ldr	r2, [r7, #4]
 80011ce:	6812      	ldr	r2, [r2, #0]
 80011d0:	6892      	ldr	r2, [r2, #8]
 80011d2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80011d6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	687a      	ldr	r2, [r7, #4]
 80011de:	6812      	ldr	r2, [r2, #0]
 80011e0:	6891      	ldr	r1, [r2, #8]
 80011e2:	687a      	ldr	r2, [r7, #4]
 80011e4:	68d2      	ldr	r2, [r2, #12]
 80011e6:	430a      	orrs	r2, r1
 80011e8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011ee:	4a58      	ldr	r2, [pc, #352]	; (8001350 <ADC_Init+0x1f4>)
 80011f0:	4293      	cmp	r3, r2
 80011f2:	d022      	beq.n	800123a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	687a      	ldr	r2, [r7, #4]
 80011fa:	6812      	ldr	r2, [r2, #0]
 80011fc:	6892      	ldr	r2, [r2, #8]
 80011fe:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001202:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	687a      	ldr	r2, [r7, #4]
 800120a:	6812      	ldr	r2, [r2, #0]
 800120c:	6891      	ldr	r1, [r2, #8]
 800120e:	687a      	ldr	r2, [r7, #4]
 8001210:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001212:	430a      	orrs	r2, r1
 8001214:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	687a      	ldr	r2, [r7, #4]
 800121c:	6812      	ldr	r2, [r2, #0]
 800121e:	6892      	ldr	r2, [r2, #8]
 8001220:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001224:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	687a      	ldr	r2, [r7, #4]
 800122c:	6812      	ldr	r2, [r2, #0]
 800122e:	6891      	ldr	r1, [r2, #8]
 8001230:	687a      	ldr	r2, [r7, #4]
 8001232:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001234:	430a      	orrs	r2, r1
 8001236:	609a      	str	r2, [r3, #8]
 8001238:	e00f      	b.n	800125a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	687a      	ldr	r2, [r7, #4]
 8001240:	6812      	ldr	r2, [r2, #0]
 8001242:	6892      	ldr	r2, [r2, #8]
 8001244:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001248:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	687a      	ldr	r2, [r7, #4]
 8001250:	6812      	ldr	r2, [r2, #0]
 8001252:	6892      	ldr	r2, [r2, #8]
 8001254:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001258:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	687a      	ldr	r2, [r7, #4]
 8001260:	6812      	ldr	r2, [r2, #0]
 8001262:	6892      	ldr	r2, [r2, #8]
 8001264:	f022 0202 	bic.w	r2, r2, #2
 8001268:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	687a      	ldr	r2, [r7, #4]
 8001270:	6812      	ldr	r2, [r2, #0]
 8001272:	6891      	ldr	r1, [r2, #8]
 8001274:	687a      	ldr	r2, [r7, #4]
 8001276:	7e12      	ldrb	r2, [r2, #24]
 8001278:	0052      	lsls	r2, r2, #1
 800127a:	430a      	orrs	r2, r1
 800127c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d01b      	beq.n	80012c0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	687a      	ldr	r2, [r7, #4]
 800128e:	6812      	ldr	r2, [r2, #0]
 8001290:	6852      	ldr	r2, [r2, #4]
 8001292:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001296:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	687a      	ldr	r2, [r7, #4]
 800129e:	6812      	ldr	r2, [r2, #0]
 80012a0:	6852      	ldr	r2, [r2, #4]
 80012a2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80012a6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	687a      	ldr	r2, [r7, #4]
 80012ae:	6812      	ldr	r2, [r2, #0]
 80012b0:	6851      	ldr	r1, [r2, #4]
 80012b2:	687a      	ldr	r2, [r7, #4]
 80012b4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80012b6:	3a01      	subs	r2, #1
 80012b8:	0352      	lsls	r2, r2, #13
 80012ba:	430a      	orrs	r2, r1
 80012bc:	605a      	str	r2, [r3, #4]
 80012be:	e007      	b.n	80012d0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	687a      	ldr	r2, [r7, #4]
 80012c6:	6812      	ldr	r2, [r2, #0]
 80012c8:	6852      	ldr	r2, [r2, #4]
 80012ca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80012ce:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	687a      	ldr	r2, [r7, #4]
 80012d6:	6812      	ldr	r2, [r2, #0]
 80012d8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80012da:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80012de:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	687a      	ldr	r2, [r7, #4]
 80012e6:	6812      	ldr	r2, [r2, #0]
 80012e8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80012ea:	687a      	ldr	r2, [r7, #4]
 80012ec:	69d2      	ldr	r2, [r2, #28]
 80012ee:	3a01      	subs	r2, #1
 80012f0:	0512      	lsls	r2, r2, #20
 80012f2:	430a      	orrs	r2, r1
 80012f4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	687a      	ldr	r2, [r7, #4]
 80012fc:	6812      	ldr	r2, [r2, #0]
 80012fe:	6892      	ldr	r2, [r2, #8]
 8001300:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001304:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	687a      	ldr	r2, [r7, #4]
 800130c:	6812      	ldr	r2, [r2, #0]
 800130e:	6891      	ldr	r1, [r2, #8]
 8001310:	687a      	ldr	r2, [r7, #4]
 8001312:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 8001316:	0252      	lsls	r2, r2, #9
 8001318:	430a      	orrs	r2, r1
 800131a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	687a      	ldr	r2, [r7, #4]
 8001322:	6812      	ldr	r2, [r2, #0]
 8001324:	6892      	ldr	r2, [r2, #8]
 8001326:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800132a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	687a      	ldr	r2, [r7, #4]
 8001332:	6812      	ldr	r2, [r2, #0]
 8001334:	6891      	ldr	r1, [r2, #8]
 8001336:	687a      	ldr	r2, [r7, #4]
 8001338:	6952      	ldr	r2, [r2, #20]
 800133a:	0292      	lsls	r2, r2, #10
 800133c:	430a      	orrs	r2, r1
 800133e:	609a      	str	r2, [r3, #8]
}
 8001340:	bf00      	nop
 8001342:	3714      	adds	r7, #20
 8001344:	46bd      	mov	sp, r7
 8001346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134a:	4770      	bx	lr
 800134c:	40012300 	.word	0x40012300
 8001350:	0f000001 	.word	0x0f000001

08001354 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b084      	sub	sp, #16
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001360:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001366:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800136a:	2b00      	cmp	r3, #0
 800136c:	d13c      	bne.n	80013e8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001372:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	689b      	ldr	r3, [r3, #8]
 8001380:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001384:	2b00      	cmp	r3, #0
 8001386:	d12b      	bne.n	80013e0 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800138c:	2b00      	cmp	r3, #0
 800138e:	d127      	bne.n	80013e0 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001396:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800139a:	2b00      	cmp	r3, #0
 800139c:	d006      	beq.n	80013ac <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	689b      	ldr	r3, [r3, #8]
 80013a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d119      	bne.n	80013e0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	68fa      	ldr	r2, [r7, #12]
 80013b2:	6812      	ldr	r2, [r2, #0]
 80013b4:	6852      	ldr	r2, [r2, #4]
 80013b6:	f022 0220 	bic.w	r2, r2, #32
 80013ba:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013c0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d105      	bne.n	80013e0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013d8:	f043 0201 	orr.w	r2, r3, #1
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80013e0:	68f8      	ldr	r0, [r7, #12]
 80013e2:	f7ff fd79 	bl	8000ed8 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80013e6:	e00e      	b.n	8001406 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ec:	f003 0310 	and.w	r3, r3, #16
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d003      	beq.n	80013fc <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80013f4:	68f8      	ldr	r0, [r7, #12]
 80013f6:	f7ff fd83 	bl	8000f00 <HAL_ADC_ErrorCallback>
}
 80013fa:	e004      	b.n	8001406 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001400:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001402:	6878      	ldr	r0, [r7, #4]
 8001404:	4798      	blx	r3
}
 8001406:	bf00      	nop
 8001408:	3710      	adds	r7, #16
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}

0800140e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800140e:	b580      	push	{r7, lr}
 8001410:	b084      	sub	sp, #16
 8001412:	af00      	add	r7, sp, #0
 8001414:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800141a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800141c:	68f8      	ldr	r0, [r7, #12]
 800141e:	f7ff fd65 	bl	8000eec <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001422:	bf00      	nop
 8001424:	3710      	adds	r7, #16
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}

0800142a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800142a:	b580      	push	{r7, lr}
 800142c:	b084      	sub	sp, #16
 800142e:	af00      	add	r7, sp, #0
 8001430:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001436:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	2240      	movs	r2, #64	; 0x40
 800143c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001442:	f043 0204 	orr.w	r2, r3, #4
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800144a:	68f8      	ldr	r0, [r7, #12]
 800144c:	f7ff fd58 	bl	8000f00 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001450:	bf00      	nop
 8001452:	3710      	adds	r7, #16
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}

08001458 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001458:	b480      	push	{r7}
 800145a:	b085      	sub	sp, #20
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	f003 0307 	and.w	r3, r3, #7
 8001466:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001468:	4b0c      	ldr	r3, [pc, #48]	; (800149c <__NVIC_SetPriorityGrouping+0x44>)
 800146a:	68db      	ldr	r3, [r3, #12]
 800146c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800146e:	68ba      	ldr	r2, [r7, #8]
 8001470:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001474:	4013      	ands	r3, r2
 8001476:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800147c:	68bb      	ldr	r3, [r7, #8]
 800147e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001480:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001484:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001488:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800148a:	4a04      	ldr	r2, [pc, #16]	; (800149c <__NVIC_SetPriorityGrouping+0x44>)
 800148c:	68bb      	ldr	r3, [r7, #8]
 800148e:	60d3      	str	r3, [r2, #12]
}
 8001490:	bf00      	nop
 8001492:	3714      	adds	r7, #20
 8001494:	46bd      	mov	sp, r7
 8001496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149a:	4770      	bx	lr
 800149c:	e000ed00 	.word	0xe000ed00

080014a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014a4:	4b04      	ldr	r3, [pc, #16]	; (80014b8 <__NVIC_GetPriorityGrouping+0x18>)
 80014a6:	68db      	ldr	r3, [r3, #12]
 80014a8:	0a1b      	lsrs	r3, r3, #8
 80014aa:	f003 0307 	and.w	r3, r3, #7
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	46bd      	mov	sp, r7
 80014b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b6:	4770      	bx	lr
 80014b8:	e000ed00 	.word	0xe000ed00

080014bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014bc:	b480      	push	{r7}
 80014be:	b083      	sub	sp, #12
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	4603      	mov	r3, r0
 80014c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	db0b      	blt.n	80014e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014ce:	4909      	ldr	r1, [pc, #36]	; (80014f4 <__NVIC_EnableIRQ+0x38>)
 80014d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014d4:	095b      	lsrs	r3, r3, #5
 80014d6:	79fa      	ldrb	r2, [r7, #7]
 80014d8:	f002 021f 	and.w	r2, r2, #31
 80014dc:	2001      	movs	r0, #1
 80014de:	fa00 f202 	lsl.w	r2, r0, r2
 80014e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80014e6:	bf00      	nop
 80014e8:	370c      	adds	r7, #12
 80014ea:	46bd      	mov	sp, r7
 80014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f0:	4770      	bx	lr
 80014f2:	bf00      	nop
 80014f4:	e000e100 	.word	0xe000e100

080014f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	4603      	mov	r3, r0
 8001500:	6039      	str	r1, [r7, #0]
 8001502:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001504:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001508:	2b00      	cmp	r3, #0
 800150a:	db0a      	blt.n	8001522 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800150c:	490d      	ldr	r1, [pc, #52]	; (8001544 <__NVIC_SetPriority+0x4c>)
 800150e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001512:	683a      	ldr	r2, [r7, #0]
 8001514:	b2d2      	uxtb	r2, r2
 8001516:	0112      	lsls	r2, r2, #4
 8001518:	b2d2      	uxtb	r2, r2
 800151a:	440b      	add	r3, r1
 800151c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001520:	e00a      	b.n	8001538 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001522:	4909      	ldr	r1, [pc, #36]	; (8001548 <__NVIC_SetPriority+0x50>)
 8001524:	79fb      	ldrb	r3, [r7, #7]
 8001526:	f003 030f 	and.w	r3, r3, #15
 800152a:	3b04      	subs	r3, #4
 800152c:	683a      	ldr	r2, [r7, #0]
 800152e:	b2d2      	uxtb	r2, r2
 8001530:	0112      	lsls	r2, r2, #4
 8001532:	b2d2      	uxtb	r2, r2
 8001534:	440b      	add	r3, r1
 8001536:	761a      	strb	r2, [r3, #24]
}
 8001538:	bf00      	nop
 800153a:	370c      	adds	r7, #12
 800153c:	46bd      	mov	sp, r7
 800153e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001542:	4770      	bx	lr
 8001544:	e000e100 	.word	0xe000e100
 8001548:	e000ed00 	.word	0xe000ed00

0800154c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800154c:	b480      	push	{r7}
 800154e:	b089      	sub	sp, #36	; 0x24
 8001550:	af00      	add	r7, sp, #0
 8001552:	60f8      	str	r0, [r7, #12]
 8001554:	60b9      	str	r1, [r7, #8]
 8001556:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	f003 0307 	and.w	r3, r3, #7
 800155e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001560:	69fb      	ldr	r3, [r7, #28]
 8001562:	f1c3 0307 	rsb	r3, r3, #7
 8001566:	2b04      	cmp	r3, #4
 8001568:	bf28      	it	cs
 800156a:	2304      	movcs	r3, #4
 800156c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800156e:	69fb      	ldr	r3, [r7, #28]
 8001570:	3304      	adds	r3, #4
 8001572:	2b06      	cmp	r3, #6
 8001574:	d902      	bls.n	800157c <NVIC_EncodePriority+0x30>
 8001576:	69fb      	ldr	r3, [r7, #28]
 8001578:	3b03      	subs	r3, #3
 800157a:	e000      	b.n	800157e <NVIC_EncodePriority+0x32>
 800157c:	2300      	movs	r3, #0
 800157e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001580:	2201      	movs	r2, #1
 8001582:	69bb      	ldr	r3, [r7, #24]
 8001584:	fa02 f303 	lsl.w	r3, r2, r3
 8001588:	1e5a      	subs	r2, r3, #1
 800158a:	68bb      	ldr	r3, [r7, #8]
 800158c:	401a      	ands	r2, r3
 800158e:	697b      	ldr	r3, [r7, #20]
 8001590:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001592:	2101      	movs	r1, #1
 8001594:	697b      	ldr	r3, [r7, #20]
 8001596:	fa01 f303 	lsl.w	r3, r1, r3
 800159a:	1e59      	subs	r1, r3, #1
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015a0:	4313      	orrs	r3, r2
         );
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	3724      	adds	r7, #36	; 0x24
 80015a6:	46bd      	mov	sp, r7
 80015a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ac:	4770      	bx	lr
	...

080015b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	3b01      	subs	r3, #1
 80015bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80015c0:	d301      	bcc.n	80015c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015c2:	2301      	movs	r3, #1
 80015c4:	e00f      	b.n	80015e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015c6:	4a0a      	ldr	r2, [pc, #40]	; (80015f0 <SysTick_Config+0x40>)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	3b01      	subs	r3, #1
 80015cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015ce:	210f      	movs	r1, #15
 80015d0:	f04f 30ff 	mov.w	r0, #4294967295
 80015d4:	f7ff ff90 	bl	80014f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015d8:	4b05      	ldr	r3, [pc, #20]	; (80015f0 <SysTick_Config+0x40>)
 80015da:	2200      	movs	r2, #0
 80015dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015de:	4b04      	ldr	r3, [pc, #16]	; (80015f0 <SysTick_Config+0x40>)
 80015e0:	2207      	movs	r2, #7
 80015e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015e4:	2300      	movs	r3, #0
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	3708      	adds	r7, #8
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	e000e010 	.word	0xe000e010

080015f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015fc:	6878      	ldr	r0, [r7, #4]
 80015fe:	f7ff ff2b 	bl	8001458 <__NVIC_SetPriorityGrouping>
}
 8001602:	bf00      	nop
 8001604:	3708      	adds	r7, #8
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}

0800160a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800160a:	b580      	push	{r7, lr}
 800160c:	b086      	sub	sp, #24
 800160e:	af00      	add	r7, sp, #0
 8001610:	4603      	mov	r3, r0
 8001612:	60b9      	str	r1, [r7, #8]
 8001614:	607a      	str	r2, [r7, #4]
 8001616:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001618:	2300      	movs	r3, #0
 800161a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800161c:	f7ff ff40 	bl	80014a0 <__NVIC_GetPriorityGrouping>
 8001620:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001622:	687a      	ldr	r2, [r7, #4]
 8001624:	68b9      	ldr	r1, [r7, #8]
 8001626:	6978      	ldr	r0, [r7, #20]
 8001628:	f7ff ff90 	bl	800154c <NVIC_EncodePriority>
 800162c:	4602      	mov	r2, r0
 800162e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001632:	4611      	mov	r1, r2
 8001634:	4618      	mov	r0, r3
 8001636:	f7ff ff5f 	bl	80014f8 <__NVIC_SetPriority>
}
 800163a:	bf00      	nop
 800163c:	3718      	adds	r7, #24
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}

08001642 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001642:	b580      	push	{r7, lr}
 8001644:	b082      	sub	sp, #8
 8001646:	af00      	add	r7, sp, #0
 8001648:	4603      	mov	r3, r0
 800164a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800164c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001650:	4618      	mov	r0, r3
 8001652:	f7ff ff33 	bl	80014bc <__NVIC_EnableIRQ>
}
 8001656:	bf00      	nop
 8001658:	3708      	adds	r7, #8
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}

0800165e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800165e:	b580      	push	{r7, lr}
 8001660:	b082      	sub	sp, #8
 8001662:	af00      	add	r7, sp, #0
 8001664:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001666:	6878      	ldr	r0, [r7, #4]
 8001668:	f7ff ffa2 	bl	80015b0 <SysTick_Config>
 800166c:	4603      	mov	r3, r0
}
 800166e:	4618      	mov	r0, r3
 8001670:	3708      	adds	r7, #8
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
	...

08001678 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b086      	sub	sp, #24
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001680:	2300      	movs	r3, #0
 8001682:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001684:	f7ff faa6 	bl	8000bd4 <HAL_GetTick>
 8001688:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d101      	bne.n	8001694 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001690:	2301      	movs	r3, #1
 8001692:	e099      	b.n	80017c8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	2202      	movs	r2, #2
 8001698:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	2200      	movs	r2, #0
 80016a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	687a      	ldr	r2, [r7, #4]
 80016aa:	6812      	ldr	r2, [r2, #0]
 80016ac:	6812      	ldr	r2, [r2, #0]
 80016ae:	f022 0201 	bic.w	r2, r2, #1
 80016b2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80016b4:	e00f      	b.n	80016d6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80016b6:	f7ff fa8d 	bl	8000bd4 <HAL_GetTick>
 80016ba:	4602      	mov	r2, r0
 80016bc:	693b      	ldr	r3, [r7, #16]
 80016be:	1ad3      	subs	r3, r2, r3
 80016c0:	2b05      	cmp	r3, #5
 80016c2:	d908      	bls.n	80016d6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	2220      	movs	r2, #32
 80016c8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	2203      	movs	r2, #3
 80016ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80016d2:	2303      	movs	r3, #3
 80016d4:	e078      	b.n	80017c8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f003 0301 	and.w	r3, r3, #1
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d1e8      	bne.n	80016b6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80016ec:	697a      	ldr	r2, [r7, #20]
 80016ee:	4b38      	ldr	r3, [pc, #224]	; (80017d0 <HAL_DMA_Init+0x158>)
 80016f0:	4013      	ands	r3, r2
 80016f2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	685a      	ldr	r2, [r3, #4]
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	689b      	ldr	r3, [r3, #8]
 80016fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001702:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	691b      	ldr	r3, [r3, #16]
 8001708:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800170e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	699b      	ldr	r3, [r3, #24]
 8001714:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800171a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6a1b      	ldr	r3, [r3, #32]
 8001720:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001722:	697a      	ldr	r2, [r7, #20]
 8001724:	4313      	orrs	r3, r2
 8001726:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800172c:	2b04      	cmp	r3, #4
 800172e:	d107      	bne.n	8001740 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001738:	4313      	orrs	r3, r2
 800173a:	697a      	ldr	r2, [r7, #20]
 800173c:	4313      	orrs	r3, r2
 800173e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	697a      	ldr	r2, [r7, #20]
 8001746:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	695b      	ldr	r3, [r3, #20]
 800174e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001750:	697b      	ldr	r3, [r7, #20]
 8001752:	f023 0307 	bic.w	r3, r3, #7
 8001756:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800175c:	697a      	ldr	r2, [r7, #20]
 800175e:	4313      	orrs	r3, r2
 8001760:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001766:	2b04      	cmp	r3, #4
 8001768:	d117      	bne.n	800179a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800176e:	697a      	ldr	r2, [r7, #20]
 8001770:	4313      	orrs	r3, r2
 8001772:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001778:	2b00      	cmp	r3, #0
 800177a:	d00e      	beq.n	800179a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800177c:	6878      	ldr	r0, [r7, #4]
 800177e:	f000 fa6f 	bl	8001c60 <DMA_CheckFifoParam>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d008      	beq.n	800179a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2240      	movs	r2, #64	; 0x40
 800178c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	2201      	movs	r2, #1
 8001792:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001796:	2301      	movs	r3, #1
 8001798:	e016      	b.n	80017c8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	697a      	ldr	r2, [r7, #20]
 80017a0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80017a2:	6878      	ldr	r0, [r7, #4]
 80017a4:	f000 fa26 	bl	8001bf4 <DMA_CalcBaseAndBitshift>
 80017a8:	4603      	mov	r3, r0
 80017aa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017b0:	223f      	movs	r2, #63	; 0x3f
 80017b2:	409a      	lsls	r2, r3
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	2200      	movs	r2, #0
 80017bc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	2201      	movs	r2, #1
 80017c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80017c6:	2300      	movs	r3, #0
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	3718      	adds	r7, #24
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	f010803f 	.word	0xf010803f

080017d4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b086      	sub	sp, #24
 80017d8:	af00      	add	r7, sp, #0
 80017da:	60f8      	str	r0, [r7, #12]
 80017dc:	60b9      	str	r1, [r7, #8]
 80017de:	607a      	str	r2, [r7, #4]
 80017e0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80017e2:	2300      	movs	r3, #0
 80017e4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017ea:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80017f2:	2b01      	cmp	r3, #1
 80017f4:	d101      	bne.n	80017fa <HAL_DMA_Start_IT+0x26>
 80017f6:	2302      	movs	r3, #2
 80017f8:	e040      	b.n	800187c <HAL_DMA_Start_IT+0xa8>
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	2201      	movs	r2, #1
 80017fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001808:	b2db      	uxtb	r3, r3
 800180a:	2b01      	cmp	r3, #1
 800180c:	d12f      	bne.n	800186e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	2202      	movs	r2, #2
 8001812:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	2200      	movs	r2, #0
 800181a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	687a      	ldr	r2, [r7, #4]
 8001820:	68b9      	ldr	r1, [r7, #8]
 8001822:	68f8      	ldr	r0, [r7, #12]
 8001824:	f000 f9b8 	bl	8001b98 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800182c:	223f      	movs	r2, #63	; 0x3f
 800182e:	409a      	lsls	r2, r3
 8001830:	693b      	ldr	r3, [r7, #16]
 8001832:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	68fa      	ldr	r2, [r7, #12]
 800183a:	6812      	ldr	r2, [r2, #0]
 800183c:	6812      	ldr	r2, [r2, #0]
 800183e:	f042 0216 	orr.w	r2, r2, #22
 8001842:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001848:	2b00      	cmp	r3, #0
 800184a:	d007      	beq.n	800185c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	68fa      	ldr	r2, [r7, #12]
 8001852:	6812      	ldr	r2, [r2, #0]
 8001854:	6812      	ldr	r2, [r2, #0]
 8001856:	f042 0208 	orr.w	r2, r2, #8
 800185a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	68fa      	ldr	r2, [r7, #12]
 8001862:	6812      	ldr	r2, [r2, #0]
 8001864:	6812      	ldr	r2, [r2, #0]
 8001866:	f042 0201 	orr.w	r2, r2, #1
 800186a:	601a      	str	r2, [r3, #0]
 800186c:	e005      	b.n	800187a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	2200      	movs	r2, #0
 8001872:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001876:	2302      	movs	r3, #2
 8001878:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800187a:	7dfb      	ldrb	r3, [r7, #23]
}
 800187c:	4618      	mov	r0, r3
 800187e:	3718      	adds	r7, #24
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}

08001884 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b086      	sub	sp, #24
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800188c:	2300      	movs	r3, #0
 800188e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001890:	4b92      	ldr	r3, [pc, #584]	; (8001adc <HAL_DMA_IRQHandler+0x258>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a92      	ldr	r2, [pc, #584]	; (8001ae0 <HAL_DMA_IRQHandler+0x25c>)
 8001896:	fba2 2303 	umull	r2, r3, r2, r3
 800189a:	0a9b      	lsrs	r3, r3, #10
 800189c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018a2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80018a4:	693b      	ldr	r3, [r7, #16]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018ae:	2208      	movs	r2, #8
 80018b0:	409a      	lsls	r2, r3
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	4013      	ands	r3, r2
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d01a      	beq.n	80018f0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f003 0304 	and.w	r3, r3, #4
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d013      	beq.n	80018f0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	687a      	ldr	r2, [r7, #4]
 80018ce:	6812      	ldr	r2, [r2, #0]
 80018d0:	6812      	ldr	r2, [r2, #0]
 80018d2:	f022 0204 	bic.w	r2, r2, #4
 80018d6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018dc:	2208      	movs	r2, #8
 80018de:	409a      	lsls	r2, r3
 80018e0:	693b      	ldr	r3, [r7, #16]
 80018e2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018e8:	f043 0201 	orr.w	r2, r3, #1
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018f4:	2201      	movs	r2, #1
 80018f6:	409a      	lsls	r2, r3
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	4013      	ands	r3, r2
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d012      	beq.n	8001926 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	695b      	ldr	r3, [r3, #20]
 8001906:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800190a:	2b00      	cmp	r3, #0
 800190c:	d00b      	beq.n	8001926 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001912:	2201      	movs	r2, #1
 8001914:	409a      	lsls	r2, r3
 8001916:	693b      	ldr	r3, [r7, #16]
 8001918:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800191e:	f043 0202 	orr.w	r2, r3, #2
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800192a:	2204      	movs	r2, #4
 800192c:	409a      	lsls	r2, r3
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	4013      	ands	r3, r2
 8001932:	2b00      	cmp	r3, #0
 8001934:	d012      	beq.n	800195c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f003 0302 	and.w	r3, r3, #2
 8001940:	2b00      	cmp	r3, #0
 8001942:	d00b      	beq.n	800195c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001948:	2204      	movs	r2, #4
 800194a:	409a      	lsls	r2, r3
 800194c:	693b      	ldr	r3, [r7, #16]
 800194e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001954:	f043 0204 	orr.w	r2, r3, #4
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001960:	2210      	movs	r2, #16
 8001962:	409a      	lsls	r2, r3
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	4013      	ands	r3, r2
 8001968:	2b00      	cmp	r3, #0
 800196a:	d043      	beq.n	80019f4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f003 0308 	and.w	r3, r3, #8
 8001976:	2b00      	cmp	r3, #0
 8001978:	d03c      	beq.n	80019f4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800197e:	2210      	movs	r2, #16
 8001980:	409a      	lsls	r2, r3
 8001982:	693b      	ldr	r3, [r7, #16]
 8001984:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001990:	2b00      	cmp	r3, #0
 8001992:	d018      	beq.n	80019c6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d108      	bne.n	80019b4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d024      	beq.n	80019f4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ae:	6878      	ldr	r0, [r7, #4]
 80019b0:	4798      	blx	r3
 80019b2:	e01f      	b.n	80019f4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d01b      	beq.n	80019f4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80019c0:	6878      	ldr	r0, [r7, #4]
 80019c2:	4798      	blx	r3
 80019c4:	e016      	b.n	80019f4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d107      	bne.n	80019e4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	687a      	ldr	r2, [r7, #4]
 80019da:	6812      	ldr	r2, [r2, #0]
 80019dc:	6812      	ldr	r2, [r2, #0]
 80019de:	f022 0208 	bic.w	r2, r2, #8
 80019e2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d003      	beq.n	80019f4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019f0:	6878      	ldr	r0, [r7, #4]
 80019f2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019f8:	2220      	movs	r2, #32
 80019fa:	409a      	lsls	r2, r3
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	4013      	ands	r3, r2
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	f000 808e 	beq.w	8001b22 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f003 0310 	and.w	r3, r3, #16
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	f000 8086 	beq.w	8001b22 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a1a:	2220      	movs	r2, #32
 8001a1c:	409a      	lsls	r2, r3
 8001a1e:	693b      	ldr	r3, [r7, #16]
 8001a20:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001a28:	b2db      	uxtb	r3, r3
 8001a2a:	2b05      	cmp	r3, #5
 8001a2c:	d136      	bne.n	8001a9c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	687a      	ldr	r2, [r7, #4]
 8001a34:	6812      	ldr	r2, [r2, #0]
 8001a36:	6812      	ldr	r2, [r2, #0]
 8001a38:	f022 0216 	bic.w	r2, r2, #22
 8001a3c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	687a      	ldr	r2, [r7, #4]
 8001a44:	6812      	ldr	r2, [r2, #0]
 8001a46:	6952      	ldr	r2, [r2, #20]
 8001a48:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001a4c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d103      	bne.n	8001a5e <HAL_DMA_IRQHandler+0x1da>
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d007      	beq.n	8001a6e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	687a      	ldr	r2, [r7, #4]
 8001a64:	6812      	ldr	r2, [r2, #0]
 8001a66:	6812      	ldr	r2, [r2, #0]
 8001a68:	f022 0208 	bic.w	r2, r2, #8
 8001a6c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a72:	223f      	movs	r2, #63	; 0x3f
 8001a74:	409a      	lsls	r2, r3
 8001a76:	693b      	ldr	r3, [r7, #16]
 8001a78:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	2200      	movs	r2, #0
 8001a86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d07d      	beq.n	8001b8e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001a96:	6878      	ldr	r0, [r7, #4]
 8001a98:	4798      	blx	r3
        }
        return;
 8001a9a:	e078      	b.n	8001b8e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d01c      	beq.n	8001ae4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d108      	bne.n	8001aca <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d030      	beq.n	8001b22 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ac4:	6878      	ldr	r0, [r7, #4]
 8001ac6:	4798      	blx	r3
 8001ac8:	e02b      	b.n	8001b22 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d027      	beq.n	8001b22 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ad6:	6878      	ldr	r0, [r7, #4]
 8001ad8:	4798      	blx	r3
 8001ada:	e022      	b.n	8001b22 <HAL_DMA_IRQHandler+0x29e>
 8001adc:	20000000 	.word	0x20000000
 8001ae0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d10f      	bne.n	8001b12 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	687a      	ldr	r2, [r7, #4]
 8001af8:	6812      	ldr	r2, [r2, #0]
 8001afa:	6812      	ldr	r2, [r2, #0]
 8001afc:	f022 0210 	bic.w	r2, r2, #16
 8001b00:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2201      	movs	r2, #1
 8001b06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d003      	beq.n	8001b22 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b1e:	6878      	ldr	r0, [r7, #4]
 8001b20:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d032      	beq.n	8001b90 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b2e:	f003 0301 	and.w	r3, r3, #1
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d022      	beq.n	8001b7c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	2205      	movs	r2, #5
 8001b3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	687a      	ldr	r2, [r7, #4]
 8001b44:	6812      	ldr	r2, [r2, #0]
 8001b46:	6812      	ldr	r2, [r2, #0]
 8001b48:	f022 0201 	bic.w	r2, r2, #1
 8001b4c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001b4e:	68bb      	ldr	r3, [r7, #8]
 8001b50:	3301      	adds	r3, #1
 8001b52:	60bb      	str	r3, [r7, #8]
 8001b54:	697a      	ldr	r2, [r7, #20]
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d807      	bhi.n	8001b6a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f003 0301 	and.w	r3, r3, #1
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d1f2      	bne.n	8001b4e <HAL_DMA_IRQHandler+0x2ca>
 8001b68:	e000      	b.n	8001b6c <HAL_DMA_IRQHandler+0x2e8>
          break;
 8001b6a:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2201      	movs	r2, #1
 8001b70:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2200      	movs	r2, #0
 8001b78:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d005      	beq.n	8001b90 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b88:	6878      	ldr	r0, [r7, #4]
 8001b8a:	4798      	blx	r3
 8001b8c:	e000      	b.n	8001b90 <HAL_DMA_IRQHandler+0x30c>
        return;
 8001b8e:	bf00      	nop
    }
  }
}
 8001b90:	3718      	adds	r7, #24
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop

08001b98 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b085      	sub	sp, #20
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	60f8      	str	r0, [r7, #12]
 8001ba0:	60b9      	str	r1, [r7, #8]
 8001ba2:	607a      	str	r2, [r7, #4]
 8001ba4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	68fa      	ldr	r2, [r7, #12]
 8001bac:	6812      	ldr	r2, [r2, #0]
 8001bae:	6812      	ldr	r2, [r2, #0]
 8001bb0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001bb4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	683a      	ldr	r2, [r7, #0]
 8001bbc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	689b      	ldr	r3, [r3, #8]
 8001bc2:	2b40      	cmp	r3, #64	; 0x40
 8001bc4:	d108      	bne.n	8001bd8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	687a      	ldr	r2, [r7, #4]
 8001bcc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	68ba      	ldr	r2, [r7, #8]
 8001bd4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001bd6:	e007      	b.n	8001be8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	68ba      	ldr	r2, [r7, #8]
 8001bde:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	687a      	ldr	r2, [r7, #4]
 8001be6:	60da      	str	r2, [r3, #12]
}
 8001be8:	bf00      	nop
 8001bea:	3714      	adds	r7, #20
 8001bec:	46bd      	mov	sp, r7
 8001bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf2:	4770      	bx	lr

08001bf4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b085      	sub	sp, #20
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	b2db      	uxtb	r3, r3
 8001c02:	3b10      	subs	r3, #16
 8001c04:	4a14      	ldr	r2, [pc, #80]	; (8001c58 <DMA_CalcBaseAndBitshift+0x64>)
 8001c06:	fba2 2303 	umull	r2, r3, r2, r3
 8001c0a:	091b      	lsrs	r3, r3, #4
 8001c0c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001c0e:	4a13      	ldr	r2, [pc, #76]	; (8001c5c <DMA_CalcBaseAndBitshift+0x68>)
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	4413      	add	r3, r2
 8001c14:	781b      	ldrb	r3, [r3, #0]
 8001c16:	461a      	mov	r2, r3
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	2b03      	cmp	r3, #3
 8001c20:	d909      	bls.n	8001c36 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001c2a:	f023 0303 	bic.w	r3, r3, #3
 8001c2e:	1d1a      	adds	r2, r3, #4
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	659a      	str	r2, [r3, #88]	; 0x58
 8001c34:	e007      	b.n	8001c46 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001c3e:	f023 0303 	bic.w	r3, r3, #3
 8001c42:	687a      	ldr	r2, [r7, #4]
 8001c44:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	3714      	adds	r7, #20
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr
 8001c56:	bf00      	nop
 8001c58:	aaaaaaab 	.word	0xaaaaaaab
 8001c5c:	0800384c 	.word	0x0800384c

08001c60 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001c60:	b480      	push	{r7}
 8001c62:	b085      	sub	sp, #20
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c70:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	699b      	ldr	r3, [r3, #24]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d11f      	bne.n	8001cba <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001c7a:	68bb      	ldr	r3, [r7, #8]
 8001c7c:	2b03      	cmp	r3, #3
 8001c7e:	d855      	bhi.n	8001d2c <DMA_CheckFifoParam+0xcc>
 8001c80:	a201      	add	r2, pc, #4	; (adr r2, 8001c88 <DMA_CheckFifoParam+0x28>)
 8001c82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c86:	bf00      	nop
 8001c88:	08001c99 	.word	0x08001c99
 8001c8c:	08001cab 	.word	0x08001cab
 8001c90:	08001c99 	.word	0x08001c99
 8001c94:	08001d2d 	.word	0x08001d2d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c9c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d045      	beq.n	8001d30 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001ca8:	e042      	b.n	8001d30 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cae:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001cb2:	d13f      	bne.n	8001d34 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001cb8:	e03c      	b.n	8001d34 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	699b      	ldr	r3, [r3, #24]
 8001cbe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001cc2:	d121      	bne.n	8001d08 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001cc4:	68bb      	ldr	r3, [r7, #8]
 8001cc6:	2b03      	cmp	r3, #3
 8001cc8:	d836      	bhi.n	8001d38 <DMA_CheckFifoParam+0xd8>
 8001cca:	a201      	add	r2, pc, #4	; (adr r2, 8001cd0 <DMA_CheckFifoParam+0x70>)
 8001ccc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cd0:	08001ce1 	.word	0x08001ce1
 8001cd4:	08001ce7 	.word	0x08001ce7
 8001cd8:	08001ce1 	.word	0x08001ce1
 8001cdc:	08001cf9 	.word	0x08001cf9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	73fb      	strb	r3, [r7, #15]
      break;
 8001ce4:	e02f      	b.n	8001d46 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d024      	beq.n	8001d3c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001cf6:	e021      	b.n	8001d3c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cfc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001d00:	d11e      	bne.n	8001d40 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8001d02:	2301      	movs	r3, #1
 8001d04:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001d06:	e01b      	b.n	8001d40 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001d08:	68bb      	ldr	r3, [r7, #8]
 8001d0a:	2b02      	cmp	r3, #2
 8001d0c:	d902      	bls.n	8001d14 <DMA_CheckFifoParam+0xb4>
 8001d0e:	2b03      	cmp	r3, #3
 8001d10:	d003      	beq.n	8001d1a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001d12:	e018      	b.n	8001d46 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8001d14:	2301      	movs	r3, #1
 8001d16:	73fb      	strb	r3, [r7, #15]
      break;
 8001d18:	e015      	b.n	8001d46 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d1e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d00e      	beq.n	8001d44 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8001d26:	2301      	movs	r3, #1
 8001d28:	73fb      	strb	r3, [r7, #15]
      break;
 8001d2a:	e00b      	b.n	8001d44 <DMA_CheckFifoParam+0xe4>
      break;
 8001d2c:	bf00      	nop
 8001d2e:	e00a      	b.n	8001d46 <DMA_CheckFifoParam+0xe6>
      break;
 8001d30:	bf00      	nop
 8001d32:	e008      	b.n	8001d46 <DMA_CheckFifoParam+0xe6>
      break;
 8001d34:	bf00      	nop
 8001d36:	e006      	b.n	8001d46 <DMA_CheckFifoParam+0xe6>
      break;
 8001d38:	bf00      	nop
 8001d3a:	e004      	b.n	8001d46 <DMA_CheckFifoParam+0xe6>
      break;
 8001d3c:	bf00      	nop
 8001d3e:	e002      	b.n	8001d46 <DMA_CheckFifoParam+0xe6>
      break;   
 8001d40:	bf00      	nop
 8001d42:	e000      	b.n	8001d46 <DMA_CheckFifoParam+0xe6>
      break;
 8001d44:	bf00      	nop
    }
  } 
  
  return status; 
 8001d46:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	3714      	adds	r7, #20
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d52:	4770      	bx	lr

08001d54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b089      	sub	sp, #36	; 0x24
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
 8001d5c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001d62:	2300      	movs	r3, #0
 8001d64:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001d66:	2300      	movs	r3, #0
 8001d68:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	61fb      	str	r3, [r7, #28]
 8001d6e:	e16b      	b.n	8002048 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001d70:	2201      	movs	r2, #1
 8001d72:	69fb      	ldr	r3, [r7, #28]
 8001d74:	fa02 f303 	lsl.w	r3, r2, r3
 8001d78:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	681a      	ldr	r2, [r3, #0]
 8001d7e:	697b      	ldr	r3, [r7, #20]
 8001d80:	4013      	ands	r3, r2
 8001d82:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d84:	693a      	ldr	r2, [r7, #16]
 8001d86:	697b      	ldr	r3, [r7, #20]
 8001d88:	429a      	cmp	r2, r3
 8001d8a:	f040 815a 	bne.w	8002042 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	f003 0303 	and.w	r3, r3, #3
 8001d96:	2b01      	cmp	r3, #1
 8001d98:	d005      	beq.n	8001da6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001da2:	2b02      	cmp	r3, #2
 8001da4:	d130      	bne.n	8001e08 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	689b      	ldr	r3, [r3, #8]
 8001daa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001dac:	69fb      	ldr	r3, [r7, #28]
 8001dae:	005b      	lsls	r3, r3, #1
 8001db0:	2203      	movs	r2, #3
 8001db2:	fa02 f303 	lsl.w	r3, r2, r3
 8001db6:	43db      	mvns	r3, r3
 8001db8:	69ba      	ldr	r2, [r7, #24]
 8001dba:	4013      	ands	r3, r2
 8001dbc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	68da      	ldr	r2, [r3, #12]
 8001dc2:	69fb      	ldr	r3, [r7, #28]
 8001dc4:	005b      	lsls	r3, r3, #1
 8001dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dca:	69ba      	ldr	r2, [r7, #24]
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	69ba      	ldr	r2, [r7, #24]
 8001dd4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ddc:	2201      	movs	r2, #1
 8001dde:	69fb      	ldr	r3, [r7, #28]
 8001de0:	fa02 f303 	lsl.w	r3, r2, r3
 8001de4:	43db      	mvns	r3, r3
 8001de6:	69ba      	ldr	r2, [r7, #24]
 8001de8:	4013      	ands	r3, r2
 8001dea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	091b      	lsrs	r3, r3, #4
 8001df2:	f003 0201 	and.w	r2, r3, #1
 8001df6:	69fb      	ldr	r3, [r7, #28]
 8001df8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfc:	69ba      	ldr	r2, [r7, #24]
 8001dfe:	4313      	orrs	r3, r2
 8001e00:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	69ba      	ldr	r2, [r7, #24]
 8001e06:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	f003 0303 	and.w	r3, r3, #3
 8001e10:	2b03      	cmp	r3, #3
 8001e12:	d017      	beq.n	8001e44 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	68db      	ldr	r3, [r3, #12]
 8001e18:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001e1a:	69fb      	ldr	r3, [r7, #28]
 8001e1c:	005b      	lsls	r3, r3, #1
 8001e1e:	2203      	movs	r2, #3
 8001e20:	fa02 f303 	lsl.w	r3, r2, r3
 8001e24:	43db      	mvns	r3, r3
 8001e26:	69ba      	ldr	r2, [r7, #24]
 8001e28:	4013      	ands	r3, r2
 8001e2a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	689a      	ldr	r2, [r3, #8]
 8001e30:	69fb      	ldr	r3, [r7, #28]
 8001e32:	005b      	lsls	r3, r3, #1
 8001e34:	fa02 f303 	lsl.w	r3, r2, r3
 8001e38:	69ba      	ldr	r2, [r7, #24]
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	69ba      	ldr	r2, [r7, #24]
 8001e42:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	f003 0303 	and.w	r3, r3, #3
 8001e4c:	2b02      	cmp	r3, #2
 8001e4e:	d123      	bne.n	8001e98 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e50:	69fb      	ldr	r3, [r7, #28]
 8001e52:	08da      	lsrs	r2, r3, #3
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	3208      	adds	r2, #8
 8001e58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001e5e:	69fb      	ldr	r3, [r7, #28]
 8001e60:	f003 0307 	and.w	r3, r3, #7
 8001e64:	009b      	lsls	r3, r3, #2
 8001e66:	220f      	movs	r2, #15
 8001e68:	fa02 f303 	lsl.w	r3, r2, r3
 8001e6c:	43db      	mvns	r3, r3
 8001e6e:	69ba      	ldr	r2, [r7, #24]
 8001e70:	4013      	ands	r3, r2
 8001e72:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	691a      	ldr	r2, [r3, #16]
 8001e78:	69fb      	ldr	r3, [r7, #28]
 8001e7a:	f003 0307 	and.w	r3, r3, #7
 8001e7e:	009b      	lsls	r3, r3, #2
 8001e80:	fa02 f303 	lsl.w	r3, r2, r3
 8001e84:	69ba      	ldr	r2, [r7, #24]
 8001e86:	4313      	orrs	r3, r2
 8001e88:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e8a:	69fb      	ldr	r3, [r7, #28]
 8001e8c:	08da      	lsrs	r2, r3, #3
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	3208      	adds	r2, #8
 8001e92:	69b9      	ldr	r1, [r7, #24]
 8001e94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e9e:	69fb      	ldr	r3, [r7, #28]
 8001ea0:	005b      	lsls	r3, r3, #1
 8001ea2:	2203      	movs	r2, #3
 8001ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea8:	43db      	mvns	r3, r3
 8001eaa:	69ba      	ldr	r2, [r7, #24]
 8001eac:	4013      	ands	r3, r2
 8001eae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	f003 0203 	and.w	r2, r3, #3
 8001eb8:	69fb      	ldr	r3, [r7, #28]
 8001eba:	005b      	lsls	r3, r3, #1
 8001ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec0:	69ba      	ldr	r2, [r7, #24]
 8001ec2:	4313      	orrs	r3, r2
 8001ec4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	69ba      	ldr	r2, [r7, #24]
 8001eca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	f000 80b4 	beq.w	8002042 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eda:	2300      	movs	r3, #0
 8001edc:	60fb      	str	r3, [r7, #12]
 8001ede:	4a5f      	ldr	r2, [pc, #380]	; (800205c <HAL_GPIO_Init+0x308>)
 8001ee0:	4b5e      	ldr	r3, [pc, #376]	; (800205c <HAL_GPIO_Init+0x308>)
 8001ee2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ee4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ee8:	6453      	str	r3, [r2, #68]	; 0x44
 8001eea:	4b5c      	ldr	r3, [pc, #368]	; (800205c <HAL_GPIO_Init+0x308>)
 8001eec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ef2:	60fb      	str	r3, [r7, #12]
 8001ef4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001ef6:	4a5a      	ldr	r2, [pc, #360]	; (8002060 <HAL_GPIO_Init+0x30c>)
 8001ef8:	69fb      	ldr	r3, [r7, #28]
 8001efa:	089b      	lsrs	r3, r3, #2
 8001efc:	3302      	adds	r3, #2
 8001efe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f02:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001f04:	69fb      	ldr	r3, [r7, #28]
 8001f06:	f003 0303 	and.w	r3, r3, #3
 8001f0a:	009b      	lsls	r3, r3, #2
 8001f0c:	220f      	movs	r2, #15
 8001f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f12:	43db      	mvns	r3, r3
 8001f14:	69ba      	ldr	r2, [r7, #24]
 8001f16:	4013      	ands	r3, r2
 8001f18:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	4a51      	ldr	r2, [pc, #324]	; (8002064 <HAL_GPIO_Init+0x310>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d02b      	beq.n	8001f7a <HAL_GPIO_Init+0x226>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	4a50      	ldr	r2, [pc, #320]	; (8002068 <HAL_GPIO_Init+0x314>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d025      	beq.n	8001f76 <HAL_GPIO_Init+0x222>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	4a4f      	ldr	r2, [pc, #316]	; (800206c <HAL_GPIO_Init+0x318>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d01f      	beq.n	8001f72 <HAL_GPIO_Init+0x21e>
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	4a4e      	ldr	r2, [pc, #312]	; (8002070 <HAL_GPIO_Init+0x31c>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d019      	beq.n	8001f6e <HAL_GPIO_Init+0x21a>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	4a4d      	ldr	r2, [pc, #308]	; (8002074 <HAL_GPIO_Init+0x320>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d013      	beq.n	8001f6a <HAL_GPIO_Init+0x216>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	4a4c      	ldr	r2, [pc, #304]	; (8002078 <HAL_GPIO_Init+0x324>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d00d      	beq.n	8001f66 <HAL_GPIO_Init+0x212>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	4a4b      	ldr	r2, [pc, #300]	; (800207c <HAL_GPIO_Init+0x328>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d007      	beq.n	8001f62 <HAL_GPIO_Init+0x20e>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	4a4a      	ldr	r2, [pc, #296]	; (8002080 <HAL_GPIO_Init+0x32c>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d101      	bne.n	8001f5e <HAL_GPIO_Init+0x20a>
 8001f5a:	2307      	movs	r3, #7
 8001f5c:	e00e      	b.n	8001f7c <HAL_GPIO_Init+0x228>
 8001f5e:	2308      	movs	r3, #8
 8001f60:	e00c      	b.n	8001f7c <HAL_GPIO_Init+0x228>
 8001f62:	2306      	movs	r3, #6
 8001f64:	e00a      	b.n	8001f7c <HAL_GPIO_Init+0x228>
 8001f66:	2305      	movs	r3, #5
 8001f68:	e008      	b.n	8001f7c <HAL_GPIO_Init+0x228>
 8001f6a:	2304      	movs	r3, #4
 8001f6c:	e006      	b.n	8001f7c <HAL_GPIO_Init+0x228>
 8001f6e:	2303      	movs	r3, #3
 8001f70:	e004      	b.n	8001f7c <HAL_GPIO_Init+0x228>
 8001f72:	2302      	movs	r3, #2
 8001f74:	e002      	b.n	8001f7c <HAL_GPIO_Init+0x228>
 8001f76:	2301      	movs	r3, #1
 8001f78:	e000      	b.n	8001f7c <HAL_GPIO_Init+0x228>
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	69fa      	ldr	r2, [r7, #28]
 8001f7e:	f002 0203 	and.w	r2, r2, #3
 8001f82:	0092      	lsls	r2, r2, #2
 8001f84:	4093      	lsls	r3, r2
 8001f86:	69ba      	ldr	r2, [r7, #24]
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f8c:	4934      	ldr	r1, [pc, #208]	; (8002060 <HAL_GPIO_Init+0x30c>)
 8001f8e:	69fb      	ldr	r3, [r7, #28]
 8001f90:	089b      	lsrs	r3, r3, #2
 8001f92:	3302      	adds	r3, #2
 8001f94:	69ba      	ldr	r2, [r7, #24]
 8001f96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f9a:	4b3a      	ldr	r3, [pc, #232]	; (8002084 <HAL_GPIO_Init+0x330>)
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fa0:	693b      	ldr	r3, [r7, #16]
 8001fa2:	43db      	mvns	r3, r3
 8001fa4:	69ba      	ldr	r2, [r7, #24]
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d003      	beq.n	8001fbe <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001fb6:	69ba      	ldr	r2, [r7, #24]
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001fbe:	4a31      	ldr	r2, [pc, #196]	; (8002084 <HAL_GPIO_Init+0x330>)
 8001fc0:	69bb      	ldr	r3, [r7, #24]
 8001fc2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001fc4:	4b2f      	ldr	r3, [pc, #188]	; (8002084 <HAL_GPIO_Init+0x330>)
 8001fc6:	68db      	ldr	r3, [r3, #12]
 8001fc8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fca:	693b      	ldr	r3, [r7, #16]
 8001fcc:	43db      	mvns	r3, r3
 8001fce:	69ba      	ldr	r2, [r7, #24]
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d003      	beq.n	8001fe8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001fe0:	69ba      	ldr	r2, [r7, #24]
 8001fe2:	693b      	ldr	r3, [r7, #16]
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001fe8:	4a26      	ldr	r2, [pc, #152]	; (8002084 <HAL_GPIO_Init+0x330>)
 8001fea:	69bb      	ldr	r3, [r7, #24]
 8001fec:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001fee:	4b25      	ldr	r3, [pc, #148]	; (8002084 <HAL_GPIO_Init+0x330>)
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ff4:	693b      	ldr	r3, [r7, #16]
 8001ff6:	43db      	mvns	r3, r3
 8001ff8:	69ba      	ldr	r2, [r7, #24]
 8001ffa:	4013      	ands	r3, r2
 8001ffc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002006:	2b00      	cmp	r3, #0
 8002008:	d003      	beq.n	8002012 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800200a:	69ba      	ldr	r2, [r7, #24]
 800200c:	693b      	ldr	r3, [r7, #16]
 800200e:	4313      	orrs	r3, r2
 8002010:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002012:	4a1c      	ldr	r2, [pc, #112]	; (8002084 <HAL_GPIO_Init+0x330>)
 8002014:	69bb      	ldr	r3, [r7, #24]
 8002016:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002018:	4b1a      	ldr	r3, [pc, #104]	; (8002084 <HAL_GPIO_Init+0x330>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800201e:	693b      	ldr	r3, [r7, #16]
 8002020:	43db      	mvns	r3, r3
 8002022:	69ba      	ldr	r2, [r7, #24]
 8002024:	4013      	ands	r3, r2
 8002026:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002030:	2b00      	cmp	r3, #0
 8002032:	d003      	beq.n	800203c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002034:	69ba      	ldr	r2, [r7, #24]
 8002036:	693b      	ldr	r3, [r7, #16]
 8002038:	4313      	orrs	r3, r2
 800203a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800203c:	4a11      	ldr	r2, [pc, #68]	; (8002084 <HAL_GPIO_Init+0x330>)
 800203e:	69bb      	ldr	r3, [r7, #24]
 8002040:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002042:	69fb      	ldr	r3, [r7, #28]
 8002044:	3301      	adds	r3, #1
 8002046:	61fb      	str	r3, [r7, #28]
 8002048:	69fb      	ldr	r3, [r7, #28]
 800204a:	2b0f      	cmp	r3, #15
 800204c:	f67f ae90 	bls.w	8001d70 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002050:	bf00      	nop
 8002052:	3724      	adds	r7, #36	; 0x24
 8002054:	46bd      	mov	sp, r7
 8002056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205a:	4770      	bx	lr
 800205c:	40023800 	.word	0x40023800
 8002060:	40013800 	.word	0x40013800
 8002064:	40020000 	.word	0x40020000
 8002068:	40020400 	.word	0x40020400
 800206c:	40020800 	.word	0x40020800
 8002070:	40020c00 	.word	0x40020c00
 8002074:	40021000 	.word	0x40021000
 8002078:	40021400 	.word	0x40021400
 800207c:	40021800 	.word	0x40021800
 8002080:	40021c00 	.word	0x40021c00
 8002084:	40013c00 	.word	0x40013c00

08002088 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b086      	sub	sp, #24
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d101      	bne.n	800209a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002096:	2301      	movs	r3, #1
 8002098:	e264      	b.n	8002564 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f003 0301 	and.w	r3, r3, #1
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d075      	beq.n	8002192 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80020a6:	4ba3      	ldr	r3, [pc, #652]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 80020a8:	689b      	ldr	r3, [r3, #8]
 80020aa:	f003 030c 	and.w	r3, r3, #12
 80020ae:	2b04      	cmp	r3, #4
 80020b0:	d00c      	beq.n	80020cc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80020b2:	4ba0      	ldr	r3, [pc, #640]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 80020b4:	689b      	ldr	r3, [r3, #8]
 80020b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80020ba:	2b08      	cmp	r3, #8
 80020bc:	d112      	bne.n	80020e4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80020be:	4b9d      	ldr	r3, [pc, #628]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80020c6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80020ca:	d10b      	bne.n	80020e4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020cc:	4b99      	ldr	r3, [pc, #612]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d05b      	beq.n	8002190 <HAL_RCC_OscConfig+0x108>
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d157      	bne.n	8002190 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80020e0:	2301      	movs	r3, #1
 80020e2:	e23f      	b.n	8002564 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020ec:	d106      	bne.n	80020fc <HAL_RCC_OscConfig+0x74>
 80020ee:	4a91      	ldr	r2, [pc, #580]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 80020f0:	4b90      	ldr	r3, [pc, #576]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020f8:	6013      	str	r3, [r2, #0]
 80020fa:	e01d      	b.n	8002138 <HAL_RCC_OscConfig+0xb0>
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002104:	d10c      	bne.n	8002120 <HAL_RCC_OscConfig+0x98>
 8002106:	4a8b      	ldr	r2, [pc, #556]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 8002108:	4b8a      	ldr	r3, [pc, #552]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002110:	6013      	str	r3, [r2, #0]
 8002112:	4a88      	ldr	r2, [pc, #544]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 8002114:	4b87      	ldr	r3, [pc, #540]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800211c:	6013      	str	r3, [r2, #0]
 800211e:	e00b      	b.n	8002138 <HAL_RCC_OscConfig+0xb0>
 8002120:	4a84      	ldr	r2, [pc, #528]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 8002122:	4b84      	ldr	r3, [pc, #528]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800212a:	6013      	str	r3, [r2, #0]
 800212c:	4a81      	ldr	r2, [pc, #516]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 800212e:	4b81      	ldr	r3, [pc, #516]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002136:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	2b00      	cmp	r3, #0
 800213e:	d013      	beq.n	8002168 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002140:	f7fe fd48 	bl	8000bd4 <HAL_GetTick>
 8002144:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002146:	e008      	b.n	800215a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002148:	f7fe fd44 	bl	8000bd4 <HAL_GetTick>
 800214c:	4602      	mov	r2, r0
 800214e:	693b      	ldr	r3, [r7, #16]
 8002150:	1ad3      	subs	r3, r2, r3
 8002152:	2b64      	cmp	r3, #100	; 0x64
 8002154:	d901      	bls.n	800215a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002156:	2303      	movs	r3, #3
 8002158:	e204      	b.n	8002564 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800215a:	4b76      	ldr	r3, [pc, #472]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002162:	2b00      	cmp	r3, #0
 8002164:	d0f0      	beq.n	8002148 <HAL_RCC_OscConfig+0xc0>
 8002166:	e014      	b.n	8002192 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002168:	f7fe fd34 	bl	8000bd4 <HAL_GetTick>
 800216c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800216e:	e008      	b.n	8002182 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002170:	f7fe fd30 	bl	8000bd4 <HAL_GetTick>
 8002174:	4602      	mov	r2, r0
 8002176:	693b      	ldr	r3, [r7, #16]
 8002178:	1ad3      	subs	r3, r2, r3
 800217a:	2b64      	cmp	r3, #100	; 0x64
 800217c:	d901      	bls.n	8002182 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800217e:	2303      	movs	r3, #3
 8002180:	e1f0      	b.n	8002564 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002182:	4b6c      	ldr	r3, [pc, #432]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800218a:	2b00      	cmp	r3, #0
 800218c:	d1f0      	bne.n	8002170 <HAL_RCC_OscConfig+0xe8>
 800218e:	e000      	b.n	8002192 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002190:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f003 0302 	and.w	r3, r3, #2
 800219a:	2b00      	cmp	r3, #0
 800219c:	d063      	beq.n	8002266 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800219e:	4b65      	ldr	r3, [pc, #404]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 80021a0:	689b      	ldr	r3, [r3, #8]
 80021a2:	f003 030c 	and.w	r3, r3, #12
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d00b      	beq.n	80021c2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80021aa:	4b62      	ldr	r3, [pc, #392]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 80021ac:	689b      	ldr	r3, [r3, #8]
 80021ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80021b2:	2b08      	cmp	r3, #8
 80021b4:	d11c      	bne.n	80021f0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80021b6:	4b5f      	ldr	r3, [pc, #380]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d116      	bne.n	80021f0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021c2:	4b5c      	ldr	r3, [pc, #368]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f003 0302 	and.w	r3, r3, #2
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d005      	beq.n	80021da <HAL_RCC_OscConfig+0x152>
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	68db      	ldr	r3, [r3, #12]
 80021d2:	2b01      	cmp	r3, #1
 80021d4:	d001      	beq.n	80021da <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80021d6:	2301      	movs	r3, #1
 80021d8:	e1c4      	b.n	8002564 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021da:	4956      	ldr	r1, [pc, #344]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 80021dc:	4b55      	ldr	r3, [pc, #340]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	691b      	ldr	r3, [r3, #16]
 80021e8:	00db      	lsls	r3, r3, #3
 80021ea:	4313      	orrs	r3, r2
 80021ec:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021ee:	e03a      	b.n	8002266 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	68db      	ldr	r3, [r3, #12]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d020      	beq.n	800223a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80021f8:	4b4f      	ldr	r3, [pc, #316]	; (8002338 <HAL_RCC_OscConfig+0x2b0>)
 80021fa:	2201      	movs	r2, #1
 80021fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021fe:	f7fe fce9 	bl	8000bd4 <HAL_GetTick>
 8002202:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002204:	e008      	b.n	8002218 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002206:	f7fe fce5 	bl	8000bd4 <HAL_GetTick>
 800220a:	4602      	mov	r2, r0
 800220c:	693b      	ldr	r3, [r7, #16]
 800220e:	1ad3      	subs	r3, r2, r3
 8002210:	2b02      	cmp	r3, #2
 8002212:	d901      	bls.n	8002218 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002214:	2303      	movs	r3, #3
 8002216:	e1a5      	b.n	8002564 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002218:	4b46      	ldr	r3, [pc, #280]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f003 0302 	and.w	r3, r3, #2
 8002220:	2b00      	cmp	r3, #0
 8002222:	d0f0      	beq.n	8002206 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002224:	4943      	ldr	r1, [pc, #268]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 8002226:	4b43      	ldr	r3, [pc, #268]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	691b      	ldr	r3, [r3, #16]
 8002232:	00db      	lsls	r3, r3, #3
 8002234:	4313      	orrs	r3, r2
 8002236:	600b      	str	r3, [r1, #0]
 8002238:	e015      	b.n	8002266 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800223a:	4b3f      	ldr	r3, [pc, #252]	; (8002338 <HAL_RCC_OscConfig+0x2b0>)
 800223c:	2200      	movs	r2, #0
 800223e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002240:	f7fe fcc8 	bl	8000bd4 <HAL_GetTick>
 8002244:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002246:	e008      	b.n	800225a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002248:	f7fe fcc4 	bl	8000bd4 <HAL_GetTick>
 800224c:	4602      	mov	r2, r0
 800224e:	693b      	ldr	r3, [r7, #16]
 8002250:	1ad3      	subs	r3, r2, r3
 8002252:	2b02      	cmp	r3, #2
 8002254:	d901      	bls.n	800225a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002256:	2303      	movs	r3, #3
 8002258:	e184      	b.n	8002564 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800225a:	4b36      	ldr	r3, [pc, #216]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f003 0302 	and.w	r3, r3, #2
 8002262:	2b00      	cmp	r3, #0
 8002264:	d1f0      	bne.n	8002248 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f003 0308 	and.w	r3, r3, #8
 800226e:	2b00      	cmp	r3, #0
 8002270:	d030      	beq.n	80022d4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	695b      	ldr	r3, [r3, #20]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d016      	beq.n	80022a8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800227a:	4b30      	ldr	r3, [pc, #192]	; (800233c <HAL_RCC_OscConfig+0x2b4>)
 800227c:	2201      	movs	r2, #1
 800227e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002280:	f7fe fca8 	bl	8000bd4 <HAL_GetTick>
 8002284:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002286:	e008      	b.n	800229a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002288:	f7fe fca4 	bl	8000bd4 <HAL_GetTick>
 800228c:	4602      	mov	r2, r0
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	1ad3      	subs	r3, r2, r3
 8002292:	2b02      	cmp	r3, #2
 8002294:	d901      	bls.n	800229a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002296:	2303      	movs	r3, #3
 8002298:	e164      	b.n	8002564 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800229a:	4b26      	ldr	r3, [pc, #152]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 800229c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800229e:	f003 0302 	and.w	r3, r3, #2
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d0f0      	beq.n	8002288 <HAL_RCC_OscConfig+0x200>
 80022a6:	e015      	b.n	80022d4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80022a8:	4b24      	ldr	r3, [pc, #144]	; (800233c <HAL_RCC_OscConfig+0x2b4>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022ae:	f7fe fc91 	bl	8000bd4 <HAL_GetTick>
 80022b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022b4:	e008      	b.n	80022c8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80022b6:	f7fe fc8d 	bl	8000bd4 <HAL_GetTick>
 80022ba:	4602      	mov	r2, r0
 80022bc:	693b      	ldr	r3, [r7, #16]
 80022be:	1ad3      	subs	r3, r2, r3
 80022c0:	2b02      	cmp	r3, #2
 80022c2:	d901      	bls.n	80022c8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80022c4:	2303      	movs	r3, #3
 80022c6:	e14d      	b.n	8002564 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022c8:	4b1a      	ldr	r3, [pc, #104]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 80022ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80022cc:	f003 0302 	and.w	r3, r3, #2
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d1f0      	bne.n	80022b6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f003 0304 	and.w	r3, r3, #4
 80022dc:	2b00      	cmp	r3, #0
 80022de:	f000 80a0 	beq.w	8002422 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022e2:	2300      	movs	r3, #0
 80022e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022e6:	4b13      	ldr	r3, [pc, #76]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 80022e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d10f      	bne.n	8002312 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022f2:	2300      	movs	r3, #0
 80022f4:	60bb      	str	r3, [r7, #8]
 80022f6:	4a0f      	ldr	r2, [pc, #60]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 80022f8:	4b0e      	ldr	r3, [pc, #56]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 80022fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002300:	6413      	str	r3, [r2, #64]	; 0x40
 8002302:	4b0c      	ldr	r3, [pc, #48]	; (8002334 <HAL_RCC_OscConfig+0x2ac>)
 8002304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002306:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800230a:	60bb      	str	r3, [r7, #8]
 800230c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800230e:	2301      	movs	r3, #1
 8002310:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002312:	4b0b      	ldr	r3, [pc, #44]	; (8002340 <HAL_RCC_OscConfig+0x2b8>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800231a:	2b00      	cmp	r3, #0
 800231c:	d121      	bne.n	8002362 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800231e:	4a08      	ldr	r2, [pc, #32]	; (8002340 <HAL_RCC_OscConfig+0x2b8>)
 8002320:	4b07      	ldr	r3, [pc, #28]	; (8002340 <HAL_RCC_OscConfig+0x2b8>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002328:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800232a:	f7fe fc53 	bl	8000bd4 <HAL_GetTick>
 800232e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002330:	e011      	b.n	8002356 <HAL_RCC_OscConfig+0x2ce>
 8002332:	bf00      	nop
 8002334:	40023800 	.word	0x40023800
 8002338:	42470000 	.word	0x42470000
 800233c:	42470e80 	.word	0x42470e80
 8002340:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002344:	f7fe fc46 	bl	8000bd4 <HAL_GetTick>
 8002348:	4602      	mov	r2, r0
 800234a:	693b      	ldr	r3, [r7, #16]
 800234c:	1ad3      	subs	r3, r2, r3
 800234e:	2b02      	cmp	r3, #2
 8002350:	d901      	bls.n	8002356 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002352:	2303      	movs	r3, #3
 8002354:	e106      	b.n	8002564 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002356:	4b85      	ldr	r3, [pc, #532]	; (800256c <HAL_RCC_OscConfig+0x4e4>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800235e:	2b00      	cmp	r3, #0
 8002360:	d0f0      	beq.n	8002344 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	689b      	ldr	r3, [r3, #8]
 8002366:	2b01      	cmp	r3, #1
 8002368:	d106      	bne.n	8002378 <HAL_RCC_OscConfig+0x2f0>
 800236a:	4a81      	ldr	r2, [pc, #516]	; (8002570 <HAL_RCC_OscConfig+0x4e8>)
 800236c:	4b80      	ldr	r3, [pc, #512]	; (8002570 <HAL_RCC_OscConfig+0x4e8>)
 800236e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002370:	f043 0301 	orr.w	r3, r3, #1
 8002374:	6713      	str	r3, [r2, #112]	; 0x70
 8002376:	e01c      	b.n	80023b2 <HAL_RCC_OscConfig+0x32a>
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	689b      	ldr	r3, [r3, #8]
 800237c:	2b05      	cmp	r3, #5
 800237e:	d10c      	bne.n	800239a <HAL_RCC_OscConfig+0x312>
 8002380:	4a7b      	ldr	r2, [pc, #492]	; (8002570 <HAL_RCC_OscConfig+0x4e8>)
 8002382:	4b7b      	ldr	r3, [pc, #492]	; (8002570 <HAL_RCC_OscConfig+0x4e8>)
 8002384:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002386:	f043 0304 	orr.w	r3, r3, #4
 800238a:	6713      	str	r3, [r2, #112]	; 0x70
 800238c:	4a78      	ldr	r2, [pc, #480]	; (8002570 <HAL_RCC_OscConfig+0x4e8>)
 800238e:	4b78      	ldr	r3, [pc, #480]	; (8002570 <HAL_RCC_OscConfig+0x4e8>)
 8002390:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002392:	f043 0301 	orr.w	r3, r3, #1
 8002396:	6713      	str	r3, [r2, #112]	; 0x70
 8002398:	e00b      	b.n	80023b2 <HAL_RCC_OscConfig+0x32a>
 800239a:	4a75      	ldr	r2, [pc, #468]	; (8002570 <HAL_RCC_OscConfig+0x4e8>)
 800239c:	4b74      	ldr	r3, [pc, #464]	; (8002570 <HAL_RCC_OscConfig+0x4e8>)
 800239e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023a0:	f023 0301 	bic.w	r3, r3, #1
 80023a4:	6713      	str	r3, [r2, #112]	; 0x70
 80023a6:	4a72      	ldr	r2, [pc, #456]	; (8002570 <HAL_RCC_OscConfig+0x4e8>)
 80023a8:	4b71      	ldr	r3, [pc, #452]	; (8002570 <HAL_RCC_OscConfig+0x4e8>)
 80023aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023ac:	f023 0304 	bic.w	r3, r3, #4
 80023b0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	689b      	ldr	r3, [r3, #8]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d015      	beq.n	80023e6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023ba:	f7fe fc0b 	bl	8000bd4 <HAL_GetTick>
 80023be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023c0:	e00a      	b.n	80023d8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023c2:	f7fe fc07 	bl	8000bd4 <HAL_GetTick>
 80023c6:	4602      	mov	r2, r0
 80023c8:	693b      	ldr	r3, [r7, #16]
 80023ca:	1ad3      	subs	r3, r2, r3
 80023cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d901      	bls.n	80023d8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80023d4:	2303      	movs	r3, #3
 80023d6:	e0c5      	b.n	8002564 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023d8:	4b65      	ldr	r3, [pc, #404]	; (8002570 <HAL_RCC_OscConfig+0x4e8>)
 80023da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023dc:	f003 0302 	and.w	r3, r3, #2
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d0ee      	beq.n	80023c2 <HAL_RCC_OscConfig+0x33a>
 80023e4:	e014      	b.n	8002410 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023e6:	f7fe fbf5 	bl	8000bd4 <HAL_GetTick>
 80023ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023ec:	e00a      	b.n	8002404 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023ee:	f7fe fbf1 	bl	8000bd4 <HAL_GetTick>
 80023f2:	4602      	mov	r2, r0
 80023f4:	693b      	ldr	r3, [r7, #16]
 80023f6:	1ad3      	subs	r3, r2, r3
 80023f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d901      	bls.n	8002404 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002400:	2303      	movs	r3, #3
 8002402:	e0af      	b.n	8002564 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002404:	4b5a      	ldr	r3, [pc, #360]	; (8002570 <HAL_RCC_OscConfig+0x4e8>)
 8002406:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002408:	f003 0302 	and.w	r3, r3, #2
 800240c:	2b00      	cmp	r3, #0
 800240e:	d1ee      	bne.n	80023ee <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002410:	7dfb      	ldrb	r3, [r7, #23]
 8002412:	2b01      	cmp	r3, #1
 8002414:	d105      	bne.n	8002422 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002416:	4a56      	ldr	r2, [pc, #344]	; (8002570 <HAL_RCC_OscConfig+0x4e8>)
 8002418:	4b55      	ldr	r3, [pc, #340]	; (8002570 <HAL_RCC_OscConfig+0x4e8>)
 800241a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800241c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002420:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	699b      	ldr	r3, [r3, #24]
 8002426:	2b00      	cmp	r3, #0
 8002428:	f000 809b 	beq.w	8002562 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800242c:	4b50      	ldr	r3, [pc, #320]	; (8002570 <HAL_RCC_OscConfig+0x4e8>)
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	f003 030c 	and.w	r3, r3, #12
 8002434:	2b08      	cmp	r3, #8
 8002436:	d05c      	beq.n	80024f2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	699b      	ldr	r3, [r3, #24]
 800243c:	2b02      	cmp	r3, #2
 800243e:	d141      	bne.n	80024c4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002440:	4b4c      	ldr	r3, [pc, #304]	; (8002574 <HAL_RCC_OscConfig+0x4ec>)
 8002442:	2200      	movs	r2, #0
 8002444:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002446:	f7fe fbc5 	bl	8000bd4 <HAL_GetTick>
 800244a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800244c:	e008      	b.n	8002460 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800244e:	f7fe fbc1 	bl	8000bd4 <HAL_GetTick>
 8002452:	4602      	mov	r2, r0
 8002454:	693b      	ldr	r3, [r7, #16]
 8002456:	1ad3      	subs	r3, r2, r3
 8002458:	2b02      	cmp	r3, #2
 800245a:	d901      	bls.n	8002460 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800245c:	2303      	movs	r3, #3
 800245e:	e081      	b.n	8002564 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002460:	4b43      	ldr	r3, [pc, #268]	; (8002570 <HAL_RCC_OscConfig+0x4e8>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002468:	2b00      	cmp	r3, #0
 800246a:	d1f0      	bne.n	800244e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800246c:	4940      	ldr	r1, [pc, #256]	; (8002570 <HAL_RCC_OscConfig+0x4e8>)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	69da      	ldr	r2, [r3, #28]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6a1b      	ldr	r3, [r3, #32]
 8002476:	431a      	orrs	r2, r3
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800247c:	019b      	lsls	r3, r3, #6
 800247e:	431a      	orrs	r2, r3
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002484:	085b      	lsrs	r3, r3, #1
 8002486:	3b01      	subs	r3, #1
 8002488:	041b      	lsls	r3, r3, #16
 800248a:	431a      	orrs	r2, r3
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002490:	061b      	lsls	r3, r3, #24
 8002492:	4313      	orrs	r3, r2
 8002494:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002496:	4b37      	ldr	r3, [pc, #220]	; (8002574 <HAL_RCC_OscConfig+0x4ec>)
 8002498:	2201      	movs	r2, #1
 800249a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800249c:	f7fe fb9a 	bl	8000bd4 <HAL_GetTick>
 80024a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024a2:	e008      	b.n	80024b6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024a4:	f7fe fb96 	bl	8000bd4 <HAL_GetTick>
 80024a8:	4602      	mov	r2, r0
 80024aa:	693b      	ldr	r3, [r7, #16]
 80024ac:	1ad3      	subs	r3, r2, r3
 80024ae:	2b02      	cmp	r3, #2
 80024b0:	d901      	bls.n	80024b6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80024b2:	2303      	movs	r3, #3
 80024b4:	e056      	b.n	8002564 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024b6:	4b2e      	ldr	r3, [pc, #184]	; (8002570 <HAL_RCC_OscConfig+0x4e8>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d0f0      	beq.n	80024a4 <HAL_RCC_OscConfig+0x41c>
 80024c2:	e04e      	b.n	8002562 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024c4:	4b2b      	ldr	r3, [pc, #172]	; (8002574 <HAL_RCC_OscConfig+0x4ec>)
 80024c6:	2200      	movs	r2, #0
 80024c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024ca:	f7fe fb83 	bl	8000bd4 <HAL_GetTick>
 80024ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024d0:	e008      	b.n	80024e4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024d2:	f7fe fb7f 	bl	8000bd4 <HAL_GetTick>
 80024d6:	4602      	mov	r2, r0
 80024d8:	693b      	ldr	r3, [r7, #16]
 80024da:	1ad3      	subs	r3, r2, r3
 80024dc:	2b02      	cmp	r3, #2
 80024de:	d901      	bls.n	80024e4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80024e0:	2303      	movs	r3, #3
 80024e2:	e03f      	b.n	8002564 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024e4:	4b22      	ldr	r3, [pc, #136]	; (8002570 <HAL_RCC_OscConfig+0x4e8>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d1f0      	bne.n	80024d2 <HAL_RCC_OscConfig+0x44a>
 80024f0:	e037      	b.n	8002562 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	699b      	ldr	r3, [r3, #24]
 80024f6:	2b01      	cmp	r3, #1
 80024f8:	d101      	bne.n	80024fe <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80024fa:	2301      	movs	r3, #1
 80024fc:	e032      	b.n	8002564 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80024fe:	4b1c      	ldr	r3, [pc, #112]	; (8002570 <HAL_RCC_OscConfig+0x4e8>)
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	699b      	ldr	r3, [r3, #24]
 8002508:	2b01      	cmp	r3, #1
 800250a:	d028      	beq.n	800255e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002516:	429a      	cmp	r2, r3
 8002518:	d121      	bne.n	800255e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002524:	429a      	cmp	r2, r3
 8002526:	d11a      	bne.n	800255e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002528:	68fa      	ldr	r2, [r7, #12]
 800252a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800252e:	4013      	ands	r3, r2
 8002530:	687a      	ldr	r2, [r7, #4]
 8002532:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002534:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002536:	4293      	cmp	r3, r2
 8002538:	d111      	bne.n	800255e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002544:	085b      	lsrs	r3, r3, #1
 8002546:	3b01      	subs	r3, #1
 8002548:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800254a:	429a      	cmp	r2, r3
 800254c:	d107      	bne.n	800255e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002558:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800255a:	429a      	cmp	r2, r3
 800255c:	d001      	beq.n	8002562 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800255e:	2301      	movs	r3, #1
 8002560:	e000      	b.n	8002564 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8002562:	2300      	movs	r3, #0
}
 8002564:	4618      	mov	r0, r3
 8002566:	3718      	adds	r7, #24
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}
 800256c:	40007000 	.word	0x40007000
 8002570:	40023800 	.word	0x40023800
 8002574:	42470060 	.word	0x42470060

08002578 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b084      	sub	sp, #16
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
 8002580:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d101      	bne.n	800258c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002588:	2301      	movs	r3, #1
 800258a:	e0cc      	b.n	8002726 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800258c:	4b68      	ldr	r3, [pc, #416]	; (8002730 <HAL_RCC_ClockConfig+0x1b8>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f003 0207 	and.w	r2, r3, #7
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	429a      	cmp	r2, r3
 8002598:	d20c      	bcs.n	80025b4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800259a:	4b65      	ldr	r3, [pc, #404]	; (8002730 <HAL_RCC_ClockConfig+0x1b8>)
 800259c:	683a      	ldr	r2, [r7, #0]
 800259e:	b2d2      	uxtb	r2, r2
 80025a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80025a2:	4b63      	ldr	r3, [pc, #396]	; (8002730 <HAL_RCC_ClockConfig+0x1b8>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f003 0207 	and.w	r2, r3, #7
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	429a      	cmp	r2, r3
 80025ae:	d001      	beq.n	80025b4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80025b0:	2301      	movs	r3, #1
 80025b2:	e0b8      	b.n	8002726 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f003 0302 	and.w	r3, r3, #2
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d020      	beq.n	8002602 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f003 0304 	and.w	r3, r3, #4
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d005      	beq.n	80025d8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80025cc:	4a59      	ldr	r2, [pc, #356]	; (8002734 <HAL_RCC_ClockConfig+0x1bc>)
 80025ce:	4b59      	ldr	r3, [pc, #356]	; (8002734 <HAL_RCC_ClockConfig+0x1bc>)
 80025d0:	689b      	ldr	r3, [r3, #8]
 80025d2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80025d6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f003 0308 	and.w	r3, r3, #8
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d005      	beq.n	80025f0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80025e4:	4a53      	ldr	r2, [pc, #332]	; (8002734 <HAL_RCC_ClockConfig+0x1bc>)
 80025e6:	4b53      	ldr	r3, [pc, #332]	; (8002734 <HAL_RCC_ClockConfig+0x1bc>)
 80025e8:	689b      	ldr	r3, [r3, #8]
 80025ea:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80025ee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025f0:	4950      	ldr	r1, [pc, #320]	; (8002734 <HAL_RCC_ClockConfig+0x1bc>)
 80025f2:	4b50      	ldr	r3, [pc, #320]	; (8002734 <HAL_RCC_ClockConfig+0x1bc>)
 80025f4:	689b      	ldr	r3, [r3, #8]
 80025f6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	689b      	ldr	r3, [r3, #8]
 80025fe:	4313      	orrs	r3, r2
 8002600:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f003 0301 	and.w	r3, r3, #1
 800260a:	2b00      	cmp	r3, #0
 800260c:	d044      	beq.n	8002698 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	2b01      	cmp	r3, #1
 8002614:	d107      	bne.n	8002626 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002616:	4b47      	ldr	r3, [pc, #284]	; (8002734 <HAL_RCC_ClockConfig+0x1bc>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800261e:	2b00      	cmp	r3, #0
 8002620:	d119      	bne.n	8002656 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	e07f      	b.n	8002726 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	2b02      	cmp	r3, #2
 800262c:	d003      	beq.n	8002636 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002632:	2b03      	cmp	r3, #3
 8002634:	d107      	bne.n	8002646 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002636:	4b3f      	ldr	r3, [pc, #252]	; (8002734 <HAL_RCC_ClockConfig+0x1bc>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800263e:	2b00      	cmp	r3, #0
 8002640:	d109      	bne.n	8002656 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002642:	2301      	movs	r3, #1
 8002644:	e06f      	b.n	8002726 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002646:	4b3b      	ldr	r3, [pc, #236]	; (8002734 <HAL_RCC_ClockConfig+0x1bc>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f003 0302 	and.w	r3, r3, #2
 800264e:	2b00      	cmp	r3, #0
 8002650:	d101      	bne.n	8002656 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002652:	2301      	movs	r3, #1
 8002654:	e067      	b.n	8002726 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002656:	4937      	ldr	r1, [pc, #220]	; (8002734 <HAL_RCC_ClockConfig+0x1bc>)
 8002658:	4b36      	ldr	r3, [pc, #216]	; (8002734 <HAL_RCC_ClockConfig+0x1bc>)
 800265a:	689b      	ldr	r3, [r3, #8]
 800265c:	f023 0203 	bic.w	r2, r3, #3
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	4313      	orrs	r3, r2
 8002666:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002668:	f7fe fab4 	bl	8000bd4 <HAL_GetTick>
 800266c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800266e:	e00a      	b.n	8002686 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002670:	f7fe fab0 	bl	8000bd4 <HAL_GetTick>
 8002674:	4602      	mov	r2, r0
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	1ad3      	subs	r3, r2, r3
 800267a:	f241 3288 	movw	r2, #5000	; 0x1388
 800267e:	4293      	cmp	r3, r2
 8002680:	d901      	bls.n	8002686 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002682:	2303      	movs	r3, #3
 8002684:	e04f      	b.n	8002726 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002686:	4b2b      	ldr	r3, [pc, #172]	; (8002734 <HAL_RCC_ClockConfig+0x1bc>)
 8002688:	689b      	ldr	r3, [r3, #8]
 800268a:	f003 020c 	and.w	r2, r3, #12
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	009b      	lsls	r3, r3, #2
 8002694:	429a      	cmp	r2, r3
 8002696:	d1eb      	bne.n	8002670 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002698:	4b25      	ldr	r3, [pc, #148]	; (8002730 <HAL_RCC_ClockConfig+0x1b8>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f003 0207 	and.w	r2, r3, #7
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	429a      	cmp	r2, r3
 80026a4:	d90c      	bls.n	80026c0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026a6:	4b22      	ldr	r3, [pc, #136]	; (8002730 <HAL_RCC_ClockConfig+0x1b8>)
 80026a8:	683a      	ldr	r2, [r7, #0]
 80026aa:	b2d2      	uxtb	r2, r2
 80026ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026ae:	4b20      	ldr	r3, [pc, #128]	; (8002730 <HAL_RCC_ClockConfig+0x1b8>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f003 0207 	and.w	r2, r3, #7
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	429a      	cmp	r2, r3
 80026ba:	d001      	beq.n	80026c0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80026bc:	2301      	movs	r3, #1
 80026be:	e032      	b.n	8002726 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f003 0304 	and.w	r3, r3, #4
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d008      	beq.n	80026de <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80026cc:	4919      	ldr	r1, [pc, #100]	; (8002734 <HAL_RCC_ClockConfig+0x1bc>)
 80026ce:	4b19      	ldr	r3, [pc, #100]	; (8002734 <HAL_RCC_ClockConfig+0x1bc>)
 80026d0:	689b      	ldr	r3, [r3, #8]
 80026d2:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	68db      	ldr	r3, [r3, #12]
 80026da:	4313      	orrs	r3, r2
 80026dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f003 0308 	and.w	r3, r3, #8
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d009      	beq.n	80026fe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80026ea:	4912      	ldr	r1, [pc, #72]	; (8002734 <HAL_RCC_ClockConfig+0x1bc>)
 80026ec:	4b11      	ldr	r3, [pc, #68]	; (8002734 <HAL_RCC_ClockConfig+0x1bc>)
 80026ee:	689b      	ldr	r3, [r3, #8]
 80026f0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	691b      	ldr	r3, [r3, #16]
 80026f8:	00db      	lsls	r3, r3, #3
 80026fa:	4313      	orrs	r3, r2
 80026fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80026fe:	f000 f821 	bl	8002744 <HAL_RCC_GetSysClockFreq>
 8002702:	4601      	mov	r1, r0
 8002704:	4b0b      	ldr	r3, [pc, #44]	; (8002734 <HAL_RCC_ClockConfig+0x1bc>)
 8002706:	689b      	ldr	r3, [r3, #8]
 8002708:	091b      	lsrs	r3, r3, #4
 800270a:	f003 030f 	and.w	r3, r3, #15
 800270e:	4a0a      	ldr	r2, [pc, #40]	; (8002738 <HAL_RCC_ClockConfig+0x1c0>)
 8002710:	5cd3      	ldrb	r3, [r2, r3]
 8002712:	fa21 f303 	lsr.w	r3, r1, r3
 8002716:	4a09      	ldr	r2, [pc, #36]	; (800273c <HAL_RCC_ClockConfig+0x1c4>)
 8002718:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800271a:	4b09      	ldr	r3, [pc, #36]	; (8002740 <HAL_RCC_ClockConfig+0x1c8>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4618      	mov	r0, r3
 8002720:	f7fe fa14 	bl	8000b4c <HAL_InitTick>

  return HAL_OK;
 8002724:	2300      	movs	r3, #0
}
 8002726:	4618      	mov	r0, r3
 8002728:	3710      	adds	r7, #16
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	40023c00 	.word	0x40023c00
 8002734:	40023800 	.word	0x40023800
 8002738:	08003834 	.word	0x08003834
 800273c:	20000000 	.word	0x20000000
 8002740:	20000004 	.word	0x20000004

08002744 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002744:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002748:	b087      	sub	sp, #28
 800274a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800274c:	2200      	movs	r2, #0
 800274e:	60fa      	str	r2, [r7, #12]
 8002750:	2200      	movs	r2, #0
 8002752:	617a      	str	r2, [r7, #20]
 8002754:	2200      	movs	r2, #0
 8002756:	60ba      	str	r2, [r7, #8]
  uint32_t sysclockfreq = 0U;
 8002758:	2200      	movs	r2, #0
 800275a:	613a      	str	r2, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800275c:	4a51      	ldr	r2, [pc, #324]	; (80028a4 <HAL_RCC_GetSysClockFreq+0x160>)
 800275e:	6892      	ldr	r2, [r2, #8]
 8002760:	f002 020c 	and.w	r2, r2, #12
 8002764:	2a04      	cmp	r2, #4
 8002766:	d007      	beq.n	8002778 <HAL_RCC_GetSysClockFreq+0x34>
 8002768:	2a08      	cmp	r2, #8
 800276a:	d008      	beq.n	800277e <HAL_RCC_GetSysClockFreq+0x3a>
 800276c:	2a00      	cmp	r2, #0
 800276e:	f040 8090 	bne.w	8002892 <HAL_RCC_GetSysClockFreq+0x14e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002772:	4b4d      	ldr	r3, [pc, #308]	; (80028a8 <HAL_RCC_GetSysClockFreq+0x164>)
 8002774:	613b      	str	r3, [r7, #16]
       break;
 8002776:	e08f      	b.n	8002898 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002778:	4b4c      	ldr	r3, [pc, #304]	; (80028ac <HAL_RCC_GetSysClockFreq+0x168>)
 800277a:	613b      	str	r3, [r7, #16]
      break;
 800277c:	e08c      	b.n	8002898 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800277e:	4a49      	ldr	r2, [pc, #292]	; (80028a4 <HAL_RCC_GetSysClockFreq+0x160>)
 8002780:	6852      	ldr	r2, [r2, #4]
 8002782:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8002786:	60fa      	str	r2, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002788:	4a46      	ldr	r2, [pc, #280]	; (80028a4 <HAL_RCC_GetSysClockFreq+0x160>)
 800278a:	6852      	ldr	r2, [r2, #4]
 800278c:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8002790:	2a00      	cmp	r2, #0
 8002792:	d023      	beq.n	80027dc <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002794:	4b43      	ldr	r3, [pc, #268]	; (80028a4 <HAL_RCC_GetSysClockFreq+0x160>)
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	099b      	lsrs	r3, r3, #6
 800279a:	f04f 0400 	mov.w	r4, #0
 800279e:	f240 11ff 	movw	r1, #511	; 0x1ff
 80027a2:	f04f 0200 	mov.w	r2, #0
 80027a6:	ea03 0301 	and.w	r3, r3, r1
 80027aa:	ea04 0402 	and.w	r4, r4, r2
 80027ae:	4a3f      	ldr	r2, [pc, #252]	; (80028ac <HAL_RCC_GetSysClockFreq+0x168>)
 80027b0:	fb02 f104 	mul.w	r1, r2, r4
 80027b4:	2200      	movs	r2, #0
 80027b6:	fb02 f203 	mul.w	r2, r2, r3
 80027ba:	440a      	add	r2, r1
 80027bc:	493b      	ldr	r1, [pc, #236]	; (80028ac <HAL_RCC_GetSysClockFreq+0x168>)
 80027be:	fba3 0101 	umull	r0, r1, r3, r1
 80027c2:	1853      	adds	r3, r2, r1
 80027c4:	4619      	mov	r1, r3
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	f04f 0400 	mov.w	r4, #0
 80027cc:	461a      	mov	r2, r3
 80027ce:	4623      	mov	r3, r4
 80027d0:	f7fd fd4e 	bl	8000270 <__aeabi_uldivmod>
 80027d4:	4603      	mov	r3, r0
 80027d6:	460c      	mov	r4, r1
 80027d8:	617b      	str	r3, [r7, #20]
 80027da:	e04c      	b.n	8002876 <HAL_RCC_GetSysClockFreq+0x132>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027dc:	4a31      	ldr	r2, [pc, #196]	; (80028a4 <HAL_RCC_GetSysClockFreq+0x160>)
 80027de:	6852      	ldr	r2, [r2, #4]
 80027e0:	0992      	lsrs	r2, r2, #6
 80027e2:	4611      	mov	r1, r2
 80027e4:	f04f 0200 	mov.w	r2, #0
 80027e8:	f240 15ff 	movw	r5, #511	; 0x1ff
 80027ec:	f04f 0600 	mov.w	r6, #0
 80027f0:	ea05 0501 	and.w	r5, r5, r1
 80027f4:	ea06 0602 	and.w	r6, r6, r2
 80027f8:	4629      	mov	r1, r5
 80027fa:	4632      	mov	r2, r6
 80027fc:	ea4f 1b42 	mov.w	fp, r2, lsl #5
 8002800:	ea4b 6bd1 	orr.w	fp, fp, r1, lsr #27
 8002804:	ea4f 1a41 	mov.w	sl, r1, lsl #5
 8002808:	4651      	mov	r1, sl
 800280a:	465a      	mov	r2, fp
 800280c:	46aa      	mov	sl, r5
 800280e:	46b3      	mov	fp, r6
 8002810:	4655      	mov	r5, sl
 8002812:	465e      	mov	r6, fp
 8002814:	1b4d      	subs	r5, r1, r5
 8002816:	eb62 0606 	sbc.w	r6, r2, r6
 800281a:	4629      	mov	r1, r5
 800281c:	4632      	mov	r2, r6
 800281e:	0194      	lsls	r4, r2, #6
 8002820:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002824:	018b      	lsls	r3, r1, #6
 8002826:	1a5b      	subs	r3, r3, r1
 8002828:	eb64 0402 	sbc.w	r4, r4, r2
 800282c:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 8002830:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 8002834:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 8002838:	4643      	mov	r3, r8
 800283a:	464c      	mov	r4, r9
 800283c:	4655      	mov	r5, sl
 800283e:	465e      	mov	r6, fp
 8002840:	18ed      	adds	r5, r5, r3
 8002842:	eb46 0604 	adc.w	r6, r6, r4
 8002846:	462b      	mov	r3, r5
 8002848:	4634      	mov	r4, r6
 800284a:	02a2      	lsls	r2, r4, #10
 800284c:	607a      	str	r2, [r7, #4]
 800284e:	687a      	ldr	r2, [r7, #4]
 8002850:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002854:	607a      	str	r2, [r7, #4]
 8002856:	029b      	lsls	r3, r3, #10
 8002858:	603b      	str	r3, [r7, #0]
 800285a:	e897 0018 	ldmia.w	r7, {r3, r4}
 800285e:	4618      	mov	r0, r3
 8002860:	4621      	mov	r1, r4
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	f04f 0400 	mov.w	r4, #0
 8002868:	461a      	mov	r2, r3
 800286a:	4623      	mov	r3, r4
 800286c:	f7fd fd00 	bl	8000270 <__aeabi_uldivmod>
 8002870:	4603      	mov	r3, r0
 8002872:	460c      	mov	r4, r1
 8002874:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002876:	4b0b      	ldr	r3, [pc, #44]	; (80028a4 <HAL_RCC_GetSysClockFreq+0x160>)
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	0c1b      	lsrs	r3, r3, #16
 800287c:	f003 0303 	and.w	r3, r3, #3
 8002880:	3301      	adds	r3, #1
 8002882:	005b      	lsls	r3, r3, #1
 8002884:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8002886:	697a      	ldr	r2, [r7, #20]
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	fbb2 f3f3 	udiv	r3, r2, r3
 800288e:	613b      	str	r3, [r7, #16]
      break;
 8002890:	e002      	b.n	8002898 <HAL_RCC_GetSysClockFreq+0x154>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002892:	4b05      	ldr	r3, [pc, #20]	; (80028a8 <HAL_RCC_GetSysClockFreq+0x164>)
 8002894:	613b      	str	r3, [r7, #16]
      break;
 8002896:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002898:	693b      	ldr	r3, [r7, #16]
}
 800289a:	4618      	mov	r0, r3
 800289c:	371c      	adds	r7, #28
 800289e:	46bd      	mov	sp, r7
 80028a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80028a4:	40023800 	.word	0x40023800
 80028a8:	00f42400 	.word	0x00f42400
 80028ac:	017d7840 	.word	0x017d7840

080028b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80028b0:	b480      	push	{r7}
 80028b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80028b4:	4b03      	ldr	r3, [pc, #12]	; (80028c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80028b6:	681b      	ldr	r3, [r3, #0]
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	46bd      	mov	sp, r7
 80028bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c0:	4770      	bx	lr
 80028c2:	bf00      	nop
 80028c4:	20000000 	.word	0x20000000

080028c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80028cc:	f7ff fff0 	bl	80028b0 <HAL_RCC_GetHCLKFreq>
 80028d0:	4601      	mov	r1, r0
 80028d2:	4b05      	ldr	r3, [pc, #20]	; (80028e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80028d4:	689b      	ldr	r3, [r3, #8]
 80028d6:	0a9b      	lsrs	r3, r3, #10
 80028d8:	f003 0307 	and.w	r3, r3, #7
 80028dc:	4a03      	ldr	r2, [pc, #12]	; (80028ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80028de:	5cd3      	ldrb	r3, [r2, r3]
 80028e0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	bd80      	pop	{r7, pc}
 80028e8:	40023800 	.word	0x40023800
 80028ec:	08003844 	.word	0x08003844

080028f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80028f4:	f7ff ffdc 	bl	80028b0 <HAL_RCC_GetHCLKFreq>
 80028f8:	4601      	mov	r1, r0
 80028fa:	4b05      	ldr	r3, [pc, #20]	; (8002910 <HAL_RCC_GetPCLK2Freq+0x20>)
 80028fc:	689b      	ldr	r3, [r3, #8]
 80028fe:	0b5b      	lsrs	r3, r3, #13
 8002900:	f003 0307 	and.w	r3, r3, #7
 8002904:	4a03      	ldr	r2, [pc, #12]	; (8002914 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002906:	5cd3      	ldrb	r3, [r2, r3]
 8002908:	fa21 f303 	lsr.w	r3, r1, r3
}
 800290c:	4618      	mov	r0, r3
 800290e:	bd80      	pop	{r7, pc}
 8002910:	40023800 	.word	0x40023800
 8002914:	08003844 	.word	0x08003844

08002918 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b082      	sub	sp, #8
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d101      	bne.n	800292a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002926:	2301      	movs	r3, #1
 8002928:	e03f      	b.n	80029aa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002930:	b2db      	uxtb	r3, r3
 8002932:	2b00      	cmp	r3, #0
 8002934:	d106      	bne.n	8002944 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2200      	movs	r2, #0
 800293a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	f7fe f89a 	bl	8000a78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2224      	movs	r2, #36	; 0x24
 8002948:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	687a      	ldr	r2, [r7, #4]
 8002952:	6812      	ldr	r2, [r2, #0]
 8002954:	68d2      	ldr	r2, [r2, #12]
 8002956:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800295a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800295c:	6878      	ldr	r0, [r7, #4]
 800295e:	f000 f927 	bl	8002bb0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	687a      	ldr	r2, [r7, #4]
 8002968:	6812      	ldr	r2, [r2, #0]
 800296a:	6912      	ldr	r2, [r2, #16]
 800296c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002970:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	687a      	ldr	r2, [r7, #4]
 8002978:	6812      	ldr	r2, [r2, #0]
 800297a:	6952      	ldr	r2, [r2, #20]
 800297c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002980:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	687a      	ldr	r2, [r7, #4]
 8002988:	6812      	ldr	r2, [r2, #0]
 800298a:	68d2      	ldr	r2, [r2, #12]
 800298c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002990:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2200      	movs	r2, #0
 8002996:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2220      	movs	r2, #32
 800299c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2220      	movs	r2, #32
 80029a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80029a8:	2300      	movs	r3, #0
}
 80029aa:	4618      	mov	r0, r3
 80029ac:	3708      	adds	r7, #8
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}

080029b2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029b2:	b580      	push	{r7, lr}
 80029b4:	b08a      	sub	sp, #40	; 0x28
 80029b6:	af02      	add	r7, sp, #8
 80029b8:	60f8      	str	r0, [r7, #12]
 80029ba:	60b9      	str	r1, [r7, #8]
 80029bc:	603b      	str	r3, [r7, #0]
 80029be:	4613      	mov	r3, r2
 80029c0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80029c2:	2300      	movs	r3, #0
 80029c4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029cc:	b2db      	uxtb	r3, r3
 80029ce:	2b20      	cmp	r3, #32
 80029d0:	d17b      	bne.n	8002aca <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 80029d2:	68bb      	ldr	r3, [r7, #8]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d002      	beq.n	80029de <HAL_UART_Transmit+0x2c>
 80029d8:	88fb      	ldrh	r3, [r7, #6]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d101      	bne.n	80029e2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80029de:	2301      	movs	r3, #1
 80029e0:	e074      	b.n	8002acc <HAL_UART_Transmit+0x11a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029e8:	2b01      	cmp	r3, #1
 80029ea:	d101      	bne.n	80029f0 <HAL_UART_Transmit+0x3e>
 80029ec:	2302      	movs	r3, #2
 80029ee:	e06d      	b.n	8002acc <HAL_UART_Transmit+0x11a>
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	2201      	movs	r2, #1
 80029f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2200      	movs	r2, #0
 80029fc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	2221      	movs	r2, #33	; 0x21
 8002a02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002a06:	f7fe f8e5 	bl	8000bd4 <HAL_GetTick>
 8002a0a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	88fa      	ldrh	r2, [r7, #6]
 8002a10:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	88fa      	ldrh	r2, [r7, #6]
 8002a16:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a20:	d108      	bne.n	8002a34 <HAL_UART_Transmit+0x82>
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	691b      	ldr	r3, [r3, #16]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d104      	bne.n	8002a34 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	61bb      	str	r3, [r7, #24]
 8002a32:	e003      	b.n	8002a3c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002a34:	68bb      	ldr	r3, [r7, #8]
 8002a36:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	2200      	movs	r2, #0
 8002a40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002a44:	e029      	b.n	8002a9a <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	9300      	str	r3, [sp, #0]
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	2180      	movs	r1, #128	; 0x80
 8002a50:	68f8      	ldr	r0, [r7, #12]
 8002a52:	f000 f83f 	bl	8002ad4 <UART_WaitOnFlagUntilTimeout>
 8002a56:	4603      	mov	r3, r0
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d001      	beq.n	8002a60 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002a5c:	2303      	movs	r3, #3
 8002a5e:	e035      	b.n	8002acc <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 8002a60:	69fb      	ldr	r3, [r7, #28]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d10a      	bne.n	8002a7c <HAL_UART_Transmit+0xca>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	69ba      	ldr	r2, [r7, #24]
 8002a6c:	8812      	ldrh	r2, [r2, #0]
 8002a6e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002a72:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002a74:	69bb      	ldr	r3, [r7, #24]
 8002a76:	3302      	adds	r3, #2
 8002a78:	61bb      	str	r3, [r7, #24]
 8002a7a:	e007      	b.n	8002a8c <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	69fa      	ldr	r2, [r7, #28]
 8002a82:	7812      	ldrb	r2, [r2, #0]
 8002a84:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002a86:	69fb      	ldr	r3, [r7, #28]
 8002a88:	3301      	adds	r3, #1
 8002a8a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002a90:	b29b      	uxth	r3, r3
 8002a92:	3b01      	subs	r3, #1
 8002a94:	b29a      	uxth	r2, r3
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002a9e:	b29b      	uxth	r3, r3
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d1d0      	bne.n	8002a46 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	9300      	str	r3, [sp, #0]
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	2140      	movs	r1, #64	; 0x40
 8002aae:	68f8      	ldr	r0, [r7, #12]
 8002ab0:	f000 f810 	bl	8002ad4 <UART_WaitOnFlagUntilTimeout>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d001      	beq.n	8002abe <HAL_UART_Transmit+0x10c>
    {
      return HAL_TIMEOUT;
 8002aba:	2303      	movs	r3, #3
 8002abc:	e006      	b.n	8002acc <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	2220      	movs	r2, #32
 8002ac2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	e000      	b.n	8002acc <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 8002aca:	2302      	movs	r3, #2
  }
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	3720      	adds	r7, #32
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd80      	pop	{r7, pc}

08002ad4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b090      	sub	sp, #64	; 0x40
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	60f8      	str	r0, [r7, #12]
 8002adc:	60b9      	str	r1, [r7, #8]
 8002ade:	603b      	str	r3, [r7, #0]
 8002ae0:	4613      	mov	r3, r2
 8002ae2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ae4:	e050      	b.n	8002b88 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ae6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ae8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002aec:	d04c      	beq.n	8002b88 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002aee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d007      	beq.n	8002b04 <UART_WaitOnFlagUntilTimeout+0x30>
 8002af4:	f7fe f86e 	bl	8000bd4 <HAL_GetTick>
 8002af8:	4602      	mov	r2, r0
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	1ad2      	subs	r2, r2, r3
 8002afe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d941      	bls.n	8002b88 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	330c      	adds	r3, #12
 8002b0a:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b0e:	e853 3f00 	ldrex	r3, [r3]
 8002b12:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b16:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002b1a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	330c      	adds	r3, #12
 8002b22:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002b24:	637a      	str	r2, [r7, #52]	; 0x34
 8002b26:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b28:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002b2a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002b2c:	e841 2300 	strex	r3, r2, [r1]
 8002b30:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002b32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d1e5      	bne.n	8002b04 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	3314      	adds	r3, #20
 8002b3e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	e853 3f00 	ldrex	r3, [r3]
 8002b46:	613b      	str	r3, [r7, #16]
   return(result);
 8002b48:	693b      	ldr	r3, [r7, #16]
 8002b4a:	f023 0301 	bic.w	r3, r3, #1
 8002b4e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	3314      	adds	r3, #20
 8002b56:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002b58:	623a      	str	r2, [r7, #32]
 8002b5a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b5c:	69f9      	ldr	r1, [r7, #28]
 8002b5e:	6a3a      	ldr	r2, [r7, #32]
 8002b60:	e841 2300 	strex	r3, r2, [r1]
 8002b64:	61bb      	str	r3, [r7, #24]
   return(result);
 8002b66:	69bb      	ldr	r3, [r7, #24]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d1e5      	bne.n	8002b38 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	2220      	movs	r2, #32
 8002b70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	2220      	movs	r2, #32
 8002b78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	2200      	movs	r2, #0
 8002b80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002b84:	2303      	movs	r3, #3
 8002b86:	e00f      	b.n	8002ba8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	68bb      	ldr	r3, [r7, #8]
 8002b90:	401a      	ands	r2, r3
 8002b92:	68bb      	ldr	r3, [r7, #8]
 8002b94:	429a      	cmp	r2, r3
 8002b96:	bf0c      	ite	eq
 8002b98:	2301      	moveq	r3, #1
 8002b9a:	2300      	movne	r3, #0
 8002b9c:	b2db      	uxtb	r3, r3
 8002b9e:	461a      	mov	r2, r3
 8002ba0:	79fb      	ldrb	r3, [r7, #7]
 8002ba2:	429a      	cmp	r2, r3
 8002ba4:	d09f      	beq.n	8002ae6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002ba6:	2300      	movs	r3, #0
}
 8002ba8:	4618      	mov	r0, r3
 8002baa:	3740      	adds	r7, #64	; 0x40
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bd80      	pop	{r7, pc}

08002bb0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002bb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002bb4:	b091      	sub	sp, #68	; 0x44
 8002bb6:	af00      	add	r7, sp, #0
 8002bb8:	6378      	str	r0, [r7, #52]	; 0x34
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002bba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bbc:	6819      	ldr	r1, [r3, #0]
 8002bbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	691b      	ldr	r3, [r3, #16]
 8002bc4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002bc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bca:	68db      	ldr	r3, [r3, #12]
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	610b      	str	r3, [r1, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002bd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bd2:	689a      	ldr	r2, [r3, #8]
 8002bd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bd6:	691b      	ldr	r3, [r3, #16]
 8002bd8:	431a      	orrs	r2, r3
 8002bda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bdc:	695b      	ldr	r3, [r3, #20]
 8002bde:	431a      	orrs	r2, r3
 8002be0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002be2:	69db      	ldr	r3, [r3, #28]
 8002be4:	4313      	orrs	r3, r2
 8002be6:	63bb      	str	r3, [r7, #56]	; 0x38
  MODIFY_REG(huart->Instance->CR1,
 8002be8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bea:	6819      	ldr	r1, [r3, #0]
 8002bec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	68db      	ldr	r3, [r3, #12]
 8002bf2:	f423 4216 	bic.w	r2, r3, #38400	; 0x9600
 8002bf6:	f022 020c 	bic.w	r2, r2, #12
 8002bfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bfc:	4313      	orrs	r3, r2
 8002bfe:	60cb      	str	r3, [r1, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002c00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c02:	6819      	ldr	r1, [r3, #0]
 8002c04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	695b      	ldr	r3, [r3, #20]
 8002c0a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002c0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c10:	699b      	ldr	r3, [r3, #24]
 8002c12:	4313      	orrs	r3, r2
 8002c14:	614b      	str	r3, [r1, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002c16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c18:	681a      	ldr	r2, [r3, #0]
 8002c1a:	4bba      	ldr	r3, [pc, #744]	; (8002f04 <UART_SetConfig+0x354>)
 8002c1c:	429a      	cmp	r2, r3
 8002c1e:	d004      	beq.n	8002c2a <UART_SetConfig+0x7a>
 8002c20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c22:	681a      	ldr	r2, [r3, #0]
 8002c24:	4bb8      	ldr	r3, [pc, #736]	; (8002f08 <UART_SetConfig+0x358>)
 8002c26:	429a      	cmp	r2, r3
 8002c28:	d103      	bne.n	8002c32 <UART_SetConfig+0x82>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002c2a:	f7ff fe61 	bl	80028f0 <HAL_RCC_GetPCLK2Freq>
 8002c2e:	63f8      	str	r0, [r7, #60]	; 0x3c
 8002c30:	e002      	b.n	8002c38 <UART_SetConfig+0x88>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002c32:	f7ff fe49 	bl	80028c8 <HAL_RCC_GetPCLK1Freq>
 8002c36:	63f8      	str	r0, [r7, #60]	; 0x3c
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c3a:	69db      	ldr	r3, [r3, #28]
 8002c3c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c40:	f040 80a7 	bne.w	8002d92 <UART_SetConfig+0x1e2>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002c44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c46:	681a      	ldr	r2, [r3, #0]
 8002c48:	62ba      	str	r2, [r7, #40]	; 0x28
 8002c4a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c4c:	4619      	mov	r1, r3
 8002c4e:	f04f 0200 	mov.w	r2, #0
 8002c52:	460b      	mov	r3, r1
 8002c54:	4614      	mov	r4, r2
 8002c56:	18db      	adds	r3, r3, r3
 8002c58:	eb44 0404 	adc.w	r4, r4, r4
 8002c5c:	185b      	adds	r3, r3, r1
 8002c5e:	eb44 0402 	adc.w	r4, r4, r2
 8002c62:	00e0      	lsls	r0, r4, #3
 8002c64:	6178      	str	r0, [r7, #20]
 8002c66:	6978      	ldr	r0, [r7, #20]
 8002c68:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 8002c6c:	6178      	str	r0, [r7, #20]
 8002c6e:	00db      	lsls	r3, r3, #3
 8002c70:	613b      	str	r3, [r7, #16]
 8002c72:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8002c76:	185d      	adds	r5, r3, r1
 8002c78:	eb44 0602 	adc.w	r6, r4, r2
 8002c7c:	4628      	mov	r0, r5
 8002c7e:	4631      	mov	r1, r6
 8002c80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	f04f 0400 	mov.w	r4, #0
 8002c88:	18db      	adds	r3, r3, r3
 8002c8a:	eb44 0404 	adc.w	r4, r4, r4
 8002c8e:	461a      	mov	r2, r3
 8002c90:	4623      	mov	r3, r4
 8002c92:	f7fd faed 	bl	8000270 <__aeabi_uldivmod>
 8002c96:	4603      	mov	r3, r0
 8002c98:	460c      	mov	r4, r1
 8002c9a:	461a      	mov	r2, r3
 8002c9c:	4b9b      	ldr	r3, [pc, #620]	; (8002f0c <UART_SetConfig+0x35c>)
 8002c9e:	fba3 2302 	umull	r2, r3, r3, r2
 8002ca2:	095b      	lsrs	r3, r3, #5
 8002ca4:	011e      	lsls	r6, r3, #4
 8002ca6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ca8:	4619      	mov	r1, r3
 8002caa:	f04f 0200 	mov.w	r2, #0
 8002cae:	460b      	mov	r3, r1
 8002cb0:	4614      	mov	r4, r2
 8002cb2:	18db      	adds	r3, r3, r3
 8002cb4:	eb44 0404 	adc.w	r4, r4, r4
 8002cb8:	185b      	adds	r3, r3, r1
 8002cba:	eb44 0402 	adc.w	r4, r4, r2
 8002cbe:	ea4f 0bc4 	mov.w	fp, r4, lsl #3
 8002cc2:	ea4b 7b53 	orr.w	fp, fp, r3, lsr #29
 8002cc6:	ea4f 0ac3 	mov.w	sl, r3, lsl #3
 8002cca:	4653      	mov	r3, sl
 8002ccc:	465c      	mov	r4, fp
 8002cce:	eb13 0a01 	adds.w	sl, r3, r1
 8002cd2:	eb44 0b02 	adc.w	fp, r4, r2
 8002cd6:	4650      	mov	r0, sl
 8002cd8:	4659      	mov	r1, fp
 8002cda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	f04f 0400 	mov.w	r4, #0
 8002ce2:	18db      	adds	r3, r3, r3
 8002ce4:	eb44 0404 	adc.w	r4, r4, r4
 8002ce8:	461a      	mov	r2, r3
 8002cea:	4623      	mov	r3, r4
 8002cec:	f7fd fac0 	bl	8000270 <__aeabi_uldivmod>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	460c      	mov	r4, r1
 8002cf4:	461a      	mov	r2, r3
 8002cf6:	4b85      	ldr	r3, [pc, #532]	; (8002f0c <UART_SetConfig+0x35c>)
 8002cf8:	fba3 1302 	umull	r1, r3, r3, r2
 8002cfc:	095b      	lsrs	r3, r3, #5
 8002cfe:	2164      	movs	r1, #100	; 0x64
 8002d00:	fb01 f303 	mul.w	r3, r1, r3
 8002d04:	1ad3      	subs	r3, r2, r3
 8002d06:	00db      	lsls	r3, r3, #3
 8002d08:	3332      	adds	r3, #50	; 0x32
 8002d0a:	4a80      	ldr	r2, [pc, #512]	; (8002f0c <UART_SetConfig+0x35c>)
 8002d0c:	fba2 2303 	umull	r2, r3, r2, r3
 8002d10:	095b      	lsrs	r3, r3, #5
 8002d12:	005b      	lsls	r3, r3, #1
 8002d14:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002d18:	441e      	add	r6, r3
 8002d1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d1c:	4619      	mov	r1, r3
 8002d1e:	f04f 0200 	mov.w	r2, #0
 8002d22:	460b      	mov	r3, r1
 8002d24:	4614      	mov	r4, r2
 8002d26:	18db      	adds	r3, r3, r3
 8002d28:	eb44 0404 	adc.w	r4, r4, r4
 8002d2c:	185b      	adds	r3, r3, r1
 8002d2e:	eb44 0402 	adc.w	r4, r4, r2
 8002d32:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 8002d36:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 8002d3a:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 8002d3e:	4643      	mov	r3, r8
 8002d40:	464c      	mov	r4, r9
 8002d42:	eb13 0801 	adds.w	r8, r3, r1
 8002d46:	eb44 0902 	adc.w	r9, r4, r2
 8002d4a:	4640      	mov	r0, r8
 8002d4c:	4649      	mov	r1, r9
 8002d4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	f04f 0400 	mov.w	r4, #0
 8002d56:	18db      	adds	r3, r3, r3
 8002d58:	eb44 0404 	adc.w	r4, r4, r4
 8002d5c:	461a      	mov	r2, r3
 8002d5e:	4623      	mov	r3, r4
 8002d60:	f7fd fa86 	bl	8000270 <__aeabi_uldivmod>
 8002d64:	4603      	mov	r3, r0
 8002d66:	460c      	mov	r4, r1
 8002d68:	461a      	mov	r2, r3
 8002d6a:	4b68      	ldr	r3, [pc, #416]	; (8002f0c <UART_SetConfig+0x35c>)
 8002d6c:	fba3 1302 	umull	r1, r3, r3, r2
 8002d70:	095b      	lsrs	r3, r3, #5
 8002d72:	2164      	movs	r1, #100	; 0x64
 8002d74:	fb01 f303 	mul.w	r3, r1, r3
 8002d78:	1ad3      	subs	r3, r2, r3
 8002d7a:	00db      	lsls	r3, r3, #3
 8002d7c:	3332      	adds	r3, #50	; 0x32
 8002d7e:	4a63      	ldr	r2, [pc, #396]	; (8002f0c <UART_SetConfig+0x35c>)
 8002d80:	fba2 2303 	umull	r2, r3, r2, r3
 8002d84:	095b      	lsrs	r3, r3, #5
 8002d86:	f003 0307 	and.w	r3, r3, #7
 8002d8a:	4433      	add	r3, r6
 8002d8c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002d8e:	6093      	str	r3, [r2, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002d90:	e0b3      	b.n	8002efa <UART_SetConfig+0x34a>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002d92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	613b      	str	r3, [r7, #16]
 8002d98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002d9a:	4619      	mov	r1, r3
 8002d9c:	f04f 0200 	mov.w	r2, #0
 8002da0:	460b      	mov	r3, r1
 8002da2:	4614      	mov	r4, r2
 8002da4:	18db      	adds	r3, r3, r3
 8002da6:	eb44 0404 	adc.w	r4, r4, r4
 8002daa:	185b      	adds	r3, r3, r1
 8002dac:	eb44 0402 	adc.w	r4, r4, r2
 8002db0:	00e6      	lsls	r6, r4, #3
 8002db2:	ea46 7653 	orr.w	r6, r6, r3, lsr #29
 8002db6:	00dd      	lsls	r5, r3, #3
 8002db8:	462b      	mov	r3, r5
 8002dba:	4634      	mov	r4, r6
 8002dbc:	185d      	adds	r5, r3, r1
 8002dbe:	eb44 0602 	adc.w	r6, r4, r2
 8002dc2:	4628      	mov	r0, r5
 8002dc4:	4631      	mov	r1, r6
 8002dc6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	f04f 0400 	mov.w	r4, #0
 8002dce:	00a5      	lsls	r5, r4, #2
 8002dd0:	62fd      	str	r5, [r7, #44]	; 0x2c
 8002dd2:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 8002dd4:	ea45 7593 	orr.w	r5, r5, r3, lsr #30
 8002dd8:	62fd      	str	r5, [r7, #44]	; 0x2c
 8002dda:	009c      	lsls	r4, r3, #2
 8002ddc:	62bc      	str	r4, [r7, #40]	; 0x28
 8002dde:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002de2:	f7fd fa45 	bl	8000270 <__aeabi_uldivmod>
 8002de6:	4603      	mov	r3, r0
 8002de8:	460c      	mov	r4, r1
 8002dea:	461a      	mov	r2, r3
 8002dec:	4b47      	ldr	r3, [pc, #284]	; (8002f0c <UART_SetConfig+0x35c>)
 8002dee:	fba3 1302 	umull	r1, r3, r3, r2
 8002df2:	095b      	lsrs	r3, r3, #5
 8002df4:	011d      	lsls	r5, r3, #4
 8002df6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002df8:	4619      	mov	r1, r3
 8002dfa:	f04f 0200 	mov.w	r2, #0
 8002dfe:	460b      	mov	r3, r1
 8002e00:	4614      	mov	r4, r2
 8002e02:	18db      	adds	r3, r3, r3
 8002e04:	eb44 0404 	adc.w	r4, r4, r4
 8002e08:	185b      	adds	r3, r3, r1
 8002e0a:	eb44 0402 	adc.w	r4, r4, r2
 8002e0e:	00e0      	lsls	r0, r4, #3
 8002e10:	60f8      	str	r0, [r7, #12]
 8002e12:	68f8      	ldr	r0, [r7, #12]
 8002e14:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 8002e18:	60f8      	str	r0, [r7, #12]
 8002e1a:	00d8      	lsls	r0, r3, #3
 8002e1c:	60b8      	str	r0, [r7, #8]
 8002e1e:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8002e22:	eb13 0801 	adds.w	r8, r3, r1
 8002e26:	eb44 0902 	adc.w	r9, r4, r2
 8002e2a:	4640      	mov	r0, r8
 8002e2c:	4649      	mov	r1, r9
 8002e2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	f04f 0400 	mov.w	r4, #0
 8002e36:	00a6      	lsls	r6, r4, #2
 8002e38:	627e      	str	r6, [r7, #36]	; 0x24
 8002e3a:	6a7e      	ldr	r6, [r7, #36]	; 0x24
 8002e3c:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
 8002e40:	627e      	str	r6, [r7, #36]	; 0x24
 8002e42:	009c      	lsls	r4, r3, #2
 8002e44:	623c      	str	r4, [r7, #32]
 8002e46:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002e4a:	f7fd fa11 	bl	8000270 <__aeabi_uldivmod>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	460c      	mov	r4, r1
 8002e52:	461a      	mov	r2, r3
 8002e54:	4b2d      	ldr	r3, [pc, #180]	; (8002f0c <UART_SetConfig+0x35c>)
 8002e56:	fba3 1302 	umull	r1, r3, r3, r2
 8002e5a:	095b      	lsrs	r3, r3, #5
 8002e5c:	2164      	movs	r1, #100	; 0x64
 8002e5e:	fb01 f303 	mul.w	r3, r1, r3
 8002e62:	1ad3      	subs	r3, r2, r3
 8002e64:	011b      	lsls	r3, r3, #4
 8002e66:	3332      	adds	r3, #50	; 0x32
 8002e68:	4a28      	ldr	r2, [pc, #160]	; (8002f0c <UART_SetConfig+0x35c>)
 8002e6a:	fba2 1303 	umull	r1, r3, r2, r3
 8002e6e:	095b      	lsrs	r3, r3, #5
 8002e70:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002e74:	441d      	add	r5, r3
 8002e76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e78:	4619      	mov	r1, r3
 8002e7a:	f04f 0200 	mov.w	r2, #0
 8002e7e:	460b      	mov	r3, r1
 8002e80:	4614      	mov	r4, r2
 8002e82:	18db      	adds	r3, r3, r3
 8002e84:	eb44 0404 	adc.w	r4, r4, r4
 8002e88:	185b      	adds	r3, r3, r1
 8002e8a:	eb44 0402 	adc.w	r4, r4, r2
 8002e8e:	00e0      	lsls	r0, r4, #3
 8002e90:	6078      	str	r0, [r7, #4]
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 8002e98:	6078      	str	r0, [r7, #4]
 8002e9a:	00d8      	lsls	r0, r3, #3
 8002e9c:	6038      	str	r0, [r7, #0]
 8002e9e:	e897 0018 	ldmia.w	r7, {r3, r4}
 8002ea2:	eb13 0801 	adds.w	r8, r3, r1
 8002ea6:	eb44 0902 	adc.w	r9, r4, r2
 8002eaa:	4640      	mov	r0, r8
 8002eac:	4649      	mov	r1, r9
 8002eae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	f04f 0400 	mov.w	r4, #0
 8002eb6:	00a6      	lsls	r6, r4, #2
 8002eb8:	61fe      	str	r6, [r7, #28]
 8002eba:	69fe      	ldr	r6, [r7, #28]
 8002ebc:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
 8002ec0:	61fe      	str	r6, [r7, #28]
 8002ec2:	009c      	lsls	r4, r3, #2
 8002ec4:	61bc      	str	r4, [r7, #24]
 8002ec6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002eca:	f7fd f9d1 	bl	8000270 <__aeabi_uldivmod>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	460c      	mov	r4, r1
 8002ed2:	461a      	mov	r2, r3
 8002ed4:	4b0d      	ldr	r3, [pc, #52]	; (8002f0c <UART_SetConfig+0x35c>)
 8002ed6:	fba3 1302 	umull	r1, r3, r3, r2
 8002eda:	095b      	lsrs	r3, r3, #5
 8002edc:	2164      	movs	r1, #100	; 0x64
 8002ede:	fb01 f303 	mul.w	r3, r1, r3
 8002ee2:	1ad3      	subs	r3, r2, r3
 8002ee4:	011b      	lsls	r3, r3, #4
 8002ee6:	3332      	adds	r3, #50	; 0x32
 8002ee8:	4a08      	ldr	r2, [pc, #32]	; (8002f0c <UART_SetConfig+0x35c>)
 8002eea:	fba2 1303 	umull	r1, r3, r2, r3
 8002eee:	095b      	lsrs	r3, r3, #5
 8002ef0:	f003 030f 	and.w	r3, r3, #15
 8002ef4:	442b      	add	r3, r5
 8002ef6:	693a      	ldr	r2, [r7, #16]
 8002ef8:	6093      	str	r3, [r2, #8]
}
 8002efa:	bf00      	nop
 8002efc:	3744      	adds	r7, #68	; 0x44
 8002efe:	46bd      	mov	sp, r7
 8002f00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002f04:	40011000 	.word	0x40011000
 8002f08:	40011400 	.word	0x40011400
 8002f0c:	51eb851f 	.word	0x51eb851f

08002f10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002f10:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002f48 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002f14:	480d      	ldr	r0, [pc, #52]	; (8002f4c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002f16:	490e      	ldr	r1, [pc, #56]	; (8002f50 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002f18:	4a0e      	ldr	r2, [pc, #56]	; (8002f54 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002f1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002f1c:	e002      	b.n	8002f24 <LoopCopyDataInit>

08002f1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f22:	3304      	adds	r3, #4

08002f24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f28:	d3f9      	bcc.n	8002f1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f2a:	4a0b      	ldr	r2, [pc, #44]	; (8002f58 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002f2c:	4c0b      	ldr	r4, [pc, #44]	; (8002f5c <LoopFillZerobss+0x26>)
  movs r3, #0
 8002f2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f30:	e001      	b.n	8002f36 <LoopFillZerobss>

08002f32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f34:	3204      	adds	r2, #4

08002f36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f38:	d3fb      	bcc.n	8002f32 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002f3a:	f7fd fd61 	bl	8000a00 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002f3e:	f000 f817 	bl	8002f70 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002f42:	f7fd fc2f 	bl	80007a4 <main>
  bx  lr    
 8002f46:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002f48:	2001c000 	.word	0x2001c000
  ldr r0, =_sdata
 8002f4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f50:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8002f54:	08003898 	.word	0x08003898
  ldr r2, =_sbss
 8002f58:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8002f5c:	200001a4 	.word	0x200001a4

08002f60 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002f60:	e7fe      	b.n	8002f60 <ADC_IRQHandler>
	...

08002f64 <__errno>:
 8002f64:	4b01      	ldr	r3, [pc, #4]	; (8002f6c <__errno+0x8>)
 8002f66:	6818      	ldr	r0, [r3, #0]
 8002f68:	4770      	bx	lr
 8002f6a:	bf00      	nop
 8002f6c:	2000000c 	.word	0x2000000c

08002f70 <__libc_init_array>:
 8002f70:	b570      	push	{r4, r5, r6, lr}
 8002f72:	4e0d      	ldr	r6, [pc, #52]	; (8002fa8 <__libc_init_array+0x38>)
 8002f74:	4c0d      	ldr	r4, [pc, #52]	; (8002fac <__libc_init_array+0x3c>)
 8002f76:	1ba4      	subs	r4, r4, r6
 8002f78:	10a4      	asrs	r4, r4, #2
 8002f7a:	2500      	movs	r5, #0
 8002f7c:	42a5      	cmp	r5, r4
 8002f7e:	d109      	bne.n	8002f94 <__libc_init_array+0x24>
 8002f80:	4e0b      	ldr	r6, [pc, #44]	; (8002fb0 <__libc_init_array+0x40>)
 8002f82:	4c0c      	ldr	r4, [pc, #48]	; (8002fb4 <__libc_init_array+0x44>)
 8002f84:	f000 fc3e 	bl	8003804 <_init>
 8002f88:	1ba4      	subs	r4, r4, r6
 8002f8a:	10a4      	asrs	r4, r4, #2
 8002f8c:	2500      	movs	r5, #0
 8002f8e:	42a5      	cmp	r5, r4
 8002f90:	d105      	bne.n	8002f9e <__libc_init_array+0x2e>
 8002f92:	bd70      	pop	{r4, r5, r6, pc}
 8002f94:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002f98:	4798      	blx	r3
 8002f9a:	3501      	adds	r5, #1
 8002f9c:	e7ee      	b.n	8002f7c <__libc_init_array+0xc>
 8002f9e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002fa2:	4798      	blx	r3
 8002fa4:	3501      	adds	r5, #1
 8002fa6:	e7f2      	b.n	8002f8e <__libc_init_array+0x1e>
 8002fa8:	08003890 	.word	0x08003890
 8002fac:	08003890 	.word	0x08003890
 8002fb0:	08003890 	.word	0x08003890
 8002fb4:	08003894 	.word	0x08003894

08002fb8 <memset>:
 8002fb8:	4402      	add	r2, r0
 8002fba:	4603      	mov	r3, r0
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d100      	bne.n	8002fc2 <memset+0xa>
 8002fc0:	4770      	bx	lr
 8002fc2:	f803 1b01 	strb.w	r1, [r3], #1
 8002fc6:	e7f9      	b.n	8002fbc <memset+0x4>

08002fc8 <siprintf>:
 8002fc8:	b40e      	push	{r1, r2, r3}
 8002fca:	b500      	push	{lr}
 8002fcc:	b09c      	sub	sp, #112	; 0x70
 8002fce:	f44f 7102 	mov.w	r1, #520	; 0x208
 8002fd2:	ab1d      	add	r3, sp, #116	; 0x74
 8002fd4:	f8ad 1014 	strh.w	r1, [sp, #20]
 8002fd8:	9002      	str	r0, [sp, #8]
 8002fda:	9006      	str	r0, [sp, #24]
 8002fdc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002fe0:	480a      	ldr	r0, [pc, #40]	; (800300c <siprintf+0x44>)
 8002fe2:	9104      	str	r1, [sp, #16]
 8002fe4:	9107      	str	r1, [sp, #28]
 8002fe6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002fea:	f853 2b04 	ldr.w	r2, [r3], #4
 8002fee:	f8ad 1016 	strh.w	r1, [sp, #22]
 8002ff2:	6800      	ldr	r0, [r0, #0]
 8002ff4:	9301      	str	r3, [sp, #4]
 8002ff6:	a902      	add	r1, sp, #8
 8002ff8:	f000 f866 	bl	80030c8 <_svfiprintf_r>
 8002ffc:	9b02      	ldr	r3, [sp, #8]
 8002ffe:	2200      	movs	r2, #0
 8003000:	701a      	strb	r2, [r3, #0]
 8003002:	b01c      	add	sp, #112	; 0x70
 8003004:	f85d eb04 	ldr.w	lr, [sp], #4
 8003008:	b003      	add	sp, #12
 800300a:	4770      	bx	lr
 800300c:	2000000c 	.word	0x2000000c

08003010 <__ssputs_r>:
 8003010:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003014:	688e      	ldr	r6, [r1, #8]
 8003016:	429e      	cmp	r6, r3
 8003018:	4682      	mov	sl, r0
 800301a:	460c      	mov	r4, r1
 800301c:	4691      	mov	r9, r2
 800301e:	4698      	mov	r8, r3
 8003020:	d835      	bhi.n	800308e <__ssputs_r+0x7e>
 8003022:	898a      	ldrh	r2, [r1, #12]
 8003024:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003028:	d031      	beq.n	800308e <__ssputs_r+0x7e>
 800302a:	6825      	ldr	r5, [r4, #0]
 800302c:	6909      	ldr	r1, [r1, #16]
 800302e:	1a6f      	subs	r7, r5, r1
 8003030:	6965      	ldr	r5, [r4, #20]
 8003032:	2302      	movs	r3, #2
 8003034:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003038:	fb95 f5f3 	sdiv	r5, r5, r3
 800303c:	f108 0301 	add.w	r3, r8, #1
 8003040:	443b      	add	r3, r7
 8003042:	429d      	cmp	r5, r3
 8003044:	bf38      	it	cc
 8003046:	461d      	movcc	r5, r3
 8003048:	0553      	lsls	r3, r2, #21
 800304a:	d531      	bpl.n	80030b0 <__ssputs_r+0xa0>
 800304c:	4629      	mov	r1, r5
 800304e:	f000 fb39 	bl	80036c4 <_malloc_r>
 8003052:	4606      	mov	r6, r0
 8003054:	b950      	cbnz	r0, 800306c <__ssputs_r+0x5c>
 8003056:	230c      	movs	r3, #12
 8003058:	f8ca 3000 	str.w	r3, [sl]
 800305c:	89a3      	ldrh	r3, [r4, #12]
 800305e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003062:	81a3      	strh	r3, [r4, #12]
 8003064:	f04f 30ff 	mov.w	r0, #4294967295
 8003068:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800306c:	463a      	mov	r2, r7
 800306e:	6921      	ldr	r1, [r4, #16]
 8003070:	f000 fab4 	bl	80035dc <memcpy>
 8003074:	89a3      	ldrh	r3, [r4, #12]
 8003076:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800307a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800307e:	81a3      	strh	r3, [r4, #12]
 8003080:	6126      	str	r6, [r4, #16]
 8003082:	6165      	str	r5, [r4, #20]
 8003084:	443e      	add	r6, r7
 8003086:	1bed      	subs	r5, r5, r7
 8003088:	6026      	str	r6, [r4, #0]
 800308a:	60a5      	str	r5, [r4, #8]
 800308c:	4646      	mov	r6, r8
 800308e:	4546      	cmp	r6, r8
 8003090:	bf28      	it	cs
 8003092:	4646      	movcs	r6, r8
 8003094:	4632      	mov	r2, r6
 8003096:	4649      	mov	r1, r9
 8003098:	6820      	ldr	r0, [r4, #0]
 800309a:	f000 faaa 	bl	80035f2 <memmove>
 800309e:	68a3      	ldr	r3, [r4, #8]
 80030a0:	1b9b      	subs	r3, r3, r6
 80030a2:	60a3      	str	r3, [r4, #8]
 80030a4:	6823      	ldr	r3, [r4, #0]
 80030a6:	441e      	add	r6, r3
 80030a8:	6026      	str	r6, [r4, #0]
 80030aa:	2000      	movs	r0, #0
 80030ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80030b0:	462a      	mov	r2, r5
 80030b2:	f000 fb65 	bl	8003780 <_realloc_r>
 80030b6:	4606      	mov	r6, r0
 80030b8:	2800      	cmp	r0, #0
 80030ba:	d1e1      	bne.n	8003080 <__ssputs_r+0x70>
 80030bc:	6921      	ldr	r1, [r4, #16]
 80030be:	4650      	mov	r0, sl
 80030c0:	f000 fab2 	bl	8003628 <_free_r>
 80030c4:	e7c7      	b.n	8003056 <__ssputs_r+0x46>
	...

080030c8 <_svfiprintf_r>:
 80030c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80030cc:	b09d      	sub	sp, #116	; 0x74
 80030ce:	4680      	mov	r8, r0
 80030d0:	9303      	str	r3, [sp, #12]
 80030d2:	898b      	ldrh	r3, [r1, #12]
 80030d4:	061c      	lsls	r4, r3, #24
 80030d6:	460d      	mov	r5, r1
 80030d8:	4616      	mov	r6, r2
 80030da:	d50f      	bpl.n	80030fc <_svfiprintf_r+0x34>
 80030dc:	690b      	ldr	r3, [r1, #16]
 80030de:	b96b      	cbnz	r3, 80030fc <_svfiprintf_r+0x34>
 80030e0:	2140      	movs	r1, #64	; 0x40
 80030e2:	f000 faef 	bl	80036c4 <_malloc_r>
 80030e6:	6028      	str	r0, [r5, #0]
 80030e8:	6128      	str	r0, [r5, #16]
 80030ea:	b928      	cbnz	r0, 80030f8 <_svfiprintf_r+0x30>
 80030ec:	230c      	movs	r3, #12
 80030ee:	f8c8 3000 	str.w	r3, [r8]
 80030f2:	f04f 30ff 	mov.w	r0, #4294967295
 80030f6:	e0c5      	b.n	8003284 <_svfiprintf_r+0x1bc>
 80030f8:	2340      	movs	r3, #64	; 0x40
 80030fa:	616b      	str	r3, [r5, #20]
 80030fc:	2300      	movs	r3, #0
 80030fe:	9309      	str	r3, [sp, #36]	; 0x24
 8003100:	2320      	movs	r3, #32
 8003102:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003106:	2330      	movs	r3, #48	; 0x30
 8003108:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800310c:	f04f 0b01 	mov.w	fp, #1
 8003110:	4637      	mov	r7, r6
 8003112:	463c      	mov	r4, r7
 8003114:	f814 3b01 	ldrb.w	r3, [r4], #1
 8003118:	2b00      	cmp	r3, #0
 800311a:	d13c      	bne.n	8003196 <_svfiprintf_r+0xce>
 800311c:	ebb7 0a06 	subs.w	sl, r7, r6
 8003120:	d00b      	beq.n	800313a <_svfiprintf_r+0x72>
 8003122:	4653      	mov	r3, sl
 8003124:	4632      	mov	r2, r6
 8003126:	4629      	mov	r1, r5
 8003128:	4640      	mov	r0, r8
 800312a:	f7ff ff71 	bl	8003010 <__ssputs_r>
 800312e:	3001      	adds	r0, #1
 8003130:	f000 80a3 	beq.w	800327a <_svfiprintf_r+0x1b2>
 8003134:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003136:	4453      	add	r3, sl
 8003138:	9309      	str	r3, [sp, #36]	; 0x24
 800313a:	783b      	ldrb	r3, [r7, #0]
 800313c:	2b00      	cmp	r3, #0
 800313e:	f000 809c 	beq.w	800327a <_svfiprintf_r+0x1b2>
 8003142:	2300      	movs	r3, #0
 8003144:	f04f 32ff 	mov.w	r2, #4294967295
 8003148:	9304      	str	r3, [sp, #16]
 800314a:	9307      	str	r3, [sp, #28]
 800314c:	9205      	str	r2, [sp, #20]
 800314e:	9306      	str	r3, [sp, #24]
 8003150:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003154:	931a      	str	r3, [sp, #104]	; 0x68
 8003156:	2205      	movs	r2, #5
 8003158:	7821      	ldrb	r1, [r4, #0]
 800315a:	4850      	ldr	r0, [pc, #320]	; (800329c <_svfiprintf_r+0x1d4>)
 800315c:	f7fd f838 	bl	80001d0 <memchr>
 8003160:	1c67      	adds	r7, r4, #1
 8003162:	9b04      	ldr	r3, [sp, #16]
 8003164:	b9d8      	cbnz	r0, 800319e <_svfiprintf_r+0xd6>
 8003166:	06d9      	lsls	r1, r3, #27
 8003168:	bf44      	itt	mi
 800316a:	2220      	movmi	r2, #32
 800316c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003170:	071a      	lsls	r2, r3, #28
 8003172:	bf44      	itt	mi
 8003174:	222b      	movmi	r2, #43	; 0x2b
 8003176:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800317a:	7822      	ldrb	r2, [r4, #0]
 800317c:	2a2a      	cmp	r2, #42	; 0x2a
 800317e:	d016      	beq.n	80031ae <_svfiprintf_r+0xe6>
 8003180:	9a07      	ldr	r2, [sp, #28]
 8003182:	2100      	movs	r1, #0
 8003184:	200a      	movs	r0, #10
 8003186:	4627      	mov	r7, r4
 8003188:	3401      	adds	r4, #1
 800318a:	783b      	ldrb	r3, [r7, #0]
 800318c:	3b30      	subs	r3, #48	; 0x30
 800318e:	2b09      	cmp	r3, #9
 8003190:	d951      	bls.n	8003236 <_svfiprintf_r+0x16e>
 8003192:	b1c9      	cbz	r1, 80031c8 <_svfiprintf_r+0x100>
 8003194:	e011      	b.n	80031ba <_svfiprintf_r+0xf2>
 8003196:	2b25      	cmp	r3, #37	; 0x25
 8003198:	d0c0      	beq.n	800311c <_svfiprintf_r+0x54>
 800319a:	4627      	mov	r7, r4
 800319c:	e7b9      	b.n	8003112 <_svfiprintf_r+0x4a>
 800319e:	4a3f      	ldr	r2, [pc, #252]	; (800329c <_svfiprintf_r+0x1d4>)
 80031a0:	1a80      	subs	r0, r0, r2
 80031a2:	fa0b f000 	lsl.w	r0, fp, r0
 80031a6:	4318      	orrs	r0, r3
 80031a8:	9004      	str	r0, [sp, #16]
 80031aa:	463c      	mov	r4, r7
 80031ac:	e7d3      	b.n	8003156 <_svfiprintf_r+0x8e>
 80031ae:	9a03      	ldr	r2, [sp, #12]
 80031b0:	1d11      	adds	r1, r2, #4
 80031b2:	6812      	ldr	r2, [r2, #0]
 80031b4:	9103      	str	r1, [sp, #12]
 80031b6:	2a00      	cmp	r2, #0
 80031b8:	db01      	blt.n	80031be <_svfiprintf_r+0xf6>
 80031ba:	9207      	str	r2, [sp, #28]
 80031bc:	e004      	b.n	80031c8 <_svfiprintf_r+0x100>
 80031be:	4252      	negs	r2, r2
 80031c0:	f043 0302 	orr.w	r3, r3, #2
 80031c4:	9207      	str	r2, [sp, #28]
 80031c6:	9304      	str	r3, [sp, #16]
 80031c8:	783b      	ldrb	r3, [r7, #0]
 80031ca:	2b2e      	cmp	r3, #46	; 0x2e
 80031cc:	d10e      	bne.n	80031ec <_svfiprintf_r+0x124>
 80031ce:	787b      	ldrb	r3, [r7, #1]
 80031d0:	2b2a      	cmp	r3, #42	; 0x2a
 80031d2:	f107 0101 	add.w	r1, r7, #1
 80031d6:	d132      	bne.n	800323e <_svfiprintf_r+0x176>
 80031d8:	9b03      	ldr	r3, [sp, #12]
 80031da:	1d1a      	adds	r2, r3, #4
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	9203      	str	r2, [sp, #12]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	bfb8      	it	lt
 80031e4:	f04f 33ff 	movlt.w	r3, #4294967295
 80031e8:	3702      	adds	r7, #2
 80031ea:	9305      	str	r3, [sp, #20]
 80031ec:	4c2c      	ldr	r4, [pc, #176]	; (80032a0 <_svfiprintf_r+0x1d8>)
 80031ee:	7839      	ldrb	r1, [r7, #0]
 80031f0:	2203      	movs	r2, #3
 80031f2:	4620      	mov	r0, r4
 80031f4:	f7fc ffec 	bl	80001d0 <memchr>
 80031f8:	b138      	cbz	r0, 800320a <_svfiprintf_r+0x142>
 80031fa:	2340      	movs	r3, #64	; 0x40
 80031fc:	1b00      	subs	r0, r0, r4
 80031fe:	fa03 f000 	lsl.w	r0, r3, r0
 8003202:	9b04      	ldr	r3, [sp, #16]
 8003204:	4303      	orrs	r3, r0
 8003206:	9304      	str	r3, [sp, #16]
 8003208:	3701      	adds	r7, #1
 800320a:	7839      	ldrb	r1, [r7, #0]
 800320c:	4825      	ldr	r0, [pc, #148]	; (80032a4 <_svfiprintf_r+0x1dc>)
 800320e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003212:	2206      	movs	r2, #6
 8003214:	1c7e      	adds	r6, r7, #1
 8003216:	f7fc ffdb 	bl	80001d0 <memchr>
 800321a:	2800      	cmp	r0, #0
 800321c:	d035      	beq.n	800328a <_svfiprintf_r+0x1c2>
 800321e:	4b22      	ldr	r3, [pc, #136]	; (80032a8 <_svfiprintf_r+0x1e0>)
 8003220:	b9fb      	cbnz	r3, 8003262 <_svfiprintf_r+0x19a>
 8003222:	9b03      	ldr	r3, [sp, #12]
 8003224:	3307      	adds	r3, #7
 8003226:	f023 0307 	bic.w	r3, r3, #7
 800322a:	3308      	adds	r3, #8
 800322c:	9303      	str	r3, [sp, #12]
 800322e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003230:	444b      	add	r3, r9
 8003232:	9309      	str	r3, [sp, #36]	; 0x24
 8003234:	e76c      	b.n	8003110 <_svfiprintf_r+0x48>
 8003236:	fb00 3202 	mla	r2, r0, r2, r3
 800323a:	2101      	movs	r1, #1
 800323c:	e7a3      	b.n	8003186 <_svfiprintf_r+0xbe>
 800323e:	2300      	movs	r3, #0
 8003240:	9305      	str	r3, [sp, #20]
 8003242:	4618      	mov	r0, r3
 8003244:	240a      	movs	r4, #10
 8003246:	460f      	mov	r7, r1
 8003248:	3101      	adds	r1, #1
 800324a:	783a      	ldrb	r2, [r7, #0]
 800324c:	3a30      	subs	r2, #48	; 0x30
 800324e:	2a09      	cmp	r2, #9
 8003250:	d903      	bls.n	800325a <_svfiprintf_r+0x192>
 8003252:	2b00      	cmp	r3, #0
 8003254:	d0ca      	beq.n	80031ec <_svfiprintf_r+0x124>
 8003256:	9005      	str	r0, [sp, #20]
 8003258:	e7c8      	b.n	80031ec <_svfiprintf_r+0x124>
 800325a:	fb04 2000 	mla	r0, r4, r0, r2
 800325e:	2301      	movs	r3, #1
 8003260:	e7f1      	b.n	8003246 <_svfiprintf_r+0x17e>
 8003262:	ab03      	add	r3, sp, #12
 8003264:	9300      	str	r3, [sp, #0]
 8003266:	462a      	mov	r2, r5
 8003268:	4b10      	ldr	r3, [pc, #64]	; (80032ac <_svfiprintf_r+0x1e4>)
 800326a:	a904      	add	r1, sp, #16
 800326c:	4640      	mov	r0, r8
 800326e:	f3af 8000 	nop.w
 8003272:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003276:	4681      	mov	r9, r0
 8003278:	d1d9      	bne.n	800322e <_svfiprintf_r+0x166>
 800327a:	89ab      	ldrh	r3, [r5, #12]
 800327c:	065b      	lsls	r3, r3, #25
 800327e:	f53f af38 	bmi.w	80030f2 <_svfiprintf_r+0x2a>
 8003282:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003284:	b01d      	add	sp, #116	; 0x74
 8003286:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800328a:	ab03      	add	r3, sp, #12
 800328c:	9300      	str	r3, [sp, #0]
 800328e:	462a      	mov	r2, r5
 8003290:	4b06      	ldr	r3, [pc, #24]	; (80032ac <_svfiprintf_r+0x1e4>)
 8003292:	a904      	add	r1, sp, #16
 8003294:	4640      	mov	r0, r8
 8003296:	f000 f881 	bl	800339c <_printf_i>
 800329a:	e7ea      	b.n	8003272 <_svfiprintf_r+0x1aa>
 800329c:	08003854 	.word	0x08003854
 80032a0:	0800385a 	.word	0x0800385a
 80032a4:	0800385e 	.word	0x0800385e
 80032a8:	00000000 	.word	0x00000000
 80032ac:	08003011 	.word	0x08003011

080032b0 <_printf_common>:
 80032b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80032b4:	4691      	mov	r9, r2
 80032b6:	461f      	mov	r7, r3
 80032b8:	688a      	ldr	r2, [r1, #8]
 80032ba:	690b      	ldr	r3, [r1, #16]
 80032bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80032c0:	4293      	cmp	r3, r2
 80032c2:	bfb8      	it	lt
 80032c4:	4613      	movlt	r3, r2
 80032c6:	f8c9 3000 	str.w	r3, [r9]
 80032ca:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80032ce:	4606      	mov	r6, r0
 80032d0:	460c      	mov	r4, r1
 80032d2:	b112      	cbz	r2, 80032da <_printf_common+0x2a>
 80032d4:	3301      	adds	r3, #1
 80032d6:	f8c9 3000 	str.w	r3, [r9]
 80032da:	6823      	ldr	r3, [r4, #0]
 80032dc:	0699      	lsls	r1, r3, #26
 80032de:	bf42      	ittt	mi
 80032e0:	f8d9 3000 	ldrmi.w	r3, [r9]
 80032e4:	3302      	addmi	r3, #2
 80032e6:	f8c9 3000 	strmi.w	r3, [r9]
 80032ea:	6825      	ldr	r5, [r4, #0]
 80032ec:	f015 0506 	ands.w	r5, r5, #6
 80032f0:	d107      	bne.n	8003302 <_printf_common+0x52>
 80032f2:	f104 0a19 	add.w	sl, r4, #25
 80032f6:	68e3      	ldr	r3, [r4, #12]
 80032f8:	f8d9 2000 	ldr.w	r2, [r9]
 80032fc:	1a9b      	subs	r3, r3, r2
 80032fe:	429d      	cmp	r5, r3
 8003300:	db29      	blt.n	8003356 <_printf_common+0xa6>
 8003302:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003306:	6822      	ldr	r2, [r4, #0]
 8003308:	3300      	adds	r3, #0
 800330a:	bf18      	it	ne
 800330c:	2301      	movne	r3, #1
 800330e:	0692      	lsls	r2, r2, #26
 8003310:	d42e      	bmi.n	8003370 <_printf_common+0xc0>
 8003312:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003316:	4639      	mov	r1, r7
 8003318:	4630      	mov	r0, r6
 800331a:	47c0      	blx	r8
 800331c:	3001      	adds	r0, #1
 800331e:	d021      	beq.n	8003364 <_printf_common+0xb4>
 8003320:	6823      	ldr	r3, [r4, #0]
 8003322:	68e5      	ldr	r5, [r4, #12]
 8003324:	f8d9 2000 	ldr.w	r2, [r9]
 8003328:	f003 0306 	and.w	r3, r3, #6
 800332c:	2b04      	cmp	r3, #4
 800332e:	bf08      	it	eq
 8003330:	1aad      	subeq	r5, r5, r2
 8003332:	68a3      	ldr	r3, [r4, #8]
 8003334:	6922      	ldr	r2, [r4, #16]
 8003336:	bf0c      	ite	eq
 8003338:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800333c:	2500      	movne	r5, #0
 800333e:	4293      	cmp	r3, r2
 8003340:	bfc4      	itt	gt
 8003342:	1a9b      	subgt	r3, r3, r2
 8003344:	18ed      	addgt	r5, r5, r3
 8003346:	f04f 0900 	mov.w	r9, #0
 800334a:	341a      	adds	r4, #26
 800334c:	454d      	cmp	r5, r9
 800334e:	d11b      	bne.n	8003388 <_printf_common+0xd8>
 8003350:	2000      	movs	r0, #0
 8003352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003356:	2301      	movs	r3, #1
 8003358:	4652      	mov	r2, sl
 800335a:	4639      	mov	r1, r7
 800335c:	4630      	mov	r0, r6
 800335e:	47c0      	blx	r8
 8003360:	3001      	adds	r0, #1
 8003362:	d103      	bne.n	800336c <_printf_common+0xbc>
 8003364:	f04f 30ff 	mov.w	r0, #4294967295
 8003368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800336c:	3501      	adds	r5, #1
 800336e:	e7c2      	b.n	80032f6 <_printf_common+0x46>
 8003370:	18e1      	adds	r1, r4, r3
 8003372:	1c5a      	adds	r2, r3, #1
 8003374:	2030      	movs	r0, #48	; 0x30
 8003376:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800337a:	4422      	add	r2, r4
 800337c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003380:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003384:	3302      	adds	r3, #2
 8003386:	e7c4      	b.n	8003312 <_printf_common+0x62>
 8003388:	2301      	movs	r3, #1
 800338a:	4622      	mov	r2, r4
 800338c:	4639      	mov	r1, r7
 800338e:	4630      	mov	r0, r6
 8003390:	47c0      	blx	r8
 8003392:	3001      	adds	r0, #1
 8003394:	d0e6      	beq.n	8003364 <_printf_common+0xb4>
 8003396:	f109 0901 	add.w	r9, r9, #1
 800339a:	e7d7      	b.n	800334c <_printf_common+0x9c>

0800339c <_printf_i>:
 800339c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80033a0:	4617      	mov	r7, r2
 80033a2:	7e0a      	ldrb	r2, [r1, #24]
 80033a4:	b085      	sub	sp, #20
 80033a6:	2a6e      	cmp	r2, #110	; 0x6e
 80033a8:	4698      	mov	r8, r3
 80033aa:	4606      	mov	r6, r0
 80033ac:	460c      	mov	r4, r1
 80033ae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80033b0:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 80033b4:	f000 80bc 	beq.w	8003530 <_printf_i+0x194>
 80033b8:	d81a      	bhi.n	80033f0 <_printf_i+0x54>
 80033ba:	2a63      	cmp	r2, #99	; 0x63
 80033bc:	d02e      	beq.n	800341c <_printf_i+0x80>
 80033be:	d80a      	bhi.n	80033d6 <_printf_i+0x3a>
 80033c0:	2a00      	cmp	r2, #0
 80033c2:	f000 80c8 	beq.w	8003556 <_printf_i+0x1ba>
 80033c6:	2a58      	cmp	r2, #88	; 0x58
 80033c8:	f000 808a 	beq.w	80034e0 <_printf_i+0x144>
 80033cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80033d0:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 80033d4:	e02a      	b.n	800342c <_printf_i+0x90>
 80033d6:	2a64      	cmp	r2, #100	; 0x64
 80033d8:	d001      	beq.n	80033de <_printf_i+0x42>
 80033da:	2a69      	cmp	r2, #105	; 0x69
 80033dc:	d1f6      	bne.n	80033cc <_printf_i+0x30>
 80033de:	6821      	ldr	r1, [r4, #0]
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	f011 0f80 	tst.w	r1, #128	; 0x80
 80033e6:	d023      	beq.n	8003430 <_printf_i+0x94>
 80033e8:	1d11      	adds	r1, r2, #4
 80033ea:	6019      	str	r1, [r3, #0]
 80033ec:	6813      	ldr	r3, [r2, #0]
 80033ee:	e027      	b.n	8003440 <_printf_i+0xa4>
 80033f0:	2a73      	cmp	r2, #115	; 0x73
 80033f2:	f000 80b4 	beq.w	800355e <_printf_i+0x1c2>
 80033f6:	d808      	bhi.n	800340a <_printf_i+0x6e>
 80033f8:	2a6f      	cmp	r2, #111	; 0x6f
 80033fa:	d02a      	beq.n	8003452 <_printf_i+0xb6>
 80033fc:	2a70      	cmp	r2, #112	; 0x70
 80033fe:	d1e5      	bne.n	80033cc <_printf_i+0x30>
 8003400:	680a      	ldr	r2, [r1, #0]
 8003402:	f042 0220 	orr.w	r2, r2, #32
 8003406:	600a      	str	r2, [r1, #0]
 8003408:	e003      	b.n	8003412 <_printf_i+0x76>
 800340a:	2a75      	cmp	r2, #117	; 0x75
 800340c:	d021      	beq.n	8003452 <_printf_i+0xb6>
 800340e:	2a78      	cmp	r2, #120	; 0x78
 8003410:	d1dc      	bne.n	80033cc <_printf_i+0x30>
 8003412:	2278      	movs	r2, #120	; 0x78
 8003414:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8003418:	496e      	ldr	r1, [pc, #440]	; (80035d4 <_printf_i+0x238>)
 800341a:	e064      	b.n	80034e6 <_printf_i+0x14a>
 800341c:	681a      	ldr	r2, [r3, #0]
 800341e:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8003422:	1d11      	adds	r1, r2, #4
 8003424:	6019      	str	r1, [r3, #0]
 8003426:	6813      	ldr	r3, [r2, #0]
 8003428:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800342c:	2301      	movs	r3, #1
 800342e:	e0a3      	b.n	8003578 <_printf_i+0x1dc>
 8003430:	f011 0f40 	tst.w	r1, #64	; 0x40
 8003434:	f102 0104 	add.w	r1, r2, #4
 8003438:	6019      	str	r1, [r3, #0]
 800343a:	d0d7      	beq.n	80033ec <_printf_i+0x50>
 800343c:	f9b2 3000 	ldrsh.w	r3, [r2]
 8003440:	2b00      	cmp	r3, #0
 8003442:	da03      	bge.n	800344c <_printf_i+0xb0>
 8003444:	222d      	movs	r2, #45	; 0x2d
 8003446:	425b      	negs	r3, r3
 8003448:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800344c:	4962      	ldr	r1, [pc, #392]	; (80035d8 <_printf_i+0x23c>)
 800344e:	220a      	movs	r2, #10
 8003450:	e017      	b.n	8003482 <_printf_i+0xe6>
 8003452:	6820      	ldr	r0, [r4, #0]
 8003454:	6819      	ldr	r1, [r3, #0]
 8003456:	f010 0f80 	tst.w	r0, #128	; 0x80
 800345a:	d003      	beq.n	8003464 <_printf_i+0xc8>
 800345c:	1d08      	adds	r0, r1, #4
 800345e:	6018      	str	r0, [r3, #0]
 8003460:	680b      	ldr	r3, [r1, #0]
 8003462:	e006      	b.n	8003472 <_printf_i+0xd6>
 8003464:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003468:	f101 0004 	add.w	r0, r1, #4
 800346c:	6018      	str	r0, [r3, #0]
 800346e:	d0f7      	beq.n	8003460 <_printf_i+0xc4>
 8003470:	880b      	ldrh	r3, [r1, #0]
 8003472:	4959      	ldr	r1, [pc, #356]	; (80035d8 <_printf_i+0x23c>)
 8003474:	2a6f      	cmp	r2, #111	; 0x6f
 8003476:	bf14      	ite	ne
 8003478:	220a      	movne	r2, #10
 800347a:	2208      	moveq	r2, #8
 800347c:	2000      	movs	r0, #0
 800347e:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8003482:	6865      	ldr	r5, [r4, #4]
 8003484:	60a5      	str	r5, [r4, #8]
 8003486:	2d00      	cmp	r5, #0
 8003488:	f2c0 809c 	blt.w	80035c4 <_printf_i+0x228>
 800348c:	6820      	ldr	r0, [r4, #0]
 800348e:	f020 0004 	bic.w	r0, r0, #4
 8003492:	6020      	str	r0, [r4, #0]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d13f      	bne.n	8003518 <_printf_i+0x17c>
 8003498:	2d00      	cmp	r5, #0
 800349a:	f040 8095 	bne.w	80035c8 <_printf_i+0x22c>
 800349e:	4675      	mov	r5, lr
 80034a0:	2a08      	cmp	r2, #8
 80034a2:	d10b      	bne.n	80034bc <_printf_i+0x120>
 80034a4:	6823      	ldr	r3, [r4, #0]
 80034a6:	07da      	lsls	r2, r3, #31
 80034a8:	d508      	bpl.n	80034bc <_printf_i+0x120>
 80034aa:	6923      	ldr	r3, [r4, #16]
 80034ac:	6862      	ldr	r2, [r4, #4]
 80034ae:	429a      	cmp	r2, r3
 80034b0:	bfde      	ittt	le
 80034b2:	2330      	movle	r3, #48	; 0x30
 80034b4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80034b8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80034bc:	ebae 0305 	sub.w	r3, lr, r5
 80034c0:	6123      	str	r3, [r4, #16]
 80034c2:	f8cd 8000 	str.w	r8, [sp]
 80034c6:	463b      	mov	r3, r7
 80034c8:	aa03      	add	r2, sp, #12
 80034ca:	4621      	mov	r1, r4
 80034cc:	4630      	mov	r0, r6
 80034ce:	f7ff feef 	bl	80032b0 <_printf_common>
 80034d2:	3001      	adds	r0, #1
 80034d4:	d155      	bne.n	8003582 <_printf_i+0x1e6>
 80034d6:	f04f 30ff 	mov.w	r0, #4294967295
 80034da:	b005      	add	sp, #20
 80034dc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80034e0:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 80034e4:	493c      	ldr	r1, [pc, #240]	; (80035d8 <_printf_i+0x23c>)
 80034e6:	6822      	ldr	r2, [r4, #0]
 80034e8:	6818      	ldr	r0, [r3, #0]
 80034ea:	f012 0f80 	tst.w	r2, #128	; 0x80
 80034ee:	f100 0504 	add.w	r5, r0, #4
 80034f2:	601d      	str	r5, [r3, #0]
 80034f4:	d001      	beq.n	80034fa <_printf_i+0x15e>
 80034f6:	6803      	ldr	r3, [r0, #0]
 80034f8:	e002      	b.n	8003500 <_printf_i+0x164>
 80034fa:	0655      	lsls	r5, r2, #25
 80034fc:	d5fb      	bpl.n	80034f6 <_printf_i+0x15a>
 80034fe:	8803      	ldrh	r3, [r0, #0]
 8003500:	07d0      	lsls	r0, r2, #31
 8003502:	bf44      	itt	mi
 8003504:	f042 0220 	orrmi.w	r2, r2, #32
 8003508:	6022      	strmi	r2, [r4, #0]
 800350a:	b91b      	cbnz	r3, 8003514 <_printf_i+0x178>
 800350c:	6822      	ldr	r2, [r4, #0]
 800350e:	f022 0220 	bic.w	r2, r2, #32
 8003512:	6022      	str	r2, [r4, #0]
 8003514:	2210      	movs	r2, #16
 8003516:	e7b1      	b.n	800347c <_printf_i+0xe0>
 8003518:	4675      	mov	r5, lr
 800351a:	fbb3 f0f2 	udiv	r0, r3, r2
 800351e:	fb02 3310 	mls	r3, r2, r0, r3
 8003522:	5ccb      	ldrb	r3, [r1, r3]
 8003524:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003528:	4603      	mov	r3, r0
 800352a:	2800      	cmp	r0, #0
 800352c:	d1f5      	bne.n	800351a <_printf_i+0x17e>
 800352e:	e7b7      	b.n	80034a0 <_printf_i+0x104>
 8003530:	6808      	ldr	r0, [r1, #0]
 8003532:	681a      	ldr	r2, [r3, #0]
 8003534:	6949      	ldr	r1, [r1, #20]
 8003536:	f010 0f80 	tst.w	r0, #128	; 0x80
 800353a:	d004      	beq.n	8003546 <_printf_i+0x1aa>
 800353c:	1d10      	adds	r0, r2, #4
 800353e:	6018      	str	r0, [r3, #0]
 8003540:	6813      	ldr	r3, [r2, #0]
 8003542:	6019      	str	r1, [r3, #0]
 8003544:	e007      	b.n	8003556 <_printf_i+0x1ba>
 8003546:	f010 0f40 	tst.w	r0, #64	; 0x40
 800354a:	f102 0004 	add.w	r0, r2, #4
 800354e:	6018      	str	r0, [r3, #0]
 8003550:	6813      	ldr	r3, [r2, #0]
 8003552:	d0f6      	beq.n	8003542 <_printf_i+0x1a6>
 8003554:	8019      	strh	r1, [r3, #0]
 8003556:	2300      	movs	r3, #0
 8003558:	6123      	str	r3, [r4, #16]
 800355a:	4675      	mov	r5, lr
 800355c:	e7b1      	b.n	80034c2 <_printf_i+0x126>
 800355e:	681a      	ldr	r2, [r3, #0]
 8003560:	1d11      	adds	r1, r2, #4
 8003562:	6019      	str	r1, [r3, #0]
 8003564:	6815      	ldr	r5, [r2, #0]
 8003566:	6862      	ldr	r2, [r4, #4]
 8003568:	2100      	movs	r1, #0
 800356a:	4628      	mov	r0, r5
 800356c:	f7fc fe30 	bl	80001d0 <memchr>
 8003570:	b108      	cbz	r0, 8003576 <_printf_i+0x1da>
 8003572:	1b40      	subs	r0, r0, r5
 8003574:	6060      	str	r0, [r4, #4]
 8003576:	6863      	ldr	r3, [r4, #4]
 8003578:	6123      	str	r3, [r4, #16]
 800357a:	2300      	movs	r3, #0
 800357c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003580:	e79f      	b.n	80034c2 <_printf_i+0x126>
 8003582:	6923      	ldr	r3, [r4, #16]
 8003584:	462a      	mov	r2, r5
 8003586:	4639      	mov	r1, r7
 8003588:	4630      	mov	r0, r6
 800358a:	47c0      	blx	r8
 800358c:	3001      	adds	r0, #1
 800358e:	d0a2      	beq.n	80034d6 <_printf_i+0x13a>
 8003590:	6823      	ldr	r3, [r4, #0]
 8003592:	079b      	lsls	r3, r3, #30
 8003594:	d507      	bpl.n	80035a6 <_printf_i+0x20a>
 8003596:	2500      	movs	r5, #0
 8003598:	f104 0919 	add.w	r9, r4, #25
 800359c:	68e3      	ldr	r3, [r4, #12]
 800359e:	9a03      	ldr	r2, [sp, #12]
 80035a0:	1a9b      	subs	r3, r3, r2
 80035a2:	429d      	cmp	r5, r3
 80035a4:	db05      	blt.n	80035b2 <_printf_i+0x216>
 80035a6:	68e0      	ldr	r0, [r4, #12]
 80035a8:	9b03      	ldr	r3, [sp, #12]
 80035aa:	4298      	cmp	r0, r3
 80035ac:	bfb8      	it	lt
 80035ae:	4618      	movlt	r0, r3
 80035b0:	e793      	b.n	80034da <_printf_i+0x13e>
 80035b2:	2301      	movs	r3, #1
 80035b4:	464a      	mov	r2, r9
 80035b6:	4639      	mov	r1, r7
 80035b8:	4630      	mov	r0, r6
 80035ba:	47c0      	blx	r8
 80035bc:	3001      	adds	r0, #1
 80035be:	d08a      	beq.n	80034d6 <_printf_i+0x13a>
 80035c0:	3501      	adds	r5, #1
 80035c2:	e7eb      	b.n	800359c <_printf_i+0x200>
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d1a7      	bne.n	8003518 <_printf_i+0x17c>
 80035c8:	780b      	ldrb	r3, [r1, #0]
 80035ca:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80035ce:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80035d2:	e765      	b.n	80034a0 <_printf_i+0x104>
 80035d4:	08003876 	.word	0x08003876
 80035d8:	08003865 	.word	0x08003865

080035dc <memcpy>:
 80035dc:	b510      	push	{r4, lr}
 80035de:	1e43      	subs	r3, r0, #1
 80035e0:	440a      	add	r2, r1
 80035e2:	4291      	cmp	r1, r2
 80035e4:	d100      	bne.n	80035e8 <memcpy+0xc>
 80035e6:	bd10      	pop	{r4, pc}
 80035e8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80035ec:	f803 4f01 	strb.w	r4, [r3, #1]!
 80035f0:	e7f7      	b.n	80035e2 <memcpy+0x6>

080035f2 <memmove>:
 80035f2:	4288      	cmp	r0, r1
 80035f4:	b510      	push	{r4, lr}
 80035f6:	eb01 0302 	add.w	r3, r1, r2
 80035fa:	d803      	bhi.n	8003604 <memmove+0x12>
 80035fc:	1e42      	subs	r2, r0, #1
 80035fe:	4299      	cmp	r1, r3
 8003600:	d10c      	bne.n	800361c <memmove+0x2a>
 8003602:	bd10      	pop	{r4, pc}
 8003604:	4298      	cmp	r0, r3
 8003606:	d2f9      	bcs.n	80035fc <memmove+0xa>
 8003608:	1881      	adds	r1, r0, r2
 800360a:	1ad2      	subs	r2, r2, r3
 800360c:	42d3      	cmn	r3, r2
 800360e:	d100      	bne.n	8003612 <memmove+0x20>
 8003610:	bd10      	pop	{r4, pc}
 8003612:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003616:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800361a:	e7f7      	b.n	800360c <memmove+0x1a>
 800361c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003620:	f802 4f01 	strb.w	r4, [r2, #1]!
 8003624:	e7eb      	b.n	80035fe <memmove+0xc>
	...

08003628 <_free_r>:
 8003628:	b538      	push	{r3, r4, r5, lr}
 800362a:	4605      	mov	r5, r0
 800362c:	2900      	cmp	r1, #0
 800362e:	d045      	beq.n	80036bc <_free_r+0x94>
 8003630:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003634:	1f0c      	subs	r4, r1, #4
 8003636:	2b00      	cmp	r3, #0
 8003638:	bfb8      	it	lt
 800363a:	18e4      	addlt	r4, r4, r3
 800363c:	f000 f8d6 	bl	80037ec <__malloc_lock>
 8003640:	4a1f      	ldr	r2, [pc, #124]	; (80036c0 <_free_r+0x98>)
 8003642:	6813      	ldr	r3, [r2, #0]
 8003644:	4610      	mov	r0, r2
 8003646:	b933      	cbnz	r3, 8003656 <_free_r+0x2e>
 8003648:	6063      	str	r3, [r4, #4]
 800364a:	6014      	str	r4, [r2, #0]
 800364c:	4628      	mov	r0, r5
 800364e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003652:	f000 b8cc 	b.w	80037ee <__malloc_unlock>
 8003656:	42a3      	cmp	r3, r4
 8003658:	d90c      	bls.n	8003674 <_free_r+0x4c>
 800365a:	6821      	ldr	r1, [r4, #0]
 800365c:	1862      	adds	r2, r4, r1
 800365e:	4293      	cmp	r3, r2
 8003660:	bf04      	itt	eq
 8003662:	681a      	ldreq	r2, [r3, #0]
 8003664:	685b      	ldreq	r3, [r3, #4]
 8003666:	6063      	str	r3, [r4, #4]
 8003668:	bf04      	itt	eq
 800366a:	1852      	addeq	r2, r2, r1
 800366c:	6022      	streq	r2, [r4, #0]
 800366e:	6004      	str	r4, [r0, #0]
 8003670:	e7ec      	b.n	800364c <_free_r+0x24>
 8003672:	4613      	mov	r3, r2
 8003674:	685a      	ldr	r2, [r3, #4]
 8003676:	b10a      	cbz	r2, 800367c <_free_r+0x54>
 8003678:	42a2      	cmp	r2, r4
 800367a:	d9fa      	bls.n	8003672 <_free_r+0x4a>
 800367c:	6819      	ldr	r1, [r3, #0]
 800367e:	1858      	adds	r0, r3, r1
 8003680:	42a0      	cmp	r0, r4
 8003682:	d10b      	bne.n	800369c <_free_r+0x74>
 8003684:	6820      	ldr	r0, [r4, #0]
 8003686:	4401      	add	r1, r0
 8003688:	1858      	adds	r0, r3, r1
 800368a:	4282      	cmp	r2, r0
 800368c:	6019      	str	r1, [r3, #0]
 800368e:	d1dd      	bne.n	800364c <_free_r+0x24>
 8003690:	6810      	ldr	r0, [r2, #0]
 8003692:	6852      	ldr	r2, [r2, #4]
 8003694:	605a      	str	r2, [r3, #4]
 8003696:	4401      	add	r1, r0
 8003698:	6019      	str	r1, [r3, #0]
 800369a:	e7d7      	b.n	800364c <_free_r+0x24>
 800369c:	d902      	bls.n	80036a4 <_free_r+0x7c>
 800369e:	230c      	movs	r3, #12
 80036a0:	602b      	str	r3, [r5, #0]
 80036a2:	e7d3      	b.n	800364c <_free_r+0x24>
 80036a4:	6820      	ldr	r0, [r4, #0]
 80036a6:	1821      	adds	r1, r4, r0
 80036a8:	428a      	cmp	r2, r1
 80036aa:	bf04      	itt	eq
 80036ac:	6811      	ldreq	r1, [r2, #0]
 80036ae:	6852      	ldreq	r2, [r2, #4]
 80036b0:	6062      	str	r2, [r4, #4]
 80036b2:	bf04      	itt	eq
 80036b4:	1809      	addeq	r1, r1, r0
 80036b6:	6021      	streq	r1, [r4, #0]
 80036b8:	605c      	str	r4, [r3, #4]
 80036ba:	e7c7      	b.n	800364c <_free_r+0x24>
 80036bc:	bd38      	pop	{r3, r4, r5, pc}
 80036be:	bf00      	nop
 80036c0:	20000090 	.word	0x20000090

080036c4 <_malloc_r>:
 80036c4:	b570      	push	{r4, r5, r6, lr}
 80036c6:	1ccd      	adds	r5, r1, #3
 80036c8:	f025 0503 	bic.w	r5, r5, #3
 80036cc:	3508      	adds	r5, #8
 80036ce:	2d0c      	cmp	r5, #12
 80036d0:	bf38      	it	cc
 80036d2:	250c      	movcc	r5, #12
 80036d4:	2d00      	cmp	r5, #0
 80036d6:	4606      	mov	r6, r0
 80036d8:	db01      	blt.n	80036de <_malloc_r+0x1a>
 80036da:	42a9      	cmp	r1, r5
 80036dc:	d903      	bls.n	80036e6 <_malloc_r+0x22>
 80036de:	230c      	movs	r3, #12
 80036e0:	6033      	str	r3, [r6, #0]
 80036e2:	2000      	movs	r0, #0
 80036e4:	bd70      	pop	{r4, r5, r6, pc}
 80036e6:	f000 f881 	bl	80037ec <__malloc_lock>
 80036ea:	4a23      	ldr	r2, [pc, #140]	; (8003778 <_malloc_r+0xb4>)
 80036ec:	6814      	ldr	r4, [r2, #0]
 80036ee:	4621      	mov	r1, r4
 80036f0:	b991      	cbnz	r1, 8003718 <_malloc_r+0x54>
 80036f2:	4c22      	ldr	r4, [pc, #136]	; (800377c <_malloc_r+0xb8>)
 80036f4:	6823      	ldr	r3, [r4, #0]
 80036f6:	b91b      	cbnz	r3, 8003700 <_malloc_r+0x3c>
 80036f8:	4630      	mov	r0, r6
 80036fa:	f000 f867 	bl	80037cc <_sbrk_r>
 80036fe:	6020      	str	r0, [r4, #0]
 8003700:	4629      	mov	r1, r5
 8003702:	4630      	mov	r0, r6
 8003704:	f000 f862 	bl	80037cc <_sbrk_r>
 8003708:	1c43      	adds	r3, r0, #1
 800370a:	d126      	bne.n	800375a <_malloc_r+0x96>
 800370c:	230c      	movs	r3, #12
 800370e:	6033      	str	r3, [r6, #0]
 8003710:	4630      	mov	r0, r6
 8003712:	f000 f86c 	bl	80037ee <__malloc_unlock>
 8003716:	e7e4      	b.n	80036e2 <_malloc_r+0x1e>
 8003718:	680b      	ldr	r3, [r1, #0]
 800371a:	1b5b      	subs	r3, r3, r5
 800371c:	d41a      	bmi.n	8003754 <_malloc_r+0x90>
 800371e:	2b0b      	cmp	r3, #11
 8003720:	d90f      	bls.n	8003742 <_malloc_r+0x7e>
 8003722:	600b      	str	r3, [r1, #0]
 8003724:	50cd      	str	r5, [r1, r3]
 8003726:	18cc      	adds	r4, r1, r3
 8003728:	4630      	mov	r0, r6
 800372a:	f000 f860 	bl	80037ee <__malloc_unlock>
 800372e:	f104 000b 	add.w	r0, r4, #11
 8003732:	1d23      	adds	r3, r4, #4
 8003734:	f020 0007 	bic.w	r0, r0, #7
 8003738:	1ac3      	subs	r3, r0, r3
 800373a:	d01b      	beq.n	8003774 <_malloc_r+0xb0>
 800373c:	425a      	negs	r2, r3
 800373e:	50e2      	str	r2, [r4, r3]
 8003740:	bd70      	pop	{r4, r5, r6, pc}
 8003742:	428c      	cmp	r4, r1
 8003744:	bf0d      	iteet	eq
 8003746:	6863      	ldreq	r3, [r4, #4]
 8003748:	684b      	ldrne	r3, [r1, #4]
 800374a:	6063      	strne	r3, [r4, #4]
 800374c:	6013      	streq	r3, [r2, #0]
 800374e:	bf18      	it	ne
 8003750:	460c      	movne	r4, r1
 8003752:	e7e9      	b.n	8003728 <_malloc_r+0x64>
 8003754:	460c      	mov	r4, r1
 8003756:	6849      	ldr	r1, [r1, #4]
 8003758:	e7ca      	b.n	80036f0 <_malloc_r+0x2c>
 800375a:	1cc4      	adds	r4, r0, #3
 800375c:	f024 0403 	bic.w	r4, r4, #3
 8003760:	42a0      	cmp	r0, r4
 8003762:	d005      	beq.n	8003770 <_malloc_r+0xac>
 8003764:	1a21      	subs	r1, r4, r0
 8003766:	4630      	mov	r0, r6
 8003768:	f000 f830 	bl	80037cc <_sbrk_r>
 800376c:	3001      	adds	r0, #1
 800376e:	d0cd      	beq.n	800370c <_malloc_r+0x48>
 8003770:	6025      	str	r5, [r4, #0]
 8003772:	e7d9      	b.n	8003728 <_malloc_r+0x64>
 8003774:	bd70      	pop	{r4, r5, r6, pc}
 8003776:	bf00      	nop
 8003778:	20000090 	.word	0x20000090
 800377c:	20000094 	.word	0x20000094

08003780 <_realloc_r>:
 8003780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003782:	4607      	mov	r7, r0
 8003784:	4614      	mov	r4, r2
 8003786:	460e      	mov	r6, r1
 8003788:	b921      	cbnz	r1, 8003794 <_realloc_r+0x14>
 800378a:	4611      	mov	r1, r2
 800378c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003790:	f7ff bf98 	b.w	80036c4 <_malloc_r>
 8003794:	b922      	cbnz	r2, 80037a0 <_realloc_r+0x20>
 8003796:	f7ff ff47 	bl	8003628 <_free_r>
 800379a:	4625      	mov	r5, r4
 800379c:	4628      	mov	r0, r5
 800379e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80037a0:	f000 f826 	bl	80037f0 <_malloc_usable_size_r>
 80037a4:	4284      	cmp	r4, r0
 80037a6:	d90f      	bls.n	80037c8 <_realloc_r+0x48>
 80037a8:	4621      	mov	r1, r4
 80037aa:	4638      	mov	r0, r7
 80037ac:	f7ff ff8a 	bl	80036c4 <_malloc_r>
 80037b0:	4605      	mov	r5, r0
 80037b2:	2800      	cmp	r0, #0
 80037b4:	d0f2      	beq.n	800379c <_realloc_r+0x1c>
 80037b6:	4631      	mov	r1, r6
 80037b8:	4622      	mov	r2, r4
 80037ba:	f7ff ff0f 	bl	80035dc <memcpy>
 80037be:	4631      	mov	r1, r6
 80037c0:	4638      	mov	r0, r7
 80037c2:	f7ff ff31 	bl	8003628 <_free_r>
 80037c6:	e7e9      	b.n	800379c <_realloc_r+0x1c>
 80037c8:	4635      	mov	r5, r6
 80037ca:	e7e7      	b.n	800379c <_realloc_r+0x1c>

080037cc <_sbrk_r>:
 80037cc:	b538      	push	{r3, r4, r5, lr}
 80037ce:	4c06      	ldr	r4, [pc, #24]	; (80037e8 <_sbrk_r+0x1c>)
 80037d0:	2300      	movs	r3, #0
 80037d2:	4605      	mov	r5, r0
 80037d4:	4608      	mov	r0, r1
 80037d6:	6023      	str	r3, [r4, #0]
 80037d8:	f7fd f8e6 	bl	80009a8 <_sbrk>
 80037dc:	1c43      	adds	r3, r0, #1
 80037de:	d102      	bne.n	80037e6 <_sbrk_r+0x1a>
 80037e0:	6823      	ldr	r3, [r4, #0]
 80037e2:	b103      	cbz	r3, 80037e6 <_sbrk_r+0x1a>
 80037e4:	602b      	str	r3, [r5, #0]
 80037e6:	bd38      	pop	{r3, r4, r5, pc}
 80037e8:	200001a0 	.word	0x200001a0

080037ec <__malloc_lock>:
 80037ec:	4770      	bx	lr

080037ee <__malloc_unlock>:
 80037ee:	4770      	bx	lr

080037f0 <_malloc_usable_size_r>:
 80037f0:	f851 0c04 	ldr.w	r0, [r1, #-4]
 80037f4:	2800      	cmp	r0, #0
 80037f6:	f1a0 0004 	sub.w	r0, r0, #4
 80037fa:	bfbc      	itt	lt
 80037fc:	580b      	ldrlt	r3, [r1, r0]
 80037fe:	18c0      	addlt	r0, r0, r3
 8003800:	4770      	bx	lr
	...

08003804 <_init>:
 8003804:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003806:	bf00      	nop
 8003808:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800380a:	bc08      	pop	{r3}
 800380c:	469e      	mov	lr, r3
 800380e:	4770      	bx	lr

08003810 <_fini>:
 8003810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003812:	bf00      	nop
 8003814:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003816:	bc08      	pop	{r3}
 8003818:	469e      	mov	lr, r3
 800381a:	4770      	bx	lr
