# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do Dosificador-Tintometrico_run_msim_gate_verilog.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+. {Dosificador-Tintometrico.vo}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Top
# 
# Top level modules:
# 	Top
# 
# vlog -vlog01compat -work work +incdir+C:/Users/facun/Desktop/Proyecto-Final-TD1/Quartus/simulation/modelsim {C:/Users/facun/Desktop/Proyecto-Final-TD1/Quartus/simulation/modelsim/Drv_display_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Drv_display_tb
# 
# Top level modules:
# 	Drv_display_tb
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L cycloneii_ver -L gate_work -L work -voptargs="+acc"  Drv_display_tb
# vsim +transport_int_delays +transport_path_delays -L cycloneii_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps Drv_display_tb 
# Loading work.Drv_display_tb
# ** Error: (vsim-3033) C:/Users/facun/Desktop/Proyecto-Final-TD1/Quartus/simulation/modelsim/Drv_display_tb.v(18): Instantiation of 'Drv_display' failed. The design unit was not found.
# 
#         Region: /Drv_display_tb
#         Searched libraries:
#             C:/altera/13.0sp1/modelsim_ase/altera/verilog/cycloneii
#             C:/Users/facun/Desktop/Proyecto-Final-TD1/Quartus/simulation/modelsim/gate_work
#             C:/Users/facun/Desktop/Proyecto-Final-TD1/Quartus/simulation/modelsim/gate_work
#             C:/Users/facun/Desktop/Proyecto-Final-TD1/Quartus/simulation/modelsim/gate_work
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./Dosificador-Tintometrico_run_msim_gate_verilog.do PAUSED at line 12
