Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Mar 27 02:22:12 2025
| Host         : Kobe_Jr running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file counter_timing_summary_routed.rpt -pb counter_timing_summary_routed.pb -rpx counter_timing_summary_routed.rpx -warn_on_violation
| Design       : counter
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[10].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[11].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[12].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[13].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[14].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[15].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[16].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[17].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[18].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[19].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[1].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[20].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[21].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[22].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[23].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[24].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[25].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[26].dff_inst/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dff_gen_label[27].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[2].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[3].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[4].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[5].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[6].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[7].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[8].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_gen_label[9].dff_inst/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dff_inst0/Q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   68          inf        0.000                      0                   68           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ledReg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.697ns  (logic 4.008ns (59.848%)  route 2.689ns (40.152%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE                         0.000     0.000 r  ledReg_reg[2]/C
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ledReg_reg[2]/Q
                         net (fo=3, routed)           2.689     3.145    led_OBUF[2]
    R19                  OBUF (Prop_obuf_I_O)         3.552     6.697 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.697    led[2]
    R19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledReg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.950ns  (logic 4.128ns (69.381%)  route 1.822ns (30.619%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE                         0.000     0.000 r  ledReg_reg[3]/C
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ledReg_reg[3]/Q
                         net (fo=2, routed)           1.822     2.241    led_OBUF[3]
    T20                  OBUF (Prop_obuf_I_O)         3.709     5.950 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.950    led[3]
    T20                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledReg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.821ns  (logic 4.143ns (71.172%)  route 1.678ns (28.828%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE                         0.000     0.000 r  ledReg_reg[1]/C
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ledReg_reg[1]/Q
                         net (fo=4, routed)           1.678     2.097    led_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         3.724     5.821 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.821    led[1]
    P20                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledReg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.700ns  (logic 4.005ns (70.259%)  route 1.695ns (29.741%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE                         0.000     0.000 r  ledReg_reg[0]/C
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ledReg_reg[0]/Q
                         net (fo=5, routed)           1.695     2.151    led_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         3.549     5.700 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.700    led[0]
    N20                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            dff_gen_label[23].dff_inst/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.105ns  (logic 1.583ns (38.563%)  route 2.522ns (61.437%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF[0]_inst/O
                         net (fo=32, routed)          2.522     4.105    dff_gen_label[23].dff_inst/btn_IBUF[0]
    SLICE_X39Y20         FDCE                                         f  dff_gen_label[23].dff_inst/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            dff_gen_label[26].dff_inst/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.082ns  (logic 1.583ns (38.772%)  route 2.500ns (61.228%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF[0]_inst/O
                         net (fo=32, routed)          2.500     4.082    dff_gen_label[26].dff_inst/btn_IBUF[0]
    SLICE_X42Y20         FDCE                                         f  dff_gen_label[26].dff_inst/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            dff_gen_label[27].dff_inst/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.082ns  (logic 1.583ns (38.772%)  route 2.500ns (61.228%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF[0]_inst/O
                         net (fo=32, routed)          2.500     4.082    dff_gen_label[27].dff_inst/btn_IBUF[0]
    SLICE_X43Y20         FDCE                                         f  dff_gen_label[27].dff_inst/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            dff_gen_label[24].dff_inst/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.964ns  (logic 1.583ns (39.931%)  route 2.381ns (60.069%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF[0]_inst/O
                         net (fo=32, routed)          2.381     3.964    dff_gen_label[24].dff_inst/btn_IBUF[0]
    SLICE_X40Y20         FDCE                                         f  dff_gen_label[24].dff_inst/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            dff_gen_label[25].dff_inst/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.959ns  (logic 1.583ns (39.975%)  route 2.377ns (60.025%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF[0]_inst/O
                         net (fo=32, routed)          2.377     3.959    dff_gen_label[25].dff_inst/btn_IBUF[0]
    SLICE_X41Y20         FDCE                                         f  dff_gen_label[25].dff_inst/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            dff_gen_label[22].dff_inst/Q_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.944ns  (logic 1.583ns (40.133%)  route 2.361ns (59.867%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 f  btn_IBUF[0]_inst/O
                         net (fo=32, routed)          2.361     3.944    dff_gen_label[22].dff_inst/btn_IBUF[0]
    SLICE_X38Y21         FDCE                                         f  dff_gen_label[22].dff_inst/Q_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dff_gen_label[12].dff_inst/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            dff_gen_label[12].dff_inst/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDCE                         0.000     0.000 r  dff_gen_label[12].dff_inst/Q_reg/C
    SLICE_X43Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  dff_gen_label[12].dff_inst/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    dff_gen_label[12].dff_inst/Q_reg_0
    SLICE_X43Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  dff_gen_label[12].dff_inst/Q_i_1__11/O
                         net (fo=1, routed)           0.000     0.354    dff_gen_label[12].dff_inst/Q_i_1__11_n_0
    SLICE_X43Y24         FDCE                                         r  dff_gen_label[12].dff_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff_gen_label[16].dff_inst/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            dff_gen_label[16].dff_inst/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDCE                         0.000     0.000 r  dff_gen_label[16].dff_inst/Q_reg/C
    SLICE_X41Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  dff_gen_label[16].dff_inst/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    dff_gen_label[16].dff_inst/Q_reg_0
    SLICE_X41Y21         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  dff_gen_label[16].dff_inst/Q_i_1__15/O
                         net (fo=1, routed)           0.000     0.354    dff_gen_label[16].dff_inst/Q_i_1__15_n_0
    SLICE_X41Y21         FDCE                                         r  dff_gen_label[16].dff_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff_gen_label[19].dff_inst/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            dff_gen_label[19].dff_inst/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDCE                         0.000     0.000 r  dff_gen_label[19].dff_inst/Q_reg/C
    SLICE_X41Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  dff_gen_label[19].dff_inst/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    dff_gen_label[19].dff_inst/Q_reg_0
    SLICE_X41Y22         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  dff_gen_label[19].dff_inst/Q_i_1__18/O
                         net (fo=1, routed)           0.000     0.354    dff_gen_label[19].dff_inst/Q_i_1__18_n_0
    SLICE_X41Y22         FDCE                                         r  dff_gen_label[19].dff_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff_gen_label[20].dff_inst/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            dff_gen_label[20].dff_inst/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDCE                         0.000     0.000 r  dff_gen_label[20].dff_inst/Q_reg/C
    SLICE_X39Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  dff_gen_label[20].dff_inst/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    dff_gen_label[20].dff_inst/Q_reg_0
    SLICE_X39Y22         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  dff_gen_label[20].dff_inst/Q_i_1__19/O
                         net (fo=1, routed)           0.000     0.354    dff_gen_label[20].dff_inst/Q_i_1__19_n_0
    SLICE_X39Y22         FDCE                                         r  dff_gen_label[20].dff_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff_gen_label[23].dff_inst/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            dff_gen_label[23].dff_inst/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDCE                         0.000     0.000 r  dff_gen_label[23].dff_inst/Q_reg/C
    SLICE_X39Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  dff_gen_label[23].dff_inst/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    dff_gen_label[23].dff_inst/Q_reg_0
    SLICE_X39Y20         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  dff_gen_label[23].dff_inst/Q_i_1__22/O
                         net (fo=1, routed)           0.000     0.354    dff_gen_label[23].dff_inst/Q_i_1__22_n_0
    SLICE_X39Y20         FDCE                                         r  dff_gen_label[23].dff_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff_gen_label[25].dff_inst/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            dff_gen_label[25].dff_inst/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDCE                         0.000     0.000 r  dff_gen_label[25].dff_inst/Q_reg/C
    SLICE_X41Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  dff_gen_label[25].dff_inst/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    dff_gen_label[25].dff_inst/Q_reg_0
    SLICE_X41Y20         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  dff_gen_label[25].dff_inst/Q_i_1__24/O
                         net (fo=1, routed)           0.000     0.354    dff_gen_label[25].dff_inst/Q_i_1__24_n_0
    SLICE_X41Y20         FDCE                                         r  dff_gen_label[25].dff_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff_gen_label[3].dff_inst/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            dff_gen_label[3].dff_inst/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDCE                         0.000     0.000 r  dff_gen_label[3].dff_inst/Q_reg/C
    SLICE_X41Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  dff_gen_label[3].dff_inst/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    dff_gen_label[3].dff_inst/Q_reg_0
    SLICE_X41Y25         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  dff_gen_label[3].dff_inst/Q_i_1__2/O
                         net (fo=1, routed)           0.000     0.354    dff_gen_label[3].dff_inst/Q_i_1__2_n_0
    SLICE_X41Y25         FDCE                                         r  dff_gen_label[3].dff_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff_gen_label[6].dff_inst/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            dff_gen_label[6].dff_inst/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDCE                         0.000     0.000 r  dff_gen_label[6].dff_inst/Q_reg/C
    SLICE_X39Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  dff_gen_label[6].dff_inst/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    dff_gen_label[6].dff_inst/Q_reg_0
    SLICE_X39Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  dff_gen_label[6].dff_inst/Q_i_1__5/O
                         net (fo=1, routed)           0.000     0.354    dff_gen_label[6].dff_inst/Q_i_1__5_n_0
    SLICE_X39Y24         FDCE                                         r  dff_gen_label[6].dff_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff_gen_label[7].dff_inst/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            dff_gen_label[7].dff_inst/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDCE                         0.000     0.000 r  dff_gen_label[7].dff_inst/Q_reg/C
    SLICE_X39Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  dff_gen_label[7].dff_inst/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    dff_gen_label[7].dff_inst/Q_reg_0
    SLICE_X39Y23         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  dff_gen_label[7].dff_inst/Q_i_1__6/O
                         net (fo=1, routed)           0.000     0.354    dff_gen_label[7].dff_inst/Q_i_1__6_n_0
    SLICE_X39Y23         FDCE                                         r  dff_gen_label[7].dff_inst/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dff_inst0/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            dff_inst0/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDCE                         0.000     0.000 r  dff_inst0/Q_reg/C
    SLICE_X43Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  dff_inst0/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    dff_inst0/Q_reg_0
    SLICE_X43Y26         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  dff_inst0/Q_i_1/O
                         net (fo=1, routed)           0.000     0.354    dff_inst0/Q_i_1_n_0
    SLICE_X43Y26         FDCE                                         r  dff_inst0/Q_reg/D
  -------------------------------------------------------------------    -------------------





