// Seed: 2546841746
module module_0 (
    output tri0 id_0,
    output wand id_1,
    input  wand id_2,
    output wor  id_3
);
endmodule
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input uwire id_2,
    input tri1 id_3,
    output uwire id_4,
    input wor id_5,
    output wand id_6,
    output wire id_7,
    output tri0 id_8,
    input wand id_9,
    input supply0 id_10,
    input supply1 id_11,
    input supply0 id_12,
    input wire id_13,
    output logic module_1,
    input wand id_15,
    output wor id_16
);
  wire  id_18;
  logic id_19;
  always @(posedge -1 or posedge 1) id_14 <= -1'b0;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_12,
      id_4
  );
  assign modCall_1.id_0 = 0;
endmodule
