{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711045373130 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711045373135 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 21 15:22:53 2024 " "Processing started: Thu Mar 21 15:22:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711045373135 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711045373135 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab_1_Somador_4_bits_7seg -c Lab_1_Somador_4_bits_7seg " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_1_Somador_4_bits_7seg -c Lab_1_Somador_4_bits_7seg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711045373135 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711045373485 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711045373485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_1_somador_4_bits_7seg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab_1_somador_4_bits_7seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab_1_Somador_4_bits_7seg " "Found entity 1: Lab_1_Somador_4_bits_7seg" {  } { { "Lab_1_Somador_4_bits_7seg.bdf" "" { Schematic "C:/Users/Lillo/Documents/Aula_1_Cir_Dig/Lab_1_Somador_4_bits_7seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711045381650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711045381650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file soma1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Soma1BIT " "Found entity 1: Soma1BIT" {  } { { "Soma1BIT.bdf" "" { Schematic "C:/Users/Lillo/Documents/Aula_1_Cir_Dig/Soma1BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711045381650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711045381650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file soma4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SOMA4BIT " "Found entity 1: SOMA4BIT" {  } { { "SOMA4BIT.bdf" "" { Schematic "C:/Users/Lillo/Documents/Aula_1_Cir_Dig/SOMA4BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711045381650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711045381650 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Vhdl1.vhd " "Can't analyze file -- file Vhdl1.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711045381665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seteSeg-Behavioral " "Found design unit 1: seteSeg-Behavioral" {  } { { "7seg.vhd" "" { Text "C:/Users/Lillo/Documents/Aula_1_Cir_Dig/7seg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711045381941 ""} { "Info" "ISGN_ENTITY_NAME" "1 seteSeg " "Found entity 1: seteSeg" {  } { { "7seg.vhd" "" { Text "C:/Users/Lillo/Documents/Aula_1_Cir_Dig/7seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711045381941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711045381941 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab_1_Somador_4_bits_7seg " "Elaborating entity \"Lab_1_Somador_4_bits_7seg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711045381957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOMA4BIT SOMA4BIT:inst " "Elaborating entity \"SOMA4BIT\" for hierarchy \"SOMA4BIT:inst\"" {  } { { "Lab_1_Somador_4_bits_7seg.bdf" "inst" { Schematic "C:/Users/Lillo/Documents/Aula_1_Cir_Dig/Lab_1_Somador_4_bits_7seg.bdf" { { 136 496 592 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711045381975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soma1BIT SOMA4BIT:inst\|Soma1BIT:inst " "Elaborating entity \"Soma1BIT\" for hierarchy \"SOMA4BIT:inst\|Soma1BIT:inst\"" {  } { { "SOMA4BIT.bdf" "inst" { Schematic "C:/Users/Lillo/Documents/Aula_1_Cir_Dig/SOMA4BIT.bdf" { { 88 528 624 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711045381975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seteSeg seteSeg:inst4 " "Elaborating entity \"seteSeg\" for hierarchy \"seteSeg:inst4\"" {  } { { "Lab_1_Somador_4_bits_7seg.bdf" "inst4" { Schematic "C:/Users/Lillo/Documents/Aula_1_Cir_Dig/Lab_1_Somador_4_bits_7seg.bdf" { { -48 368 480 128 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711045381975 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "S2b GND " "Pin \"S2b\" is stuck at GND" {  } { { "Lab_1_Somador_4_bits_7seg.bdf" "" { Schematic "C:/Users/Lillo/Documents/Aula_1_Cir_Dig/Lab_1_Somador_4_bits_7seg.bdf" { { 0 1272 1448 16 "S2b" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711045382397 "|Lab_1_Somador_4_bits_7seg|S2b"} { "Warning" "WMLS_MLS_STUCK_PIN" "S2c GND " "Pin \"S2c\" is stuck at GND" {  } { { "Lab_1_Somador_4_bits_7seg.bdf" "" { Schematic "C:/Users/Lillo/Documents/Aula_1_Cir_Dig/Lab_1_Somador_4_bits_7seg.bdf" { { 24 1272 1448 40 "S2c" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711045382397 "|Lab_1_Somador_4_bits_7seg|S2c"} { "Warning" "WMLS_MLS_STUCK_PIN" "S2g VCC " "Pin \"S2g\" is stuck at VCC" {  } { { "Lab_1_Somador_4_bits_7seg.bdf" "" { Schematic "C:/Users/Lillo/Documents/Aula_1_Cir_Dig/Lab_1_Somador_4_bits_7seg.bdf" { { 88 1272 1448 104 "S2g" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711045382397 "|Lab_1_Somador_4_bits_7seg|S2g"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1711045382397 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711045382438 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711045382787 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711045382787 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711045382818 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711045382818 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35 " "Implemented 35 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711045382818 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711045382818 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711045382828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 21 15:23:02 2024 " "Processing ended: Thu Mar 21 15:23:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711045382828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711045382828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711045382828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711045382828 ""}
