# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../lab4.srcs/sources_1/new/comp_unit_tb.v" --include "../../../lab4.srcs/sources_1/bd/block_diagram/ipshared/7dd0/hdl" --include "../../../lab4.srcs/sources_1/bd/block_diagram/ipshared/7e3a/hdl"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
