#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Feb 20 05:55:55 2026
# Process ID: 3626316
# Current directory: /u/halle/dwe/home_at/Desktop/Test
# Command line: vivado Test.xpr
# Log file: /u/halle/dwe/home_at/Desktop/Test/vivado.log
# Journal file: /u/halle/dwe/home_at/Desktop/Test/vivado.jou
# Running On: halle.cli.ito.cit.tum.de, OS: Linux, CPU Frequency: 3750.823 MHz, CPU Physical cores: 32, Host memory: 810729 MB
#-----------------------------------------------------------
start_gui
open_project Test.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /var/tmp/dwe_vivado_inst/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/u/halle/dwe/home_at/Desktop/Test/Test.srcs'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/var/tmp/dwe_vivado_inst/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:rv_pl:1.0'. The one found in IP location '/u/halle/dwe/home_at/Desktop/Test/Test.srcs' will take precedence over the same IP in location /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 7908.543 ; gain = 119.355 ; free physical = 395149 ; free virtual = 803787
update_compile_order -fileset sources_1
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_1_bram
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- user.org:user:rv_pl:1.0 - rv_pl_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Successfully read diagram <design_1> from block design file </u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd>
connect_bd_net [get_bd_pins rv_pl_0/done] [get_bd_pins axi_gpio_0/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_0/gpio_io_i> is being overridden by the user with net <rv_pl_0_done>. This pin will not be connected as a part of interface connection <GPIO>.
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
endgroup
validate_bd_design
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_2: SmartConnect design_1_axi_smc_2 is in High-performance Mode.
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9325.270 ; gain = 0.000 ; free physical = 392679 ; free virtual = 801281
regenerate_bd_layout
generate_target all [get_files /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_b'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to pin: '/axi_bram_ctrl_1/bram_addr_b'(13) - Only lower order bits will be connected.
VHDL Output written to : /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_b'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to pin: '/axi_bram_ctrl_1/bram_addr_b'(13) - Only lower order bits will be connected.
VHDL Output written to : /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2/bd_0/hw_handoff/design_1_axi_smc_2.hwh
Generated Hardware Definition File /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2/bd_0/synth/design_1_axi_smc_2.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
Exporting to file /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 9325.270 ; gain = 0.000 ; free physical = 392363 ; free virtual = 800988
create_ip_run [get_files -of_objects [get_fileset sources_1] /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_axi_smc_2_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_2, cache-ID = 0cb45b66225a8421; cache size = 68.204 MB.
[Fri Feb 20 06:00:13 2026] Launched design_1_axi_smc_2_synth_1...
Run output will be captured here: /u/halle/dwe/home_at/Desktop/Test/Test.runs/design_1_axi_smc_2_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9570.371 ; gain = 245.102 ; free physical = 391898 ; free virtual = 800494
wait_on_run design_1_axi_smc_2_synth_1
[Fri Feb 20 06:00:13 2026] Waiting for design_1_axi_smc_2_synth_1 to finish...
[Fri Feb 20 06:00:18 2026] Waiting for design_1_axi_smc_2_synth_1 to finish...
[Fri Feb 20 06:00:23 2026] Waiting for design_1_axi_smc_2_synth_1 to finish...
[Fri Feb 20 06:00:28 2026] Waiting for design_1_axi_smc_2_synth_1 to finish...
[Fri Feb 20 06:00:38 2026] Waiting for design_1_axi_smc_2_synth_1 to finish...

*** Running vivado
    with args -log design_1_axi_smc_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_smc_2.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_axi_smc_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/u/halle/dwe/home_at/Desktop/Test/Test.srcs'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/var/tmp/dwe_vivado_inst/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:rv_pl:1.0'. The one found in IP location '/u/halle/dwe/home_at/Desktop/Test/Test.srcs' will take precedence over the same IP in location /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_axi_smc_2, cache-ID = 0cb45b66225a8421.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 20 06:00:29 2026...
[Fri Feb 20 06:00:43 2026] design_1_axi_smc_2_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 9570.371 ; gain = 0.000 ; free physical = 390951 ; free virtual = 799589
launch_runs design_1_axi_gpio_0_1_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_gpio_0_1, cache-ID = 1ac3f34cdaebec2c; cache size = 68.205 MB.
[Fri Feb 20 06:00:44 2026] Launched design_1_axi_gpio_0_1_synth_1...
Run output will be captured here: /u/halle/dwe/home_at/Desktop/Test/Test.runs/design_1_axi_gpio_0_1_synth_1/runme.log
wait_on_run design_1_axi_gpio_0_1_synth_1
[Fri Feb 20 06:00:44 2026] Waiting for design_1_axi_gpio_0_1_synth_1 to finish...
[Fri Feb 20 06:00:49 2026] Waiting for design_1_axi_gpio_0_1_synth_1 to finish...
[Fri Feb 20 06:00:54 2026] Waiting for design_1_axi_gpio_0_1_synth_1 to finish...
[Fri Feb 20 06:00:59 2026] Waiting for design_1_axi_gpio_0_1_synth_1 to finish...
[Fri Feb 20 06:01:09 2026] Waiting for design_1_axi_gpio_0_1_synth_1 to finish...

*** Running vivado
    with args -log design_1_axi_gpio_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_gpio_0_1.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_axi_gpio_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/u/halle/dwe/home_at/Desktop/Test/Test.srcs'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/var/tmp/dwe_vivado_inst/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:rv_pl:1.0'. The one found in IP location '/u/halle/dwe/home_at/Desktop/Test/Test.srcs' will take precedence over the same IP in location /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_axi_gpio_0_1, cache-ID = 1ac3f34cdaebec2c.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 20 06:00:55 2026...
[Fri Feb 20 06:01:09 2026] design_1_axi_gpio_0_1_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 9570.371 ; gain = 0.000 ; free physical = 391830 ; free virtual = 800475
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: design_1_wrapper
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 9570.371 ; gain = 0.000 ; free physical = 391839 ; free virtual = 800479
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_0' [/u/halle/dwe/home_at/Desktop/Test/.Xil/Vivado-3626316-halle.cli.ito.cit.tum.de/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (1#1) [/u/halle/dwe/home_at/Desktop/Test/.Xil/Vivado-3626316-halle.cli.ito.cit.tum.de/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_1_0' [/u/halle/dwe/home_at/Desktop/Test/.Xil/Vivado-3626316-halle.cli.ito.cit.tum.de/realtime/design_1_axi_bram_ctrl_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_1_0' (2#1) [/u/halle/dwe/home_at/Desktop/Test/.Xil/Vivado-3626316-halle.cli.ito.cit.tum.de/realtime/design_1_axi_bram_ctrl_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_1_bram_0' [/u/halle/dwe/home_at/Desktop/Test/.Xil/Vivado-3626316-halle.cli.ito.cit.tum.de/realtime/design_1_axi_bram_ctrl_1_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_1_bram_0' (3#1) [/u/halle/dwe/home_at/Desktop/Test/.Xil/Vivado-3626316-halle.cli.ito.cit.tum.de/realtime/design_1_axi_bram_ctrl_1_bram_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'design_1_axi_bram_ctrl_1_bram_0' is unconnected for instance 'axi_bram_ctrl_1_bram' [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v:353]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'design_1_axi_bram_ctrl_1_bram_0' is unconnected for instance 'axi_bram_ctrl_1_bram' [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v:353]
WARNING: [Synth 8-7023] instance 'axi_bram_ctrl_1_bram' of module 'design_1_axi_bram_ctrl_1_bram_0' has 16 connections declared, but only 14 given [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v:353]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_1' [/u/halle/dwe/home_at/Desktop/Test/.Xil/Vivado-3626316-halle.cli.ito.cit.tum.de/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_1' (4#1) [/u/halle/dwe/home_at/Desktop/Test/.Xil/Vivado-3626316-halle.cli.ito.cit.tum.de/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_2' [/u/halle/dwe/home_at/Desktop/Test/.Xil/Vivado-3626316-halle.cli.ito.cit.tum.de/realtime/design_1_axi_smc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_2' (5#1) [/u/halle/dwe/home_at/Desktop/Test/.Xil/Vivado-3626316-halle.cli.ito.cit.tum.de/realtime/design_1_axi_smc_2_stub.v:6]
WARNING: [Synth 8-7071] port 'M00_AXI_awqos' of module 'design_1_axi_smc_2' is unconnected for instance 'axi_smc' [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v:389]
WARNING: [Synth 8-7071] port 'M00_AXI_arqos' of module 'design_1_axi_smc_2' is unconnected for instance 'axi_smc' [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v:389]
WARNING: [Synth 8-7071] port 'M01_AXI_awqos' of module 'design_1_axi_smc_2' is unconnected for instance 'axi_smc' [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v:389]
WARNING: [Synth 8-7071] port 'M01_AXI_arqos' of module 'design_1_axi_smc_2' is unconnected for instance 'axi_smc' [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v:389]
WARNING: [Synth 8-7071] port 'M02_AXI_awprot' of module 'design_1_axi_smc_2' is unconnected for instance 'axi_smc' [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v:389]
WARNING: [Synth 8-7071] port 'M02_AXI_arprot' of module 'design_1_axi_smc_2' is unconnected for instance 'axi_smc' [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v:389]
WARNING: [Synth 8-7023] instance 'axi_smc' of module 'design_1_axi_smc_2' has 152 connections declared, but only 146 given [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v:389]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_0' [/u/halle/dwe/home_at/Desktop/Test/.Xil/Vivado-3626316-halle.cli.ito.cit.tum.de/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_0' (6#1) [/u/halle/dwe/home_at/Desktop/Test/.Xil/Vivado-3626316-halle.cli.ito.cit.tum.de/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'design_1_blk_mem_gen_0_0' is unconnected for instance 'blk_mem_gen_0' [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v:536]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'design_1_blk_mem_gen_0_0' is unconnected for instance 'blk_mem_gen_0' [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v:536]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'design_1_blk_mem_gen_0_0' has 16 connections declared, but only 14 given [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v:536]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [/u/halle/dwe/home_at/Desktop/Test/.Xil/Vivado-3626316-halle.cli.ito.cit.tum.de/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (7#1) [/u/halle/dwe/home_at/Desktop/Test/.Xil/Vivado-3626316-halle.cli.ito.cit.tum.de/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_50M_0' [/u/halle/dwe/home_at/Desktop/Test/.Xil/Vivado-3626316-halle.cli.ito.cit.tum.de/realtime/design_1_rst_ps7_0_50M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_50M_0' (8#1) [/u/halle/dwe/home_at/Desktop/Test/.Xil/Vivado-3626316-halle.cli.ito.cit.tum.de/realtime/design_1_rst_ps7_0_50M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v:616]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v:616]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v:616]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_50M' of module 'design_1_rst_ps7_0_50M_0' has 10 connections declared, but only 7 given [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v:616]
INFO: [Synth 8-6157] synthesizing module 'design_1_rv_pl_0_1' [/u/halle/dwe/home_at/Desktop/Test/.Xil/Vivado-3626316-halle.cli.ito.cit.tum.de/realtime/design_1_rv_pl_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rv_pl_0_1' (9#1) [/u/halle/dwe/home_at/Desktop/Test/.Xil/Vivado-3626316-halle.cli.ito.cit.tum.de/realtime/design_1_rv_pl_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (10#1) [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v:13]
ERROR: [Synth 8-448] named port connection 'gpio_rtl_0_tri_i' does not exist for instance 'design_1_i' of module 'design_1' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/hdl/design_1_wrapper.v:230]
ERROR: [Synth 8-448] named port connection 'gpio_rtl_0_tri_o' does not exist for instance 'design_1_i' of module 'design_1' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/hdl/design_1_wrapper.v:231]
ERROR: [Synth 8-448] named port connection 'gpio_rtl_0_tri_t' does not exist for instance 'design_1_i' of module 'design_1' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/hdl/design_1_wrapper.v:232]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/var/tmp/dwe_vivado_inst/Vivado/2021.2/scripts/rt/data/unisim_comp.v:59735]
ERROR: [Synth 8-6156] failed synthesizing module 'IOBUF' [/var/tmp/dwe_vivado_inst/Vivado/2021.2/scripts/rt/data/unisim_comp.v:59735]
ERROR: [Synth 8-6156] failed synthesizing module 'design_1_wrapper' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9595.637 ; gain = 25.266 ; free physical = 391634 ; free virtual = 800275
---------------------------------------------------------------------------------
RTL Elaboration failed
23 Infos, 17 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
export_ip_user_files -of_objects  [get_files /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
make_wrapper -files [get_files /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: design_1_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 10036.715 ; gain = 0.000 ; free physical = 391172 ; free virtual = 799835
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_0' [/u/halle/dwe/home_at/Desktop/Test/.Xil/Vivado-3626316-halle.cli.ito.cit.tum.de/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (1#1) [/u/halle/dwe/home_at/Desktop/Test/.Xil/Vivado-3626316-halle.cli.ito.cit.tum.de/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_1_0' [/u/halle/dwe/home_at/Desktop/Test/.Xil/Vivado-3626316-halle.cli.ito.cit.tum.de/realtime/design_1_axi_bram_ctrl_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_1_0' (2#1) [/u/halle/dwe/home_at/Desktop/Test/.Xil/Vivado-3626316-halle.cli.ito.cit.tum.de/realtime/design_1_axi_bram_ctrl_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_1_bram_0' [/u/halle/dwe/home_at/Desktop/Test/.Xil/Vivado-3626316-halle.cli.ito.cit.tum.de/realtime/design_1_axi_bram_ctrl_1_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_1_bram_0' (3#1) [/u/halle/dwe/home_at/Desktop/Test/.Xil/Vivado-3626316-halle.cli.ito.cit.tum.de/realtime/design_1_axi_bram_ctrl_1_bram_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'design_1_axi_bram_ctrl_1_bram_0' is unconnected for instance 'axi_bram_ctrl_1_bram' [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v:353]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'design_1_axi_bram_ctrl_1_bram_0' is unconnected for instance 'axi_bram_ctrl_1_bram' [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v:353]
WARNING: [Synth 8-7023] instance 'axi_bram_ctrl_1_bram' of module 'design_1_axi_bram_ctrl_1_bram_0' has 16 connections declared, but only 14 given [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v:353]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_1' [/u/halle/dwe/home_at/Desktop/Test/.Xil/Vivado-3626316-halle.cli.ito.cit.tum.de/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_1' (4#1) [/u/halle/dwe/home_at/Desktop/Test/.Xil/Vivado-3626316-halle.cli.ito.cit.tum.de/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_2' [/u/halle/dwe/home_at/Desktop/Test/.Xil/Vivado-3626316-halle.cli.ito.cit.tum.de/realtime/design_1_axi_smc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_2' (5#1) [/u/halle/dwe/home_at/Desktop/Test/.Xil/Vivado-3626316-halle.cli.ito.cit.tum.de/realtime/design_1_axi_smc_2_stub.v:6]
WARNING: [Synth 8-7071] port 'M00_AXI_awqos' of module 'design_1_axi_smc_2' is unconnected for instance 'axi_smc' [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v:389]
WARNING: [Synth 8-7071] port 'M00_AXI_arqos' of module 'design_1_axi_smc_2' is unconnected for instance 'axi_smc' [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v:389]
WARNING: [Synth 8-7071] port 'M01_AXI_awqos' of module 'design_1_axi_smc_2' is unconnected for instance 'axi_smc' [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v:389]
WARNING: [Synth 8-7071] port 'M01_AXI_arqos' of module 'design_1_axi_smc_2' is unconnected for instance 'axi_smc' [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v:389]
WARNING: [Synth 8-7071] port 'M02_AXI_awprot' of module 'design_1_axi_smc_2' is unconnected for instance 'axi_smc' [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v:389]
WARNING: [Synth 8-7071] port 'M02_AXI_arprot' of module 'design_1_axi_smc_2' is unconnected for instance 'axi_smc' [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v:389]
WARNING: [Synth 8-7023] instance 'axi_smc' of module 'design_1_axi_smc_2' has 152 connections declared, but only 146 given [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v:389]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_0' [/u/halle/dwe/home_at/Desktop/Test/.Xil/Vivado-3626316-halle.cli.ito.cit.tum.de/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_0' (6#1) [/u/halle/dwe/home_at/Desktop/Test/.Xil/Vivado-3626316-halle.cli.ito.cit.tum.de/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'design_1_blk_mem_gen_0_0' is unconnected for instance 'blk_mem_gen_0' [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v:536]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'design_1_blk_mem_gen_0_0' is unconnected for instance 'blk_mem_gen_0' [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v:536]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'design_1_blk_mem_gen_0_0' has 16 connections declared, but only 14 given [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v:536]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [/u/halle/dwe/home_at/Desktop/Test/.Xil/Vivado-3626316-halle.cli.ito.cit.tum.de/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (7#1) [/u/halle/dwe/home_at/Desktop/Test/.Xil/Vivado-3626316-halle.cli.ito.cit.tum.de/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_50M_0' [/u/halle/dwe/home_at/Desktop/Test/.Xil/Vivado-3626316-halle.cli.ito.cit.tum.de/realtime/design_1_rst_ps7_0_50M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_50M_0' (8#1) [/u/halle/dwe/home_at/Desktop/Test/.Xil/Vivado-3626316-halle.cli.ito.cit.tum.de/realtime/design_1_rst_ps7_0_50M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v:616]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v:616]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v:616]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_50M' of module 'design_1_rst_ps7_0_50M_0' has 10 connections declared, but only 7 given [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v:616]
INFO: [Synth 8-6157] synthesizing module 'design_1_rv_pl_0_1' [/u/halle/dwe/home_at/Desktop/Test/.Xil/Vivado-3626316-halle.cli.ito.cit.tum.de/realtime/design_1_rv_pl_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rv_pl_0_1' (9#1) [/u/halle/dwe/home_at/Desktop/Test/.Xil/Vivado-3626316-halle.cli.ito.cit.tum.de/realtime/design_1_rv_pl_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (10#1) [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (11#1) [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 10036.715 ; gain = 0.000 ; free physical = 391539 ; free virtual = 800203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10036.715 ; gain = 0.000 ; free physical = 391275 ; free virtual = 799939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10036.715 ; gain = 0.000 ; free physical = 391275 ; free virtual = 799939
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.dcp' for cell 'design_1_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/design_1_axi_bram_ctrl_1_0.dcp' for cell 'design_1_i/axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint '/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_bram_0/design_1_axi_bram_ctrl_1_bram_0.dcp' for cell 'design_1_i/axi_bram_ctrl_1_bram'
INFO: [Project 1-454] Reading design checkpoint '/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2/design_1_axi_smc_2.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0_1/design_1_blk_mem_gen_0_0.dcp' for cell 'design_1_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_1/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0_1/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_rv_pl_0_1_1/design_1_rv_pl_0_1.dcp' for cell 'design_1_i/rv_pl_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.29 . Memory (MB): peak = 10036.715 ; gain = 0.000 ; free physical = 391648 ; free virtual = 800315
INFO: [Netlist 29-17] Analyzing 437 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_1/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_1/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_1/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0_1/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0_1/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0_1/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0_1/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_1/bd_6e42_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_1/bd_6e42_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_1/bd_6e42_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_1/bd_6e42_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/var/tmp/dwe_vivado_inst/Vivado/2021.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 112 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 10081.441 ; gain = 0.000 ; free physical = 391265 ; free virtual = 799932
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 233 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 211 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 16 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 11344.992 ; gain = 1308.277 ; free physical = 391065 ; free virtual = 799728
39 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 11344.992 ; gain = 1308.277 ; free physical = 391065 ; free virtual = 799728
reset_run synth_1
INFO: [Project 1-1161] Replacing file /u/halle/dwe/home_at/Test/Test.srcs/utils_1/imports/synth_1/rv_pl.dcp with file /u/halle/dwe/home_at/Desktop/Test/Test.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 64
[Fri Feb 20 06:03:52 2026] Launched synth_1...
Run output will be captured here: /u/halle/dwe/home_at/Desktop/Test/Test.runs/synth_1/runme.log
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.dcp' for cell 'design_1_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/design_1_axi_bram_ctrl_1_0.dcp' for cell 'design_1_i/axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint '/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_bram_0/design_1_axi_bram_ctrl_1_bram_0.dcp' for cell 'design_1_i/axi_bram_ctrl_1_bram'
INFO: [Project 1-454] Reading design checkpoint '/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2/design_1_axi_smc_2.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0_1/design_1_blk_mem_gen_0_0.dcp' for cell 'design_1_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_1/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0_1/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_rv_pl_0_1_1/design_1_rv_pl_0_1.dcp' for cell 'design_1_i/rv_pl_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.29 . Memory (MB): peak = 11344.992 ; gain = 0.000 ; free physical = 390726 ; free virtual = 799373
INFO: [Netlist 29-17] Analyzing 437 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_1/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_1/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0_1/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0_1/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0_1/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0_1/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_1/bd_6e42_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_1/bd_6e42_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_1/bd_6e42_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_1/bd_6e42_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_0/U0'
INFO: [Project 1-1714] 112 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11344.992 ; gain = 0.000 ; free physical = 390729 ; free virtual = 799377
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 233 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 211 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 16 instances

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 11602.941 ; gain = 257.949 ; free physical = 390626 ; free virtual = 799260
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
report_utilization -name utilization_2
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
export_ip_user_files -of_objects  [get_files /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
make_wrapper -files [get_files /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets rv_pl_0_done]
startgroup
make_bd_pins_external  [get_bd_pins rv_pl_0/done]
endgroup
connect_bd_net [get_bd_pins rv_pl_0/done] [get_bd_pins axi_gpio_0/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_0/gpio_io_i> is being overridden by the user with net </rv_pl_0_done>. This pin will not be connected as a part of interface connection <GPIO>.
validate_bd_design
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_2: SmartConnect design_1_axi_smc_2 is in High-performance Mode.
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 11801.930 ; gain = 0.000 ; free physical = 389659 ; free virtual = 798319
current_design rtl_1
reset_run design_1_axi_smc_2_synth_1
launch_runs design_1_axi_smc_2_synth_1
Exporting to file /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2/bd_0/hw_handoff/design_1_axi_smc_2.hwh
Generated Hardware Definition File /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2/bd_0/synth/design_1_axi_smc_2.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_2, cache-ID = 0cb45b66225a8421; cache size = 68.205 MB.
[Fri Feb 20 06:20:21 2026] Launched design_1_axi_smc_2_synth_1...
Run output will be captured here: /u/halle/dwe/home_at/Desktop/Test/Test.runs/design_1_axi_smc_2_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 11801.930 ; gain = 0.000 ; free physical = 389682 ; free virtual = 798332
wait_on_run design_1_axi_smc_2_synth_1
[Fri Feb 20 06:20:22 2026] Waiting for design_1_axi_smc_2_synth_1 to finish...
[Fri Feb 20 06:20:27 2026] Waiting for design_1_axi_smc_2_synth_1 to finish...
[Fri Feb 20 06:20:32 2026] Waiting for design_1_axi_smc_2_synth_1 to finish...
[Fri Feb 20 06:20:37 2026] Waiting for design_1_axi_smc_2_synth_1 to finish...
[Fri Feb 20 06:20:47 2026] Waiting for design_1_axi_smc_2_synth_1 to finish...

*** Running vivado
    with args -log design_1_axi_smc_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_smc_2.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_axi_smc_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/u/halle/dwe/home_at/Desktop/Test/Test.srcs'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/var/tmp/dwe_vivado_inst/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:rv_pl:1.0'. The one found in IP location '/u/halle/dwe/home_at/Desktop/Test/Test.srcs' will take precedence over the same IP in location /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_axi_smc_2, cache-ID = 0cb45b66225a8421.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 20 06:20:37 2026...
[Fri Feb 20 06:20:52 2026] design_1_axi_smc_2_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 11801.930 ; gain = 0.000 ; free physical = 389916 ; free virtual = 798612
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 11801.930 ; gain = 0.000 ; free physical = 389955 ; free virtual = 798651
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rv_pl' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Pipeline_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'Register_File' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Register_File.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Register_File' (1#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Register_File.v:1]
INFO: [Synth 8-6157] synthesizing module 'Datapath' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Datapath.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux2' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Mux.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (2#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'flopenr' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:11]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenr' (3#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:11]
INFO: [Synth 8-6157] synthesizing module 'flopenclr' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:32]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenclr' (4#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:32]
INFO: [Synth 8-6157] synthesizing module 'Sign_Extend' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Sign_Extend.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Sign_Extend' (5#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Sign_Extend.v:3]
INFO: [Synth 8-6157] synthesizing module 'flopclr' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:21]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopclr' (6#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:21]
INFO: [Synth 8-6157] synthesizing module 'flopclr__parameterized0' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:21]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopclr__parameterized0' (6#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:21]
INFO: [Synth 8-6157] synthesizing module 'mux3' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Mux.v:9]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (7#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Mux.v:9]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/ALU.v:3]
INFO: [Synth 8-6157] synthesizing module 'flopr' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (9#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:1]
INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized0' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:1]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized0' (9#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (10#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Datapath.v:3]
INFO: [Synth 8-6157] synthesizing module 'Controller' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'Op_Decoder' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Op_Decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Op_Decoder' (11#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Op_Decoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU_Decoder' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/ALU_Decoder.v:3]
INFO: [Synth 8-226] default block is never used [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/ALU_Decoder.v:14]
INFO: [Synth 8-226] default block is never used [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/ALU_Decoder.v:18]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Decoder' (12#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/ALU_Decoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'flopclr__parameterized1' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:21]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopclr__parameterized1' (12#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:21]
INFO: [Synth 8-6157] synthesizing module 'flopclr__parameterized2' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:21]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopclr__parameterized2' (12#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:21]
INFO: [Synth 8-6157] synthesizing module 'flopclr__parameterized3' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:21]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopclr__parameterized3' (12#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:21]
INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized1' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:1]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized1' (12#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:1]
INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized2' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:1]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized2' (12#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/flops.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (13#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'Hazard_Unit' [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Hazard_Unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Hazard_Unit' (14#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Hazard_Unit.v:1]
WARNING: [Synth 8-3848] Net M_sel_result in module/entity rv_pl does not have driver. [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Pipeline_top.v:62]
INFO: [Synth 8-6155] done synthesizing module 'rv_pl' (15#1) [/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/imports/riscv-single/Pipeline_top.v:3]
WARNING: [Synth 8-3917] design rv_pl has port m_inst_axi_arprot[2] driven by constant 0
WARNING: [Synth 8-3917] design rv_pl has port m_inst_axi_arprot[1] driven by constant 0
WARNING: [Synth 8-3917] design rv_pl has port m_inst_axi_arprot[0] driven by constant 0
WARNING: [Synth 8-3917] design rv_pl has port m_data_axi_wstrb[3] driven by constant 1
WARNING: [Synth 8-3917] design rv_pl has port m_data_axi_wstrb[2] driven by constant 1
WARNING: [Synth 8-3917] design rv_pl has port m_data_axi_wstrb[1] driven by constant 1
WARNING: [Synth 8-3917] design rv_pl has port m_data_axi_wstrb[0] driven by constant 1
WARNING: [Synth 8-3917] design rv_pl has port m_data_axi_bready driven by constant 1
WARNING: [Synth 8-3917] design rv_pl has port m_data_axi_rready driven by constant 1
WARNING: [Synth 8-3917] design rv_pl has port m_data_axi_arprot[2] driven by constant 0
WARNING: [Synth 8-3917] design rv_pl has port m_data_axi_arprot[1] driven by constant 0
WARNING: [Synth 8-3917] design rv_pl has port m_data_axi_arprot[0] driven by constant 0
WARNING: [Synth 8-3917] design rv_pl has port m_data_axi_awprot[2] driven by constant 0
WARNING: [Synth 8-3917] design rv_pl has port m_data_axi_awprot[1] driven by constant 0
WARNING: [Synth 8-3917] design rv_pl has port m_data_axi_awprot[0] driven by constant 0
WARNING: [Synth 8-7129] Port funct7[6] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[4] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[3] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[2] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[1] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[0] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ins[6] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ins[5] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ins[4] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ins[3] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ins[2] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ins[1] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port Ins[0] in module Sign_Extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port W_we_rf in module Datapath is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_inst_axi_arready in module rv_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_inst_axi_rresp[1] in module rv_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_inst_axi_rresp[0] in module rv_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_inst_axi_rvalid in module rv_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_data_axi_awready in module rv_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_data_axi_wready in module rv_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_data_axi_bresp[1] in module rv_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_data_axi_bresp[0] in module rv_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_data_axi_bvalid in module rv_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_data_axi_arready in module rv_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_data_axi_rresp[1] in module rv_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_data_axi_rresp[0] in module rv_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_data_axi_rvalid in module rv_pl is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 11801.930 ; gain = 0.000 ; free physical = 390143 ; free virtual = 798839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 11801.930 ; gain = 0.000 ; free physical = 389859 ; free virtual = 798555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 11801.930 ; gain = 0.000 ; free physical = 389863 ; free virtual = 798560
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 11801.930 ; gain = 0.000 ; free physical = 390228 ; free virtual = 798925
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 11801.930 ; gain = 0.000 ; free physical = 390242 ; free virtual = 798939
save_bd_design
Wrote  : </u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /u/halle/dwe/home_at/Test/Test.srcs/utils_1/imports/synth_1/rv_pl.dcp with file /u/halle/dwe/home_at/Desktop/Test/Test.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 64
[Fri Feb 20 06:21:18 2026] Launched synth_1...
Run output will be captured here: /u/halle/dwe/home_at/Desktop/Test/Test.runs/synth_1/runme.log
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
current_design synth_1
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11970.766 ; gain = 0.000 ; free physical = 388634 ; free virtual = 797344
INFO: [Netlist 29-17] Analyzing 175 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11970.766 ; gain = 0.000 ; free physical = 388791 ; free virtual = 797501
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
export_ip_user_files -of_objects  [get_files /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper -files [get_files /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_b'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to pin: '/axi_bram_ctrl_1/bram_addr_b'(13) - Only lower order bits will be connected.
VHDL Output written to : /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_b'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to pin: '/axi_bram_ctrl_1/bram_addr_b'(13) - Only lower order bits will be connected.
VHDL Output written to : /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
open_bd_design {/u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
validate_bd_design -force
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_2: SmartConnect design_1_axi_smc_2 is in High-performance Mode.
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 11979.934 ; gain = 0.000 ; free physical = 389622 ; free virtual = 798318
make_wrapper -files [get_files /u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_b'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to pin: '/axi_bram_ctrl_1/bram_addr_b'(13) - Only lower order bits will be connected.
VHDL Output written to : /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_b'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to pin: '/axi_bram_ctrl_1/bram_addr_b'(13) - Only lower order bits will be connected.
VHDL Output written to : /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
reset_run design_1_axi_smc_2_synth_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /u/halle/dwe/home_at/Test/Test.srcs/utils_1/imports/synth_1/rv_pl.dcp with file /u/halle/dwe/home_at/Desktop/Test/Test.runs/synth_1/rv_pl.dcp
launch_runs synth_1 -jobs 64
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </u/halle/dwe/home_at/Desktop/Test/Test.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_b'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to pin: '/axi_bram_ctrl_1/bram_addr_b'(13) - Only lower order bits will be connected.
VHDL Output written to : /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addrb'(32) to pin: '/axi_bram_ctrl_0/bram_addr_b'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addrb'(32) to pin: '/axi_bram_ctrl_1/bram_addr_b'(13) - Only lower order bits will be connected.
VHDL Output written to : /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2/bd_0/hw_handoff/design_1_axi_smc_2.hwh
Generated Hardware Definition File /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2/bd_0/synth/design_1_axi_smc_2.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
Exporting to file /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_2, cache-ID = 0cb45b66225a8421; cache size = 68.205 MB.
[Fri Feb 20 06:28:41 2026] Launched synth_1...
Run output will be captured here: /u/halle/dwe/home_at/Desktop/Test/Test.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 12031.816 ; gain = 17.871 ; free physical = 389748 ; free virtual = 798492
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.dcp' for cell 'design_1_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/design_1_axi_bram_ctrl_1_0.dcp' for cell 'design_1_i/axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint '/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_bram_0/design_1_axi_bram_ctrl_1_bram_0.dcp' for cell 'design_1_i/axi_bram_ctrl_1_bram'
INFO: [Project 1-454] Reading design checkpoint '/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2/design_1_axi_smc_2.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0_1/design_1_blk_mem_gen_0_0.dcp' for cell 'design_1_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_1/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0_1/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_rv_pl_0_1_1/design_1_rv_pl_0_1.dcp' for cell 'design_1_i/rv_pl_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.31 . Memory (MB): peak = 12053.883 ; gain = 0.000 ; free physical = 389796 ; free virtual = 798509
INFO: [Netlist 29-17] Analyzing 437 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_1/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_1/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0_1/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0_1/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0_1/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0_1/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_1/bd_6e42_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_1/bd_6e42_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_1/bd_6e42_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_1/bd_6e42_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/u/halle/dwe/home_at/Desktop/Test/Test.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_0/U0'
INFO: [Project 1-1714] 112 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 12053.883 ; gain = 0.000 ; free physical = 389865 ; free virtual = 798579
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 233 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 211 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 16 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 12887.230 ; gain = 833.348 ; free physical = 389570 ; free virtual = 798284
report_utilization -name utilization_1
launch_runs impl_1 -jobs 64
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 12887.230 ; gain = 0.000 ; free physical = 389823 ; free virtual = 798549
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Fri Feb 20 06:31:02 2026] Launched impl_1...
Run output will be captured here: /u/halle/dwe/home_at/Desktop/Test/Test.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.28 . Memory (MB): peak = 12887.230 ; gain = 0.000 ; free physical = 389218 ; free virtual = 797998
INFO: [Netlist 29-17] Analyzing 374 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.62 . Memory (MB): peak = 12887.230 ; gain = 0.000 ; free physical = 388628 ; free virtual = 797409
Restored from archive | CPU: 0.640000 secs | Memory: -0.768715 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.62 . Memory (MB): peak = 12887.230 ; gain = 0.000 ; free physical = 388557 ; free virtual = 797338
Generating merged BMM file for the design top 'design_1_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 12887.230 ; gain = 0.000 ; free physical = 388933 ; free virtual = 797714
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 170 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 158 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 12949.203 ; gain = 61.973 ; free physical = 388837 ; free virtual = 797619
