Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Nov 19 15:22:45 2025
| Host         : DESKTOP-7IUMTM5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.446        0.000                      0                 1601        0.162        0.000                      0                 1601        3.500        0.000                       0                   233  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.446        0.000                      0                 1512        0.162        0.000                      0                 1512        3.500        0.000                       0                   233  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.920        0.000                      0                   89        0.470        0.000                      0                   89  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 uut/counter_x_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 3.003ns (42.532%)  route 4.057ns (57.468%))
  Logic Levels:           7  (CARRY4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.582ns = ( 13.582 - 8.000 ) 
    Source Clock Delay      (SCD):    5.849ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.775     5.849    uut/CLK
    SLICE_X94Y82         FDCE                                         r  uut/counter_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y82         FDCE (Prop_fdce_C_Q)         0.478     6.327 r  uut/counter_x_reg[8]/Q
                         net (fo=5, routed)           0.648     6.974    uut/counter_x_reg_n_0_[8]
    SLICE_X92Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.834     7.808 r  uut/addr_out_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.808    uut/addr_out_carry_i_12_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.027 r  uut/addr_out_carry__0_i_14/O[0]
                         net (fo=1, routed)           0.443     8.470    uut/x_new0[11]
    SLICE_X91Y84         LUT6 (Prop_lut6_I3_O)        0.295     8.765 r  uut/addr_out_carry__0_i_12/O
                         net (fo=1, routed)           0.714     9.479    uut/C[11]
    SLICE_X91Y81         LUT5 (Prop_lut5_I4_O)        0.124     9.603 r  uut/addr_out_carry__0_i_8/O
                         net (fo=1, routed)           0.000     9.603    uut/addr_out_carry__0_i_8_n_0
    SLICE_X91Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.135 r  uut/addr_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.135    uut/addr_out_carry__0_n_0
    SLICE_X91Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.357 r  uut/addr_out_carry__1/O[0]
                         net (fo=1, routed)           0.462    10.819    uut/addr_out[15]
    SLICE_X92Y81         LUT5 (Prop_lut5_I4_O)        0.299    11.118 r  uut/uuuut_i_2/O
                         net (fo=16, routed)          1.791    12.909    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X5Y21         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.817    13.582    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.323    13.905    
                         clock uncertainty           -0.035    13.870    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    13.355    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         13.355    
                         arrival time                         -12.909    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 uut/counter_x_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.932ns  (logic 2.862ns (41.288%)  route 4.070ns (58.712%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.582ns = ( 13.582 - 8.000 ) 
    Source Clock Delay      (SCD):    5.849ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.775     5.849    uut/CLK
    SLICE_X94Y82         FDCE                                         r  uut/counter_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y82         FDCE (Prop_fdce_C_Q)         0.478     6.327 r  uut/counter_x_reg[8]/Q
                         net (fo=5, routed)           0.648     6.974    uut/counter_x_reg_n_0_[8]
    SLICE_X92Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.834     7.808 r  uut/addr_out_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.808    uut/addr_out_carry_i_12_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.027 r  uut/addr_out_carry__0_i_14/O[0]
                         net (fo=1, routed)           0.443     8.470    uut/x_new0[11]
    SLICE_X91Y84         LUT6 (Prop_lut6_I3_O)        0.295     8.765 r  uut/addr_out_carry__0_i_12/O
                         net (fo=1, routed)           0.714     9.479    uut/C[11]
    SLICE_X91Y81         LUT5 (Prop_lut5_I4_O)        0.124     9.603 r  uut/addr_out_carry__0_i_8/O
                         net (fo=1, routed)           0.000     9.603    uut/addr_out_carry__0_i_8_n_0
    SLICE_X91Y81         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    10.209 r  uut/addr_out_carry__0/O[3]
                         net (fo=1, routed)           0.445    10.655    uut/addr_out[14]
    SLICE_X91Y79         LUT5 (Prop_lut5_I4_O)        0.306    10.961 r  uut/uuuut_i_3/O
                         net (fo=16, routed)          1.820    12.780    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X5Y21         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.817    13.582    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.323    13.905    
                         clock uncertainty           -0.035    13.870    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    13.304    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         13.304    
                         arrival time                         -12.780    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 uut/counter_x_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.777ns  (logic 2.862ns (42.231%)  route 3.915ns (57.769%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.410ns = ( 13.410 - 8.000 ) 
    Source Clock Delay      (SCD):    5.849ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.775     5.849    uut/CLK
    SLICE_X94Y82         FDCE                                         r  uut/counter_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y82         FDCE (Prop_fdce_C_Q)         0.478     6.327 r  uut/counter_x_reg[8]/Q
                         net (fo=5, routed)           0.648     6.974    uut/counter_x_reg_n_0_[8]
    SLICE_X92Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.834     7.808 r  uut/addr_out_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.808    uut/addr_out_carry_i_12_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.027 r  uut/addr_out_carry__0_i_14/O[0]
                         net (fo=1, routed)           0.443     8.470    uut/x_new0[11]
    SLICE_X91Y84         LUT6 (Prop_lut6_I3_O)        0.295     8.765 r  uut/addr_out_carry__0_i_12/O
                         net (fo=1, routed)           0.714     9.479    uut/C[11]
    SLICE_X91Y81         LUT5 (Prop_lut5_I4_O)        0.124     9.603 r  uut/addr_out_carry__0_i_8/O
                         net (fo=1, routed)           0.000     9.603    uut/addr_out_carry__0_i_8_n_0
    SLICE_X91Y81         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    10.209 r  uut/addr_out_carry__0/O[3]
                         net (fo=1, routed)           0.445    10.655    uut/addr_out[14]
    SLICE_X91Y79         LUT5 (Prop_lut5_I4_O)        0.306    10.961 r  uut/uuuut_i_3/O
                         net (fo=16, routed)          1.665    12.626    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X5Y19         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.646    13.410    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y19         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.423    13.834    
                         clock uncertainty           -0.035    13.799    
    RAMB36_X5Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    13.233    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         13.233    
                         arrival time                         -12.626    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 uut/counter_x_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.761ns  (logic 2.701ns (39.948%)  route 4.060ns (60.052%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.404ns = ( 13.404 - 8.000 ) 
    Source Clock Delay      (SCD):    5.849ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.775     5.849    uut/CLK
    SLICE_X94Y82         FDCE                                         r  uut/counter_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y82         FDCE (Prop_fdce_C_Q)         0.478     6.327 r  uut/counter_x_reg[8]/Q
                         net (fo=5, routed)           0.648     6.974    uut/counter_x_reg_n_0_[8]
    SLICE_X92Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879     7.853 r  uut/addr_out_carry_i_12/O[2]
                         net (fo=1, routed)           0.543     8.396    uut/x_new0[9]
    SLICE_X89Y82         LUT6 (Prop_lut6_I3_O)        0.301     8.697 r  uut/addr_out_carry_i_9/O
                         net (fo=1, routed)           0.631     9.329    uut/C[9]
    SLICE_X91Y80         LUT5 (Prop_lut5_I4_O)        0.124     9.453 r  uut/addr_out_carry_i_5/O
                         net (fo=1, routed)           0.000     9.453    uut/addr_out_carry_i_5_n_0
    SLICE_X91Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.851 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     9.851    uut/addr_out_carry_n_0
    SLICE_X91Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.073 r  uut/addr_out_carry__0/O[0]
                         net (fo=1, routed)           0.501    10.574    uut/addr_out[11]
    SLICE_X89Y81         LUT5 (Prop_lut5_I4_O)        0.299    10.873 r  uut/uuuut_i_6/O
                         net (fo=16, routed)          1.737    12.610    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X5Y12         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.640    13.404    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y12         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.423    13.828    
                         clock uncertainty           -0.035    13.793    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    13.227    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         13.227    
                         arrival time                         -12.610    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 uut/counter_x_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.812ns  (logic 2.799ns (41.092%)  route 4.013ns (58.908%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.582ns = ( 13.582 - 8.000 ) 
    Source Clock Delay      (SCD):    5.849ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.775     5.849    uut/CLK
    SLICE_X94Y82         FDCE                                         r  uut/counter_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y82         FDCE (Prop_fdce_C_Q)         0.478     6.327 r  uut/counter_x_reg[8]/Q
                         net (fo=5, routed)           0.648     6.974    uut/counter_x_reg_n_0_[8]
    SLICE_X92Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.834     7.808 r  uut/addr_out_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.808    uut/addr_out_carry_i_12_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.027 r  uut/addr_out_carry__0_i_14/O[0]
                         net (fo=1, routed)           0.443     8.470    uut/x_new0[11]
    SLICE_X91Y84         LUT6 (Prop_lut6_I3_O)        0.295     8.765 r  uut/addr_out_carry__0_i_12/O
                         net (fo=1, routed)           0.714     9.479    uut/C[11]
    SLICE_X91Y81         LUT5 (Prop_lut5_I4_O)        0.124     9.603 r  uut/addr_out_carry__0_i_8/O
                         net (fo=1, routed)           0.000     9.603    uut/addr_out_carry__0_i_8_n_0
    SLICE_X91Y81         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.150 r  uut/addr_out_carry__0/O[2]
                         net (fo=1, routed)           0.435    10.586    uut/addr_out[13]
    SLICE_X91Y79         LUT5 (Prop_lut5_I4_O)        0.302    10.888 r  uut/uuuut_i_4/O
                         net (fo=16, routed)          1.772    12.660    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X5Y21         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.817    13.582    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.323    13.905    
                         clock uncertainty           -0.035    13.870    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    13.304    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         13.304    
                         arrival time                         -12.660    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 uut/counter_x_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.864ns  (logic 3.003ns (43.749%)  route 3.861ns (56.251%))
  Logic Levels:           7  (CARRY4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.584ns = ( 13.584 - 8.000 ) 
    Source Clock Delay      (SCD):    5.849ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.775     5.849    uut/CLK
    SLICE_X94Y82         FDCE                                         r  uut/counter_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y82         FDCE (Prop_fdce_C_Q)         0.478     6.327 r  uut/counter_x_reg[8]/Q
                         net (fo=5, routed)           0.648     6.974    uut/counter_x_reg_n_0_[8]
    SLICE_X92Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.834     7.808 r  uut/addr_out_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.808    uut/addr_out_carry_i_12_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.027 r  uut/addr_out_carry__0_i_14/O[0]
                         net (fo=1, routed)           0.443     8.470    uut/x_new0[11]
    SLICE_X91Y84         LUT6 (Prop_lut6_I3_O)        0.295     8.765 r  uut/addr_out_carry__0_i_12/O
                         net (fo=1, routed)           0.714     9.479    uut/C[11]
    SLICE_X91Y81         LUT5 (Prop_lut5_I4_O)        0.124     9.603 r  uut/addr_out_carry__0_i_8/O
                         net (fo=1, routed)           0.000     9.603    uut/addr_out_carry__0_i_8_n_0
    SLICE_X91Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.135 r  uut/addr_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.135    uut/addr_out_carry__0_n_0
    SLICE_X91Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.357 r  uut/addr_out_carry__1/O[0]
                         net (fo=1, routed)           0.462    10.819    uut/addr_out[15]
    SLICE_X92Y81         LUT5 (Prop_lut5_I4_O)        0.299    11.118 r  uut/uuuut_i_2/O
                         net (fo=16, routed)          1.595    12.713    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X5Y20         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.819    13.584    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y20         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.323    13.907    
                         clock uncertainty           -0.035    13.872    
    RAMB36_X5Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    13.357    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         13.357    
                         arrival time                         -12.713    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 uut/counter_x_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.804ns  (logic 2.862ns (42.061%)  route 3.942ns (57.939%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.584ns = ( 13.584 - 8.000 ) 
    Source Clock Delay      (SCD):    5.849ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.775     5.849    uut/CLK
    SLICE_X94Y82         FDCE                                         r  uut/counter_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y82         FDCE (Prop_fdce_C_Q)         0.478     6.327 r  uut/counter_x_reg[8]/Q
                         net (fo=5, routed)           0.648     6.974    uut/counter_x_reg_n_0_[8]
    SLICE_X92Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.834     7.808 r  uut/addr_out_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.808    uut/addr_out_carry_i_12_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.027 r  uut/addr_out_carry__0_i_14/O[0]
                         net (fo=1, routed)           0.443     8.470    uut/x_new0[11]
    SLICE_X91Y84         LUT6 (Prop_lut6_I3_O)        0.295     8.765 r  uut/addr_out_carry__0_i_12/O
                         net (fo=1, routed)           0.714     9.479    uut/C[11]
    SLICE_X91Y81         LUT5 (Prop_lut5_I4_O)        0.124     9.603 r  uut/addr_out_carry__0_i_8/O
                         net (fo=1, routed)           0.000     9.603    uut/addr_out_carry__0_i_8_n_0
    SLICE_X91Y81         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    10.209 r  uut/addr_out_carry__0/O[3]
                         net (fo=1, routed)           0.445    10.655    uut/addr_out[14]
    SLICE_X91Y79         LUT5 (Prop_lut5_I4_O)        0.306    10.961 r  uut/uuuut_i_3/O
                         net (fo=16, routed)          1.692    12.653    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X5Y20         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.819    13.584    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y20         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.323    13.907    
                         clock uncertainty           -0.035    13.872    
    RAMB36_X5Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    13.306    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         13.306    
                         arrival time                         -12.653    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 uut/counter_x_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.773ns  (logic 3.003ns (44.338%)  route 3.770ns (55.662%))
  Logic Levels:           7  (CARRY4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.404ns = ( 13.404 - 8.000 ) 
    Source Clock Delay      (SCD):    5.849ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.775     5.849    uut/CLK
    SLICE_X94Y82         FDCE                                         r  uut/counter_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y82         FDCE (Prop_fdce_C_Q)         0.478     6.327 r  uut/counter_x_reg[8]/Q
                         net (fo=5, routed)           0.648     6.974    uut/counter_x_reg_n_0_[8]
    SLICE_X92Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.834     7.808 r  uut/addr_out_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.808    uut/addr_out_carry_i_12_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.027 r  uut/addr_out_carry__0_i_14/O[0]
                         net (fo=1, routed)           0.443     8.470    uut/x_new0[11]
    SLICE_X91Y84         LUT6 (Prop_lut6_I3_O)        0.295     8.765 r  uut/addr_out_carry__0_i_12/O
                         net (fo=1, routed)           0.714     9.479    uut/C[11]
    SLICE_X91Y81         LUT5 (Prop_lut5_I4_O)        0.124     9.603 r  uut/addr_out_carry__0_i_8/O
                         net (fo=1, routed)           0.000     9.603    uut/addr_out_carry__0_i_8_n_0
    SLICE_X91Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.135 r  uut/addr_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.135    uut/addr_out_carry__0_n_0
    SLICE_X91Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.357 r  uut/addr_out_carry__1/O[0]
                         net (fo=1, routed)           0.462    10.819    uut/addr_out[15]
    SLICE_X92Y81         LUT5 (Prop_lut5_I4_O)        0.299    11.118 r  uut/uuuut_i_2/O
                         net (fo=16, routed)          1.504    12.622    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X5Y12         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.640    13.404    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y12         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.423    13.828    
                         clock uncertainty           -0.035    13.793    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    13.278    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         13.278    
                         arrival time                         -12.622    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 uut/counter_x_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.768ns  (logic 3.003ns (44.373%)  route 3.765ns (55.627%))
  Logic Levels:           7  (CARRY4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.409ns = ( 13.409 - 8.000 ) 
    Source Clock Delay      (SCD):    5.849ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.775     5.849    uut/CLK
    SLICE_X94Y82         FDCE                                         r  uut/counter_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y82         FDCE (Prop_fdce_C_Q)         0.478     6.327 r  uut/counter_x_reg[8]/Q
                         net (fo=5, routed)           0.648     6.974    uut/counter_x_reg_n_0_[8]
    SLICE_X92Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.834     7.808 r  uut/addr_out_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.808    uut/addr_out_carry_i_12_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.027 r  uut/addr_out_carry__0_i_14/O[0]
                         net (fo=1, routed)           0.443     8.470    uut/x_new0[11]
    SLICE_X91Y84         LUT6 (Prop_lut6_I3_O)        0.295     8.765 r  uut/addr_out_carry__0_i_12/O
                         net (fo=1, routed)           0.714     9.479    uut/C[11]
    SLICE_X91Y81         LUT5 (Prop_lut5_I4_O)        0.124     9.603 r  uut/addr_out_carry__0_i_8/O
                         net (fo=1, routed)           0.000     9.603    uut/addr_out_carry__0_i_8_n_0
    SLICE_X91Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.135 r  uut/addr_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.135    uut/addr_out_carry__0_n_0
    SLICE_X91Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.357 r  uut/addr_out_carry__1/O[0]
                         net (fo=1, routed)           0.462    10.819    uut/addr_out[15]
    SLICE_X92Y81         LUT5 (Prop_lut5_I4_O)        0.299    11.118 r  uut/uuuut_i_2/O
                         net (fo=16, routed)          1.498    12.616    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X5Y18         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.645    13.409    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y18         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.423    13.833    
                         clock uncertainty           -0.035    13.798    
    RAMB36_X5Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    13.283    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         13.283    
                         arrival time                         -12.616    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 uut/counter_x_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.784ns  (logic 2.799ns (41.257%)  route 3.985ns (58.743%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.584ns = ( 13.584 - 8.000 ) 
    Source Clock Delay      (SCD):    5.849ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.775     5.849    uut/CLK
    SLICE_X94Y82         FDCE                                         r  uut/counter_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y82         FDCE (Prop_fdce_C_Q)         0.478     6.327 r  uut/counter_x_reg[8]/Q
                         net (fo=5, routed)           0.648     6.974    uut/counter_x_reg_n_0_[8]
    SLICE_X92Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.834     7.808 r  uut/addr_out_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.808    uut/addr_out_carry_i_12_n_0
    SLICE_X92Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.027 r  uut/addr_out_carry__0_i_14/O[0]
                         net (fo=1, routed)           0.443     8.470    uut/x_new0[11]
    SLICE_X91Y84         LUT6 (Prop_lut6_I3_O)        0.295     8.765 r  uut/addr_out_carry__0_i_12/O
                         net (fo=1, routed)           0.714     9.479    uut/C[11]
    SLICE_X91Y81         LUT5 (Prop_lut5_I4_O)        0.124     9.603 r  uut/addr_out_carry__0_i_8/O
                         net (fo=1, routed)           0.000     9.603    uut/addr_out_carry__0_i_8_n_0
    SLICE_X91Y81         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.150 r  uut/addr_out_carry__0/O[2]
                         net (fo=1, routed)           0.435    10.586    uut/addr_out[13]
    SLICE_X91Y79         LUT5 (Prop_lut5_I4_O)        0.302    10.888 r  uut/uuuut_i_4/O
                         net (fo=16, routed)          1.745    12.633    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X5Y20         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.819    13.584    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y20         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.323    13.907    
                         clock uncertainty           -0.035    13.872    
    RAMB36_X5Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    13.306    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         13.306    
                         arrival time                         -12.633    
  -------------------------------------------------------------------
                         slack                                  0.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 tx_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.137%)  route 0.110ns (43.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.601     1.687    clk_125mhz_IBUF_BUFG
    SLICE_X105Y81        FDRE                                         r  tx_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y81        FDRE (Prop_fdre_C_Q)         0.141     1.828 r  tx_byte_reg[2]/Q
                         net (fo=1, routed)           0.110     1.938    tx/tx_data_reg[8]_0[2]
    SLICE_X104Y80        FDRE                                         r  tx/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.869     2.211    tx/CLK
    SLICE_X104Y80        FDRE                                         r  tx/tx_data_reg[3]/C
                         clock pessimism             -0.511     1.700    
    SLICE_X104Y80        FDRE (Hold_fdre_C_D)         0.076     1.776    tx/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rx/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx/out_rx_byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.576     1.662    rx/clk_125mhz_IBUF_BUFG
    SLICE_X81Y81         FDRE                                         r  rx/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y81         FDRE (Prop_fdre_C_Q)         0.141     1.803 r  rx/rx_data_reg[7]/Q
                         net (fo=1, routed)           0.112     1.915    rx/rx_data_reg_n_0_[7]
    SLICE_X81Y80         FDRE                                         r  rx/out_rx_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.842     2.184    rx/clk_125mhz_IBUF_BUFG
    SLICE_X81Y80         FDRE                                         r  rx/out_rx_byte_reg[7]/C
                         clock pessimism             -0.509     1.675    
    SLICE_X81Y80         FDRE (Hold_fdre_C_D)         0.066     1.741    rx/out_rx_byte_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 rx/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx/out_rx_byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.577     1.663    rx/clk_125mhz_IBUF_BUFG
    SLICE_X81Y82         FDRE                                         r  rx/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y82         FDRE (Prop_fdre_C_Q)         0.141     1.804 r  rx/rx_data_reg[5]/Q
                         net (fo=1, routed)           0.116     1.920    rx/rx_data_reg_n_0_[5]
    SLICE_X81Y80         FDRE                                         r  rx/out_rx_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.842     2.184    rx/clk_125mhz_IBUF_BUFG
    SLICE_X81Y80         FDRE                                         r  rx/out_rx_byte_reg[5]/C
                         clock pessimism             -0.509     1.675    
    SLICE_X81Y80         FDRE (Hold_fdre_C_D)         0.070     1.745    rx/out_rx_byte_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 rx/clk_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx/clk_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.883%)  route 0.147ns (44.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.579     1.665    rx/clk_125mhz_IBUF_BUFG
    SLICE_X81Y85         FDRE                                         r  rx/clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y85         FDRE (Prop_fdre_C_Q)         0.141     1.806 r  rx/clk_count_reg[6]/Q
                         net (fo=7, routed)           0.147     1.953    rx/clk_count_reg_n_0_[6]
    SLICE_X82Y85         LUT6 (Prop_lut6_I3_O)        0.045     1.998 r  rx/clk_count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.998    rx/clk_count[9]_i_1_n_0
    SLICE_X82Y85         FDRE                                         r  rx/clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.847     2.189    rx/clk_125mhz_IBUF_BUFG
    SLICE_X82Y85         FDRE                                         r  rx/clk_count_reg[9]/C
                         clock pessimism             -0.490     1.699    
    SLICE_X82Y85         FDRE (Hold_fdre_C_D)         0.121     1.820    rx/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 tx_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.601     1.687    clk_125mhz_IBUF_BUFG
    SLICE_X105Y81        FDRE                                         r  tx_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y81        FDRE (Prop_fdre_C_Q)         0.141     1.828 r  tx_byte_reg[4]/Q
                         net (fo=1, routed)           0.113     1.941    tx/tx_data_reg[8]_0[4]
    SLICE_X104Y80        FDRE                                         r  tx/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.869     2.211    tx/CLK
    SLICE_X104Y80        FDRE                                         r  tx/tx_data_reg[5]/C
                         clock pessimism             -0.511     1.700    
    SLICE_X104Y80        FDRE (Hold_fdre_C_D)         0.063     1.763    tx/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rx/out_rx_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.164ns (27.824%)  route 0.425ns (72.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.578     1.664    rx/clk_125mhz_IBUF_BUFG
    SLICE_X86Y83         FDRE                                         r  rx/out_rx_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y83         FDRE (Prop_fdre_C_Q)         0.164     1.828 r  rx/out_rx_byte_reg[1]/Q
                         net (fo=2, routed)           0.425     2.254    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X4Y18         RAMB36E1                                     r  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.918     2.261    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y18         RAMB36E1                                     r  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.490     1.771    
    RAMB36_X4Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.067    uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 tx_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.141ns (18.269%)  route 0.631ns (81.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.599     1.685    clk_125mhz_IBUF_BUFG
    SLICE_X99Y79         FDCE                                         r  tx_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y79         FDCE (Prop_fdce_C_Q)         0.141     1.826 r  tx_counter_reg[7]/Q
                         net (fo=18, routed)          0.631     2.457    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X4Y20         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.005     2.348    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y20         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.261     2.087    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     2.270    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rd_en_B_uart_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.600     1.686    clk_125mhz_IBUF_BUFG
    SLICE_X95Y81         FDCE                                         r  FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y81         FDCE (Prop_fdce_C_Q)         0.141     1.827 r  FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.122     1.949    rd_en_B_uart
    SLICE_X94Y81         FDCE                                         r  rd_en_B_uart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.868     2.210    clk_125mhz_IBUF_BUFG
    SLICE_X94Y81         FDCE                                         r  rd_en_B_uart_reg/C
                         clock pessimism             -0.511     1.699    
    SLICE_X94Y81         FDCE (Hold_fdce_C_D)         0.059     1.758    rd_en_B_uart_reg
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 tx/bit_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx/out_tx_serial_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.143%)  route 0.134ns (41.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.600     1.686    tx/CLK
    SLICE_X105Y80        FDRE                                         r  tx/bit_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y80        FDRE (Prop_fdre_C_Q)         0.141     1.827 r  tx/bit_index_reg[2]/Q
                         net (fo=4, routed)           0.134     1.961    tx/bit_index_reg[2]
    SLICE_X103Y80        LUT6 (Prop_lut6_I2_O)        0.045     2.006 r  tx/out_tx_serial_i_3/O
                         net (fo=1, routed)           0.000     2.006    tx/out_tx_serial_i_3_n_0
    SLICE_X103Y80        FDSE                                         r  tx/out_tx_serial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.868     2.210    tx/CLK
    SLICE_X103Y80        FDSE                                         r  tx/out_tx_serial_reg/C
                         clock pessimism             -0.490     1.720    
    SLICE_X103Y80        FDSE (Hold_fdse_C_D)         0.091     1.811    tx/out_tx_serial_reg
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 tx_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.203%)  route 0.326ns (69.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.598     1.684    clk_125mhz_IBUF_BUFG
    SLICE_X99Y78         FDCE                                         r  tx_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y78         FDCE (Prop_fdce_C_Q)         0.141     1.825 r  tx_counter_reg[2]/Q
                         net (fo=18, routed)          0.326     2.151    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X4Y15         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.903     2.246    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y15         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.490     1.756    
    RAMB36_X4Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     1.939    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_125mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X2Y16  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X2Y16  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X2Y17  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X2Y17  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X4Y18  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X4Y18  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X4Y19  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X4Y19  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X4Y12  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         8.000       5.108      RAMB36_X4Y12  uuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X97Y81  FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X97Y81  FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X97Y81  FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X97Y81  FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X96Y81  FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X96Y81  FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X95Y81  FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X95Y81  FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X95Y81  FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X95Y81  FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X97Y81  FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X97Y81  FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X97Y81  FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X97Y81  FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X96Y81  FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X96Y81  FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X95Y81  FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X95Y81  FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X95Y81  FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X95Y81  FSM_onehot_state_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.920ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 0.456ns (12.634%)  route 3.153ns (87.366%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.298ns = ( 13.298 - 8.000 ) 
    Source Clock Delay      (SCD):    5.789ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.715     5.789    clk_125mhz_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.456     6.245 f  reset_reg/Q
                         net (fo=90, routed)          3.153     9.398    reset
    SLICE_X87Y78         FDCE                                         f  rx_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.534    13.298    clk_125mhz_IBUF_BUFG
    SLICE_X87Y78         FDCE                                         r  rx_counter_reg[0]/C
                         clock pessimism              0.460    13.759    
                         clock uncertainty           -0.035    13.723    
    SLICE_X87Y78         FDCE (Recov_fdce_C_CLR)     -0.405    13.318    rx_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.318    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                  3.920    

Slack (MET) :             3.920ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 0.456ns (12.634%)  route 3.153ns (87.366%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.298ns = ( 13.298 - 8.000 ) 
    Source Clock Delay      (SCD):    5.789ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.715     5.789    clk_125mhz_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.456     6.245 f  reset_reg/Q
                         net (fo=90, routed)          3.153     9.398    reset
    SLICE_X87Y78         FDCE                                         f  rx_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.534    13.298    clk_125mhz_IBUF_BUFG
    SLICE_X87Y78         FDCE                                         r  rx_counter_reg[1]/C
                         clock pessimism              0.460    13.759    
                         clock uncertainty           -0.035    13.723    
    SLICE_X87Y78         FDCE (Recov_fdce_C_CLR)     -0.405    13.318    rx_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.318    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                  3.920    

Slack (MET) :             3.920ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 0.456ns (12.634%)  route 3.153ns (87.366%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.298ns = ( 13.298 - 8.000 ) 
    Source Clock Delay      (SCD):    5.789ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.715     5.789    clk_125mhz_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.456     6.245 f  reset_reg/Q
                         net (fo=90, routed)          3.153     9.398    reset
    SLICE_X87Y78         FDCE                                         f  rx_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.534    13.298    clk_125mhz_IBUF_BUFG
    SLICE_X87Y78         FDCE                                         r  rx_counter_reg[2]/C
                         clock pessimism              0.460    13.759    
                         clock uncertainty           -0.035    13.723    
    SLICE_X87Y78         FDCE (Recov_fdce_C_CLR)     -0.405    13.318    rx_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.318    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                  3.920    

Slack (MET) :             3.920ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 0.456ns (12.634%)  route 3.153ns (87.366%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.298ns = ( 13.298 - 8.000 ) 
    Source Clock Delay      (SCD):    5.789ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.715     5.789    clk_125mhz_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.456     6.245 f  reset_reg/Q
                         net (fo=90, routed)          3.153     9.398    reset
    SLICE_X87Y78         FDCE                                         f  rx_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.534    13.298    clk_125mhz_IBUF_BUFG
    SLICE_X87Y78         FDCE                                         r  rx_counter_reg[3]/C
                         clock pessimism              0.460    13.759    
                         clock uncertainty           -0.035    13.723    
    SLICE_X87Y78         FDCE (Recov_fdce_C_CLR)     -0.405    13.318    rx_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.318    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                  3.920    

Slack (MET) :             3.920ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 0.456ns (12.634%)  route 3.153ns (87.366%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.298ns = ( 13.298 - 8.000 ) 
    Source Clock Delay      (SCD):    5.789ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.715     5.789    clk_125mhz_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.456     6.245 f  reset_reg/Q
                         net (fo=90, routed)          3.153     9.398    reset
    SLICE_X87Y78         FDCE                                         f  rx_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.534    13.298    clk_125mhz_IBUF_BUFG
    SLICE_X87Y78         FDCE                                         r  rx_counter_reg[4]/C
                         clock pessimism              0.460    13.759    
                         clock uncertainty           -0.035    13.723    
    SLICE_X87Y78         FDCE (Recov_fdce_C_CLR)     -0.405    13.318    rx_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.318    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                  3.920    

Slack (MET) :             3.920ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 0.456ns (12.634%)  route 3.153ns (87.366%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.298ns = ( 13.298 - 8.000 ) 
    Source Clock Delay      (SCD):    5.789ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.715     5.789    clk_125mhz_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.456     6.245 f  reset_reg/Q
                         net (fo=90, routed)          3.153     9.398    reset
    SLICE_X87Y78         FDCE                                         f  rx_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.534    13.298    clk_125mhz_IBUF_BUFG
    SLICE_X87Y78         FDCE                                         r  rx_counter_reg[5]/C
                         clock pessimism              0.460    13.759    
                         clock uncertainty           -0.035    13.723    
    SLICE_X87Y78         FDCE (Recov_fdce_C_CLR)     -0.405    13.318    rx_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.318    
                         arrival time                          -9.398    
  -------------------------------------------------------------------
                         slack                                  3.920    

Slack (MET) :             3.945ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/counter_y_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.456ns (12.640%)  route 3.151ns (87.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns = ( 13.358 - 8.000 ) 
    Source Clock Delay      (SCD):    5.789ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.715     5.789    clk_125mhz_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.456     6.245 f  reset_reg/Q
                         net (fo=90, routed)          3.151     9.396    uut/reset
    SLICE_X91Y79         FDCE                                         f  uut/counter_y_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.594    13.358    uut/CLK
    SLICE_X91Y79         FDCE                                         r  uut/counter_y_reg[4]/C
                         clock pessimism              0.423    13.782    
                         clock uncertainty           -0.035    13.746    
    SLICE_X91Y79         FDCE (Recov_fdce_C_CLR)     -0.405    13.341    uut/counter_y_reg[4]
  -------------------------------------------------------------------
                         required time                         13.341    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                  3.945    

Slack (MET) :             3.945ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/counter_y_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.456ns (12.640%)  route 3.151ns (87.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns = ( 13.358 - 8.000 ) 
    Source Clock Delay      (SCD):    5.789ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.715     5.789    clk_125mhz_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.456     6.245 f  reset_reg/Q
                         net (fo=90, routed)          3.151     9.396    uut/reset
    SLICE_X91Y79         FDCE                                         f  uut/counter_y_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.594    13.358    uut/CLK
    SLICE_X91Y79         FDCE                                         r  uut/counter_y_reg[5]/C
                         clock pessimism              0.423    13.782    
                         clock uncertainty           -0.035    13.746    
    SLICE_X91Y79         FDCE (Recov_fdce_C_CLR)     -0.405    13.341    uut/counter_y_reg[5]
  -------------------------------------------------------------------
                         required time                         13.341    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                  3.945    

Slack (MET) :             3.994ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/counter_y_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.456ns (12.812%)  route 3.103ns (87.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns = ( 13.358 - 8.000 ) 
    Source Clock Delay      (SCD):    5.789ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.715     5.789    clk_125mhz_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.456     6.245 f  reset_reg/Q
                         net (fo=90, routed)          3.103     9.348    uut/reset
    SLICE_X91Y80         FDCE                                         f  uut/counter_y_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.594    13.358    uut/CLK
    SLICE_X91Y80         FDCE                                         r  uut/counter_y_reg[0]/C
                         clock pessimism              0.423    13.782    
                         clock uncertainty           -0.035    13.746    
    SLICE_X91Y80         FDCE (Recov_fdce_C_CLR)     -0.405    13.341    uut/counter_y_reg[0]
  -------------------------------------------------------------------
                         required time                         13.341    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                  3.994    

Slack (MET) :             4.213ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/temp_data_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.317ns  (logic 0.456ns (13.749%)  route 2.861ns (86.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.298ns = ( 13.298 - 8.000 ) 
    Source Clock Delay      (SCD):    5.789ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.715     5.789    clk_125mhz_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.456     6.245 f  reset_reg/Q
                         net (fo=90, routed)          2.861     9.105    uut/reset
    SLICE_X88Y78         FDCE                                         f  uut/temp_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.534    13.298    uut/CLK
    SLICE_X88Y78         FDCE                                         r  uut/temp_data_reg[5]/C
                         clock pessimism              0.460    13.759    
                         clock uncertainty           -0.035    13.723    
    SLICE_X88Y78         FDCE (Recov_fdce_C_CLR)     -0.405    13.318    uut/temp_data_reg[5]
  -------------------------------------------------------------------
                         required time                         13.318    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  4.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.218%)  route 0.248ns (63.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.579     1.665    clk_125mhz_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.141     1.806 f  reset_reg/Q
                         net (fo=90, routed)          0.248     2.054    reset
    SLICE_X87Y81         FDCE                                         f  rx_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.844     2.186    clk_125mhz_IBUF_BUFG
    SLICE_X87Y81         FDCE                                         r  rx_counter_reg[10]/C
                         clock pessimism             -0.510     1.676    
    SLICE_X87Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.584    rx_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.218%)  route 0.248ns (63.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.579     1.665    clk_125mhz_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.141     1.806 f  reset_reg/Q
                         net (fo=90, routed)          0.248     2.054    reset
    SLICE_X87Y81         FDCE                                         f  rx_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.844     2.186    clk_125mhz_IBUF_BUFG
    SLICE_X87Y81         FDCE                                         r  rx_counter_reg[13]/C
                         clock pessimism             -0.510     1.676    
    SLICE_X87Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.584    rx_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_counter_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.218%)  route 0.248ns (63.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.579     1.665    clk_125mhz_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.141     1.806 f  reset_reg/Q
                         net (fo=90, routed)          0.248     2.054    reset
    SLICE_X87Y81         FDCE                                         f  rx_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.844     2.186    clk_125mhz_IBUF_BUFG
    SLICE_X87Y81         FDCE                                         r  rx_counter_reg[14]/C
                         clock pessimism             -0.510     1.676    
    SLICE_X87Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.584    rx_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_counter_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.218%)  route 0.248ns (63.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.579     1.665    clk_125mhz_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.141     1.806 f  reset_reg/Q
                         net (fo=90, routed)          0.248     2.054    reset
    SLICE_X87Y81         FDCE                                         f  rx_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.844     2.186    clk_125mhz_IBUF_BUFG
    SLICE_X87Y81         FDCE                                         r  rx_counter_reg[15]/C
                         clock pessimism             -0.510     1.676    
    SLICE_X87Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.584    rx_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/temp_data_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.278%)  route 0.259ns (64.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.579     1.665    clk_125mhz_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.141     1.806 f  reset_reg/Q
                         net (fo=90, routed)          0.259     2.065    uut/reset
    SLICE_X88Y85         FDCE                                         f  uut/temp_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.848     2.190    uut/CLK
    SLICE_X88Y85         FDCE                                         r  uut/temp_data_reg[0]/C
                         clock pessimism             -0.510     1.680    
    SLICE_X88Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.588    uut/temp_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.121%)  route 0.312ns (68.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.579     1.665    clk_125mhz_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.141     1.806 f  reset_reg/Q
                         net (fo=90, routed)          0.312     2.118    reset
    SLICE_X87Y80         FDCE                                         f  rx_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.843     2.185    clk_125mhz_IBUF_BUFG
    SLICE_X87Y80         FDCE                                         r  rx_counter_reg[11]/C
                         clock pessimism             -0.510     1.675    
    SLICE_X87Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.583    rx_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.121%)  route 0.312ns (68.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.579     1.665    clk_125mhz_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.141     1.806 f  reset_reg/Q
                         net (fo=90, routed)          0.312     2.118    reset
    SLICE_X87Y80         FDCE                                         f  rx_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.843     2.185    clk_125mhz_IBUF_BUFG
    SLICE_X87Y80         FDCE                                         r  rx_counter_reg[12]/C
                         clock pessimism             -0.510     1.675    
    SLICE_X87Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.583    rx_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/counter_y_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.141ns (25.643%)  route 0.409ns (74.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.579     1.665    clk_125mhz_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.141     1.806 f  reset_reg/Q
                         net (fo=90, routed)          0.409     2.215    uut/reset
    SLICE_X92Y85         FDCE                                         f  uut/counter_y_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.871     2.213    uut/CLK
    SLICE_X92Y85         FDCE                                         r  uut/counter_y_reg[10]/C
                         clock pessimism             -0.490     1.723    
    SLICE_X92Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.656    uut/counter_y_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/counter_y_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.141ns (25.643%)  route 0.409ns (74.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.579     1.665    clk_125mhz_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.141     1.806 f  reset_reg/Q
                         net (fo=90, routed)          0.409     2.215    uut/reset
    SLICE_X92Y85         FDCE                                         f  uut/counter_y_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.871     2.213    uut/CLK
    SLICE_X92Y85         FDCE                                         r  uut/counter_y_reg[11]/C
                         clock pessimism             -0.490     1.723    
    SLICE_X92Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.656    uut/counter_y_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uut/counter_y_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.141ns (25.643%)  route 0.409ns (74.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.579     1.665    clk_125mhz_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.141     1.806 f  reset_reg/Q
                         net (fo=90, routed)          0.409     2.215    uut/reset
    SLICE_X92Y85         FDCE                                         f  uut/counter_y_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.871     2.213    uut/CLK
    SLICE_X92Y85         FDCE                                         r  uut/counter_y_reg[12]/C
                         clock pessimism             -0.490     1.723    
    SLICE_X92Y85         FDCE (Remov_fdce_C_CLR)     -0.067     1.656    uut/counter_y_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.559    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.712ns  (logic 4.424ns (57.364%)  route 3.288ns (42.636%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.773     5.847    clk_125mhz_IBUF_BUFG
    SLICE_X96Y81         FDCE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y81         FDCE (Prop_fdce_C_Q)         0.518     6.365 r  FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.974     7.339    uut/Q[1]
    SLICE_X96Y82         LUT2 (Prop_lut2_I0_O)        0.152     7.491 r  uut/LD0_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.314     9.805    LD0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.754    13.558 r  LD0_OBUF_inst/O
                         net (fo=0)                   0.000    13.558    LD0
    R14                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/out_tx_serial_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.566ns  (logic 4.029ns (61.369%)  route 2.536ns (38.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.773     5.847    tx/CLK
    SLICE_X103Y80        FDSE                                         r  tx/out_tx_serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDSE (Prop_fdse_C_Q)         0.456     6.303 r  tx/out_tx_serial_reg/Q
                         net (fo=1, routed)           2.536     8.839    uart_tx_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.573    12.412 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.412    uart_tx
    Y19                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/out_tx_serial_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.166ns  (logic 1.415ns (65.311%)  route 0.751ns (34.689%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.600     1.686    tx/CLK
    SLICE_X103Y80        FDSE                                         r  tx/out_tx_serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y80        FDSE (Prop_fdse_C_Q)         0.141     1.827 r  tx/out_tx_serial_reg/Q
                         net (fo=1, routed)           0.751     2.579    uart_tx_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         1.274     3.852 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.852    uart_tx
    Y19                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.437ns  (logic 1.553ns (63.717%)  route 0.884ns (36.283%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.601     1.687    uut/CLK
    SLICE_X96Y82         FDCE                                         r  uut/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y82         FDCE (Prop_fdce_C_Q)         0.148     1.835 r  uut/FSM_onehot_state_reg[4]/Q
                         net (fo=50, routed)          0.231     2.066    uut/rotate_done
    SLICE_X96Y82         LUT2 (Prop_lut2_I1_O)        0.101     2.167 r  uut/LD0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.653     2.820    LD0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.304     4.124 r  LD0_OBUF_inst/O
                         net (fo=0)                   0.000     4.124    LD0
    R14                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           289 Endpoints
Min Delay           289 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.358ns  (logic 2.966ns (28.631%)  route 7.392ns (71.369%))
  Logic Levels:           7  (CARRY4=3 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.582ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  SW_IBUF[1]_inst/O
                         net (fo=31, routed)          4.441     5.974    uut/SW_IBUF[1]
    SLICE_X91Y83         LUT6 (Prop_lut6_I1_O)        0.124     6.098 r  uut/addr_out_carry_i_10/O
                         net (fo=1, routed)           0.698     6.796    uut/C[8]
    SLICE_X91Y80         LUT5 (Prop_lut5_I4_O)        0.124     6.920 r  uut/addr_out_carry_i_6/O
                         net (fo=1, routed)           0.000     6.920    uut/addr_out_carry_i_6_n_0
    SLICE_X91Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.470 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.470    uut/addr_out_carry_n_0
    SLICE_X91Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  uut/addr_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.584    uut/addr_out_carry__0_n_0
    SLICE_X91Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.806 r  uut/addr_out_carry__1/O[0]
                         net (fo=1, routed)           0.462     8.268    uut/addr_out[15]
    SLICE_X92Y81         LUT5 (Prop_lut5_I4_O)        0.299     8.567 r  uut/uuuut_i_2/O
                         net (fo=16, routed)          1.791    10.358    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X5Y21         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.817     5.582    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.354ns  (logic 2.950ns (28.487%)  route 7.405ns (71.513%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.582ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  SW_IBUF[1]_inst/O
                         net (fo=31, routed)          4.441     5.974    uut/SW_IBUF[1]
    SLICE_X91Y83         LUT6 (Prop_lut6_I1_O)        0.124     6.098 r  uut/addr_out_carry_i_10/O
                         net (fo=1, routed)           0.698     6.796    uut/C[8]
    SLICE_X91Y80         LUT5 (Prop_lut5_I4_O)        0.124     6.920 r  uut/addr_out_carry_i_6/O
                         net (fo=1, routed)           0.000     6.920    uut/addr_out_carry_i_6_n_0
    SLICE_X91Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.470 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.470    uut/addr_out_carry_n_0
    SLICE_X91Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.783 r  uut/addr_out_carry__0/O[3]
                         net (fo=1, routed)           0.445     8.229    uut/addr_out[14]
    SLICE_X91Y79         LUT5 (Prop_lut5_I4_O)        0.306     8.535 r  uut/uuuut_i_3/O
                         net (fo=16, routed)          1.820    10.354    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X5Y21         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.817     5.582    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.231ns  (logic 2.852ns (27.873%)  route 7.379ns (72.127%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.584ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  SW_IBUF[1]_inst/O
                         net (fo=31, routed)          4.441     5.974    uut/SW_IBUF[1]
    SLICE_X91Y83         LUT6 (Prop_lut6_I1_O)        0.124     6.098 r  uut/addr_out_carry_i_10/O
                         net (fo=1, routed)           0.698     6.796    uut/C[8]
    SLICE_X91Y80         LUT5 (Prop_lut5_I4_O)        0.124     6.920 r  uut/addr_out_carry_i_6/O
                         net (fo=1, routed)           0.000     6.920    uut/addr_out_carry_i_6_n_0
    SLICE_X91Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.470 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.470    uut/addr_out_carry_n_0
    SLICE_X91Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.692 r  uut/addr_out_carry__0/O[0]
                         net (fo=1, routed)           0.501     8.193    uut/addr_out[11]
    SLICE_X89Y81         LUT5 (Prop_lut5_I4_O)        0.299     8.492 r  uut/uuuut_i_6/O
                         net (fo=16, routed)          1.739    10.231    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X5Y20         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.819     5.584    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y20         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.229ns  (logic 2.852ns (27.877%)  route 7.378ns (72.123%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.404ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  SW_IBUF[1]_inst/O
                         net (fo=31, routed)          4.441     5.974    uut/SW_IBUF[1]
    SLICE_X91Y83         LUT6 (Prop_lut6_I1_O)        0.124     6.098 r  uut/addr_out_carry_i_10/O
                         net (fo=1, routed)           0.698     6.796    uut/C[8]
    SLICE_X91Y80         LUT5 (Prop_lut5_I4_O)        0.124     6.920 r  uut/addr_out_carry_i_6/O
                         net (fo=1, routed)           0.000     6.920    uut/addr_out_carry_i_6_n_0
    SLICE_X91Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.470 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.470    uut/addr_out_carry_n_0
    SLICE_X91Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.692 r  uut/addr_out_carry__0/O[0]
                         net (fo=1, routed)           0.501     8.193    uut/addr_out[11]
    SLICE_X89Y81         LUT5 (Prop_lut5_I4_O)        0.299     8.492 r  uut/uuuut_i_6/O
                         net (fo=16, routed)          1.737    10.229    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X5Y12         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.640     5.404    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y12         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.227ns  (logic 2.950ns (28.842%)  route 7.277ns (71.158%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.584ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  SW_IBUF[1]_inst/O
                         net (fo=31, routed)          4.441     5.974    uut/SW_IBUF[1]
    SLICE_X91Y83         LUT6 (Prop_lut6_I1_O)        0.124     6.098 r  uut/addr_out_carry_i_10/O
                         net (fo=1, routed)           0.698     6.796    uut/C[8]
    SLICE_X91Y80         LUT5 (Prop_lut5_I4_O)        0.124     6.920 r  uut/addr_out_carry_i_6/O
                         net (fo=1, routed)           0.000     6.920    uut/addr_out_carry_i_6_n_0
    SLICE_X91Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.470 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.470    uut/addr_out_carry_n_0
    SLICE_X91Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.783 r  uut/addr_out_carry__0/O[3]
                         net (fo=1, routed)           0.445     8.229    uut/addr_out[14]
    SLICE_X91Y79         LUT5 (Prop_lut5_I4_O)        0.306     8.535 r  uut/uuuut_i_3/O
                         net (fo=16, routed)          1.692    10.227    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X5Y20         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.819     5.584    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y20         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.219ns  (logic 2.872ns (28.101%)  route 7.347ns (71.899%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.582ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  SW_IBUF[1]_inst/O
                         net (fo=31, routed)          4.441     5.974    uut/SW_IBUF[1]
    SLICE_X91Y83         LUT6 (Prop_lut6_I1_O)        0.124     6.098 r  uut/addr_out_carry_i_10/O
                         net (fo=1, routed)           0.698     6.796    uut/C[8]
    SLICE_X91Y80         LUT5 (Prop_lut5_I4_O)        0.124     6.920 r  uut/addr_out_carry_i_6/O
                         net (fo=1, routed)           0.000     6.920    uut/addr_out_carry_i_6_n_0
    SLICE_X91Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.470 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.470    uut/addr_out_carry_n_0
    SLICE_X91Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.709 r  uut/addr_out_carry__0/O[2]
                         net (fo=1, routed)           0.435     8.145    uut/addr_out[13]
    SLICE_X91Y79         LUT5 (Prop_lut5_I4_O)        0.302     8.447 r  uut/uuuut_i_4/O
                         net (fo=16, routed)          1.772    10.219    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X5Y21         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.817     5.582    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.203ns  (logic 2.950ns (28.910%)  route 7.253ns (71.090%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.580ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  SW_IBUF[1]_inst/O
                         net (fo=31, routed)          4.441     5.974    uut/SW_IBUF[1]
    SLICE_X91Y83         LUT6 (Prop_lut6_I1_O)        0.124     6.098 r  uut/addr_out_carry_i_10/O
                         net (fo=1, routed)           0.698     6.796    uut/C[8]
    SLICE_X91Y80         LUT5 (Prop_lut5_I4_O)        0.124     6.920 r  uut/addr_out_carry_i_6/O
                         net (fo=1, routed)           0.000     6.920    uut/addr_out_carry_i_6_n_0
    SLICE_X91Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.470 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.470    uut/addr_out_carry_n_0
    SLICE_X91Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.783 r  uut/addr_out_carry__0/O[3]
                         net (fo=1, routed)           0.445     8.229    uut/addr_out[14]
    SLICE_X91Y79         LUT5 (Prop_lut5_I4_O)        0.306     8.535 r  uut/uuuut_i_3/O
                         net (fo=16, routed)          1.668    10.203    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X4Y20         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.815     5.580    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y20         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.199ns  (logic 2.950ns (28.919%)  route 7.250ns (71.081%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.410ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  SW_IBUF[1]_inst/O
                         net (fo=31, routed)          4.441     5.974    uut/SW_IBUF[1]
    SLICE_X91Y83         LUT6 (Prop_lut6_I1_O)        0.124     6.098 r  uut/addr_out_carry_i_10/O
                         net (fo=1, routed)           0.698     6.796    uut/C[8]
    SLICE_X91Y80         LUT5 (Prop_lut5_I4_O)        0.124     6.920 r  uut/addr_out_carry_i_6/O
                         net (fo=1, routed)           0.000     6.920    uut/addr_out_carry_i_6_n_0
    SLICE_X91Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.470 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.470    uut/addr_out_carry_n_0
    SLICE_X91Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.783 r  uut/addr_out_carry__0/O[3]
                         net (fo=1, routed)           0.445     8.229    uut/addr_out[14]
    SLICE_X91Y79         LUT5 (Prop_lut5_I4_O)        0.306     8.535 r  uut/uuuut_i_3/O
                         net (fo=16, routed)          1.665    10.199    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X5Y19         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.646     5.410    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y19         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.192ns  (logic 2.872ns (28.176%)  route 7.320ns (71.824%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.584ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  SW_IBUF[1]_inst/O
                         net (fo=31, routed)          4.441     5.974    uut/SW_IBUF[1]
    SLICE_X91Y83         LUT6 (Prop_lut6_I1_O)        0.124     6.098 r  uut/addr_out_carry_i_10/O
                         net (fo=1, routed)           0.698     6.796    uut/C[8]
    SLICE_X91Y80         LUT5 (Prop_lut5_I4_O)        0.124     6.920 r  uut/addr_out_carry_i_6/O
                         net (fo=1, routed)           0.000     6.920    uut/addr_out_carry_i_6_n_0
    SLICE_X91Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.470 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.470    uut/addr_out_carry_n_0
    SLICE_X91Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.709 r  uut/addr_out_carry__0/O[2]
                         net (fo=1, routed)           0.435     8.145    uut/addr_out[13]
    SLICE_X91Y79         LUT5 (Prop_lut5_I4_O)        0.302     8.447 r  uut/uuuut_i_4/O
                         net (fo=16, routed)          1.745    10.192    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X5Y20         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.819     5.584    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y20         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.183ns  (logic 2.968ns (29.144%)  route 7.215ns (70.856%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.582ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  SW_IBUF[1]_inst/O
                         net (fo=31, routed)          4.441     5.974    uut/SW_IBUF[1]
    SLICE_X91Y83         LUT6 (Prop_lut6_I1_O)        0.124     6.098 r  uut/addr_out_carry_i_10/O
                         net (fo=1, routed)           0.698     6.796    uut/C[8]
    SLICE_X91Y80         LUT5 (Prop_lut5_I4_O)        0.124     6.920 r  uut/addr_out_carry_i_6/O
                         net (fo=1, routed)           0.000     6.920    uut/addr_out_carry_i_6_n_0
    SLICE_X91Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.470 r  uut/addr_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.470    uut/addr_out_carry_n_0
    SLICE_X91Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.804 r  uut/addr_out_carry__0/O[1]
                         net (fo=1, routed)           0.311     8.115    uut/addr_out[12]
    SLICE_X92Y81         LUT5 (Prop_lut5_I4_O)        0.303     8.418 r  uut/uuuut_i_5/O
                         net (fo=16, routed)          1.765    10.183    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X5Y21         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.817     5.582    uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  uuuut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN1
                            (input port)
  Destination:            btn1_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.341ns  (logic 0.232ns (17.295%)  route 1.109ns (82.705%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  BTN1 (IN)
                         net (fo=0)                   0.000     0.000    BTN1
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  BTN1_IBUF_inst/O
                         net (fo=1, routed)           1.109     1.341    BTN1_IBUF
    SLICE_X95Y89         FDRE                                         r  btn1_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.875     2.217    clk_125mhz_IBUF_BUFG
    SLICE_X95Y89         FDRE                                         r  btn1_sync1_reg/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rx/rx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.400ns  (logic 0.292ns (20.861%)  route 1.108ns (79.139%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    Y18                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  uart_rx_IBUF_inst/O
                         net (fo=12, routed)          1.108     1.400    rx/uart_rx_IBUF
    SLICE_X84Y81         FDRE                                         r  rx/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.843     2.185    rx/clk_125mhz_IBUF_BUFG
    SLICE_X84Y81         FDRE                                         r  rx/rx_data_reg[0]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rx/rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.457ns  (logic 0.292ns (20.046%)  route 1.165ns (79.954%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    Y18                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  uart_rx_IBUF_inst/O
                         net (fo=12, routed)          1.165     1.457    rx/uart_rx_IBUF
    SLICE_X85Y82         FDRE                                         r  rx/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.844     2.186    rx/clk_125mhz_IBUF_BUFG
    SLICE_X85Y82         FDRE                                         r  rx/rx_data_reg[3]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rx/rx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.525ns  (logic 0.292ns (19.153%)  route 1.233ns (80.847%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    Y18                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  uart_rx_IBUF_inst/O
                         net (fo=12, routed)          1.233     1.525    rx/uart_rx_IBUF
    SLICE_X84Y80         FDRE                                         r  rx/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.842     2.184    rx/clk_125mhz_IBUF_BUFG
    SLICE_X84Y80         FDRE                                         r  rx/rx_data_reg[2]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rx/rx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.528ns  (logic 0.292ns (19.120%)  route 1.235ns (80.880%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    Y18                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  uart_rx_IBUF_inst/O
                         net (fo=12, routed)          1.235     1.528    rx/uart_rx_IBUF
    SLICE_X84Y83         FDRE                                         r  rx/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.845     2.187    rx/clk_125mhz_IBUF_BUFG
    SLICE_X84Y83         FDRE                                         r  rx/rx_data_reg[1]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rx/rx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.612ns  (logic 0.292ns (18.122%)  route 1.320ns (81.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    Y18                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  uart_rx_IBUF_inst/O
                         net (fo=12, routed)          1.320     1.612    rx/uart_rx_IBUF
    SLICE_X82Y83         FDRE                                         r  rx/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.845     2.187    rx/clk_125mhz_IBUF_BUFG
    SLICE_X82Y83         FDRE                                         r  rx/rx_data_reg[6]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rx/rx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.619ns  (logic 0.292ns (18.043%)  route 1.327ns (81.957%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    Y18                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  uart_rx_IBUF_inst/O
                         net (fo=12, routed)          1.327     1.619    rx/uart_rx_IBUF
    SLICE_X82Y81         FDRE                                         r  rx/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.843     2.185    rx/clk_125mhz_IBUF_BUFG
    SLICE_X82Y81         FDRE                                         r  rx/rx_data_reg[4]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rx/rx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.681ns  (logic 0.292ns (17.379%)  route 1.389ns (82.621%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    Y18                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  uart_rx_IBUF_inst/O
                         net (fo=12, routed)          1.389     1.681    rx/uart_rx_IBUF
    SLICE_X81Y82         FDRE                                         r  rx/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.844     2.186    rx/clk_125mhz_IBUF_BUFG
    SLICE_X81Y82         FDRE                                         r  rx/rx_data_reg[5]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rx/rx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.733ns  (logic 0.292ns (16.849%)  route 1.441ns (83.151%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    Y18                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  uart_rx_IBUF_inst/O
                         net (fo=12, routed)          1.441     1.733    rx/uart_rx_IBUF
    SLICE_X81Y81         FDRE                                         r  rx/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.843     2.185    rx/clk_125mhz_IBUF_BUFG
    SLICE_X81Y81         FDRE                                         r  rx/rx_data_reg[7]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            rx/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.736ns  (logic 0.337ns (19.420%)  route 1.399ns (80.580%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    Y18                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  uart_rx_IBUF_inst/O
                         net (fo=12, routed)          1.399     1.691    rx/uart_rx_IBUF
    SLICE_X83Y83         LUT6 (Prop_lut6_I3_O)        0.045     1.736 r  rx/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.736    rx/FSM_sequential_state[1]_i_1_n_0
    SLICE_X83Y83         FDRE                                         r  rx/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.845     2.187    rx/clk_125mhz_IBUF_BUFG
    SLICE_X83Y83         FDRE                                         r  rx/FSM_sequential_state_reg[1]/C





