#ChipScope Core Inserter Project File Version 3.0
#Fri Jan 09 11:50:45 CET 2015
Project.device.designInputFile=D\:\\GitHub\\VHDL\\pandaLight-HDL\\pandaLight-Tests\\complete LED test\\PANDA_LIGHT_cs.ngc
Project.device.designOutputFile=D\:\\GitHub\\VHDL\\pandaLight-HDL\\pandaLight-Tests\\complete LED test\\PANDA_LIGHT_cs.ngc
Project.device.deviceFamily=18
Project.device.enableRPMs=true
Project.device.outputDirectory=D\:\\GitHub\\VHDL\\pandaLight-HDL\\pandaLight-Tests\\complete LED test\\_ngo
Project.device.useSRL16=true
Project.filter.dimension=10
Project.filter<0>=CONFIGURATOR_inst/*
Project.filter<1>=CONFIGURATOR/*
Project.filter<2>=conf_*
Project.filter<3>=*cur_reg_valid
Project.filter<4>=cur_reg_valid
Project.filter<5>=*analyzer_valid*
Project.filter<6>=*rst*
Project.filter<7>=*clk*
Project.filter<8>=clk*
Project.filter<9>=
Project.icon.boundaryScanChain=1
Project.icon.enableExtTriggerIn=false
Project.icon.enableExtTriggerOut=false
Project.icon.triggerInPinName=
Project.icon.triggerOutPinName=
Project.unit.dimension=1
Project.unit<0>.clockChannel=rxclk_clk_out2
Project.unit<0>.clockEdge=Rising
Project.unit<0>.dataChannel<0>=VIDEO_ANALYZER_inst/cur_reg_valid
Project.unit<0>.dataChannel<10>=conf_settings_data<4>
Project.unit<0>.dataChannel<11>=conf_settings_data<5>
Project.unit<0>.dataChannel<12>=conf_settings_data<6>
Project.unit<0>.dataChannel<13>=conf_settings_data<7>
Project.unit<0>.dataChannel<14>=CONFIGURATOR_inst/cur_reg_cfg_sel_ledcor
Project.unit<0>.dataChannel<15>=CONFIGURATOR_inst/cur_reg_cfg_sel_ledex
Project.unit<0>.dataChannel<16>=CONFIGURATOR_inst/cur_reg_cfg_wr_en
Project.unit<0>.dataChannel<17>=CONFIGURATOR_inst/cur_reg_cfg_data<0>
Project.unit<0>.dataChannel<18>=CONFIGURATOR_inst/cur_reg_cfg_data<1>
Project.unit<0>.dataChannel<19>=CONFIGURATOR_inst/cur_reg_cfg_data<2>
Project.unit<0>.dataChannel<1>=conf_calculate
Project.unit<0>.dataChannel<20>=CONFIGURATOR_inst/cur_reg_cfg_data<3>
Project.unit<0>.dataChannel<21>=CONFIGURATOR_inst/cur_reg_cfg_data<4>
Project.unit<0>.dataChannel<22>=CONFIGURATOR_inst/cur_reg_cfg_data<5>
Project.unit<0>.dataChannel<23>=CONFIGURATOR_inst/cur_reg_cfg_data<6>
Project.unit<0>.dataChannel<24>=CONFIGURATOR_inst/cur_reg_cfg_data<7>
Project.unit<0>.dataChannel<25>=CONFIGURATOR_inst/cur_reg_cfg_addr<0>
Project.unit<0>.dataChannel<26>=CONFIGURATOR_inst/cur_reg_cfg_addr<1>
Project.unit<0>.dataChannel<27>=CONFIGURATOR_inst/cur_reg_cfg_addr<2>
Project.unit<0>.dataChannel<28>=CONFIGURATOR_inst/cur_reg_cfg_addr<3>
Project.unit<0>.dataChannel<2>=conf_configure_ledcor
Project.unit<0>.dataChannel<3>=conf_configure_ledex
Project.unit<0>.dataChannel<4>=conf_idle
Project.unit<0>.dataChannel<5>=conf_settings_wr_en
Project.unit<0>.dataChannel<6>=conf_settings_data<0>
Project.unit<0>.dataChannel<7>=conf_settings_data<1>
Project.unit<0>.dataChannel<8>=conf_settings_data<2>
Project.unit<0>.dataChannel<9>=conf_settings_data<3>
Project.unit<0>.dataDepth=8192
Project.unit<0>.dataEqualsTrigger=true
Project.unit<0>.dataPortWidth=29
Project.unit<0>.enableGaps=false
Project.unit<0>.enableStorageQualification=true
Project.unit<0>.enableTimestamps=false
Project.unit<0>.timestampDepth=0
Project.unit<0>.timestampWidth=0
Project.unit<0>.triggerChannel<0><0>=VIDEO_ANALYZER_inst/cur_reg_valid
Project.unit<0>.triggerChannel<0><1>=conf_calculate
Project.unit<0>.triggerChannel<0><2>=conf_configure_ledcor
Project.unit<0>.triggerChannel<0><3>=conf_configure_ledex
Project.unit<0>.triggerChannel<0><4>=conf_idle
Project.unit<0>.triggerChannel<0><5>=conf_settings_wr_en
Project.unit<0>.triggerChannel<1><0>=conf_settings_data<0>
Project.unit<0>.triggerChannel<1><1>=conf_settings_data<1>
Project.unit<0>.triggerChannel<1><2>=conf_settings_data<2>
Project.unit<0>.triggerChannel<1><3>=conf_settings_data<3>
Project.unit<0>.triggerChannel<1><4>=conf_settings_data<4>
Project.unit<0>.triggerChannel<1><5>=conf_settings_data<5>
Project.unit<0>.triggerChannel<1><6>=conf_settings_data<6>
Project.unit<0>.triggerChannel<1><7>=conf_settings_data<7>
Project.unit<0>.triggerChannel<2><0>=CONFIGURATOR_inst/cur_reg_cfg_sel_ledcor
Project.unit<0>.triggerChannel<2><1>=CONFIGURATOR_inst/cur_reg_cfg_sel_ledex
Project.unit<0>.triggerChannel<2><2>=CONFIGURATOR_inst/cur_reg_cfg_wr_en
Project.unit<0>.triggerChannel<3><0>=CONFIGURATOR_inst/cur_reg_cfg_data<0>
Project.unit<0>.triggerChannel<3><1>=CONFIGURATOR_inst/cur_reg_cfg_data<1>
Project.unit<0>.triggerChannel<3><2>=CONFIGURATOR_inst/cur_reg_cfg_data<2>
Project.unit<0>.triggerChannel<3><3>=CONFIGURATOR_inst/cur_reg_cfg_data<3>
Project.unit<0>.triggerChannel<3><4>=CONFIGURATOR_inst/cur_reg_cfg_data<4>
Project.unit<0>.triggerChannel<3><5>=CONFIGURATOR_inst/cur_reg_cfg_data<5>
Project.unit<0>.triggerChannel<3><6>=CONFIGURATOR_inst/cur_reg_cfg_data<6>
Project.unit<0>.triggerChannel<3><7>=CONFIGURATOR_inst/cur_reg_cfg_data<7>
Project.unit<0>.triggerChannel<4><0>=CONFIGURATOR_inst/cur_reg_cfg_addr<0>
Project.unit<0>.triggerChannel<4><1>=CONFIGURATOR_inst/cur_reg_cfg_addr<1>
Project.unit<0>.triggerChannel<4><2>=CONFIGURATOR_inst/cur_reg_cfg_addr<2>
Project.unit<0>.triggerChannel<4><3>=CONFIGURATOR_inst/cur_reg_cfg_addr<3>
Project.unit<0>.triggerConditionCountWidth=0
Project.unit<0>.triggerMatchCount<0>=1
Project.unit<0>.triggerMatchCount<1>=1
Project.unit<0>.triggerMatchCount<2>=1
Project.unit<0>.triggerMatchCount<3>=1
Project.unit<0>.triggerMatchCount<4>=1
Project.unit<0>.triggerMatchCountWidth<0><0>=0
Project.unit<0>.triggerMatchCountWidth<1><0>=0
Project.unit<0>.triggerMatchCountWidth<2><0>=0
Project.unit<0>.triggerMatchCountWidth<3><0>=0
Project.unit<0>.triggerMatchCountWidth<4><0>=0
Project.unit<0>.triggerMatchType<0><0>=1
Project.unit<0>.triggerMatchType<1><0>=1
Project.unit<0>.triggerMatchType<2><0>=1
Project.unit<0>.triggerMatchType<3><0>=1
Project.unit<0>.triggerMatchType<4><0>=1
Project.unit<0>.triggerPortCount=5
Project.unit<0>.triggerPortIsData<0>=true
Project.unit<0>.triggerPortIsData<1>=true
Project.unit<0>.triggerPortIsData<2>=true
Project.unit<0>.triggerPortIsData<3>=true
Project.unit<0>.triggerPortIsData<4>=true
Project.unit<0>.triggerPortWidth<0>=6
Project.unit<0>.triggerPortWidth<1>=8
Project.unit<0>.triggerPortWidth<2>=3
Project.unit<0>.triggerPortWidth<3>=8
Project.unit<0>.triggerPortWidth<4>=4
Project.unit<0>.triggerSequencerLevels=16
Project.unit<0>.triggerSequencerType=1
Project.unit<0>.type=ilapro
