
*** Running xst
    with args -ifn control.xst -ofn control.srp -intstyle ise

Reading design: control.prj

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/student/head/head.srcs/sources_1/imports/SRC/PTN_CTRL/kcuart_tx.vhd" in Library work.
Entity <kcuart_tx> compiled.
Entity <kcuart_tx> (Architecture <low_level_definition>) compiled.
Compiling vhdl file "/home/student/head/head.srcs/sources_1/imports/SRC/PTN_CTRL/bbfifo_16x8.vhd" in Library work.
Entity <bbfifo_16x8> compiled.
Entity <bbfifo_16x8> (Architecture <low_level_definition>) compiled.
Compiling vhdl file "/home/student/head/head.srcs/sources_1/imports/SRC/PTN_CTRL/kcuart_rx.vhd" in Library work.
Entity <kcuart_rx> compiled.
Entity <kcuart_rx> (Architecture <low_level_definition>) compiled.
Compiling vhdl file "/home/student/head/head.srcs/sources_1/ip/dataRegister/dataRegister.vhd" in Library work.
Entity <dataRegister> compiled.
Entity <dataRegister> (Architecture <dataRegister_a>) compiled.
Compiling vhdl file "/home/student/head/head.srcs/sources_1/imports/SRC/PTN_CTRL/uart_rx.vhd" in Library work.
Entity <uart_rx> compiled.
Entity <uart_rx> (Architecture <macro_level_definition>) compiled.
Compiling vhdl file "/home/student/head/head.srcs/sources_1/imports/SRC/PTN_CTRL/uart_tx.vhd" in Library work.
Entity <uart_tx> compiled.
Entity <uart_tx> (Architecture <macro_level_definition>) compiled.
Compiling vhdl file "/home/student/head/head.srcs/sources_1/imports/SRC/PTN_CTRL/PseudoTosNet_uart.vhd" in Library work.
Entity <PseudoTosNet_uart> compiled.
Entity <PseudoTosNet_uart> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/student/head/head.srcs/sources_1/imports/SRC/PTN_CTRL/PseudoTosNet_ctrl.vhd" in Library work.
Entity <PseudoTosNet_ctrl> compiled.
Entity <PseudoTosNet_ctrl> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/student/head/head.srcs/sources_1/imports/brick_sorter (copy)/ADC/ADC.srcs/sources_1/new/adc.vhd" in Library work.
Entity <adc> compiled.
Entity <adc> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/student/head/head.srcs/sources_1/imports/brick_sorter (copy)/led_driver/led_driver.srcs/sources_1/new/led_driver.vhd" in Library work.
Entity <led_driver> compiled.
Entity <led_driver> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/student/head/head.srcs/sources_1/imports/SRC/PTNX_top.vhd" in Library work.
Entity <uTosNet> compiled.
Entity <uTosNet> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/student/head/head.srcs/sources_1/imports/new/control.vhd" in Library work.
Entity <control> compiled.
Entity <control> (Architecture <Behavioral>) compiled.
Compiling verilog file "/home/student/head/head.srcs/sources_1/ip/dataRegister/dataRegister.v" in library work
Module <dataRegister> compiled
No errors in compilation
Analysis of file <"control.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <control> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <adc> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <led_driver> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <uTosNet> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <PseudoTosNet_ctrl> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <PseudoTosNet_uart> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <uart_rx> in library <work> (architecture <macro_level_definition>).

Analyzing hierarchy for entity <uart_tx> in library <work> (architecture <macro_level_definition>).

Analyzing hierarchy for entity <kcuart_rx> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <bbfifo_16x8> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <kcuart_tx> in library <work> (architecture <low_level_definition>).

WARNING:Xst:2591 - "/home/student/head/head.srcs/sources_1/imports/SRC/PTN_CTRL/kcuart_rx.vhd" line 331: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/student/head/head.srcs/sources_1/imports/SRC/PTN_CTRL/kcuart_rx.vhd" line 254: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/student/head/head.srcs/sources_1/imports/SRC/PTN_CTRL/bbfifo_16x8.vhd" line 257: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/student/head/head.srcs/sources_1/imports/SRC/PTN_CTRL/kcuart_tx.vhd" line 270: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/student/head/head.srcs/sources_1/imports/SRC/PTN_CTRL/kcuart_tx.vhd" line 318: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/student/head/head.srcs/sources_1/imports/SRC/PTN_CTRL/kcuart_rx.vhd" line 236: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/student/head/head.srcs/sources_1/imports/SRC/PTN_CTRL/bbfifo_16x8.vhd" line 158: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/student/head/head.srcs/sources_1/imports/SRC/PTN_CTRL/bbfifo_16x8.vhd" line 215: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/student/head/head.srcs/sources_1/imports/SRC/PTN_CTRL/bbfifo_16x8.vhd" line 226: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/student/head/head.srcs/sources_1/imports/SRC/PTN_CTRL/bbfifo_16x8.vhd" line 239: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/student/head/head.srcs/sources_1/imports/SRC/PTN_CTRL/kcuart_tx.vhd" line 133: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/student/head/head.srcs/sources_1/imports/SRC/PTN_CTRL/kcuart_tx.vhd" line 281: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/student/head/head.srcs/sources_1/imports/SRC/PTN_CTRL/kcuart_tx.vhd" line 300: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/student/head/head.srcs/sources_1/imports/SRC/PTN_CTRL/kcuart_tx.vhd" line 354: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/student/head/head.srcs/sources_1/imports/SRC/PTN_CTRL/kcuart_rx.vhd" line 141: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <control> in library <work> (Architecture <Behavioral>).
WARNING:Xst:753 - "/home/student/head/head.srcs/sources_1/imports/new/control.vhd" line 154: Unconnected output port 'stateS' of component 'led_driver'.
Entity <control> analyzed. Unit <control> generated.

Analyzing Entity <adc> in library <work> (Architecture <Behavioral>).
Entity <adc> analyzed. Unit <adc> generated.

Analyzing Entity <led_driver> in library <work> (Architecture <Behavioral>).
Entity <led_driver> analyzed. Unit <led_driver> generated.

Analyzing Entity <uTosNet> in library <work> (Architecture <Behavioral>).
Entity <uTosNet> analyzed. Unit <uTosNet> generated.

Analyzing Entity <PseudoTosNet_ctrl> in library <work> (Architecture <Behavioral>).
Entity <PseudoTosNet_ctrl> analyzed. Unit <PseudoTosNet_ctrl> generated.

Analyzing Entity <PseudoTosNet_uart> in library <work> (Architecture <Behavioral>).
Entity <PseudoTosNet_uart> analyzed. Unit <PseudoTosNet_uart> generated.

Analyzing Entity <uart_rx> in library <work> (Architecture <macro_level_definition>).
Entity <uart_rx> analyzed. Unit <uart_rx> generated.

Analyzing Entity <kcuart_rx> in library <work> (Architecture <low_level_definition>).
    Set user-defined property "INIT =  0" for instance <sync_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <stop_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[0].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[0].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[1].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[1].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[2].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[2].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[3].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[3].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[4].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[4].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[5].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[5].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[6].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[6].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[7].msb.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[7].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <start_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <start_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <edge_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <edge_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0040" for instance <valid_lut> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  54" for instance <purge_lut> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <purge_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[0].lsb.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[0].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[1].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[1].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[2].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[2].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[3].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[3].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[4].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[4].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[5].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[5].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[6].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[6].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[7].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[7].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[8].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[8].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  8" for instance <strobe_lut> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <strobe_reg> in unit <kcuart_rx>.
Entity <kcuart_rx> analyzed. Unit <kcuart_rx> generated.

Analyzing Entity <bbfifo_16x8> in library <work> (Architecture <low_level_definition>).
    Set user-defined property "INIT =  0000" for instance <data_width_loop[0].data_srl> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_width_loop[1].data_srl> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_width_loop[2].data_srl> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_width_loop[3].data_srl> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_width_loop[4].data_srl> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_width_loop[5].data_srl> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_width_loop[6].data_srl> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0000" for instance <data_width_loop[7].data_srl> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0" for instance <count_width_loop[0].register_bit> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  6606" for instance <count_width_loop[0].count_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0" for instance <count_width_loop[1].register_bit> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  6606" for instance <count_width_loop[1].count_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0" for instance <count_width_loop[2].register_bit> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  6606" for instance <count_width_loop[2].count_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0" for instance <count_width_loop[3].register_bit> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  6606" for instance <count_width_loop[3].count_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0001" for instance <zero_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  8000" for instance <full_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  BFA0" for instance <dp_lut> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  0" for instance <dp_flop> in unit <bbfifo_16x8>.
    Set user-defined property "INIT =  C4" for instance <valid_lut> in unit <bbfifo_16x8>.
Entity <bbfifo_16x8> analyzed. Unit <bbfifo_16x8> generated.

Analyzing Entity <uart_tx> in library <work> (Architecture <macro_level_definition>).
Entity <uart_tx> analyzed. Unit <uart_tx> generated.

Analyzing Entity <kcuart_tx> in library <work> (Architecture <low_level_definition>).
    Set user-defined property "INIT =  E4FF" for instance <mux1_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  E4FF" for instance <mux2_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  E4FF" for instance <mux3_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  E4FF" for instance <mux4_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <pipeline_serial> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <count_width_loop[0].register_bit> in unit <kcuart_tx>.
    Set user-defined property "INIT =  8" for instance <count_width_loop[0].count_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <count_width_loop[1].register_bit> in unit <kcuart_tx>.
    Set user-defined property "INIT =  8" for instance <count_width_loop[1].count_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <count_width_loop[2].register_bit> in unit <kcuart_tx>.
    Set user-defined property "INIT =  8" for instance <count_width_loop[2].count_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  10" for instance <ready_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0190" for instance <start_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <Tx_start_reg> in unit <kcuart_tx>.
    Set user-defined property "INIT =  1540" for instance <run_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <Tx_run_reg> in unit <kcuart_tx>.
    Set user-defined property "INIT =  94" for instance <hot_state_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <hot_state_reg> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0000" for instance <delay14_srl> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <Tx_bit_reg> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0180" for instance <stop_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <Tx_stop_reg> in unit <kcuart_tx>.
    Set user-defined property "INIT =  8" for instance <complete_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <Tx_complete_reg> in unit <kcuart_tx>.
Entity <kcuart_tx> analyzed. Unit <kcuart_tx> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <adc>.
    Related source file is "/home/student/head/head.srcs/sources_1/imports/brick_sorter (copy)/ADC/ADC.srcs/sources_1/new/adc.vhd".
    Found 1-bit register for signal <CS>.
    Found 1-bit register for signal <MOSI>.
    Found 1-bit register for signal <read_adc>.
    Found 5-bit up counter for signal <clockCount>.
    Found 5-bit adder for signal <clockCount$add0000> created at line 91.
    Found 5-bit comparator greatequal for signal <CS$cmp_ge0000> created at line 123.
    Found 5-bit comparator lessequal for signal <CS$cmp_le0000> created at line 115.
    Found 5-bit comparator lessequal for signal <CS$cmp_le0001> created at line 123.
    Found 1-bit register for signal <newClock>.
    Found 26-bit up counter for signal <prescaler_counter>.
    Found 26-bit comparator less for signal <prescaler_counter$cmp_lt0000> created at line 74.
    Found 10-bit register for signal <RX>.
    Found 5-bit comparator greatequal for signal <RX$cmp_ge0000> created at line 101.
    Found 5-bit comparator lessequal for signal <RX$cmp_le0000> created at line 101.
    Found 5-bit register for signal <TX>.
    Summary:
	inferred   2 Counter(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <adc> synthesized.


Synthesizing Unit <led_driver>.
    Related source file is "/home/student/head/head.srcs/sources_1/imports/brick_sorter (copy)/led_driver/led_driver.srcs/sources_1/new/led_driver.vhd".
WARNING:Xst:737 - Found 3-bit latch for signal <state>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Using one-hot encoding for signal <state>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 1-bit register for signal <start_ADC>.
    Found 27-bit up counter for signal <count>.
    Found 27-bit comparator less for signal <start_ADC$cmp_lt0000> created at line 104.
    Found 27-bit comparator greater for signal <state$cmp_gt0000> created at line 92.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <led_driver> synthesized.


Synthesizing Unit <kcuart_rx>.
    Related source file is "/home/student/head/head.srcs/sources_1/imports/SRC/PTN_CTRL/kcuart_rx.vhd".
Unit <kcuart_rx> synthesized.


Synthesizing Unit <bbfifo_16x8>.
    Related source file is "/home/student/head/head.srcs/sources_1/imports/SRC/PTN_CTRL/bbfifo_16x8.vhd".
Unit <bbfifo_16x8> synthesized.


Synthesizing Unit <kcuart_tx>.
    Related source file is "/home/student/head/head.srcs/sources_1/imports/SRC/PTN_CTRL/kcuart_tx.vhd".
Unit <kcuart_tx> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is "/home/student/head/head.srcs/sources_1/imports/SRC/PTN_CTRL/uart_rx.vhd".
Unit <uart_rx> synthesized.


Synthesizing Unit <uart_tx>.
    Related source file is "/home/student/head/head.srcs/sources_1/imports/SRC/PTN_CTRL/uart_tx.vhd".
Unit <uart_tx> synthesized.


Synthesizing Unit <PseudoTosNet_uart>.
    Related source file is "/home/student/head/head.srcs/sources_1/imports/SRC/PTN_CTRL/PseudoTosNet_uart.vhd".
WARNING:Xst:646 - Signal <txHalfFull> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <txFull> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxHalfFull> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxFull> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <commitWrite> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <commitRead> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 108                                            |
    | Inputs             | 5                                              |
    | Outputs            | 21                                             |
    | Clock              | clk_50M                   (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <currentCommand>.
    Found 6-bit up counter for signal <baudCount>.
    Found 3-bit register for signal <currentCommand>.
    Found 3-bit register for signal <currentIndex>.
    Found 3-bit register for signal <currentReg>.
    Found 1-bit register for signal <en_16_x_baud>.
    Found 32-bit register for signal <inputBuffer>.
    Found 6-bit register for signal <int_dataReg_addr>.
    Found 1-bit register for signal <int_dataReg_clk>.
    Found 32-bit register for signal <int_dataReg_dataIn>.
    Found 1-bit register for signal <int_dataReg_we<0>>.
    Found 32-bit register for signal <outputBuffer>.
    Found 4-bit register for signal <readCounter>.
    Found 4-bit adder for signal <readCounter$addsub0000> created at line 309.
    Found 1-bit register for signal <readFromUart>.
    Found 8-bit register for signal <txData>.
    Found 4-bit register for signal <writeCounter>.
    Found 4-bit adder for signal <writeCounter$addsub0000> created at line 354.
    Found 1-bit register for signal <writeToUart>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 132 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <PseudoTosNet_uart> synthesized.


Synthesizing Unit <PseudoTosNet_ctrl>.
    Related source file is "/home/student/head/head.srcs/sources_1/imports/SRC/PTN_CTRL/PseudoTosNet_ctrl.vhd".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 4                                              |
    | Clock              | T_clk_50M                 (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <T_data_from_mem_latch>.
    Found 6-bit register for signal <dataReg_addr>.
    Found 1-bit register for signal <dataReg_clk>.
    Found 1-bit register for signal <dataReg_we>.
    Found 6-bit up counter for signal <word_cnt>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   9 D-type flip-flop(s).
Unit <PseudoTosNet_ctrl> synthesized.


Synthesizing Unit <uTosNet>.
    Related source file is "/home/student/head/head.srcs/sources_1/imports/SRC/PTNX_top.vhd".
WARNING:Xst:1780 - Signal <freq_gen> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <brick_sig> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:646 - Signal <T_data_from_mem_latch> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <T_data_from_mem> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit up counter for signal <sys_cnt>.
    Summary:
	inferred   1 Counter(s).
Unit <uTosNet> synthesized.


Synthesizing Unit <control>.
    Related source file is "/home/student/head/head.srcs/sources_1/imports/new/control.vhd".
WARNING:Xst:1780 - Signal <direc_sig> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <adc_value_temp_sig> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <XB_SERIAL_O_sig> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <XB_SERIAL_I_sig> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ADC_VAlUE_RED_sig> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000.
WARNING:Xst:653 - Signal <ADC_VAlUE_GREEN_sig> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000.
WARNING:Xst:653 - Signal <ADC_VAlUE_BLUE_sig> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000.
    Register <MAX_LED_r> equivalent to <MAX_LED_b> has been removed
    Found 1-bit register for signal <MAX_LED_g>.
    Found 1-bit register for signal <MAX_LED_b>.
    Found 1-bit register for signal <adc_read_sig>.
    Found 7-bit register for signal <blueCount>.
    Found 7-bit adder for signal <blueCount$addsub0000> created at line 232.
    Found 7-bit register for signal <greenCount>.
    Found 7-bit adder for signal <greenCount$addsub0000> created at line 236.
    Found 6-bit register for signal <iterations>.
    Found 6-bit adder for signal <iterations$addsub0000>.
    Found 6-bit comparator less for signal <iterations$cmp_lt0000> created at line 188.
    Found 1-bit register for signal <led_on_sig>.
    Found 7-bit comparator greatequal for signal <MAX_LED_b$cmp_ge0000> created at line 205.
    Found 7-bit comparator greatequal for signal <MAX_LED_b$cmp_ge0001> created at line 196.
    Found 7-bit comparator greatequal for signal <MAX_LED_b$cmp_ge0002> created at line 192.
    Found 7-bit comparator lessequal for signal <MAX_LED_b$cmp_le0000> created at line 193.
    Found 7-bit comparator lessequal for signal <MAX_LED_b$cmp_le0001> created at line 202.
    Found 7-bit comparator lessequal for signal <MAX_LED_b$cmp_le0002> created at line 210.
    Found 7-bit comparator less for signal <MAX_LED_b$cmp_lt0000> created at line 192.
    Found 7-bit comparator less for signal <MAX_LED_b$cmp_lt0001> created at line 196.
    Found 1-bit register for signal <next_state_sig>.
    Found 7-bit register for signal <redCount>.
    Found 7-bit adder for signal <redCount$addsub0000> created at line 228.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   9 Comparator(s).
Unit <control> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 4-bit adder                                           : 2
 5-bit adder                                           : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 3
# Counters                                             : 5
 26-bit up counter                                     : 1
 27-bit up counter                                     : 1
 5-bit up counter                                      : 1
 6-bit up counter                                      : 2
# Registers                                            : 35
 1-bit register                                        : 18
 10-bit register                                       : 1
 3-bit register                                        : 3
 32-bit register                                       : 3
 4-bit register                                        : 2
 5-bit register                                        : 1
 6-bit register                                        : 3
 7-bit register                                        : 3
 8-bit register                                        : 1
# Latches                                              : 1
 3-bit latch                                           : 1
# Comparators                                          : 17
 26-bit comparator less                                : 1
 27-bit comparator greater                             : 1
 27-bit comparator less                                : 1
 5-bit comparator greatequal                           : 2
 5-bit comparator lessequal                            : 3
 6-bit comparator less                                 : 1
 7-bit comparator greatequal                           : 3
 7-bit comparator less                                 : 2
 7-bit comparator lessequal                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <UTOSNET01/PseudoTosNet_ctrlInst/state/FSM> on signal <state[1:4]> with one-hot encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 0001
 setup_1 | 0010
 clk_1   | 0100
 done_1  | 1000
---------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <UTOSNET01/PseudoTosNet_ctrlInst/pseudoTosNet_uartInst/state/FSM> on signal <state[1:18]> with one-hot encoding.
-------------------------------------------
 State               | Encoding
-------------------------------------------
 idle                | 000000000000000001
 command_in          | 000000000000000010
 wait1               | 000000000000000100
 reg_in              | 000000000000001000
 wait2               | 000000000000010000
 index_in            | 000000000000100000
 wait3               | 000000000001000000
 space_in            | 000000000100000000
 wait4               | 000000001000000000
 data_in             | 000000010000000000
 wait_data_in        | 000000100000000000
 data_out            | 000010000000000000
 perform_read_setup  | 000000000010000000
 perform_read_clk    | 000100000000000000
 perform_read_done   | 001000000000000000
 perform_write_setup | 000001000000000000
 perform_write_clk   | 010000000000000000
 perform_write_done  | 100000000000000000
-------------------------------------------
Reading core <../../head.srcs/sources_1/ip/dataRegister/dataRegister.ngc>.
Loading core <dataRegister> for timing and area information for instance <dataRegisterInst>.
WARNING:Xst:2404 -  FFs/Latches <txData<7:7>> (without init value) have a constant value of 0 in block <PseudoTosNet_uart>.
WARNING:Xst:2677 - Node <currentCommand_2> of sequential type is unconnected in block <PseudoTosNet_uart>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 7
 4-bit adder                                           : 2
 5-bit adder                                           : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 3
# Counters                                             : 5
 26-bit up counter                                     : 1
 27-bit up counter                                     : 1
 5-bit up counter                                      : 1
 6-bit up counter                                      : 2
# Registers                                            : 235
 Flip-Flops                                            : 235
# Latches                                              : 1
 3-bit latch                                           : 1
# Comparators                                          : 17
 26-bit comparator less                                : 1
 27-bit comparator greater                             : 1
 27-bit comparator less                                : 1
 5-bit comparator greatequal                           : 2
 5-bit comparator lessequal                            : 3
 6-bit comparator less                                 : 1
 7-bit comparator greatequal                           : 3
 7-bit comparator less                                 : 2
 7-bit comparator lessequal                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <control> ...
WARNING:Xst:1293 - FF/Latch <iterations_5> has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <iterations_5> has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <adc> ...

Optimizing unit <kcuart_rx> ...

Optimizing unit <bbfifo_16x8> ...

Optimizing unit <kcuart_tx> ...

Optimizing unit <led_driver> ...

Optimizing unit <PseudoTosNet_uart> ...
WARNING:Xst:1710 - FF/Latch <txData_5> (without init value) has a constant value of 1 in block <PseudoTosNet_uart>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <PseudoTosNet_ctrl> ...

Optimizing unit <uTosNet> ...
WARNING:Xst:2677 - Node <UTOSNET01/PseudoTosNet_ctrlInst/T_data_from_mem_latch> of sequential type is unconnected in block <control>.

Mapping all equations...
Building and optimizing final netlist ...

Final Macro Processing ...

Processing Unit <control> :
	Found 5-bit shift register for signal <ADC01/TX_4>.
Unit <control> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 319
 Flip-Flops                                            : 319
# Shift Registers                                      : 1
 5-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================

Clock Information:
------------------
---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                         | Clock buffer(FF name)                                                                                                                                   | Load  |
---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
CLK                                                                  | BUFGP                                                                                                                                                   | 337   |
next_state_sig                                                       | NONE(LED01/state_2)                                                                                                                                     | 3     |
ADC01/newClock1                                                      | BUFG                                                                                                                                                    | 20    |
UTOSNET01/PseudoTosNet_ctrlInst/dataReg_clk                          | NONE(UTOSNET01/PseudoTosNet_ctrlInst/pseudoTosNet_uartInst/dataRegisterInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram)| 1     |
UTOSNET01/PseudoTosNet_ctrlInst/pseudoTosNet_uartInst/int_dataReg_clk| NONE(UTOSNET01/PseudoTosNet_ctrlInst/pseudoTosNet_uartInst/dataRegisterInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram)| 1     |
---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------+------------------------+-------+
Control Signal                                   | Buffer(FF name)        | Load  |
-------------------------------------------------+------------------------+-------+
next_state_sig(next_state_sig:Q)                 | NONE(LED01/count_0)    | 27    |
ADC01/start_adc_inv(ADC01/start_adc_inv1_INV_0:O)| NONE(ADC01/read_adc)   | 1     |
-------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.628ns (Maximum Frequency: 103.864MHz)
   Minimum input arrival time before clock: 1.521ns
   Maximum output required time after clock: 7.283ns
   Maximum combinational path delay: No path found

=========================================================================
