
*** Running vivado
    with args -log lenet_bd_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lenet_bd_wrapper.tcl



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source lenet_bd_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1467.598 ; gain = 161.355
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'z:/lenet_p/lenet_p/export'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'Z:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.cache/ip 
Command: read_checkpoint -auto_incremental -incremental C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.srcs/utils_1/imports/synth_1/lenet_bd_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.srcs/utils_1/imports/synth_1/lenet_bd_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top lenet_bd_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26736
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2356.965 ; gain = 419.309
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lenet_bd_wrapper' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/hdl/lenet_bd_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'lenet_bd' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:13]
INFO: [Synth 8-638] synthesizing module 'lenet_bd_axi_gpio_0_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_gpio_0_0/synth/lenet_bd_axi_gpio_0_0.vhd:84]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 2 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/18b7/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_gpio_0_0/synth/lenet_bd_axi_gpio_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/18b7/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/18b7/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-226] default block is never used [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/18b7/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/18b7/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/18b7/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'lenet_bd_axi_gpio_0_0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_gpio_0_0/synth/lenet_bd_axi_gpio_0_0.vhd:84]
INFO: [Synth 8-6157] synthesizing module 'lenet_bd_axi_interconnect_0_1' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:1445]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1TDKHKI' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:2528]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1TDKHKI' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:2528]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1BZH1V' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:2660]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1BZH1V' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:2660]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_563KXC' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:2792]
INFO: [Synth 8-6157] synthesizing module 'lenet_bd_auto_pc_1' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_auto_pc_1/synth/lenet_bd_auto_pc_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_axi_protocol_converter' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4807]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_b2s' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4225]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_b2s_aw_channel' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3970]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_b2s_cmd_translator' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3463]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_b2s_incr_cmd' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_b2s_incr_cmd' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_b2s_wrap_cmd' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2901]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_b2s_wrap_cmd' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2901]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_b2s_cmd_translator' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3463]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_b2s_wr_cmd_fsm' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3223]
INFO: [Synth 8-226] default block is never used [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_b2s_wr_cmd_fsm' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3223]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_b2s_aw_channel' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3970]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_b2s_b_channel' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3605]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_b2s_simple_fifo' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_b2s_simple_fifo' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_b2s_simple_fifo__parameterized0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_b2s_simple_fifo__parameterized0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_b2s_b_channel' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3605]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_b2s_ar_channel' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4081]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_b2s_rd_cmd_fsm' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3333]
INFO: [Synth 8-226] default block is never used [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_b2s_rd_cmd_fsm' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3333]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_b2s_ar_channel' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4081]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_b2s_r_channel' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3810]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_b2s_simple_fifo__parameterized1' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_b2s_simple_fifo__parameterized1' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_b2s_simple_fifo__parameterized2' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_b2s_simple_fifo__parameterized2' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_b2s_r_channel' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3810]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axi_register_slice' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized1' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized1' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized2' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized2' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axi_register_slice' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_28_axi_register_slice' is unconnected for instance 'SI_REG' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_28_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axi_register_slice__parameterized0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized3' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized3' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized4' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized4' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized5' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized5' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized6' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized6' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axi_register_slice__parameterized0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_28_axi_register_slice' is unconnected for instance 'MI_REG' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_28_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_b2s' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4225]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_axi_protocol_converter' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4807]
INFO: [Synth 8-6155] done synthesizing module 'lenet_bd_auto_pc_1' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_auto_pc_1/synth/lenet_bd_auto_pc_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_563KXC' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:2792]
INFO: [Synth 8-6157] synthesizing module 'lenet_bd_xbar_2' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_xbar_2/synth/lenet_bd_xbar_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_29_axi_crossbar' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f8f3/hdl/axi_crossbar_v2_1_vl_rfs.v:4883]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_29_crossbar_sasd' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f8f3/hdl/axi_crossbar_v2_1_vl_rfs.v:1239]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_29_addr_decoder' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f8f3/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_29_addr_decoder' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f8f3/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_29_decerr_slave' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f8f3/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_29_decerr_slave' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f8f3/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_29_addr_arbiter_sasd' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f8f3/hdl/axi_crossbar_v2_1_vl_rfs.v:64]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_29_addr_arbiter_sasd' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f8f3/hdl/axi_crossbar_v2_1_vl_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_29_splitter' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f8f3/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_29_splitter' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f8f3/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_29_splitter__parameterized0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f8f3/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_29_splitter__parameterized0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f8f3/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized7' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized7' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_29_crossbar_sasd' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f8f3/hdl/axi_crossbar_v2_1_vl_rfs.v:1239]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_29_axi_crossbar' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f8f3/hdl/axi_crossbar_v2_1_vl_rfs.v:4883]
INFO: [Synth 8-6155] done synthesizing module 'lenet_bd_xbar_2' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_xbar_2/synth/lenet_bd_xbar_2.v:53]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'lenet_bd_xbar_2' is unconnected for instance 'xbar' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:1961]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'lenet_bd_xbar_2' is unconnected for instance 'xbar' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:1961]
WARNING: [Synth 8-7023] instance 'xbar' of module 'lenet_bd_xbar_2' has 40 connections declared, but only 38 given [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:1961]
INFO: [Synth 8-6155] done synthesizing module 'lenet_bd_axi_interconnect_0_1' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:1445]
INFO: [Synth 8-6157] synthesizing module 'lenet_bd_axi_interconnect_0_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:663]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1C5CFC5' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:2002]
INFO: [Synth 8-6157] synthesizing module 'lenet_bd_auto_pc_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_auto_pc_0/synth/lenet_bd_auto_pc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_axi_protocol_converter__parameterized0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4807]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_axi3_conv' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:953]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_b_downsizer' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2275]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_b_downsizer' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2275]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_a_axi3_conv' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_27_axic_fifo' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/fab7/hdl/axi_data_fifo_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_27_fifo_gen' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/fab7/hdl/axi_data_fifo_v2_1_vl_rfs.v:167]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [Z:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [Z:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_27_fifo_gen' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/fab7/hdl/axi_data_fifo_v2_1_vl_rfs.v:167]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_27_axic_fifo' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/fab7/hdl/axi_data_fifo_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_a_axi3_conv' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_w_axi3_conv' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2003]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_w_axi3_conv' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2003]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_a_axi3_conv__parameterized0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_27_axic_fifo__parameterized0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/fab7/hdl/axi_data_fifo_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_27_fifo_gen__parameterized0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/fab7/hdl/axi_data_fifo_v2_1_vl_rfs.v:167]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_27_fifo_gen__parameterized0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/fab7/hdl/axi_data_fifo_v2_1_vl_rfs.v:167]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_27_axic_fifo__parameterized0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/fab7/hdl/axi_data_fifo_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_a_axi3_conv__parameterized0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_28_r_axi3_conv' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1788]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_r_axi3_conv' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1788]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_axi3_conv' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:953]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_28_axi_protocol_converter__parameterized0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4807]
INFO: [Synth 8-6155] done synthesizing module 'lenet_bd_auto_pc_0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_auto_pc_0/synth/lenet_bd_auto_pc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'lenet_bd_m00_regslice_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_m00_regslice_0/synth/lenet_bd_m00_regslice_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axi_register_slice__parameterized1' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized8' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized8' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized9' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized9' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized10' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized10' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized11' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized11' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axi_register_slice__parameterized1' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6155] done synthesizing module 'lenet_bd_m00_regslice_0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_m00_regslice_0/synth/lenet_bd_m00_regslice_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1C5CFC5' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:2002]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_NIA9RB' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:3097]
INFO: [Synth 8-6157] synthesizing module 'lenet_bd_auto_us_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_auto_us_0/synth/lenet_bd_auto_us_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_28_top' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14461]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_28_axi_upsizer' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_28_r_upsizer' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4652]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_28_r_upsizer' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4652]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axi_register_slice__parameterized2' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized12' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized12' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized13' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized13' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axi_register_slice__parameterized2' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_28_axi_register_slice' is unconnected for instance 'mi_register_slice_inst' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
WARNING: [Synth 8-7023] instance 'mi_register_slice_inst' of module 'axi_register_slice_v2_1_28_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_28_a_upsizer' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3602]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:654]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:654]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo__parameterized0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:654]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo__parameterized0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:654]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_28_a_upsizer' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3602]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axi_register_slice__parameterized3' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized14' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized14' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized15' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized15' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axi_register_slice__parameterized3' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_28_axi_register_slice' is unconnected for instance 'si_register_slice_inst' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
WARNING: [Synth 8-7023] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_28_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_28_axi_upsizer' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_28_top' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14461]
INFO: [Synth 8-6155] done synthesizing module 'lenet_bd_auto_us_0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_auto_us_0/synth/lenet_bd_auto_us_0.v:53]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'lenet_bd_auto_us_0' is unconnected for instance 'auto_us' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:3262]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'lenet_bd_auto_us_0' has 36 connections declared, but only 35 given [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:3262]
INFO: [Synth 8-6157] synthesizing module 'lenet_bd_s00_regslice_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_s00_regslice_0/synth/lenet_bd_s00_regslice_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axi_register_slice__parameterized4' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized16' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized16' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized17' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axic_register_slice__parameterized17' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axi_register_slice__parameterized4' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6155] done synthesizing module 'lenet_bd_s00_regslice_0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_s00_regslice_0/synth/lenet_bd_s00_regslice_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_NIA9RB' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:3097]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1G53GG6' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:3339]
INFO: [Synth 8-6157] synthesizing module 'lenet_bd_auto_us_1' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_auto_us_1/synth/lenet_bd_auto_us_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_28_top__parameterized0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14461]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_28_w_upsizer' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5562]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_28_a_upsizer__parameterized0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3602]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_28_axi_register_slice' is unconnected for instance 'mi_register_slice_inst' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
WARNING: [Synth 8-7023] instance 'mi_register_slice_inst' of module 'axi_register_slice_v2_1_28_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_28_axi_register_slice__parameterized5' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_28_axi_register_slice' is unconnected for instance 'si_register_slice_inst' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
WARNING: [Synth 8-7023] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_28_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_28_axi_upsizer__parameterized0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_28_top__parameterized0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14461]
INFO: [Synth 8-6155] done synthesizing module 'lenet_bd_auto_us_1' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_auto_us_1/synth/lenet_bd_auto_us_1.v:53]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'lenet_bd_auto_us_1' is unconnected for instance 'auto_us' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:3681]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'lenet_bd_auto_us_1' is unconnected for instance 'auto_us' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:3681]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'lenet_bd_auto_us_1' has 76 connections declared, but only 74 given [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:3681]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/fab7/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/fab7/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_28_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f8f3/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_28_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f8f3/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/fab7/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_28_axi_register_slice' is unconnected for instance 'reg_slice_mi' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f8f3/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_28_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f8f3/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f8f3/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'lenet_bd_xbar_0' is unconnected for instance 'xbar' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:1366]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'lenet_bd_xbar_0' is unconnected for instance 'xbar' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:1366]
WARNING: [Synth 8-7023] instance 'xbar' of module 'lenet_bd_xbar_0' has 78 connections declared, but only 76 given [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:1366]
INFO: [Synth 8-638] synthesizing module 'lenet_bd_proc_sys_reset_0_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_proc_sys_reset_0_0/synth/lenet_bd_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_proc_sys_reset_0_0/synth/lenet_bd_proc_sys_reset_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at 'Z:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132157' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'lenet_bd_proc_sys_reset_0_0' (0#1) [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_proc_sys_reset_0_0/synth/lenet_bd_proc_sys_reset_0_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'lenet_bd_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:463]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'lenet_bd_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:463]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'lenet_bd_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:463]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'lenet_bd_proc_sys_reset_0_0' has 10 connections declared, but only 7 given [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:463]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_processing_system7_0_0/synth/lenet_bd_processing_system7_0_0.v:456]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_processing_system7_0_0/synth/lenet_bd_processing_system7_0_0.v:456]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_processing_system7_0_0/synth/lenet_bd_processing_system7_0_0.v:456]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_processing_system7_0_0/synth/lenet_bd_processing_system7_0_0.v:456]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_processing_system7_0_0/synth/lenet_bd_processing_system7_0_0.v:456]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_processing_system7_0_0/synth/lenet_bd_processing_system7_0_0.v:456]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_processing_system7_0_0/synth/lenet_bd_processing_system7_0_0.v:456]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_processing_system7_0_0/synth/lenet_bd_processing_system7_0_0.v:456]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_processing_system7_0_0/synth/lenet_bd_processing_system7_0_0.v:456]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_processing_system7_0_0/synth/lenet_bd_processing_system7_0_0.v:456]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_processing_system7_0_0/synth/lenet_bd_processing_system7_0_0.v:456]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_processing_system7_0_0/synth/lenet_bd_processing_system7_0_0.v:456]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_processing_system7_0_0/synth/lenet_bd_processing_system7_0_0.v:456]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_processing_system7_0_0/synth/lenet_bd_processing_system7_0_0.v:456]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'lenet_bd_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:471]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'lenet_bd_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:471]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'lenet_bd_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:471]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'lenet_bd_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:471]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'lenet_bd_processing_system7_0_0' has 108 connections declared, but only 104 given [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:471]
INFO: [Synth 8-3876] $readmem data file './top_fc3_biases_ROM_AUTO_1R.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_fc3_biases_ROM_AUTO_1R.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_0_0bkb.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_0_0bkb.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_0_1cud.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_0_1cud.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_0_2dEe.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_0_2dEe.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_0_3eOg.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_0_3eOg.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_0_4fYi.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_0_4fYi.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_1_0g8j.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_1_0g8j.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_1_1hbi.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_1_1hbi.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_1_2ibs.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_1_2ibs.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_1_3jbC.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_1_3jbC.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_1_4kbM.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_1_4kbM.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_0lbW.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_0lbW.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_1mb6.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_1mb6.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_2ncg.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_2ncg.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_3ocq.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_3ocq.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_4pcA.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_4pcA.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_3_0qcK.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_3_0qcK.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_3_1rcU.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_3_1rcU.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_3_2sc4.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_3_2sc4.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_3_3tde.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_3_3tde.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_3_4udo.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_3_4udo.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_4_0vdy.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_4_0vdy.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_4_1wdI.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_4_1wdI.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_4_2xdS.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_4_2xdS.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_4_3yd2.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_4_3yd2.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_4_4zec.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_4_4zec.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_biases_ROM_Aem.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_biases_ROM_Aem.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c2_conv2_biases_ROM_AUTO_1R.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_c2_conv2_biases_ROM_AUTO_1R.v:28]
INFO: [Synth 8-3876] $readmem data file './top_c2_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6_conv2_weights_ROMBew.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_c2_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6_conv2_weights_ROMBew.v:28]
INFO: [Synth 8-3876] $readmem data file './top_fc_400_120_s_fc1_biases_ROM_AUTO_1R.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_fc_400_120_s_fc1_biases_ROM_AUTO_1R.v:28]
INFO: [Synth 8-3876] $readmem data file './top_fc_400_120_Pipeline_VITIS_LOOP_91_2_fc1_weights_RAM_1P_LUTRAM_1R1W.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_fc_400_120_Pipeline_VITIS_LOOP_91_2_fc1_weights_RAM_1P_LUTRAM_1R1W.v:28]
INFO: [Synth 8-3876] $readmem data file './top_fc_120_84_s_fc2_biases_ROM_AUTO_1R.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_fc_120_84_s_fc2_biases_ROM_AUTO_1R.v:28]
INFO: [Synth 8-3876] $readmem data file './top_fc_120_84_Pipeline_VITIS_LOOP_91_2_fc2_weights_RAM_1P_LUTRAM_1R1W.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_fc_120_84_Pipeline_VITIS_LOOP_91_2_fc2_weights_RAM_1P_LUTRAM_1R1W.v:28]
INFO: [Synth 8-3876] $readmem data file './top_top_Pipeline_VITIS_LOOP_191_2_fc3_weights_0_RAM_1P_LUTRAM_1R1W.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_top_Pipeline_VITIS_LOOP_191_2_fc3_weights_0_RAM_1P_LUTRAM_1R1W.v:28]
INFO: [Synth 8-3876] $readmem data file './top_top_Pipeline_VITIS_LOOP_191_2_fc3_weights_1_RAM_1P_LUTRAM_1R1W.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_top_Pipeline_VITIS_LOOP_191_2_fc3_weights_1_RAM_1P_LUTRAM_1R1W.v:28]
INFO: [Synth 8-3876] $readmem data file './top_top_Pipeline_VITIS_LOOP_191_2_fc3_weights_2_RAM_1P_LUTRAM_1R1W.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_top_Pipeline_VITIS_LOOP_191_2_fc3_weights_2_RAM_1P_LUTRAM_1R1W.v:28]
INFO: [Synth 8-3876] $readmem data file './top_top_Pipeline_VITIS_LOOP_191_2_fc3_weights_3_RAM_1P_LUTRAM_1R1W.dat' is read successfully [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_top_Pipeline_VITIS_LOOP_191_2_fc3_weights_3_RAM_1P_LUTRAM_1R1W.v:28]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_control_s_axi.v:355]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_gmem_in_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_gmem_in_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_gmem_in_m_axi.v:1539]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_gmem_out_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_gmem_out_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_gmem_out_m_axi.v:1539]
WARNING: [Synth 8-7071] port 'm_axi_gmem_in_AWID' of module 'lenet_bd_top_0_0' is unconnected for instance 'top_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:576]
WARNING: [Synth 8-7071] port 'm_axi_gmem_in_AWADDR' of module 'lenet_bd_top_0_0' is unconnected for instance 'top_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:576]
WARNING: [Synth 8-7071] port 'm_axi_gmem_in_AWLEN' of module 'lenet_bd_top_0_0' is unconnected for instance 'top_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:576]
WARNING: [Synth 8-7071] port 'm_axi_gmem_in_AWSIZE' of module 'lenet_bd_top_0_0' is unconnected for instance 'top_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:576]
WARNING: [Synth 8-7071] port 'm_axi_gmem_in_AWBURST' of module 'lenet_bd_top_0_0' is unconnected for instance 'top_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:576]
WARNING: [Synth 8-7071] port 'm_axi_gmem_in_AWLOCK' of module 'lenet_bd_top_0_0' is unconnected for instance 'top_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:576]
WARNING: [Synth 8-7071] port 'm_axi_gmem_in_AWREGION' of module 'lenet_bd_top_0_0' is unconnected for instance 'top_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:576]
WARNING: [Synth 8-7071] port 'm_axi_gmem_in_AWCACHE' of module 'lenet_bd_top_0_0' is unconnected for instance 'top_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:576]
WARNING: [Synth 8-7071] port 'm_axi_gmem_in_AWPROT' of module 'lenet_bd_top_0_0' is unconnected for instance 'top_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:576]
WARNING: [Synth 8-7071] port 'm_axi_gmem_in_AWQOS' of module 'lenet_bd_top_0_0' is unconnected for instance 'top_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:576]
WARNING: [Synth 8-7071] port 'm_axi_gmem_in_AWVALID' of module 'lenet_bd_top_0_0' is unconnected for instance 'top_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:576]
WARNING: [Synth 8-7071] port 'm_axi_gmem_in_WID' of module 'lenet_bd_top_0_0' is unconnected for instance 'top_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:576]
WARNING: [Synth 8-7071] port 'm_axi_gmem_in_WDATA' of module 'lenet_bd_top_0_0' is unconnected for instance 'top_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:576]
WARNING: [Synth 8-7071] port 'm_axi_gmem_in_WSTRB' of module 'lenet_bd_top_0_0' is unconnected for instance 'top_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:576]
WARNING: [Synth 8-7071] port 'm_axi_gmem_in_WLAST' of module 'lenet_bd_top_0_0' is unconnected for instance 'top_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:576]
WARNING: [Synth 8-7071] port 'm_axi_gmem_in_WVALID' of module 'lenet_bd_top_0_0' is unconnected for instance 'top_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:576]
WARNING: [Synth 8-7071] port 'm_axi_gmem_in_BREADY' of module 'lenet_bd_top_0_0' is unconnected for instance 'top_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:576]
WARNING: [Synth 8-7071] port 'm_axi_gmem_out_WID' of module 'lenet_bd_top_0_0' is unconnected for instance 'top_0' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:576]
WARNING: [Synth 8-7023] instance 'top_0' of module 'lenet_bd_top_0_0' has 100 connections declared, but only 82 given [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/synth/lenet_bd.v:576]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/18b7/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/18b7/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.gpio_Data_In_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/18b7/hdl/axi_gpio_v2_0_vh_rfs.vhd:486]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f8f3/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f8f3/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f8f3/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f8f3/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:281]
WARNING: [Synth 8-6014] Unused sequential element NO_B_CHANNEL.cmd_b_depth_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:853]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:281]
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/8c02/hdl/axi_protocol_converter_v2_1_vl_rfs.v:637]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/fab7/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/fab7/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f8f3/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f8f3/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f8f3/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f8f3/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.gen_debug_r_single_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f8f3/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f8f3/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/fab7/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/fab7/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/fab7/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/fab7/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/fab7/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/fab7/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f8f3/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/f8f3/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_control_s_axi.v:512]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_ne_im is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tuser[0] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tlast in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[2] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[1] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[0] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tuser[0] in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tlast in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tready in module floating_point_v7_1_15_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module top_fcmp_32ns_32ns_1_2_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op_lat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 2911.547 ; gain = 973.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 2911.547 ; gain = 973.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 2911.547 ; gain = 973.891
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2911.547 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 260 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_processing_system7_0_0/lenet_bd_processing_system7_0_0.xdc] for cell 'lenet_bd_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_processing_system7_0_0/lenet_bd_processing_system7_0_0.xdc] for cell 'lenet_bd_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_processing_system7_0_0/lenet_bd_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lenet_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lenet_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_proc_sys_reset_0_0/lenet_bd_proc_sys_reset_0_0_board.xdc] for cell 'lenet_bd_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_proc_sys_reset_0_0/lenet_bd_proc_sys_reset_0_0_board.xdc] for cell 'lenet_bd_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_proc_sys_reset_0_0/lenet_bd_proc_sys_reset_0_0.xdc] for cell 'lenet_bd_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_proc_sys_reset_0_0/lenet_bd_proc_sys_reset_0_0.xdc] for cell 'lenet_bd_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_gpio_0_0/lenet_bd_axi_gpio_0_0_board.xdc] for cell 'lenet_bd_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_gpio_0_0/lenet_bd_axi_gpio_0_0_board.xdc] for cell 'lenet_bd_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_gpio_0_0/lenet_bd_axi_gpio_0_0.xdc] for cell 'lenet_bd_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_axi_gpio_0_0/lenet_bd_axi_gpio_0_0.xdc] for cell 'lenet_bd_i/axi_gpio_0/U0'
Parsing XDC File [C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/PYNQ-Z1_C.xdc]
Finished Parsing XDC File [C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/PYNQ-Z1_C.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/PYNQ-Z1_C.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lenet_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lenet_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lenet_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lenet_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_s00_regslice_0/lenet_bd_s00_regslice_0_clocks.xdc] for cell 'lenet_bd_i/axi_ic_data/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_s00_regslice_0/lenet_bd_s00_regslice_0_clocks.xdc] for cell 'lenet_bd_i/axi_ic_data/s00_couplers/s00_regslice/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_s00_regslice_0/lenet_bd_s00_regslice_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lenet_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lenet_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_s01_regslice_0/lenet_bd_s01_regslice_0_clocks.xdc] for cell 'lenet_bd_i/axi_ic_data/s01_couplers/s01_regslice/inst'
Finished Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_s01_regslice_0/lenet_bd_s01_regslice_0_clocks.xdc] for cell 'lenet_bd_i/axi_ic_data/s01_couplers/s01_regslice/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_s01_regslice_0/lenet_bd_s01_regslice_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lenet_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lenet_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_m00_regslice_0/lenet_bd_m00_regslice_0_clocks.xdc] for cell 'lenet_bd_i/axi_ic_data/m00_couplers/m00_regslice/inst'
Finished Parsing XDC File [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_m00_regslice_0/lenet_bd_m00_regslice_0_clocks.xdc] for cell 'lenet_bd_i/axi_ic_data/m00_couplers/m00_regslice/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ip/lenet_bd_m00_regslice_0/lenet_bd_m00_regslice_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lenet_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lenet_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 3 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2911.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 31 instances were transformed.
  FDE => FDRE: 6 instances
  FDR => FDRE: 24 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.379 . Memory (MB): peak = 2911.547 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 2911.547 ; gain = 973.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 2911.547 ; gain = 973.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for lenet_bd_i/processing_system7_0/inst. (constraint file  C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.runs/synth_1/dont_touch.xdc, line 58).
Applied set_property KEEP_HIERARCHY = SOFT for lenet_bd_i/proc_sys_reset_0/U0. (constraint file  C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.runs/synth_1/dont_touch.xdc, line 67).
Applied set_property KEEP_HIERARCHY = SOFT for lenet_bd_i/axi_gpio_0/U0. (constraint file  C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.runs/synth_1/dont_touch.xdc, line 73).
Applied set_property KEEP_HIERARCHY = SOFT for lenet_bd_i/axi_ic_data/s00_couplers/s00_regslice/inst. (constraint file  C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.runs/synth_1/dont_touch.xdc, line 81).
Applied set_property KEEP_HIERARCHY = SOFT for lenet_bd_i/axi_ic_data/s00_couplers/auto_us/inst. (constraint file  C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.runs/synth_1/dont_touch.xdc, line 84).
Applied set_property KEEP_HIERARCHY = SOFT for lenet_bd_i/axi_ic_data/s01_couplers/s01_regslice/inst. (constraint file  C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.runs/synth_1/dont_touch.xdc, line 89).
Applied set_property KEEP_HIERARCHY = SOFT for lenet_bd_i/axi_ic_data/s01_couplers/auto_us/inst. (constraint file  C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.runs/synth_1/dont_touch.xdc, line 92).
Applied set_property KEEP_HIERARCHY = SOFT for lenet_bd_i/axi_ic_data/m00_couplers/m00_regslice/inst. (constraint file  C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.runs/synth_1/dont_touch.xdc, line 97).
Applied set_property KEEP_HIERARCHY = SOFT for lenet_bd_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lenet_bd_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lenet_bd_i/top_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lenet_bd_i/axi_ic_data/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lenet_bd_i/axi_ic_data/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lenet_bd_i/axi_ic_data/s00_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lenet_bd_i/axi_ic_data/s01_couplers/s01_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lenet_bd_i/axi_ic_data/s01_couplers/auto_us. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lenet_bd_i/axi_ic_data/m00_couplers/m00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lenet_bd_i/axi_ic_data/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lenet_bd_i/axi_ic_data. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lenet_bd_i/axi_ic_ctrl/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lenet_bd_i/axi_ic_ctrl/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lenet_bd_i/axi_ic_ctrl. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lenet_bd_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lenet_bd_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lenet_bd_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_BURSTS.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for lenet_bd_i/axi_ic_data/m00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\USE_R_CHANNEL.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 2911.547 ; gain = 973.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 2911.547 ; gain = 973.891
---------------------------------------------------------------------------------
WARNING: [Synth 8-6702] IncrSynth : Over 50% of partitions are impacted by design changes. Reverting to default synthesis
WARNING: [Synth 8-6702] IncrSynth : Reverting to default synthesis
top_fc_400_120_s__GC0top_fc_400_120_Pipeline_VITIS_LOOP_91_2__GC0---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 2911.547 ; gain = 973.891
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_28_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_28_b2s_rd_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_27_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_27_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_27_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_29_decerr_slave__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'top_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'top_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_gmem_in_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_gmem_in_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_gmem_in_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_gmem_in_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_gmem_out_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_gmem_out_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_gmem_out_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_gmem_out_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_28_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_28_b2s_rd_cmd_fsm'
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_27_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_27_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_27_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_29_decerr_slave__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'top_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'top_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_gmem_in_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_gmem_in_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_gmem_in_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_gmem_in_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_gmem_out_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_gmem_out_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_gmem_out_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top_gmem_out_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:28 ; elapsed = 00:01:32 . Memory (MB): peak = 2911.547 ; gain = 973.891
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'top_fadd_32ns_32ns_32_5_full_dsp_1:/top_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (floating_point_v7_1_15_delay__parameterized0) to 'top_fadd_32ns_32ns_32_5_full_dsp_1:/top_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'top_fadd_32ns_32ns_32_5_full_dsp_1:/top_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_15_delay__parameterized0) to 'top_fadd_32ns_32ns_32_5_full_dsp_1:/top_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'top_fadd_32ns_32ns_32_5_full_dsp_1:/top_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_15_delay__parameterized0) to 'top_fadd_32ns_32ns_32_5_full_dsp_1:/top_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_15_delay__parameterized0) to 'lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_15_delay__parameterized0) to 'lenet_bd_i/top_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U226/top_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenet_bd_i/top_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U227/top_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_15_delay__parameterized0) to 'lenet_bd_i/top_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U227/top_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenet_bd_i/top_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U227/top_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_15_delay__parameterized0) to 'lenet_bd_i/top_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U227/top_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'lenet_bd_i/top_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U227/top_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_15_delay__parameterized0) to 'lenet_bd_i/top_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U227/top_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'lenet_bd_i/top_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U227/top_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (floating_point_v7_1_15_delay__parameterized0) to 'lenet_bd_i/top_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U227/top_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Change is too high


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_4ns_9ns_10s_14_4_1_U142/top_mac_muladd_4ns_9ns_10s_14_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '14' bits. [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_mac_muladd_4ns_9ns_10s_14_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_4ns_9ns_10s_14_4_1_U142/top_mac_muladd_4ns_9ns_10s_14_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '14' bits. [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_mac_muladd_4ns_9ns_10s_14_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_4ns_9ns_10s_14_4_1_U142/top_mac_muladd_4ns_9ns_10s_14_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '14' bits. [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_mac_muladd_4ns_9ns_10s_14_4_1.v:33]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_5ns_10ns_11s_16_4_1_U84/top_mac_muladd_5ns_10ns_11s_16_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_mac_muladd_5ns_10ns_11s_16_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_5ns_10ns_11s_16_4_1_U84/top_mac_muladd_5ns_10ns_11s_16_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_mac_muladd_5ns_10ns_11s_16_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_5ns_10ns_11s_16_4_1_U84/top_mac_muladd_5ns_10ns_11s_16_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_mac_muladd_5ns_10ns_11s_16_4_1.v:33]
DSP Report: Generating DSP mac_muladd_5ns_10ns_11s_16_4_1_U84/top_mac_muladd_5ns_10ns_11s_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*(B:0x2a0)')')'.
DSP Report: register mac_muladd_5ns_10ns_11s_16_4_1_U84/top_mac_muladd_5ns_10ns_11s_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_5ns_10ns_11s_16_4_1_U84/top_mac_muladd_5ns_10ns_11s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_5ns_10ns_11s_16_4_1_U84/top_mac_muladd_5ns_10ns_11s_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_5ns_10ns_11s_16_4_1_U84/top_mac_muladd_5ns_10ns_11s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_5ns_10ns_11s_16_4_1_U84/top_mac_muladd_5ns_10ns_11s_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_5ns_10ns_11s_16_4_1_U84/top_mac_muladd_5ns_10ns_11s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_5ns_10ns_11s_16_4_1_U84/top_mac_muladd_5ns_10ns_11s_16_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_5ns_10ns_11s_16_4_1_U84/top_mac_muladd_5ns_10ns_11s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_5ns_10ns_11s_16_4_1_U84/top_mac_muladd_5ns_10ns_11s_16_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_5ns_10ns_11s_16_4_1_U84/top_mac_muladd_5ns_10ns_11s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_5ns_10ns_11s_16_4_1_U84/top_mac_muladd_5ns_10ns_11s_16_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_5ns_10ns_11s_16_4_1_U84/top_mac_muladd_5ns_10ns_11s_16_4_1_DSP48_0_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227/ap_CS_fsm_reg[0:0]' into 'grp_c1_Pipeline_1_fu_191/ap_CS_fsm_reg[0:0]' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.v:361]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_c2_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6_fu_183/mac_muladd_4ns_9ns_10s_14_4_1_U150/top_mac_muladd_4ns_9ns_10s_14_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '14' bits. [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_mac_muladd_4ns_9ns_10s_14_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_c2_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6_fu_183/mac_muladd_4ns_9ns_10s_14_4_1_U150/top_mac_muladd_4ns_9ns_10s_14_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '14' bits. [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_mac_muladd_4ns_9ns_10s_14_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_c2_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6_fu_183/mac_muladd_4ns_9ns_10s_14_4_1_U150/top_mac_muladd_4ns_9ns_10s_14_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '14' bits. [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/a04a/hdl/verilog/top_mac_muladd_4ns_9ns_10s_14_4_1.v:33]
DSP Report: Generating DSP grp_c2_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6_fu_183/mac_muladd_4ns_9ns_10s_14_4_1_U150/top_mac_muladd_4ns_9ns_10s_14_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A2*(B:0x150)')')'.
DSP Report: register grp_c2_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6_fu_183/mac_muladd_4ns_9ns_10s_14_4_1_U150/top_mac_muladd_4ns_9ns_10s_14_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_c2_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6_fu_183/mac_muladd_4ns_9ns_10s_14_4_1_U150/top_mac_muladd_4ns_9ns_10s_14_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_c2_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6_fu_183/mac_muladd_4ns_9ns_10s_14_4_1_U150/top_mac_muladd_4ns_9ns_10s_14_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_c2_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6_fu_183/mac_muladd_4ns_9ns_10s_14_4_1_U150/top_mac_muladd_4ns_9ns_10s_14_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_c2_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6_fu_183/mac_muladd_4ns_9ns_10s_14_4_1_U150/top_mac_muladd_4ns_9ns_10s_14_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_c2_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6_fu_183/mac_muladd_4ns_9ns_10s_14_4_1_U150/top_mac_muladd_4ns_9ns_10s_14_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_c2_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6_fu_183/mac_muladd_4ns_9ns_10s_14_4_1_U150/top_mac_muladd_4ns_9ns_10s_14_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP grp_c2_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6_fu_183/mac_muladd_4ns_9ns_10s_14_4_1_U150/top_mac_muladd_4ns_9ns_10s_14_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_c2_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6_fu_183/mac_muladd_4ns_9ns_10s_14_4_1_U150/top_mac_muladd_4ns_9ns_10s_14_4_1_DSP48_1_U/p is absorbed into DSP grp_c2_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6_fu_183/mac_muladd_4ns_9ns_10s_14_4_1_U150/top_mac_muladd_4ns_9ns_10s_14_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_c2_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6_fu_183/mac_muladd_4ns_9ns_10s_14_4_1_U150/top_mac_muladd_4ns_9ns_10s_14_4_1_DSP48_1_U/m is absorbed into DSP grp_c2_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6_fu_183/mac_muladd_4ns_9ns_10s_14_4_1_U150/top_mac_muladd_4ns_9ns_10s_14_4_1_DSP48_1_U/p_reg_reg.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_biases_U/q0_reg[31]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_biases_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_biases_U/q0_reg[2]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_biases_U/q0_reg[18]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_biases_U/q0_reg[3]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_biases_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_biases_U/q0_reg[6]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_biases_U/q0_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_biases_U/q0_reg[13]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_biases_U/q0_reg[22]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_biases_U/q0_reg[18]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_biases_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/select_ln28_1_reg_6035_reg[0]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/zext_ln28_reg_6040_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/select_ln28_1_reg_6035_reg[1]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/zext_ln28_reg_6040_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/select_ln28_1_reg_6035_reg[2]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/zext_ln28_reg_6040_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_biases_U/\q0_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_biases_U/q0_reg[29]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_biases_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_biases_U/q0_reg[28]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_biases_U/q0_reg[27]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_biases_U/\q0_reg[27] )
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/select_ln28_1_reg_6035_pp0_iter1_reg_reg[0]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/zext_ln28_reg_6040_pp0_iter1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/select_ln28_1_reg_6035_pp0_iter1_reg_reg[1]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/zext_ln28_reg_6040_pp0_iter1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/select_ln28_1_reg_6035_pp0_iter1_reg_reg[2]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/zext_ln28_reg_6040_pp0_iter1_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_c2_fu_490/grp_c2_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6_fu_183/zext_ln83_cast_reg_666_reg[11]' (FD) to 'grp_c2_fu_490/grp_c2_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6_fu_183/zext_ln83_cast_reg_666_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_c2_fu_490/grp_c2_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6_fu_183/zext_ln83_cast_reg_666_reg[5]' (FD) to 'grp_c2_fu_490/grp_c2_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6_fu_183/zext_ln83_cast_reg_666_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_c2_fu_490/grp_c2_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6_fu_183/zext_ln83_cast_reg_666_reg[6]' (FD) to 'grp_c2_fu_490/grp_c2_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6_fu_183/zext_ln83_cast_reg_666_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_c2_fu_490/grp_c2_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6_fu_183/zext_ln83_cast_reg_666_reg[7]' (FD) to 'grp_c2_fu_490/grp_c2_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6_fu_183/zext_ln83_cast_reg_666_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_c2_fu_490/grp_c2_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6_fu_183/zext_ln83_cast_reg_666_reg[8]' (FD) to 'grp_c2_fu_490/grp_c2_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6_fu_183/zext_ln83_cast_reg_666_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_c2_fu_490/grp_c2_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6_fu_183/zext_ln83_cast_reg_666_reg[9]' (FD) to 'grp_c2_fu_490/grp_c2_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6_fu_183/zext_ln83_cast_reg_666_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_c2_fu_490/grp_c2_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6_fu_183/zext_ln83_cast_reg_666_reg[10]' (FD) to 'grp_c2_fu_490/add_ln100_1_reg_645_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/gmem_out_addr_reg_8754_reg[61]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/gmem_out_addr_reg_8754_reg[62]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/gmem_out_addr_reg_8754_reg[62]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/gmem_out_addr_reg_8754_reg[63]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/indvars_iv_next48_dup_reg_6179_reg[1]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/trunc_ln29_1_reg_6194_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/indvars_iv_next48_dup_reg_6179_reg[0]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/trunc_ln29_1_reg_6194_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/indvars_iv_next48_dup_reg_6179_reg[2]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/trunc_ln29_1_reg_6194_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/trunc_ln29_reg_5996_reg[2]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/i_reg_5988_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/trunc_ln29_reg_5996_reg[1]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/i_reg_5988_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/trunc_ln29_reg_5996_reg[0]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/i_reg_5988_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/trunc_ln30_reg_6219_reg[2]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/select_ln29_reg_6184_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/trunc_ln30_reg_6219_reg[1]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/select_ln29_reg_6184_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/trunc_ln30_reg_6219_reg[0]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/select_ln29_reg_6184_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_420/\grp_c1_Pipeline_1_fu_191/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/gmem_out_addr_reg_8754_pp0_iter2_reg_reg[61]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/gmem_out_addr_reg_8754_pp0_iter2_reg_reg[62]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/gmem_out_addr_reg_8754_pp0_iter2_reg_reg[62]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/gmem_out_addr_reg_8754_pp0_iter2_reg_reg[63]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/gmem_out_addr_reg_8754_pp0_iter3_reg_reg[61]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/gmem_out_addr_reg_8754_pp0_iter3_reg_reg[62]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/gmem_out_addr_reg_8754_pp0_iter3_reg_reg[62]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/gmem_out_addr_reg_8754_pp0_iter3_reg_reg[63]'
INFO: [Synth 8-3886] merging instance 'grp_c2_fu_490/conv2_biases_U/q0_reg[27]' (FDE) to 'grp_c2_fu_490/conv2_biases_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_c2_fu_490/conv2_biases_U/q0_reg[28]' (FDE) to 'grp_c2_fu_490/conv2_biases_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c2_fu_490/\conv2_biases_U/q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c2_fu_490/\conv2_biases_U/q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c2_fu_490/\grp_c2_Pipeline_VITIS_LOOP_89_4_VITIS_LOOP_90_5_VITIS_LOOP_91_6_fu_183/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_0_0_0_U/q0_reg[0]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_0_0_0_U/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_0_4_0_U/q0_reg[0]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_0_4_0_U/q0_reg[25]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_1_4_0_U/q0_reg[0]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_1_4_0_U/q0_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_2_3_0_U/q0_reg[0]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_2_3_0_U/q0_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_1_0_U/q0_reg[0]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_1_0_U/q0_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_2_0_U/q0_reg[0]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_2_0_U/q0_reg[17]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_4_0_U/q0_reg[0]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_4_0_U/q0_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_4_0_0_U/q0_reg[0]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_4_0_0_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_4_2_0_U/q0_reg[0]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_4_2_0_U/q0_reg[20]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_0_1_0_U/q0_reg[1]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_0_1_0_U/q0_reg[25]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_0_3_0_U/q0_reg[1]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_0_3_0_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_1_3_0_U/q0_reg[1]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_1_3_0_U/q0_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_2_1_0_U/q0_reg[1]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_2_1_0_U/q0_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_2_3_0_U/q0_reg[1]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_2_3_0_U/q0_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_2_4_0_U/q0_reg[1]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_2_4_0_U/q0_reg[17]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_0_0_U/q0_reg[1]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_0_0_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_1_0_U/q0_reg[1]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_1_0_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_4_0_U/q0_reg[1]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_4_0_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_4_0_0_U/q0_reg[1]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_4_0_0_U/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_4_2_0_U/q0_reg[1]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_4_2_0_U/q0_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_4_3_0_U/q0_reg[1]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_4_3_0_U/q0_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_0_1_0_U/q0_reg[2]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_0_1_0_U/q0_reg[22]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_1_3_0_U/q0_reg[2]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_1_3_0_U/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_2_1_0_U/q0_reg[2]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_2_1_0_U/q0_reg[19]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_2_2_0_U/q0_reg[2]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_2_2_0_U/q0_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_2_3_0_U/q0_reg[2]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_2_3_0_U/q0_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_0_0_U/q0_reg[2]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_0_0_U/q0_reg[16]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_1_0_U/q0_reg[2]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_1_0_U/q0_reg[20]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_4_0_0_U/q0_reg[2]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_4_0_0_U/q0_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_4_1_0_U/q0_reg[2]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_4_1_0_U/q0_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_4_2_0_U/q0_reg[2]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_4_2_0_U/q0_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_0_3_0_U/q0_reg[3]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_0_3_0_U/q0_reg[24]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_1_0_0_U/q0_reg[3]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_1_0_0_U/q0_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_1_1_0_U/q0_reg[3]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_1_1_0_U/q0_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_1_2_0_U/q0_reg[3]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_1_2_0_U/q0_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_2_1_0_U/q0_reg[3]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_2_1_0_U/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_2_4_0_U/q0_reg[3]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_2_4_0_U/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_0_0_U/q0_reg[3]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_0_0_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_3_0_U/q0_reg[3]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_3_0_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_4_0_0_U/q0_reg[3]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_4_0_0_U/q0_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_0_0_0_U/q0_reg[4]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_0_0_0_U/q0_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_0_1_0_U/q0_reg[4]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_0_1_0_U/q0_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_1_3_0_U/q0_reg[4]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_1_3_0_U/q0_reg[21]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_2_1_0_U/q0_reg[4]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_2_1_0_U/q0_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_1_0_U/q0_reg[4]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_1_0_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_3_0_U/q0_reg[4]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_3_0_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_4_0_U/q0_reg[4]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_4_0_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_4_1_0_U/q0_reg[4]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_4_1_0_U/q0_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_0_3_0_U/q0_reg[5]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_0_3_0_U/q0_reg[23]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_0_4_0_U/q0_reg[5]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_0_4_0_U/q0_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_1_3_0_U/q0_reg[5]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_1_3_0_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_2_0_0_U/q0_reg[5]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_2_0_0_U/q0_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_2_1_0_U/q0_reg[5]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_2_1_0_U/q0_reg[17]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_2_2_0_U/q0_reg[5]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_2_2_0_U/q0_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_3_0_U/q0_reg[5]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_3_0_U/q0_reg[18]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_4_1_0_U/q0_reg[5]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_4_1_0_U/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_0_1_0_U/q0_reg[6]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_0_1_0_U/q0_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_1_0_0_U/q0_reg[6]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_1_0_0_U/q0_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_1_0_U/q0_reg[6]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_1_0_U/q0_reg[23]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_2_0_U/q0_reg[6]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_2_0_U/q0_reg[18]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_3_0_U/q0_reg[6]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_3_0_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_0_0_0_U/q0_reg[7]' (FDE) to 'grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_0_0_0_U/q0_reg[14]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_0_0_0_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_0_1_0_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_0_2_0_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_0_3_0_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_0_4_0_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_1_0_0_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_1_1_0_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_1_2_0_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_1_3_0_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_1_4_0_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_2_0_0_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_2_1_0_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_2_2_0_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_2_3_0_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_2_4_0_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_0_0_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_1_0_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_2_0_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_3_0_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_4_0_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_4_0_0_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_4_1_0_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_4_2_0_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_4_3_0_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_0_0_0_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_0_1_0_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_0_2_0_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_0_3_0_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_0_4_0_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_1_0_0_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_1_1_0_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_1_2_0_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_1_3_0_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_1_4_0_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_2_0_0_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_2_1_0_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_2_2_0_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_2_3_0_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_2_4_0_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_0_0_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_1_0_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_2_0_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_3_0_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_3_4_0_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_4_0_0_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_4_1_0_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_4_2_0_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_4_3_0_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_420/\grp_c1_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_227/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c2_fu_490/\add_ln100_1_reg_645_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_4_4_0_U/\q0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/conv1_weights_4_4_0_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_420/\grp_c1_Pipeline_1_fu_191/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/\conv1_biases_load_reg_8780_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/\conv1_biases_load_reg_8780_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c2_fu_490/\conv2_biases_load_reg_666_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c2_fu_490/\conv2_biases_load_reg_666_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/\conv1_weights_4_3_0_load_reg_6434_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_c1_fu_420/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_250/\conv1_weights_4_3_0_load_reg_6434_reg[30] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__1.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fc3_biases_U/\q0_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fc3_biases_U/\q0_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fc_120_84_s_fu_530/\grp_fc_120_84_Pipeline_VITIS_LOOP_91_2_fu_118/fc2_weights_U /\q0_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_top_Pipeline_VITIS_LOOP_191_2_fu_542/\fc3_weights_0_U/q0_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fc_120_84_s_fu_530/\grp_fc_120_84_Pipeline_VITIS_LOOP_91_2_fu_118/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_top_Pipeline_VITIS_LOOP_191_2_fu_542/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_top_Pipeline_VITIS_LOOP_198_3_fu_563/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_top_Pipeline_VITIS_LOOP_198_3_fu_563/\argmax_fu_44_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fc3_biases_load_reg_820_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fc3_biases_load_reg_820_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_fc_120_84_s_fu_530/\grp_fc_120_84_Pipeline_VITIS_LOOP_91_2_fu_118/fc2_weights_load_reg_368_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_top_Pipeline_VITIS_LOOP_191_2_fu_542/\tmp_reg_386_reg[30] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv.
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5784] Optimized 36 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 36 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_in_m_axi_U/\store_unit/tmp_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gmem_in_m_axi_U/\store_unit/fifo_wreq/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_in_m_axi_U/\bus_write/wreq_burst_conv/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_out_m_axi_U/\bus_write/wreq_burst_conv/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_in_m_axi_U/\load_unit/tmp_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gmem_in_m_axi_U/\store_unit/buff_wdata/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_out_m_axi_U/\store_unit/tmp_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_out_m_axi_U/\load_unit/tmp_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_in_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_in_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_out_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_out_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_m2_fu_502/\add_ln116_reg_1123_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_in_m_axi_U/\bus_read/rreq_burst_conv/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_in_m_axi_U/\bus_write/data_buf_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_out_m_axi_U/\bus_read/rreq_burst_conv/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_f1_fu_510/\grp_f1_Pipeline_VITIS_LOOP_138_1_VITIS_LOOP_139_2_VITIS_LOOP_140_3_fu_69/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_m2_fu_502/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_f1_fu_510/\grp_f1_Pipeline_VITIS_LOOP_138_1_VITIS_LOOP_139_2_VITIS_LOOP_140_3_fu_69/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_in_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_in_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_out_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[4] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module top_gmem_in_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module top_gmem_in_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module top_gmem_in_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module top_gmem_in_m_axi.
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/18b7/hdl/axi_gpio_v2_0_vh_rfs.vhd:1677]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-5544] ROM "inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-5544] ROM "gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/si_maximum_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/cmd_step_ii" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "si_maximum_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_step_ii" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "si_maximum_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_step_ii" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module lenet_bd_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module lenet_bd_xbar_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module lenet_bd_xbar_0.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:00 ; elapsed = 00:03:40 . Memory (MB): peak = 2911.547 ; gain = 973.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:14 ; elapsed = 00:03:55 . Memory (MB): peak = 3003.723 ; gain = 1066.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_resp/FSM_sequential_state_reg[1]) is unused and will be removed from module top_gmem_in_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_resp/FSM_sequential_state_reg[0]) is unused and will be removed from module top_gmem_in_m_axi.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:40 ; elapsed = 00:04:21 . Memory (MB): peak = 3126.422 ; gain = 1188.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance lenet_bd_i/top_0/insti_5_7/inst/gmem_out_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lenet_bd_i/top_0/insti_5_7/inst/gmem_in_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7067] Removed DRAM instance lenet_bd_i/i_5_0/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4 from module lenet_bd_auto_pc_0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance lenet_bd_i/i_5_0/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0 from module lenet_bd_auto_pc_0 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance lenet_bd_i/i_5_0/axi_ic_data/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0 from module lenet_bd_auto_pc_0 due to constant propagation
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:00 ; elapsed = 00:04:55 . Memory (MB): peak = 3137.645 ; gain = 1199.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance lenet_bd_i/top_0/inst/gmem_out_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance lenet_bd_i/top_0/inst/gmem_in_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/08ae/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/87d1/hdl/axi_register_slice_v2_1_vl_rfs.v:1756]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.gen/sources_1/bd/lenet_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:12 ; elapsed = 00:05:08 . Memory (MB): peak = 3138.250 ; gain = 1200.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:13 ; elapsed = 00:05:08 . Memory (MB): peak = 3138.250 ; gain = 1200.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:29 ; elapsed = 00:05:25 . Memory (MB): peak = 3138.250 ; gain = 1200.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:58 ; elapsed = 00:06:54 . Memory (MB): peak = 3138.250 ; gain = 1200.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:00 ; elapsed = 00:06:56 . Memory (MB): peak = 3151.207 ; gain = 1213.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:01 ; elapsed = 00:06:57 . Memory (MB): peak = 3151.207 ; gain = 1213.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper_227                        | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_181        | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1            | (A*B)'          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2            | PCIN>>17+(A*B)' | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3            | PCIN+A:B+C      | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper                            | Dynamic         | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0            | C+A'*B'         | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|top_mac_muladd_5ns_10ns_11s_16_4_1_DSP48_0 | (C+(A'*B)')'    | 5      | 10     | 10     | -      | 16     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|top_mac_muladd_4ns_9ns_10s_14_4_1_DSP48_1  | (C+(A'*B)')'    | 4      | 9      | 9      | -      | 14     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|top_m1                                     | (A'*B)'         | 5      | 10     | -      | -      | 15     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|top_m1                                     | (C+A'*B)'       | 5      | 10     | 10     | -      | 15     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|top_mac_muladd_4ns_9ns_10s_14_4_1_DSP48_1  | (C+(A'*B)')'    | 4      | 9      | 9      | -      | 14     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
+-------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BIBUF    |   130|
|2     |BUFG     |     1|
|3     |CARRY4   |   589|
|4     |DSP48E1  |    12|
|11    |LUT1     |   311|
|12    |LUT2     |  1333|
|13    |LUT3     |  2953|
|14    |LUT4     |  1987|
|15    |LUT5     |  1917|
|16    |LUT6     | 33148|
|17    |MUXCY    |   174|
|18    |MUXF7    | 13926|
|19    |MUXF8    |  5297|
|20    |PS7      |     1|
|21    |RAM16X1S |    32|
|22    |RAM32M   |     1|
|23    |RAM64X1S |   512|
|24    |RAMB18E1 |     5|
|28    |RAMB36E1 |     4|
|32    |SRL16    |     1|
|33    |SRL16E   |   806|
|34    |SRLC32E  |   134|
|35    |XORCY    |    42|
|36    |FDCE     |    69|
|37    |FDE      |     6|
|38    |FDPE     |    33|
|39    |FDR      |     4|
|40    |FDRE     | 15060|
|41    |FDSE     |    92|
|42    |OBUF     |     2|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:01 ; elapsed = 00:06:57 . Memory (MB): peak = 3151.207 ; gain = 1213.551
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1247 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:59 ; elapsed = 00:06:43 . Memory (MB): peak = 3151.207 ; gain = 1213.551
Synthesis Optimization Complete : Time (s): cpu = 00:06:01 ; elapsed = 00:07:01 . Memory (MB): peak = 3151.207 ; gain = 1213.551
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3178.082 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20605 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 3256.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 604 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 48 instances
  FDE => FDRE: 6 instances
  FDR => FDRE: 4 instances
  RAM16X1S => RAM32X1S (RAMS32): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM64X1S => RAM64X1S (RAMS64E): 512 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete | Checksum: 76d2ddee
INFO: [Common 17-83] Releasing license: Synthesis
659 Infos, 335 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:33 ; elapsed = 00:07:35 . Memory (MB): peak = 3256.574 ; gain = 1729.207
INFO: [Common 17-1381] The checkpoint 'C:/Users/Baron/Desktop/EE_297_Repo/EE_297/hardware_imp/vivado/lenet_zynq/lenet_zynq.runs/synth_1/lenet_bd_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 3256.574 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file lenet_bd_wrapper_utilization_synth.rpt -pb lenet_bd_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep  4 21:36:21 2025...
