Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date             : Sun Jun 11 00:57:38 2023
| Host             : yusux running 64-bit major release  (build 9200)
| Command          : report_power -file platform_power_routed.rpt -pb platform_power_summary_routed.pb -rpx platform_power_routed.rpx
| Design           : platform
| Device           : xc7k160tffg676-2L
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 25.482       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 25.064       |
| Device Static (W)        | 0.418        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 51.0         |
| Junction Temperature (C) | 74.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     7.345 |     4871 |       --- |             --- |
|   LUT as Logic |     6.532 |     2241 |    101400 |            2.21 |
|   CARRY4       |     0.392 |       90 |     25350 |            0.36 |
|   Register     |     0.315 |     1995 |    202800 |            0.98 |
|   F7/F8 Muxes  |     0.059 |      364 |    101400 |            0.36 |
|   BUFG         |     0.047 |        6 |        32 |           18.75 |
|   Others       |     0.000 |       26 |       --- |             --- |
| Signals        |     8.826 |     3701 |       --- |             --- |
| Block RAM      |     0.129 |        1 |       325 |            0.31 |
| I/O            |     8.764 |       49 |       400 |           12.25 |
| Static Power   |     0.418 |          |           |                 |
| Total          |    25.482 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    16.688 |      16.378 |      0.310 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.401 |       0.370 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     2.108 |       2.107 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.573 |       0.572 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.020 |       0.019 |      0.001 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.019 |       0.010 |      0.009 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------+-----------+
| Name                              | Power (W) |
+-----------------------------------+-----------+
| platform                          |    25.064 |
|   U1                              |     7.914 |
|     U1                            |     0.018 |
|     U2                            |     7.896 |
|       ALU_U                       |     0.622 |
|       MUX2T1_32_0_U0              |     0.227 |
|       MUX2T1_32_0_U1              |     0.160 |
|       MUX2T1_32_0_U2              |     0.088 |
|       MUX2T1_32_0_U3              |     0.075 |
|       MUX4T1_32_0_U               |     1.160 |
|       PC_U                        |     1.603 |
|       Regs_U                      |     0.656 |
|   U10                             |     1.419 |
|   U11                             |     0.117 |
|     vga_controller                |     0.117 |
|   U2                              |     2.118 |
|     U0                            |     2.118 |
|       synth_options.dist_mem_inst |     2.118 |
|   U3                              |     0.333 |
|     U0                            |     0.333 |
|       inst_blk_mem_gen            |     0.333 |
|   U4                              |     0.752 |
|   U5                              |     0.933 |
|   U6                              |     1.813 |
|     M2                            |     0.628 |
|     SM1                           |     1.185 |
|       HTS0                        |     0.128 |
|       HTS1                        |     0.140 |
|       HTS2                        |     0.132 |
|       HTS3                        |     0.154 |
|       HTS4                        |     0.142 |
|       HTS5                        |     0.147 |
|       HTS6                        |     0.175 |
|       HTS7                        |     0.167 |
|   U7                              |     0.135 |
|     LED_P2S                       |     0.135 |
|   U8                              |     0.354 |
|   U9                              |     0.122 |
+-----------------------------------+-----------+


