{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603252808561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603252808561 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 21 01:00:08 2020 " "Processing started: Wed Oct 21 01:00:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603252808561 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603252808561 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603252808561 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603252809075 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603252809075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "but.vhd 2 1 " "Found 2 design units, including 1 entities, in source file but.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 but-comportamento " "Found design unit 1: but-comportamento" {  } { { "but.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/but.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817500 ""} { "Info" "ISGN_ENTITY_NAME" "1 but " "Found entity 1: but" {  } { { "but.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/but.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603252817500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico_e_interface_fast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico_e_interface_fast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico_e_Interface_fast-interface " "Found design unit 1: divisorGenerico_e_Interface_fast-interface" {  } { { "divisorGenerico_e_Interface_fast.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/divisorGenerico_e_Interface_fast.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817501 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico_e_Interface_fast " "Found entity 1: divisorGenerico_e_Interface_fast" {  } { { "divisorGenerico_e_Interface_fast.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/divisorGenerico_e_Interface_fast.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603252817501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sw-comportamento " "Found design unit 1: sw-comportamento" {  } { { "sw.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/sw.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817503 ""} { "Info" "ISGN_ENTITY_NAME" "1 sw " "Found entity 1: sw" {  } { { "sw.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/sw.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603252817503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico_write.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico_write.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico_WRITE-comportamento " "Found design unit 1: registradorGenerico_WRITE-comportamento" {  } { { "registradorGenerico_WRITE.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/registradorGenerico_WRITE.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817504 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico_WRITE " "Found entity 1: registradorGenerico_WRITE" {  } { { "registradorGenerico_WRITE.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/registradorGenerico_WRITE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603252817504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflopGenerico-comportamento " "Found design unit 1: flipflopGenerico-comportamento" {  } { { "flipflopGenerico.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/flipflopGenerico.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817505 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflopGenerico " "Found entity 1: flipflopGenerico" {  } { { "flipflopGenerico.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/flipflopGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603252817505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico_e_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico_e_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico_e_Interface-interface " "Found design unit 1: divisorGenerico_e_Interface-interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/divisorGenerico_e_Interface.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817506 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico_e_Interface " "Found entity 1: divisorGenerico_e_Interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/divisorGenerico_e_Interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603252817506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControle-comportamento " "Found design unit 1: UnidadeControle-comportamento" {  } { { "UnidadeControle.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/UnidadeControle.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817508 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Found entity 1: UnidadeControle" {  } { { "UnidadeControle.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/UnidadeControle.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603252817508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-funcionamento " "Found design unit 1: TopLevel-funcionamento" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817511 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603252817511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRam.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/memoriaRam.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817514 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRam.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/memoriaRam.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603252817514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file io_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_TIMER-comportamento " "Found design unit 1: IO_TIMER-comportamento" {  } { { "IO_TIMER.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/IO_TIMER.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817516 ""} { "Info" "ISGN_ENTITY_NAME" "1 IO_TIMER " "Found entity 1: IO_TIMER" {  } { { "IO_TIMER.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/IO_TIMER.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603252817516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxo_de_dados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxo_de_dados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxo_de_dados-funcionamento " "Found design unit 1: fluxo_de_dados-funcionamento" {  } { { "fluxo_de_dados.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/fluxo_de_dados.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817517 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxo_de_dados " "Found entity 1: fluxo_de_dados" {  } { { "fluxo_de_dados.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/fluxo_de_dados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603252817517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/divisorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817520 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603252817520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-comportamento " "Found design unit 1: decodificador-comportamento" {  } { { "decodificador.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/decodificador.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817521 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/decodificador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603252817521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-comportamento " "Found design unit 1: CPU-comportamento" {  } { { "CPU.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/CPU.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817523 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603252817523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7seg-comportamento " "Found design unit 1: conversorHex7seg-comportamento" {  } { { "conversorHex7seg.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/conversorHex7seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817524 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7seg " "Found entity 1: conversorHex7seg" {  } { { "conversorHex7seg.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/conversorHex7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603252817524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constants " "Found design unit 1: constants" {  } { { "constants.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/constants.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603252817525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoReg-comportamento " "Found design unit 1: bancoReg-comportamento" {  } { { "bancoReg.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/bancoReg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817527 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoReg.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/bancoReg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603252817527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/memoriaROM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817528 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/memoriaROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603252817528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/ULA.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817529 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603252817529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/somadorGenerico.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817531 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/somadorGenerico.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603252817531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817532 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603252817532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817533 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603252817533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-arch_name " "Found design unit 1: fetch-arch_name" {  } { { "fetch.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/fetch.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817534 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/fetch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603252817534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603252817534 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603252817574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:Processador " "Elaborating entity \"CPU\" for hierarchy \"CPU:Processador\"" {  } { { "TopLevel.vhd" "Processador" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603252817576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fluxo_de_dados CPU:Processador\|fluxo_de_dados:FD " "Elaborating entity \"fluxo_de_dados\" for hierarchy \"CPU:Processador\|fluxo_de_dados:FD\"" {  } { { "CPU.vhd" "FD" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/CPU.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603252817577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch CPU:Processador\|fluxo_de_dados:FD\|fetch:FETCH " "Elaborating entity \"fetch\" for hierarchy \"CPU:Processador\|fluxo_de_dados:FD\|fetch:FETCH\"" {  } { { "fluxo_de_dados.vhd" "FETCH" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/fluxo_de_dados.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603252817578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 CPU:Processador\|fluxo_de_dados:FD\|fetch:FETCH\|muxGenerico2x1:MUX " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"CPU:Processador\|fluxo_de_dados:FD\|fetch:FETCH\|muxGenerico2x1:MUX\"" {  } { { "fetch.vhd" "MUX" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/fetch.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603252817579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico CPU:Processador\|fluxo_de_dados:FD\|fetch:FETCH\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"CPU:Processador\|fluxo_de_dados:FD\|fetch:FETCH\|registradorGenerico:PC\"" {  } { { "fetch.vhd" "PC" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/fetch.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603252817581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM CPU:Processador\|fluxo_de_dados:FD\|fetch:FETCH\|memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"CPU:Processador\|fluxo_de_dados:FD\|fetch:FETCH\|memoriaROM:ROM\"" {  } { { "fetch.vhd" "ROM" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/fetch.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603252817582 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "content memoriaROM.vhd(259) " "VHDL Signal Declaration warning at memoriaROM.vhd(259): used implicit default value for signal \"content\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "memoriaROM.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/memoriaROM.vhd" 259 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603252817582 "|TopLevel|CPU:Processador|fluxo_de_dados:FD|fetch:FETCH|memoriaROM:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico CPU:Processador\|fluxo_de_dados:FD\|fetch:FETCH\|somadorGenerico:SOMA " "Elaborating entity \"somadorGenerico\" for hierarchy \"CPU:Processador\|fluxo_de_dados:FD\|fetch:FETCH\|somadorGenerico:SOMA\"" {  } { { "fetch.vhd" "SOMA" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/fetch.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603252817583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg CPU:Processador\|fluxo_de_dados:FD\|bancoReg:BancoReg " "Elaborating entity \"bancoReg\" for hierarchy \"CPU:Processador\|fluxo_de_dados:FD\|bancoReg:BancoReg\"" {  } { { "fluxo_de_dados.vhd" "BancoReg" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/fluxo_de_dados.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603252817585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA CPU:Processador\|fluxo_de_dados:FD\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"CPU:Processador\|fluxo_de_dados:FD\|ULA:ULA\"" {  } { { "fluxo_de_dados.vhd" "ULA" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/fluxo_de_dados.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603252817586 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "one ULA.vhd(27) " "VHDL Signal Declaration warning at ULA.vhd(27): used explicit default value for signal \"one\" because signal was never assigned a value" {  } { { "ULA.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/ULA.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1603252817587 "|TopLevel|CPU:Processador|fluxo_de_dados:FD|ULA:ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControle CPU:Processador\|UnidadeControle:UC " "Elaborating entity \"UnidadeControle\" for hierarchy \"CPU:Processador\|UnidadeControle:UC\"" {  } { { "CPU.vhd" "UC" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/CPU.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603252817587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico_e_Interface divisorGenerico_e_Interface:TICTAC " "Elaborating entity \"divisorGenerico_e_Interface\" for hierarchy \"divisorGenerico_e_Interface:TICTAC\"" {  } { { "TopLevel.vhd" "TICTAC" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603252817589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico_e_Interface:TICTAC\|divisorGenerico:baseTempo " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico_e_Interface:TICTAC\|divisorGenerico:baseTempo\"" {  } { { "divisorGenerico_e_Interface.vhd" "baseTempo" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/divisorGenerico_e_Interface.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603252817590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopGenerico divisorGenerico_e_Interface:TICTAC\|flipflopGenerico:registraUmSegundo " "Elaborating entity \"flipflopGenerico\" for hierarchy \"divisorGenerico_e_Interface:TICTAC\|flipflopGenerico:registraUmSegundo\"" {  } { { "divisorGenerico_e_Interface.vhd" "registraUmSegundo" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/divisorGenerico_e_Interface.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603252817591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico_e_Interface_fast divisorGenerico_e_Interface_fast:TICTAC_fast " "Elaborating entity \"divisorGenerico_e_Interface_fast\" for hierarchy \"divisorGenerico_e_Interface_fast:TICTAC_fast\"" {  } { { "TopLevel.vhd" "TICTAC_fast" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603252817592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico divisorGenerico_e_Interface_fast:TICTAC_fast\|divisorGenerico:baseTempo " "Elaborating entity \"divisorGenerico\" for hierarchy \"divisorGenerico_e_Interface_fast:TICTAC_fast\|divisorGenerico:baseTempo\"" {  } { { "divisorGenerico_e_Interface_fast.vhd" "baseTempo" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/divisorGenerico_e_Interface_fast.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603252817593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico_WRITE registradorGenerico_WRITE:SEGU " "Elaborating entity \"registradorGenerico_WRITE\" for hierarchy \"registradorGenerico_WRITE:SEGU\"" {  } { { "TopLevel.vhd" "SEGU" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603252817594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7seg conversorHex7seg:showHEX0 " "Elaborating entity \"conversorHex7seg\" for hierarchy \"conversorHex7seg:showHEX0\"" {  } { { "TopLevel.vhd" "showHEX0" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603252817596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw sw:swicthes " "Elaborating entity \"sw\" for hierarchy \"sw:swicthes\"" {  } { { "TopLevel.vhd" "swicthes" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603252817598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "but but:but " "Elaborating entity \"but\" for hierarchy \"but:but\"" {  } { { "TopLevel.vhd" "but" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603252817599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador decodificador:DECODER " "Elaborating entity \"decodificador\" for hierarchy \"decodificador:DECODER\"" {  } { { "TopLevel.vhd" "DECODER" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603252817599 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "CPU:Processador\|fluxo_de_dados:FD\|bancoReg:BancoReg\|registrador " "RAM logic \"CPU:Processador\|fluxo_de_dados:FD\|bancoReg:BancoReg\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoReg.vhd" "registrador" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/bancoReg.vhd" 34 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1603252818139 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1603252818139 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "initROM.mif " "Width of data items in \"initROM.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/initROM.mif" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/initROM.mif" 5 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Analysis & Synthesis" 0 -1 1603252818140 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "995 1024 0 1 1 " "995 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "29 1023 " "Addresses ranging from 29 to 1023 are not initialized" {  } { { "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/initROM.mif" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/initROM.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1603252818140 ""}  } { { "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/initROM.mif" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/initROM.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1603252818140 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "256 1024 D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/initROM.mif " "Memory depth (256) in the design file differs from memory depth (1024) in the Memory Initialization File \"D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/initROM.mif\" -- truncated remaining initial content value to fit RAM" {  } {  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1603252818140 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[0\] CPU:Processador\|fluxo_de_dados:FD\|muxGenerico2x1:MUX_ULA\|saida_MUX\[0\] " "Converted the fan-out from the tri-state buffer \"divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[0\]\" to the node \"CPU:Processador\|fluxo_de_dados:FD\|muxGenerico2x1:MUX_ULA\|saida_MUX\[0\]\" into an OR gate" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1603252818493 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[1\] CPU:Processador\|fluxo_de_dados:FD\|muxGenerico2x1:MUX_ULA\|saida_MUX\[1\] " "Converted the fan-out from the tri-state buffer \"divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[1\]\" to the node \"CPU:Processador\|fluxo_de_dados:FD\|muxGenerico2x1:MUX_ULA\|saida_MUX\[1\]\" into an OR gate" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1603252818493 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[2\] CPU:Processador\|fluxo_de_dados:FD\|muxGenerico2x1:MUX_ULA\|saida_MUX\[2\] " "Converted the fan-out from the tri-state buffer \"divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[2\]\" to the node \"CPU:Processador\|fluxo_de_dados:FD\|muxGenerico2x1:MUX_ULA\|saida_MUX\[2\]\" into an OR gate" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1603252818493 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[3\] CPU:Processador\|fluxo_de_dados:FD\|muxGenerico2x1:MUX_ULA\|saida_MUX\[3\] " "Converted the fan-out from the tri-state buffer \"divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[3\]\" to the node \"CPU:Processador\|fluxo_de_dados:FD\|muxGenerico2x1:MUX_ULA\|saida_MUX\[3\]\" into an OR gate" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1603252818493 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[4\] CPU:Processador\|fluxo_de_dados:FD\|muxGenerico2x1:MUX_ULA\|saida_MUX\[4\] " "Converted the fan-out from the tri-state buffer \"divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[4\]\" to the node \"CPU:Processador\|fluxo_de_dados:FD\|muxGenerico2x1:MUX_ULA\|saida_MUX\[4\]\" into an OR gate" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1603252818493 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[5\] CPU:Processador\|fluxo_de_dados:FD\|muxGenerico2x1:MUX_ULA\|saida_MUX\[5\] " "Converted the fan-out from the tri-state buffer \"divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[5\]\" to the node \"CPU:Processador\|fluxo_de_dados:FD\|muxGenerico2x1:MUX_ULA\|saida_MUX\[5\]\" into an OR gate" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1603252818493 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[6\] CPU:Processador\|fluxo_de_dados:FD\|muxGenerico2x1:MUX_ULA\|saida_MUX\[6\] " "Converted the fan-out from the tri-state buffer \"divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[6\]\" to the node \"CPU:Processador\|fluxo_de_dados:FD\|muxGenerico2x1:MUX_ULA\|saida_MUX\[6\]\" into an OR gate" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1603252818493 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[7\] CPU:Processador\|fluxo_de_dados:FD\|muxGenerico2x1:MUX_ULA\|saida_MUX\[7\] " "Converted the fan-out from the tri-state buffer \"divisorGenerico_e_Interface:TICTAC\|leituraUmSegundo\[7\]\" to the node \"CPU:Processador\|fluxo_de_dados:FD\|muxGenerico2x1:MUX_ULA\|saida_MUX\[7\]\" into an OR gate" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/divisorGenerico_e_Interface.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1603252818493 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1603252818493 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "barEndSaida\[4\] GND " "Pin \"barEndSaida\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603252818770 "|TopLevel|barEndSaida[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "barEndSaida\[6\] GND " "Pin \"barEndSaida\[6\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603252818770 "|TopLevel|barEndSaida[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "barEndSaida\[7\] GND " "Pin \"barEndSaida\[7\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603252818770 "|TopLevel|barEndSaida[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1603252818770 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603252818836 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603252819749 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603252819749 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603252819802 "|TopLevel|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603252819802 "|TopLevel|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603252819802 "|TopLevel|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603252819802 "|TopLevel|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603252819802 "|TopLevel|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603252819802 "|TopLevel|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603252819802 "|TopLevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603252819802 "|TopLevel|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603252819802 "|TopLevel|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603252819802 "|TopLevel|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603252819802 "|TopLevel|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "TopLevel.vhd" "" { Text "D:/INSPER/6-sem/designComp/RelogioDescomp/quartus/TopLevel.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603252819802 "|TopLevel|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1603252819802 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "565 " "Implemented 565 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603252819803 ""} { "Info" "ICUT_CUT_TM_OPINS" "108 " "Implemented 108 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603252819803 ""} { "Info" "ICUT_CUT_TM_LCELLS" "444 " "Implemented 444 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603252819803 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603252819803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603252819821 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 21 01:00:19 2020 " "Processing ended: Wed Oct 21 01:00:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603252819821 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603252819821 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603252819821 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603252819821 ""}
