$date
	Mon Feb 26 14:51:51 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module extend_tb $end
$var wire 32 ! t_ImmExt [31:0] $end
$var reg 3 " t_ImmSrc [2:0] $end
$var reg 32 # t_Instr [31:0] $end
$scope module dut $end
$var wire 3 $ ImmSrc [2:0] $end
$var wire 32 % Instr [31:0] $end
$var reg 32 & ImmExt [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1100 &
b110001001000010000010011 %
b0 $
b110001001000010000010011 #
b0 "
b1100 !
$end
#10000
b11111111111111111111111110110101 !
b11111111111111111111111110110101 &
b1 "
b1 $
b11111110011110011010110100100011 #
b11111110011110011010110100100011 %
#20000
b10000 !
b10000 &
b10 "
b10 $
b1111001000000100001100011 #
b1111001000000100001100011 %
#30000
b10100110011111111000 !
b10100110011111111000 &
b11 "
b11 $
b1111111100010100110000011101111 #
b1111111100010100110000011101111 %
#40000
b11111111111110001100110111101111 !
b11111111111110001100110111101111 &
b100 "
b100 $
b10001100110111101111101010110111 #
b10001100110111101111101010110111 %
#50000
