

================================================================
== Vivado HLS Report for 'Attention_layer'
================================================================
* Date:           Thu Aug 31 04:11:13 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.552 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    39124|    39124| 0.391 ms | 0.391 ms |  39124|  39124|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |      168|      168|        14|          -|          -|    12|    no    |
        | + Loop 1.1      |       12|       12|         1|          -|          -|    12|    no    |
        |- Loop 2         |      168|      168|        14|          -|          -|    12|    no    |
        | + Loop 2.1      |       12|       12|         1|          -|          -|    12|    no    |
        |- l_gemm_i2      |    37176|    37176|      3098|          -|          -|    12|    no    |
        | + l_j2          |     3096|     3096|       258|          -|          -|    12|    no    |
        |  ++ l_S_k_0_k1  |      256|      256|         4|          -|          -|    64|    no    |
        |- l_norm_i3      |     1608|     1608|       134|          -|          -|    12|    no    |
        | + l_j3          |      132|      132|        11|          -|          -|    12|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      5|      40|   1573|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      3|     143|    321|    -|
|Memory           |        1|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    260|    -|
|Register         |        -|      -|     525|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      8|     708|   2154|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      3|   ~0   |      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Bert_layer_fmul_3cud_U5  |Bert_layer_fmul_3cud  |        0|      3|  143|  321|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      3|  143|  321|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |outp_V_U  |Attention_layer_obkb  |        1|  0|   0|    0|   144|   24|     1|         3456|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                      |        1|  0|   0|    0|   144|   24|     1|         3456|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+----+-----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+----+-----+------------+------------+
    |r_V_fu_602_p2           |     *    |      5|   0|   29|          40|          40|
    |add_ln203_fu_374_p2     |     +    |      0|   0|   15|           9|           9|
    |add_ln67_fu_442_p2      |     +    |      0|   0|   15|           9|           9|
    |add_ln73_fu_560_p2      |     +    |      0|   0|   13|          11|          11|
    |add_ln74_fu_570_p2      |     +    |      0|   0|   13|          11|          11|
    |add_ln78_fu_534_p2      |     +    |      0|   0|   15|           9|           9|
    |add_ln90_fu_682_p2      |     +    |      0|   0|   15|           9|           9|
    |add_ln949_fu_831_p2     |     +    |      0|   0|   31|           6|          24|
    |add_ln958_fu_876_p2     |     +    |      0|   0|   39|           6|          32|
    |add_ln964_fu_955_p2     |     +    |      0|   0|  121|           8|           8|
    |i2_fu_458_p2            |     +    |      0|   0|   13|           4|           1|
    |i3_fu_630_p2            |     +    |      0|   0|   13|           4|           1|
    |j2_fu_512_p2            |     +    |      0|   0|   13|           4|           1|
    |j3_fu_672_p2            |     +    |      0|   0|   13|           4|           1|
    |k1_fu_550_p2            |     +    |      0|   0|   15|           7|           1|
    |lsb_index_fu_758_p2     |     +    |      0|   0|   39|           6|          32|
    |m_13_fu_916_p2          |     +    |      0|   0|   71|          64|          64|
    |v28_fu_322_p2           |     +    |      0|   0|   13|           4|           1|
    |v29_fu_364_p2           |     +    |      0|   0|   13|           4|           1|
    |v30_fu_390_p2           |     +    |      0|   0|   13|           4|           1|
    |v31_fu_432_p2           |     +    |      0|   0|   13|           4|           1|
    |v42_V_fu_618_p2         |     +    |      0|   0|   31|          24|          24|
    |sub_ln203_fu_352_p2     |     -    |      0|   0|   15|           9|           9|
    |sub_ln67_fu_420_p2      |     -    |      0|   0|   15|           9|           9|
    |sub_ln78_fu_500_p2      |     -    |      0|   0|   15|           9|           9|
    |sub_ln90_fu_660_p2      |     -    |      0|   0|   15|           9|           9|
    |sub_ln944_fu_749_p2     |     -    |      0|   0|   39|           5|          32|
    |sub_ln947_fu_784_p2     |     -    |      0|   0|   15|           5|           5|
    |sub_ln958_fu_891_p2     |     -    |      0|   0|   39|           5|          32|
    |sub_ln964_fu_950_p2     |     -    |      0|   0|  121|           4|           8|
    |tmp_V_fu_706_p2         |     -    |      0|   0|   31|           1|          24|
    |a_fu_811_p2             |    and   |      0|   0|    2|           1|           1|
    |and_ln949_fu_844_p2     |    and   |      0|   0|    2|           1|           1|
    |p_Result_91_fu_800_p2   |    and   |      0|   0|   24|          24|          24|
    |l_fu_737_p3             |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln60_fu_316_p2     |   icmp   |      0|   0|    9|           4|           4|
    |icmp_ln61_fu_358_p2     |   icmp   |      0|   0|    9|           4|           4|
    |icmp_ln65_fu_384_p2     |   icmp   |      0|   0|    9|           4|           4|
    |icmp_ln66_fu_426_p2     |   icmp   |      0|   0|    9|           4|           4|
    |icmp_ln70_fu_452_p2     |   icmp   |      0|   0|    9|           4|           4|
    |icmp_ln71_fu_506_p2     |   icmp   |      0|   0|    9|           4|           4|
    |icmp_ln72_fu_544_p2     |   icmp   |      0|   0|   11|           7|           8|
    |icmp_ln85_fu_624_p2     |   icmp   |      0|   0|    9|           4|           4|
    |icmp_ln86_fu_666_p2     |   icmp   |      0|   0|    9|           4|           4|
    |icmp_ln935_fu_700_p2    |   icmp   |      0|   0|   18|          24|           1|
    |icmp_ln947_3_fu_805_p2  |   icmp   |      0|   0|   18|          24|           1|
    |icmp_ln947_fu_774_p2    |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln958_fu_864_p2    |   icmp   |      0|   0|   18|          32|           1|
    |lshr_ln947_fu_794_p2    |   lshr   |      0|   0|   69|           2|          24|
    |lshr_ln958_fu_881_p2    |   lshr   |      0|   0|  101|          32|          32|
    |or_ln949_fu_850_p2      |    or    |      0|   0|    2|           1|           1|
    |m_12_fu_906_p3          |  select  |      0|   0|   64|           1|          64|
    |select_ln964_fu_943_p3  |  select  |      0|   0|    7|           1|           7|
    |tmp_V_20_fu_712_p3      |  select  |      0|   0|   24|           1|          24|
    |v47_fu_988_p3           |  select  |      0|   0|   32|           1|           1|
    |shl_ln958_fu_900_p2     |    shl   |      0|   0|  182|          64|          64|
    |xor_ln949_fu_825_p2     |    xor   |      0|   0|    2|           1|           2|
    +------------------------+----------+-------+----+-----+------------+------------+
    |Total                   |          |      5|  40| 1573|         619|         717|
    +------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +-----------------+-----+-----------+-----+-----------+
    |       Name      | LUT | Input Size| Bits| Total Bits|
    +-----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm        |  113|         24|    1|         24|
    |i2_0_reg_252     |    9|          2|    4|          8|
    |i3_0_reg_285     |    9|          2|    4|          8|
    |j2_0_reg_263     |    9|          2|    4|          8|
    |j3_0_reg_296     |    9|          2|    4|          8|
    |k1_0_reg_274     |    9|          2|    7|         14|
    |outp_V_address0  |   21|          4|    8|         32|
    |outp_V_d0        |   15|          3|   24|         72|
    |v25_address0     |   15|          3|    8|         24|
    |v25_d0           |   15|          3|   32|         96|
    |v28_0_reg_208    |    9|          2|    4|          8|
    |v29_0_reg_219    |    9|          2|    4|          8|
    |v30_0_reg_230    |    9|          2|    4|          8|
    |v31_0_reg_241    |    9|          2|    4|          8|
    +-----------------+-----+-----------+-----+-----------+
    |Total            |  260|         55|  112|        326|
    +-----------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |  23|   0|   23|          0|
    |i2_0_reg_252            |   4|   0|    4|          0|
    |i2_reg_1040             |   4|   0|    4|          0|
    |i3_0_reg_285            |   4|   0|    4|          0|
    |i3_reg_1109             |   4|   0|    4|          0|
    |icmp_ln935_reg_1143     |   1|   0|    1|          0|
    |icmp_ln958_reg_1177     |   1|   0|    1|          0|
    |j2_0_reg_263            |   4|   0|    4|          0|
    |j2_reg_1058             |   4|   0|    4|          0|
    |j3_0_reg_296            |   4|   0|    4|          0|
    |j3_reg_1122             |   4|   0|    4|          0|
    |k1_0_reg_274            |   7|   0|    7|          0|
    |k1_reg_1076             |   7|   0|    7|          0|
    |l_reg_1156              |  32|   0|   32|          0|
    |m_s_reg_1182            |  63|   0|   63|          0|
    |or_ln_reg_1172          |   1|   0|   32|         31|
    |outp_V_addr_1_reg_1068  |   8|   0|    8|          0|
    |p_Result_94_reg_1137    |   1|   0|    1|          0|
    |reg_312                 |  24|   0|   24|          0|
    |sext_ln90_reg_1127      |  64|   0|   64|          0|
    |sub_ln203_reg_1003      |   7|   0|    9|          2|
    |sub_ln67_reg_1024       |   7|   0|    9|          2|
    |sub_ln78_reg_1050       |   7|   0|    9|          2|
    |sub_ln90_reg_1114       |   7|   0|    9|          2|
    |sub_ln944_reg_1166      |  32|   0|   32|          0|
    |tmp_44_reg_1187         |   1|   0|    1|          0|
    |tmp_V_20_reg_1148       |  24|   0|   24|          0|
    |trunc_ln738_reg_1192    |  32|   0|   32|          0|
    |trunc_ln943_reg_1161    |   8|   0|    8|          0|
    |v28_0_reg_208           |   4|   0|    4|          0|
    |v28_reg_998             |   4|   0|    4|          0|
    |v29_0_reg_219           |   4|   0|    4|          0|
    |v30_0_reg_230           |   4|   0|    4|          0|
    |v30_reg_1019            |   4|   0|    4|          0|
    |v31_0_reg_241           |   4|   0|    4|          0|
    |v35_V_reg_1091          |  24|   0|   24|          0|
    |v36_V_reg_1096          |  24|   0|   24|          0|
    |v41_V_reg_1101          |  24|   0|   24|          0|
    |v47_reg_1202            |  32|   0|   32|          0|
    |zext_ln78_3_reg_1063    |   4|   0|   11|          7|
    |zext_ln78_reg_1045      |   4|   0|   11|          7|
    +------------------------+----+----+-----+-----------+
    |Total                   | 525|   0|  578|         53|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------+-----+-----+------------+-----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Attention_layer | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Attention_layer | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Attention_layer | return value |
|ap_done         | out |    1| ap_ctrl_hs | Attention_layer | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Attention_layer | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Attention_layer | return value |
|v23_V_address0  | out |   10|  ap_memory |      v23_V      |     array    |
|v23_V_ce0       | out |    1|  ap_memory |      v23_V      |     array    |
|v23_V_q0        |  in |   24|  ap_memory |      v23_V      |     array    |
|v24_V_address0  | out |   10|  ap_memory |      v24_V      |     array    |
|v24_V_ce0       | out |    1|  ap_memory |      v24_V      |     array    |
|v24_V_q0        |  in |   24|  ap_memory |      v24_V      |     array    |
|v25_address0    | out |    8|  ap_memory |       v25       |     array    |
|v25_ce0         | out |    1|  ap_memory |       v25       |     array    |
|v25_we0         | out |    1|  ap_memory |       v25       |     array    |
|v25_d0          | out |   32|  ap_memory |       v25       |     array    |
+----------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 5 6 
5 --> 5 4 
6 --> 7 12 
7 --> 8 6 
8 --> 9 7 
9 --> 10 
10 --> 11 
11 --> 8 
12 --> 13 
13 --> 14 12 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 13 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%outp_V = alloca [144 x i24], align 4" [kernel.cpp:59]   --->   Operation 24 'alloca' 'outp_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 144> <RAM>
ST_1 : Operation 25 [1/1] (1.76ns)   --->   "br label %.preheader309" [kernel.cpp:60]   --->   Operation 25 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%v28_0 = phi i4 [ 0, %_ZN8ap_fixedILi24ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %v28, %.preheader309.loopexit ]"   --->   Operation 26 'phi' 'v28_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.30ns)   --->   "%icmp_ln60 = icmp eq i4 %v28_0, -4" [kernel.cpp:60]   --->   Operation 27 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.73ns)   --->   "%v28 = add i4 %v28_0, 1" [kernel.cpp:60]   --->   Operation 29 'add' 'v28' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln60, label %.preheader307.preheader, label %.preheader308.preheader" [kernel.cpp:60]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_72 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %v28_0, i4 0)" [kernel.cpp:62]   --->   Operation 31 'bitconcatenate' 'tmp_72' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i8 %tmp_72 to i9" [kernel.cpp:62]   --->   Operation 32 'zext' 'zext_ln203' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_73 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %v28_0, i2 0)" [kernel.cpp:62]   --->   Operation 33 'bitconcatenate' 'tmp_73' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln203_18 = zext i6 %tmp_73 to i9" [kernel.cpp:62]   --->   Operation 34 'zext' 'zext_ln203_18' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.91ns)   --->   "%sub_ln203 = sub i9 %zext_ln203, %zext_ln203_18" [kernel.cpp:62]   --->   Operation 35 'sub' 'sub_ln203' <Predicate = (!icmp_ln60)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.76ns)   --->   "br label %.preheader308" [kernel.cpp:61]   --->   Operation 36 'br' <Predicate = (!icmp_ln60)> <Delay = 1.76>
ST_2 : Operation 37 [1/1] (1.76ns)   --->   "br label %.preheader307" [kernel.cpp:65]   --->   Operation 37 'br' <Predicate = (icmp_ln60)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%v29_0 = phi i4 [ %v29, %0 ], [ 0, %.preheader308.preheader ]"   --->   Operation 38 'phi' 'v29_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.30ns)   --->   "%icmp_ln61 = icmp eq i4 %v29_0, -4" [kernel.cpp:61]   --->   Operation 39 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%empty_435 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 40 'speclooptripcount' 'empty_435' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.73ns)   --->   "%v29 = add i4 %v29_0, 1" [kernel.cpp:61]   --->   Operation 41 'add' 'v29' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln61, label %.preheader309.loopexit, label %0" [kernel.cpp:61]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln203_19 = zext i4 %v29_0 to i9" [kernel.cpp:62]   --->   Operation 43 'zext' 'zext_ln203_19' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.82ns)   --->   "%add_ln203 = add i9 %sub_ln203, %zext_ln203_19" [kernel.cpp:62]   --->   Operation 44 'add' 'add_ln203' <Predicate = (!icmp_ln61)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i9 %add_ln203 to i64" [kernel.cpp:62]   --->   Operation 45 'sext' 'sext_ln203' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%outp_V_addr = getelementptr [144 x i24]* %outp_V, i64 0, i64 %sext_ln203" [kernel.cpp:62]   --->   Operation 46 'getelementptr' 'outp_V_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (3.25ns)   --->   "store i24 0, i24* %outp_V_addr, align 4" [kernel.cpp:62]   --->   Operation 47 'store' <Predicate = (!icmp_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 144> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br label %.preheader308" [kernel.cpp:61]   --->   Operation 48 'br' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br label %.preheader309"   --->   Operation 49 'br' <Predicate = (icmp_ln61)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.91>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%v30_0 = phi i4 [ %v30, %.preheader307.loopexit ], [ 0, %.preheader307.preheader ]"   --->   Operation 50 'phi' 'v30_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.30ns)   --->   "%icmp_ln65 = icmp eq i4 %v30_0, -4" [kernel.cpp:65]   --->   Operation 51 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%empty_436 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 52 'speclooptripcount' 'empty_436' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.73ns)   --->   "%v30 = add i4 %v30_0, 1" [kernel.cpp:65]   --->   Operation 53 'add' 'v30' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65, label %.preheader305.preheader, label %.preheader306.preheader" [kernel.cpp:65]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_74 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %v30_0, i4 0)" [kernel.cpp:67]   --->   Operation 55 'bitconcatenate' 'tmp_74' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i8 %tmp_74 to i9" [kernel.cpp:67]   --->   Operation 56 'zext' 'zext_ln67' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_75 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %v30_0, i2 0)" [kernel.cpp:67]   --->   Operation 57 'bitconcatenate' 'tmp_75' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln67_1 = zext i6 %tmp_75 to i9" [kernel.cpp:67]   --->   Operation 58 'zext' 'zext_ln67_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.91ns)   --->   "%sub_ln67 = sub i9 %zext_ln67, %zext_ln67_1" [kernel.cpp:67]   --->   Operation 59 'sub' 'sub_ln67' <Predicate = (!icmp_ln65)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (1.76ns)   --->   "br label %.preheader306" [kernel.cpp:66]   --->   Operation 60 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_4 : Operation 61 [1/1] (1.76ns)   --->   "br label %.preheader305" [kernel.cpp:70]   --->   Operation 61 'br' <Predicate = (icmp_ln65)> <Delay = 1.76>

State 5 <SV = 3> <Delay = 5.07>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%v31_0 = phi i4 [ %v31, %1 ], [ 0, %.preheader306.preheader ]"   --->   Operation 62 'phi' 'v31_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.30ns)   --->   "%icmp_ln66 = icmp eq i4 %v31_0, -4" [kernel.cpp:66]   --->   Operation 63 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%empty_437 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 64 'speclooptripcount' 'empty_437' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.73ns)   --->   "%v31 = add i4 %v31_0, 1" [kernel.cpp:66]   --->   Operation 65 'add' 'v31' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %icmp_ln66, label %.preheader307.loopexit, label %1" [kernel.cpp:66]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln67_2 = zext i4 %v31_0 to i9" [kernel.cpp:67]   --->   Operation 67 'zext' 'zext_ln67_2' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.82ns)   --->   "%add_ln67 = add i9 %sub_ln67, %zext_ln67_2" [kernel.cpp:67]   --->   Operation 68 'add' 'add_ln67' <Predicate = (!icmp_ln66)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln67 = sext i9 %add_ln67 to i64" [kernel.cpp:67]   --->   Operation 69 'sext' 'sext_ln67' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%v25_addr = getelementptr [144 x float]* %v25, i64 0, i64 %sext_ln67" [kernel.cpp:67]   --->   Operation 70 'getelementptr' 'v25_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %v25_addr, align 4" [kernel.cpp:67]   --->   Operation 71 'store' <Predicate = (!icmp_ln66)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 144> <RAM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "br label %.preheader306" [kernel.cpp:66]   --->   Operation 72 'br' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "br label %.preheader307"   --->   Operation 73 'br' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.91>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%i2_0 = phi i4 [ %i2, %l_gemm_i2_end ], [ 0, %.preheader305.preheader ]"   --->   Operation 74 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (1.30ns)   --->   "%icmp_ln70 = icmp eq i4 %i2_0, -4" [kernel.cpp:70]   --->   Operation 75 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%empty_438 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 76 'speclooptripcount' 'empty_438' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.73ns)   --->   "%i2 = add i4 %i2_0, 1" [kernel.cpp:70]   --->   Operation 77 'add' 'i2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln70, label %.preheader.preheader, label %l_gemm_i2_begin" [kernel.cpp:70]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str5) nounwind" [kernel.cpp:70]   --->   Operation 79 'specloopname' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str5)" [kernel.cpp:70]   --->   Operation 80 'specregionbegin' 'tmp' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_76 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i2_0, i6 0)" [kernel.cpp:73]   --->   Operation 81 'bitconcatenate' 'tmp_76' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i10 %tmp_76 to i11" [kernel.cpp:78]   --->   Operation 82 'zext' 'zext_ln78' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_77 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i2_0, i4 0)" [kernel.cpp:78]   --->   Operation 83 'bitconcatenate' 'tmp_77' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i8 %tmp_77 to i9" [kernel.cpp:78]   --->   Operation 84 'zext' 'zext_ln78_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_78 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i2_0, i2 0)" [kernel.cpp:78]   --->   Operation 85 'bitconcatenate' 'tmp_78' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln78_2 = zext i6 %tmp_78 to i9" [kernel.cpp:78]   --->   Operation 86 'zext' 'zext_ln78_2' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (1.91ns)   --->   "%sub_ln78 = sub i9 %zext_ln78_1, %zext_ln78_2" [kernel.cpp:78]   --->   Operation 87 'sub' 'sub_ln78' <Predicate = (!icmp_ln70)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:71]   --->   Operation 88 'br' <Predicate = (!icmp_ln70)> <Delay = 1.76>
ST_6 : Operation 89 [1/1] (1.76ns)   --->   "br label %.preheader" [kernel.cpp:85]   --->   Operation 89 'br' <Predicate = (icmp_ln70)> <Delay = 1.76>

State 7 <SV = 4> <Delay = 1.82>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%j2_0 = phi i4 [ 0, %l_gemm_i2_begin ], [ %j2, %l_j2_end ]"   --->   Operation 90 'phi' 'j2_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (1.30ns)   --->   "%icmp_ln71 = icmp eq i4 %j2_0, -4" [kernel.cpp:71]   --->   Operation 91 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%empty_439 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 92 'speclooptripcount' 'empty_439' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (1.73ns)   --->   "%j2 = add i4 %j2_0, 1" [kernel.cpp:71]   --->   Operation 93 'add' 'j2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %icmp_ln71, label %l_gemm_i2_end, label %l_j2_begin" [kernel.cpp:71]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str6) nounwind" [kernel.cpp:71]   --->   Operation 95 'specloopname' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str6)" [kernel.cpp:71]   --->   Operation 96 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i4 %j2_0 to i9" [kernel.cpp:74]   --->   Operation 97 'zext' 'zext_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_81 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %j2_0, i6 0)" [kernel.cpp:74]   --->   Operation 98 'bitconcatenate' 'tmp_81' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln78_3 = zext i10 %tmp_81 to i11" [kernel.cpp:78]   --->   Operation 99 'zext' 'zext_ln78_3' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (1.82ns)   --->   "%add_ln78 = add i9 %zext_ln74, %sub_ln78" [kernel.cpp:78]   --->   Operation 100 'add' 'add_ln78' <Predicate = (!icmp_ln71)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln78 = sext i9 %add_ln78 to i64" [kernel.cpp:78]   --->   Operation 101 'sext' 'sext_ln78' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%outp_V_addr_1 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %sext_ln78" [kernel.cpp:78]   --->   Operation 102 'getelementptr' 'outp_V_addr_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (1.76ns)   --->   "br label %3" [kernel.cpp:72]   --->   Operation 103 'br' <Predicate = (!icmp_ln71)> <Delay = 1.76>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%empty_442 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str5, i32 %tmp)" [kernel.cpp:84]   --->   Operation 104 'specregionend' 'empty_442' <Predicate = (icmp_ln71)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "br label %.preheader305" [kernel.cpp:70]   --->   Operation 105 'br' <Predicate = (icmp_ln71)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 4.98>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%k1_0 = phi i7 [ 0, %l_j2_begin ], [ %k1, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit53 ]"   --->   Operation 106 'phi' 'k1_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (1.48ns)   --->   "%icmp_ln72 = icmp eq i7 %k1_0, -64" [kernel.cpp:72]   --->   Operation 107 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%empty_440 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 108 'speclooptripcount' 'empty_440' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (1.87ns)   --->   "%k1 = add i7 %k1_0, 1" [kernel.cpp:72]   --->   Operation 109 'add' 'k1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %icmp_ln72, label %l_j2_end, label %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit53" [kernel.cpp:72]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i7 %k1_0 to i11" [kernel.cpp:73]   --->   Operation 111 'zext' 'zext_ln73' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (1.73ns)   --->   "%add_ln73 = add i11 %zext_ln73, %zext_ln78" [kernel.cpp:73]   --->   Operation 112 'add' 'add_ln73' <Predicate = (!icmp_ln72)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i11 %add_ln73 to i64" [kernel.cpp:73]   --->   Operation 113 'zext' 'zext_ln73_1' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%v23_V_addr = getelementptr [768 x i24]* %v23_V, i64 0, i64 %zext_ln73_1" [kernel.cpp:73]   --->   Operation 114 'getelementptr' 'v23_V_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (1.73ns)   --->   "%add_ln74 = add i11 %zext_ln73, %zext_ln78_3" [kernel.cpp:74]   --->   Operation 115 'add' 'add_ln74' <Predicate = (!icmp_ln72)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i11 %add_ln74 to i64" [kernel.cpp:74]   --->   Operation 116 'zext' 'zext_ln74_1' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%v24_V_addr = getelementptr [768 x i24]* %v24_V, i64 0, i64 %zext_ln74_1" [kernel.cpp:74]   --->   Operation 117 'getelementptr' 'v24_V_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_8 : Operation 118 [2/2] (3.25ns)   --->   "%v35_V = load i24* %v23_V_addr, align 4" [kernel.cpp:73]   --->   Operation 118 'load' 'v35_V' <Predicate = (!icmp_ln72)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 144> <RAM>
ST_8 : Operation 119 [2/2] (3.25ns)   --->   "%v36_V = load i24* %v24_V_addr, align 4" [kernel.cpp:74]   --->   Operation 119 'load' 'v36_V' <Predicate = (!icmp_ln72)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 144> <RAM>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%empty_441 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str6, i32 %tmp_3)" [kernel.cpp:83]   --->   Operation 120 'specregionend' 'empty_441' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:71]   --->   Operation 121 'br' <Predicate = (icmp_ln72)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 3.25>
ST_9 : Operation 122 [1/2] (3.25ns)   --->   "%v35_V = load i24* %v23_V_addr, align 4" [kernel.cpp:73]   --->   Operation 122 'load' 'v35_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 144> <RAM>
ST_9 : Operation 123 [1/2] (3.25ns)   --->   "%v36_V = load i24* %v24_V_addr, align 4" [kernel.cpp:74]   --->   Operation 123 'load' 'v36_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 144> <RAM>
ST_9 : Operation 124 [2/2] (3.25ns)   --->   "%v40_V = load i24* %outp_V_addr_1, align 4" [kernel.cpp:78]   --->   Operation 124 'load' 'v40_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 144> <RAM>

State 10 <SV = 7> <Delay = 8.51>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%v37_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v35_V, i16 0)" [kernel.cpp:75]   --->   Operation 125 'bitconcatenate' 'v37_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%v38_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v36_V, i16 0)" [kernel.cpp:76]   --->   Operation 126 'bitconcatenate' 'v38_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i40 %v37_V to i72" [kernel.cpp:77]   --->   Operation 127 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i40 %v38_V to i72" [kernel.cpp:77]   --->   Operation 128 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (8.51ns)   --->   "%r_V = mul i72 %sext_ln1116, %sext_ln1118" [kernel.cpp:77]   --->   Operation 129 'mul' 'r_V' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/2] (3.25ns)   --->   "%v40_V = load i24* %outp_V_addr_1, align 4" [kernel.cpp:78]   --->   Operation 130 'load' 'v40_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 144> <RAM>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%v41_V = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %r_V, i32 48, i32 71)" [kernel.cpp:79]   --->   Operation 131 'partselect' 'v41_V' <Predicate = true> <Delay = 0.00>

State 11 <SV = 8> <Delay = 5.56>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str7) nounwind" [kernel.cpp:72]   --->   Operation 132 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (2.31ns)   --->   "%v42_V = add i24 %v40_V, %v41_V" [kernel.cpp:80]   --->   Operation 133 'add' 'v42_V' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 134 [1/1] (3.25ns)   --->   "store i24 %v42_V, i24* %outp_V_addr_1, align 4" [kernel.cpp:81]   --->   Operation 134 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 144> <RAM>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "br label %3" [kernel.cpp:72]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 4> <Delay = 1.91>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%i3_0 = phi i4 [ %i3, %l_norm_i3_end ], [ 0, %.preheader.preheader ]"   --->   Operation 136 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (1.30ns)   --->   "%icmp_ln85 = icmp eq i4 %i3_0, -4" [kernel.cpp:85]   --->   Operation 137 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%empty_443 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 138 'speclooptripcount' 'empty_443' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (1.73ns)   --->   "%i3 = add i4 %i3_0, 1" [kernel.cpp:85]   --->   Operation 139 'add' 'i3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %icmp_ln85, label %5, label %l_norm_i3_begin" [kernel.cpp:85]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str8) nounwind" [kernel.cpp:85]   --->   Operation 141 'specloopname' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str8)" [kernel.cpp:85]   --->   Operation 142 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_79 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i3_0, i4 0)" [kernel.cpp:90]   --->   Operation 143 'bitconcatenate' 'tmp_79' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i8 %tmp_79 to i9" [kernel.cpp:90]   --->   Operation 144 'zext' 'zext_ln90' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_80 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i3_0, i2 0)" [kernel.cpp:90]   --->   Operation 145 'bitconcatenate' 'tmp_80' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln90_1 = zext i6 %tmp_80 to i9" [kernel.cpp:90]   --->   Operation 146 'zext' 'zext_ln90_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (1.91ns)   --->   "%sub_ln90 = sub i9 %zext_ln90, %zext_ln90_1" [kernel.cpp:90]   --->   Operation 147 'sub' 'sub_ln90' <Predicate = (!icmp_ln85)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [1/1] (1.76ns)   --->   "br label %4" [kernel.cpp:86]   --->   Operation 148 'br' <Predicate = (!icmp_ln85)> <Delay = 1.76>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:93]   --->   Operation 149 'ret' <Predicate = (icmp_ln85)> <Delay = 0.00>

State 13 <SV = 5> <Delay = 5.07>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%j3_0 = phi i4 [ 0, %l_norm_i3_begin ], [ %j3, %_ifconv ]"   --->   Operation 150 'phi' 'j3_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (1.30ns)   --->   "%icmp_ln86 = icmp eq i4 %j3_0, -4" [kernel.cpp:86]   --->   Operation 151 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%empty_444 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 152 'speclooptripcount' 'empty_444' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (1.73ns)   --->   "%j3 = add i4 %j3_0, 1" [kernel.cpp:86]   --->   Operation 153 'add' 'j3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "br i1 %icmp_ln86, label %l_norm_i3_end, label %_ifconv" [kernel.cpp:86]   --->   Operation 154 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln90_2 = zext i4 %j3_0 to i9" [kernel.cpp:90]   --->   Operation 155 'zext' 'zext_ln90_2' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (1.82ns)   --->   "%add_ln90 = add i9 %zext_ln90_2, %sub_ln90" [kernel.cpp:90]   --->   Operation 156 'add' 'add_ln90' <Predicate = (!icmp_ln86)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln90 = sext i9 %add_ln90 to i64" [kernel.cpp:90]   --->   Operation 157 'sext' 'sext_ln90' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%outp_V_addr_2 = getelementptr [144 x i24]* %outp_V, i64 0, i64 %sext_ln90" [kernel.cpp:87]   --->   Operation 158 'getelementptr' 'outp_V_addr_2' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_13 : Operation 159 [2/2] (3.25ns)   --->   "%tmp_V_19 = load i24* %outp_V_addr_2, align 4" [kernel.cpp:87]   --->   Operation 159 'load' 'tmp_V_19' <Predicate = (!icmp_ln86)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 144> <RAM>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%empty_445 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str8, i32 %tmp_s)" [kernel.cpp:92]   --->   Operation 160 'specregionend' 'empty_445' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:85]   --->   Operation 161 'br' <Predicate = (icmp_ln86)> <Delay = 0.00>

State 14 <SV = 6> <Delay = 3.25>
ST_14 : Operation 162 [1/2] (3.25ns)   --->   "%tmp_V_19 = load i24* %outp_V_addr_2, align 4" [kernel.cpp:87]   --->   Operation 162 'load' 'tmp_V_19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 144> <RAM>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%p_Result_94 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_V_19, i32 23)" [kernel.cpp:88]   --->   Operation 163 'bitselect' 'p_Result_94' <Predicate = true> <Delay = 0.00>

State 15 <SV = 7> <Delay = 6.40>
ST_15 : Operation 164 [1/1] (2.45ns)   --->   "%icmp_ln935 = icmp eq i24 %tmp_V_19, 0" [kernel.cpp:88]   --->   Operation 164 'icmp' 'icmp_ln935' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 165 [1/1] (2.31ns)   --->   "%tmp_V = sub i24 0, %tmp_V_19" [kernel.cpp:88]   --->   Operation 165 'sub' 'tmp_V' <Predicate = (p_Result_94)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 166 [1/1] (0.69ns)   --->   "%tmp_V_20 = select i1 %p_Result_94, i24 %tmp_V, i24 %tmp_V_19" [kernel.cpp:88]   --->   Operation 166 'select' 'tmp_V_20' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "%p_Result_s = call i24 @llvm.part.select.i24(i24 %tmp_V_20, i32 23, i32 0) nounwind" [kernel.cpp:88]   --->   Operation 167 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%p_Result_95 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i24(i8 -1, i24 %p_Result_s)" [kernel.cpp:88]   --->   Operation 168 'bitconcatenate' 'p_Result_95' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 169 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_95, i1 true) nounwind" [kernel.cpp:88]   --->   Operation 169 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [kernel.cpp:88]   --->   Operation 170 'trunc' 'trunc_ln943' <Predicate = true> <Delay = 0.00>

State 16 <SV = 8> <Delay = 8.55>
ST_16 : Operation 171 [1/1] (2.55ns)   --->   "%sub_ln944 = sub nsw i32 24, %l" [kernel.cpp:88]   --->   Operation 171 'sub' 'sub_ln944' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944 to i24" [kernel.cpp:88]   --->   Operation 172 'trunc' 'trunc_ln944' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_16 : Operation 173 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [kernel.cpp:88]   --->   Operation 173 'add' 'lsb_index' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_42 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [kernel.cpp:88]   --->   Operation 174 'partselect' 'tmp_42' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_16 : Operation 175 [1/1] (2.47ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_42, 0" [kernel.cpp:88]   --->   Operation 175 'icmp' 'icmp_ln947' <Predicate = (!icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i5" [kernel.cpp:88]   --->   Operation 176 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_16 : Operation 177 [1/1] (1.78ns)   --->   "%sub_ln947 = sub i5 -15, %trunc_ln947" [kernel.cpp:88]   --->   Operation 177 'sub' 'sub_ln947' <Predicate = (!icmp_ln935)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_3)   --->   "%zext_ln947 = zext i5 %sub_ln947 to i24" [kernel.cpp:88]   --->   Operation 178 'zext' 'zext_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_16 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_3)   --->   "%lshr_ln947 = lshr i24 -1, %zext_ln947" [kernel.cpp:88]   --->   Operation 179 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_3)   --->   "%p_Result_91 = and i24 %tmp_V_20, %lshr_ln947" [kernel.cpp:88]   --->   Operation 180 'and' 'p_Result_91' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 181 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_3 = icmp ne i24 %p_Result_91, 0" [kernel.cpp:88]   --->   Operation 181 'icmp' 'icmp_ln947_3' <Predicate = (!icmp_ln935)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_3" [kernel.cpp:88]   --->   Operation 182 'and' 'a' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [kernel.cpp:88]   --->   Operation 183 'bitselect' 'tmp_43' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_16 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949 = xor i1 %tmp_43, true" [kernel.cpp:88]   --->   Operation 184 'xor' 'xor_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 185 [1/1] (2.31ns)   --->   "%add_ln949 = add i24 -24, %trunc_ln944" [kernel.cpp:88]   --->   Operation 185 'add' 'add_ln949' <Predicate = (!icmp_ln935)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_92 = call i1 @_ssdm_op_BitSelect.i1.i24.i24(i24 %tmp_V_20, i24 %add_ln949)" [kernel.cpp:88]   --->   Operation 186 'bitselect' 'p_Result_92' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_16 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949 = and i1 %p_Result_92, %xor_ln949" [kernel.cpp:88]   --->   Operation 187 'and' 'and_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949 = or i1 %and_ln949, %a" [kernel.cpp:88]   --->   Operation 188 'or' 'or_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 189 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [kernel.cpp:88]   --->   Operation 189 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln935)> <Delay = 0.97>
ST_16 : Operation 190 [1/1] (2.47ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [kernel.cpp:88]   --->   Operation 190 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 9> <Delay = 6.97>
ST_17 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%m = zext i24 %tmp_V_20 to i64" [kernel.cpp:88]   --->   Operation 191 'zext' 'm' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_17 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%zext_ln957_3 = zext i24 %tmp_V_20 to i32" [kernel.cpp:88]   --->   Operation 192 'zext' 'zext_ln957_3' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_17 : Operation 193 [1/1] (2.55ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [kernel.cpp:88]   --->   Operation 193 'add' 'add_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%lshr_ln958 = lshr i32 %zext_ln957_3, %add_ln958" [kernel.cpp:88]   --->   Operation 194 'lshr' 'lshr_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%zext_ln958 = zext i32 %lshr_ln958 to i64" [kernel.cpp:88]   --->   Operation 195 'zext' 'zext_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_17 : Operation 196 [1/1] (2.55ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [kernel.cpp:88]   --->   Operation 196 'sub' 'sub_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%zext_ln958_3 = zext i32 %sub_ln958 to i64" [kernel.cpp:88]   --->   Operation 197 'zext' 'zext_ln958_3' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_17 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%shl_ln958 = shl i64 %m, %zext_ln958_3" [kernel.cpp:88]   --->   Operation 198 'shl' 'shl_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%m_12 = select i1 %icmp_ln958, i64 %zext_ln958, i64 %shl_ln958" [kernel.cpp:88]   --->   Operation 199 'select' 'm_12' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%zext_ln961 = zext i32 %or_ln to i64" [kernel.cpp:88]   --->   Operation 200 'zext' 'zext_ln961' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_17 : Operation 201 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_13 = add i64 %zext_ln961, %m_12" [kernel.cpp:88]   --->   Operation 201 'add' 'm_13' <Predicate = (!icmp_ln935)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 202 [1/1] (0.00ns)   --->   "%m_s = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_13, i32 1, i32 63)" [kernel.cpp:88]   --->   Operation 202 'partselect' 'm_s' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_17 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_13, i32 25)" [kernel.cpp:88]   --->   Operation 203 'bitselect' 'tmp_44' <Predicate = (!icmp_ln935)> <Delay = 0.00>

State 18 <SV = 10> <Delay = 4.91>
ST_18 : Operation 204 [1/1] (0.00ns)   --->   "%m_16 = zext i63 %m_s to i64" [kernel.cpp:88]   --->   Operation 204 'zext' 'm_16' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_18 : Operation 205 [1/1] (1.24ns)   --->   "%select_ln964 = select i1 %tmp_44, i8 127, i8 126" [kernel.cpp:88]   --->   Operation 205 'select' 'select_ln964' <Predicate = (!icmp_ln935)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 8, %trunc_ln943" [kernel.cpp:88]   --->   Operation 206 'sub' 'sub_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 207 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, %select_ln964" [kernel.cpp:88]   --->   Operation 207 'add' 'add_ln964' <Predicate = (!icmp_ln935)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_4 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_94, i8 %add_ln964)" [kernel.cpp:88]   --->   Operation 208 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_18 : Operation 209 [1/1] (0.00ns)   --->   "%p_Result_96 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_16, i9 %tmp_4, i32 23, i32 31)" [kernel.cpp:88]   --->   Operation 209 'partset' 'p_Result_96' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_18 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln738 = trunc i64 %p_Result_96 to i32" [kernel.cpp:88]   --->   Operation 210 'trunc' 'trunc_ln738' <Predicate = (!icmp_ln935)> <Delay = 0.00>

State 19 <SV = 11> <Delay = 5.70>
ST_19 : Operation 211 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %trunc_ln738 to float" [kernel.cpp:88]   --->   Operation 211 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_19 : Operation 212 [4/4] (5.70ns)   --->   "%phitmp = fmul float %bitcast_ln739, 1.250000e-01" [kernel.cpp:88]   --->   Operation 212 'fmul' 'phitmp' <Predicate = (!icmp_ln935)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 12> <Delay = 5.70>
ST_20 : Operation 213 [3/4] (5.70ns)   --->   "%phitmp = fmul float %bitcast_ln739, 1.250000e-01" [kernel.cpp:88]   --->   Operation 213 'fmul' 'phitmp' <Predicate = (!icmp_ln935)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 13> <Delay = 5.70>
ST_21 : Operation 214 [2/4] (5.70ns)   --->   "%phitmp = fmul float %bitcast_ln739, 1.250000e-01" [kernel.cpp:88]   --->   Operation 214 'fmul' 'phitmp' <Predicate = (!icmp_ln935)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 14> <Delay = 6.40>
ST_22 : Operation 215 [1/4] (5.70ns)   --->   "%phitmp = fmul float %bitcast_ln739, 1.250000e-01" [kernel.cpp:88]   --->   Operation 215 'fmul' 'phitmp' <Predicate = (!icmp_ln935)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 216 [1/1] (0.69ns)   --->   "%v47 = select i1 %icmp_ln935, float 0.000000e+00, float %phitmp" [kernel.cpp:88]   --->   Operation 216 'select' 'v47' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 23 <SV = 15> <Delay = 3.25>
ST_23 : Operation 217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str9) nounwind" [kernel.cpp:86]   --->   Operation 217 'specloopname' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 218 [1/1] (0.00ns)   --->   "%v25_addr_1 = getelementptr [144 x float]* %v25, i64 0, i64 %sext_ln90" [kernel.cpp:90]   --->   Operation 218 'getelementptr' 'v25_addr_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 219 [1/1] (3.25ns)   --->   "store float %v47, float* %v25_addr_1, align 4" [kernel.cpp:90]   --->   Operation 219 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 144> <RAM>
ST_23 : Operation 220 [1/1] (0.00ns)   --->   "br label %4" [kernel.cpp:86]   --->   Operation 220 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v23_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v24_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
outp_V            (alloca           ) [ 001111111111111111111111]
br_ln60           (br               ) [ 011100000000000000000000]
v28_0             (phi              ) [ 001000000000000000000000]
icmp_ln60         (icmp             ) [ 001100000000000000000000]
empty             (speclooptripcount) [ 000000000000000000000000]
v28               (add              ) [ 011100000000000000000000]
br_ln60           (br               ) [ 000000000000000000000000]
tmp_72            (bitconcatenate   ) [ 000000000000000000000000]
zext_ln203        (zext             ) [ 000000000000000000000000]
tmp_73            (bitconcatenate   ) [ 000000000000000000000000]
zext_ln203_18     (zext             ) [ 000000000000000000000000]
sub_ln203         (sub              ) [ 000100000000000000000000]
br_ln61           (br               ) [ 001100000000000000000000]
br_ln65           (br               ) [ 001111000000000000000000]
v29_0             (phi              ) [ 000100000000000000000000]
icmp_ln61         (icmp             ) [ 001100000000000000000000]
empty_435         (speclooptripcount) [ 000000000000000000000000]
v29               (add              ) [ 001100000000000000000000]
br_ln61           (br               ) [ 000000000000000000000000]
zext_ln203_19     (zext             ) [ 000000000000000000000000]
add_ln203         (add              ) [ 000000000000000000000000]
sext_ln203        (sext             ) [ 000000000000000000000000]
outp_V_addr       (getelementptr    ) [ 000000000000000000000000]
store_ln62        (store            ) [ 000000000000000000000000]
br_ln61           (br               ) [ 001100000000000000000000]
br_ln0            (br               ) [ 011100000000000000000000]
v30_0             (phi              ) [ 000010000000000000000000]
icmp_ln65         (icmp             ) [ 000011000000000000000000]
empty_436         (speclooptripcount) [ 000000000000000000000000]
v30               (add              ) [ 001011000000000000000000]
br_ln65           (br               ) [ 000000000000000000000000]
tmp_74            (bitconcatenate   ) [ 000000000000000000000000]
zext_ln67         (zext             ) [ 000000000000000000000000]
tmp_75            (bitconcatenate   ) [ 000000000000000000000000]
zext_ln67_1       (zext             ) [ 000000000000000000000000]
sub_ln67          (sub              ) [ 000001000000000000000000]
br_ln66           (br               ) [ 000011000000000000000000]
br_ln70           (br               ) [ 000011111111000000000000]
v31_0             (phi              ) [ 000001000000000000000000]
icmp_ln66         (icmp             ) [ 000011000000000000000000]
empty_437         (speclooptripcount) [ 000000000000000000000000]
v31               (add              ) [ 000011000000000000000000]
br_ln66           (br               ) [ 000000000000000000000000]
zext_ln67_2       (zext             ) [ 000000000000000000000000]
add_ln67          (add              ) [ 000000000000000000000000]
sext_ln67         (sext             ) [ 000000000000000000000000]
v25_addr          (getelementptr    ) [ 000000000000000000000000]
store_ln67        (store            ) [ 000000000000000000000000]
br_ln66           (br               ) [ 000011000000000000000000]
br_ln0            (br               ) [ 001011000000000000000000]
i2_0              (phi              ) [ 000000100000000000000000]
icmp_ln70         (icmp             ) [ 000000111111000000000000]
empty_438         (speclooptripcount) [ 000000000000000000000000]
i2                (add              ) [ 000010111111000000000000]
br_ln70           (br               ) [ 000000000000000000000000]
specloopname_ln70 (specloopname     ) [ 000000000000000000000000]
tmp               (specregionbegin  ) [ 000000011111000000000000]
tmp_76            (bitconcatenate   ) [ 000000000000000000000000]
zext_ln78         (zext             ) [ 000000011111000000000000]
tmp_77            (bitconcatenate   ) [ 000000000000000000000000]
zext_ln78_1       (zext             ) [ 000000000000000000000000]
tmp_78            (bitconcatenate   ) [ 000000000000000000000000]
zext_ln78_2       (zext             ) [ 000000000000000000000000]
sub_ln78          (sub              ) [ 000000011111000000000000]
br_ln71           (br               ) [ 000000111111000000000000]
br_ln85           (br               ) [ 000000111111111111111111]
j2_0              (phi              ) [ 000000010000000000000000]
icmp_ln71         (icmp             ) [ 000000111111000000000000]
empty_439         (speclooptripcount) [ 000000000000000000000000]
j2                (add              ) [ 000000111111000000000000]
br_ln71           (br               ) [ 000000000000000000000000]
specloopname_ln71 (specloopname     ) [ 000000000000000000000000]
tmp_3             (specregionbegin  ) [ 000000001111000000000000]
zext_ln74         (zext             ) [ 000000000000000000000000]
tmp_81            (bitconcatenate   ) [ 000000000000000000000000]
zext_ln78_3       (zext             ) [ 000000001111000000000000]
add_ln78          (add              ) [ 000000000000000000000000]
sext_ln78         (sext             ) [ 000000000000000000000000]
outp_V_addr_1     (getelementptr    ) [ 000000001111000000000000]
br_ln72           (br               ) [ 000000111111000000000000]
empty_442         (specregionend    ) [ 000000000000000000000000]
br_ln70           (br               ) [ 000010111111000000000000]
k1_0              (phi              ) [ 000000001000000000000000]
icmp_ln72         (icmp             ) [ 000000111111000000000000]
empty_440         (speclooptripcount) [ 000000000000000000000000]
k1                (add              ) [ 000000111111000000000000]
br_ln72           (br               ) [ 000000000000000000000000]
zext_ln73         (zext             ) [ 000000000000000000000000]
add_ln73          (add              ) [ 000000000000000000000000]
zext_ln73_1       (zext             ) [ 000000000000000000000000]
v23_V_addr        (getelementptr    ) [ 000000000100000000000000]
add_ln74          (add              ) [ 000000000000000000000000]
zext_ln74_1       (zext             ) [ 000000000000000000000000]
v24_V_addr        (getelementptr    ) [ 000000000100000000000000]
empty_441         (specregionend    ) [ 000000000000000000000000]
br_ln71           (br               ) [ 000000111111000000000000]
v35_V             (load             ) [ 000000000010000000000000]
v36_V             (load             ) [ 000000000010000000000000]
v37_V             (bitconcatenate   ) [ 000000000000000000000000]
v38_V             (bitconcatenate   ) [ 000000000000000000000000]
sext_ln1116       (sext             ) [ 000000000000000000000000]
sext_ln1118       (sext             ) [ 000000000000000000000000]
r_V               (mul              ) [ 000000000000000000000000]
v40_V             (load             ) [ 000000000001000000000000]
v41_V             (partselect       ) [ 000000000001000000000000]
specloopname_ln72 (specloopname     ) [ 000000000000000000000000]
v42_V             (add              ) [ 000000000000000000000000]
store_ln81        (store            ) [ 000000000000000000000000]
br_ln72           (br               ) [ 000000111111000000000000]
i3_0              (phi              ) [ 000000000000100000000000]
icmp_ln85         (icmp             ) [ 000000000000111111111111]
empty_443         (speclooptripcount) [ 000000000000000000000000]
i3                (add              ) [ 000000100000111111111111]
br_ln85           (br               ) [ 000000000000000000000000]
specloopname_ln85 (specloopname     ) [ 000000000000000000000000]
tmp_s             (specregionbegin  ) [ 000000000000011111111111]
tmp_79            (bitconcatenate   ) [ 000000000000000000000000]
zext_ln90         (zext             ) [ 000000000000000000000000]
tmp_80            (bitconcatenate   ) [ 000000000000000000000000]
zext_ln90_1       (zext             ) [ 000000000000000000000000]
sub_ln90          (sub              ) [ 000000000000011111111111]
br_ln86           (br               ) [ 000000000000111111111111]
ret_ln93          (ret              ) [ 000000000000000000000000]
j3_0              (phi              ) [ 000000000000010000000000]
icmp_ln86         (icmp             ) [ 000000000000111111111111]
empty_444         (speclooptripcount) [ 000000000000000000000000]
j3                (add              ) [ 000000000000111111111111]
br_ln86           (br               ) [ 000000000000000000000000]
zext_ln90_2       (zext             ) [ 000000000000000000000000]
add_ln90          (add              ) [ 000000000000000000000000]
sext_ln90         (sext             ) [ 000000000000001111111111]
outp_V_addr_2     (getelementptr    ) [ 000000000000001000000000]
empty_445         (specregionend    ) [ 000000000000000000000000]
br_ln85           (br               ) [ 000000100000111111111111]
tmp_V_19          (load             ) [ 000000000000000100000000]
p_Result_94       (bitselect        ) [ 000000000000000111100000]
icmp_ln935        (icmp             ) [ 000000000000000011111110]
tmp_V             (sub              ) [ 000000000000000000000000]
tmp_V_20          (select           ) [ 000000000000000011000000]
p_Result_s        (partselect       ) [ 000000000000000000000000]
p_Result_95       (bitconcatenate   ) [ 000000000000000000000000]
l                 (cttz             ) [ 000000000000000010000000]
trunc_ln943       (trunc            ) [ 000000000000000011100000]
sub_ln944         (sub              ) [ 000000000000000001000000]
trunc_ln944       (trunc            ) [ 000000000000000000000000]
lsb_index         (add              ) [ 000000000000000000000000]
tmp_42            (partselect       ) [ 000000000000000000000000]
icmp_ln947        (icmp             ) [ 000000000000000000000000]
trunc_ln947       (trunc            ) [ 000000000000000000000000]
sub_ln947         (sub              ) [ 000000000000000000000000]
zext_ln947        (zext             ) [ 000000000000000000000000]
lshr_ln947        (lshr             ) [ 000000000000000000000000]
p_Result_91       (and              ) [ 000000000000000000000000]
icmp_ln947_3      (icmp             ) [ 000000000000000000000000]
a                 (and              ) [ 000000000000000000000000]
tmp_43            (bitselect        ) [ 000000000000000000000000]
xor_ln949         (xor              ) [ 000000000000000000000000]
add_ln949         (add              ) [ 000000000000000000000000]
p_Result_92       (bitselect        ) [ 000000000000000000000000]
and_ln949         (and              ) [ 000000000000000000000000]
or_ln949          (or               ) [ 000000000000000000000000]
or_ln             (bitconcatenate   ) [ 000000000000000001000000]
icmp_ln958        (icmp             ) [ 000000000000000001000000]
m                 (zext             ) [ 000000000000000000000000]
zext_ln957_3      (zext             ) [ 000000000000000000000000]
add_ln958         (add              ) [ 000000000000000000000000]
lshr_ln958        (lshr             ) [ 000000000000000000000000]
zext_ln958        (zext             ) [ 000000000000000000000000]
sub_ln958         (sub              ) [ 000000000000000000000000]
zext_ln958_3      (zext             ) [ 000000000000000000000000]
shl_ln958         (shl              ) [ 000000000000000000000000]
m_12              (select           ) [ 000000000000000000000000]
zext_ln961        (zext             ) [ 000000000000000000000000]
m_13              (add              ) [ 000000000000000000000000]
m_s               (partselect       ) [ 000000000000000000100000]
tmp_44            (bitselect        ) [ 000000000000000000100000]
m_16              (zext             ) [ 000000000000000000000000]
select_ln964      (select           ) [ 000000000000000000000000]
sub_ln964         (sub              ) [ 000000000000000000000000]
add_ln964         (add              ) [ 000000000000000000000000]
tmp_4             (bitconcatenate   ) [ 000000000000000000000000]
p_Result_96       (partset          ) [ 000000000000000000000000]
trunc_ln738       (trunc            ) [ 000000000000000000010000]
bitcast_ln739     (bitcast          ) [ 000000000000000000001110]
phitmp            (fmul             ) [ 000000000000000000000000]
v47               (select           ) [ 000000000000000000000001]
specloopname_ln86 (specloopname     ) [ 000000000000000000000000]
v25_addr_1        (getelementptr    ) [ 000000000000000000000000]
store_ln90        (store            ) [ 000000000000000000000000]
br_ln86           (br               ) [ 000000000000111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v23_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v23_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v24_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v24_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v25">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v25"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i24.i16"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i72.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i24"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i24"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i24"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="outp_V_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outp_V/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="outp_V_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="9" slack="0"/>
<pin id="138" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outp_V_addr/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="24" slack="0"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln62/3 v40_V/9 store_ln81/11 tmp_V_19/13 "/>
</bind>
</comp>

<comp id="147" class="1004" name="v25_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="9" slack="0"/>
<pin id="151" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v25_addr/5 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/5 store_ln90/23 "/>
</bind>
</comp>

<comp id="161" class="1004" name="outp_V_addr_1_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="9" slack="0"/>
<pin id="165" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outp_V_addr_1/7 "/>
</bind>
</comp>

<comp id="167" class="1004" name="v23_V_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="24" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="11" slack="0"/>
<pin id="171" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v23_V_addr/8 "/>
</bind>
</comp>

<comp id="174" class="1004" name="v24_V_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="24" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="11" slack="0"/>
<pin id="178" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v24_V_addr/8 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="10" slack="0"/>
<pin id="183" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v35_V/8 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="0"/>
<pin id="189" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v36_V/8 "/>
</bind>
</comp>

<comp id="193" class="1004" name="outp_V_addr_2_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="9" slack="0"/>
<pin id="197" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outp_V_addr_2/13 "/>
</bind>
</comp>

<comp id="200" class="1004" name="v25_addr_1_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="9" slack="10"/>
<pin id="204" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v25_addr_1/23 "/>
</bind>
</comp>

<comp id="208" class="1005" name="v28_0_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="1"/>
<pin id="210" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v28_0 (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="v28_0_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="4" slack="0"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v28_0/2 "/>
</bind>
</comp>

<comp id="219" class="1005" name="v29_0_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="1"/>
<pin id="221" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v29_0 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="v29_0_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="1" slack="1"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v29_0/3 "/>
</bind>
</comp>

<comp id="230" class="1005" name="v30_0_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="1"/>
<pin id="232" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v30_0 (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="v30_0_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="1" slack="1"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v30_0/4 "/>
</bind>
</comp>

<comp id="241" class="1005" name="v31_0_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="1"/>
<pin id="243" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v31_0 (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="v31_0_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="0"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="1" slack="1"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v31_0/5 "/>
</bind>
</comp>

<comp id="252" class="1005" name="i2_0_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="1"/>
<pin id="254" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="i2_0_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="1" slack="1"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/6 "/>
</bind>
</comp>

<comp id="263" class="1005" name="j2_0_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="1"/>
<pin id="265" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j2_0 (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="j2_0_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="4" slack="0"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2_0/7 "/>
</bind>
</comp>

<comp id="274" class="1005" name="k1_0_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="1"/>
<pin id="276" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k1_0 (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="k1_0_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="7" slack="0"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k1_0/8 "/>
</bind>
</comp>

<comp id="285" class="1005" name="i3_0_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="1"/>
<pin id="287" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i3_0 (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="i3_0_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="0"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="1" slack="1"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3_0/12 "/>
</bind>
</comp>

<comp id="296" class="1005" name="j3_0_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="1"/>
<pin id="298" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j3_0 (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="j3_0_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="4" slack="0"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j3_0/13 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="phitmp/19 "/>
</bind>
</comp>

<comp id="312" class="1005" name="reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="24" slack="1"/>
<pin id="314" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="v40_V tmp_V_19 "/>
</bind>
</comp>

<comp id="316" class="1004" name="icmp_ln60_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="0"/>
<pin id="318" dir="0" index="1" bw="4" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="v28_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v28/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_72_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="0" index="1" bw="4" slack="0"/>
<pin id="331" dir="0" index="2" bw="1" slack="0"/>
<pin id="332" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_72/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln203_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_73_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="6" slack="0"/>
<pin id="342" dir="0" index="1" bw="4" slack="0"/>
<pin id="343" dir="0" index="2" bw="1" slack="0"/>
<pin id="344" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_73/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln203_18_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="6" slack="0"/>
<pin id="350" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_18/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="sub_ln203_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="0"/>
<pin id="354" dir="0" index="1" bw="6" slack="0"/>
<pin id="355" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="icmp_ln61_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="0"/>
<pin id="360" dir="0" index="1" bw="4" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="v29_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v29/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln203_19_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="0"/>
<pin id="372" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_19/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="add_ln203_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="9" slack="1"/>
<pin id="376" dir="0" index="1" bw="4" slack="0"/>
<pin id="377" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="sext_ln203_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="9" slack="0"/>
<pin id="381" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="icmp_ln65_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="0"/>
<pin id="386" dir="0" index="1" bw="4" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="v30_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v30/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_74_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="0"/>
<pin id="398" dir="0" index="1" bw="4" slack="0"/>
<pin id="399" dir="0" index="2" bw="1" slack="0"/>
<pin id="400" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_74/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln67_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="0"/>
<pin id="406" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_75_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="6" slack="0"/>
<pin id="410" dir="0" index="1" bw="4" slack="0"/>
<pin id="411" dir="0" index="2" bw="1" slack="0"/>
<pin id="412" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_75/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln67_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="6" slack="0"/>
<pin id="418" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67_1/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="sub_ln67_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="0"/>
<pin id="422" dir="0" index="1" bw="6" slack="0"/>
<pin id="423" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln67/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="icmp_ln66_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="0"/>
<pin id="428" dir="0" index="1" bw="4" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="v31_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="4" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v31/5 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln67_2_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="4" slack="0"/>
<pin id="440" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67_2/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="add_ln67_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="9" slack="1"/>
<pin id="444" dir="0" index="1" bw="4" slack="0"/>
<pin id="445" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/5 "/>
</bind>
</comp>

<comp id="447" class="1004" name="sext_ln67_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="9" slack="0"/>
<pin id="449" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln67/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="icmp_ln70_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="4" slack="0"/>
<pin id="454" dir="0" index="1" bw="4" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/6 "/>
</bind>
</comp>

<comp id="458" class="1004" name="i2_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="4" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i2/6 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_76_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="10" slack="0"/>
<pin id="466" dir="0" index="1" bw="4" slack="0"/>
<pin id="467" dir="0" index="2" bw="1" slack="0"/>
<pin id="468" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_76/6 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln78_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="10" slack="0"/>
<pin id="474" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/6 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_77_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="0"/>
<pin id="478" dir="0" index="1" bw="4" slack="0"/>
<pin id="479" dir="0" index="2" bw="1" slack="0"/>
<pin id="480" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_77/6 "/>
</bind>
</comp>

<comp id="484" class="1004" name="zext_ln78_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="0"/>
<pin id="486" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78_1/6 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_78_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="6" slack="0"/>
<pin id="490" dir="0" index="1" bw="4" slack="0"/>
<pin id="491" dir="0" index="2" bw="1" slack="0"/>
<pin id="492" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_78/6 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln78_2_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="6" slack="0"/>
<pin id="498" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78_2/6 "/>
</bind>
</comp>

<comp id="500" class="1004" name="sub_ln78_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="0"/>
<pin id="502" dir="0" index="1" bw="6" slack="0"/>
<pin id="503" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln78/6 "/>
</bind>
</comp>

<comp id="506" class="1004" name="icmp_ln71_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="4" slack="0"/>
<pin id="508" dir="0" index="1" bw="4" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/7 "/>
</bind>
</comp>

<comp id="512" class="1004" name="j2_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="4" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j2/7 "/>
</bind>
</comp>

<comp id="518" class="1004" name="zext_ln74_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="4" slack="0"/>
<pin id="520" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/7 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_81_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="10" slack="0"/>
<pin id="524" dir="0" index="1" bw="4" slack="0"/>
<pin id="525" dir="0" index="2" bw="1" slack="0"/>
<pin id="526" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_81/7 "/>
</bind>
</comp>

<comp id="530" class="1004" name="zext_ln78_3_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="10" slack="0"/>
<pin id="532" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78_3/7 "/>
</bind>
</comp>

<comp id="534" class="1004" name="add_ln78_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="4" slack="0"/>
<pin id="536" dir="0" index="1" bw="9" slack="1"/>
<pin id="537" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/7 "/>
</bind>
</comp>

<comp id="539" class="1004" name="sext_ln78_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="9" slack="0"/>
<pin id="541" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln78/7 "/>
</bind>
</comp>

<comp id="544" class="1004" name="icmp_ln72_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="7" slack="0"/>
<pin id="546" dir="0" index="1" bw="7" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/8 "/>
</bind>
</comp>

<comp id="550" class="1004" name="k1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="7" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k1/8 "/>
</bind>
</comp>

<comp id="556" class="1004" name="zext_ln73_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="7" slack="0"/>
<pin id="558" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/8 "/>
</bind>
</comp>

<comp id="560" class="1004" name="add_ln73_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="7" slack="0"/>
<pin id="562" dir="0" index="1" bw="10" slack="2"/>
<pin id="563" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/8 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln73_1_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="11" slack="0"/>
<pin id="567" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_1/8 "/>
</bind>
</comp>

<comp id="570" class="1004" name="add_ln74_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="7" slack="0"/>
<pin id="572" dir="0" index="1" bw="10" slack="1"/>
<pin id="573" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/8 "/>
</bind>
</comp>

<comp id="575" class="1004" name="zext_ln74_1_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="11" slack="0"/>
<pin id="577" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_1/8 "/>
</bind>
</comp>

<comp id="580" class="1004" name="v37_V_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="40" slack="0"/>
<pin id="582" dir="0" index="1" bw="24" slack="1"/>
<pin id="583" dir="0" index="2" bw="1" slack="0"/>
<pin id="584" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="v37_V/10 "/>
</bind>
</comp>

<comp id="587" class="1004" name="v38_V_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="40" slack="0"/>
<pin id="589" dir="0" index="1" bw="24" slack="1"/>
<pin id="590" dir="0" index="2" bw="1" slack="0"/>
<pin id="591" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="v38_V/10 "/>
</bind>
</comp>

<comp id="594" class="1004" name="sext_ln1116_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="40" slack="0"/>
<pin id="596" dir="1" index="1" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/10 "/>
</bind>
</comp>

<comp id="598" class="1004" name="sext_ln1118_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="40" slack="0"/>
<pin id="600" dir="1" index="1" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/10 "/>
</bind>
</comp>

<comp id="602" class="1004" name="r_V_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="40" slack="0"/>
<pin id="604" dir="0" index="1" bw="40" slack="0"/>
<pin id="605" dir="1" index="2" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/10 "/>
</bind>
</comp>

<comp id="608" class="1004" name="v41_V_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="24" slack="0"/>
<pin id="610" dir="0" index="1" bw="72" slack="0"/>
<pin id="611" dir="0" index="2" bw="7" slack="0"/>
<pin id="612" dir="0" index="3" bw="8" slack="0"/>
<pin id="613" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="v41_V/10 "/>
</bind>
</comp>

<comp id="618" class="1004" name="v42_V_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="24" slack="1"/>
<pin id="620" dir="0" index="1" bw="24" slack="1"/>
<pin id="621" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v42_V/11 "/>
</bind>
</comp>

<comp id="624" class="1004" name="icmp_ln85_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="4" slack="0"/>
<pin id="626" dir="0" index="1" bw="4" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/12 "/>
</bind>
</comp>

<comp id="630" class="1004" name="i3_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="4" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i3/12 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_79_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="0"/>
<pin id="638" dir="0" index="1" bw="4" slack="0"/>
<pin id="639" dir="0" index="2" bw="1" slack="0"/>
<pin id="640" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_79/12 "/>
</bind>
</comp>

<comp id="644" class="1004" name="zext_ln90_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="8" slack="0"/>
<pin id="646" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/12 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_80_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="6" slack="0"/>
<pin id="650" dir="0" index="1" bw="4" slack="0"/>
<pin id="651" dir="0" index="2" bw="1" slack="0"/>
<pin id="652" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_80/12 "/>
</bind>
</comp>

<comp id="656" class="1004" name="zext_ln90_1_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="6" slack="0"/>
<pin id="658" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_1/12 "/>
</bind>
</comp>

<comp id="660" class="1004" name="sub_ln90_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="8" slack="0"/>
<pin id="662" dir="0" index="1" bw="6" slack="0"/>
<pin id="663" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln90/12 "/>
</bind>
</comp>

<comp id="666" class="1004" name="icmp_ln86_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="4" slack="0"/>
<pin id="668" dir="0" index="1" bw="4" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/13 "/>
</bind>
</comp>

<comp id="672" class="1004" name="j3_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="4" slack="0"/>
<pin id="674" dir="0" index="1" bw="1" slack="0"/>
<pin id="675" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j3/13 "/>
</bind>
</comp>

<comp id="678" class="1004" name="zext_ln90_2_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="4" slack="0"/>
<pin id="680" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_2/13 "/>
</bind>
</comp>

<comp id="682" class="1004" name="add_ln90_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="4" slack="0"/>
<pin id="684" dir="0" index="1" bw="9" slack="1"/>
<pin id="685" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/13 "/>
</bind>
</comp>

<comp id="687" class="1004" name="sext_ln90_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="9" slack="0"/>
<pin id="689" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln90/13 "/>
</bind>
</comp>

<comp id="692" class="1004" name="p_Result_94_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="24" slack="0"/>
<pin id="695" dir="0" index="2" bw="6" slack="0"/>
<pin id="696" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_94/14 "/>
</bind>
</comp>

<comp id="700" class="1004" name="icmp_ln935_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="24" slack="1"/>
<pin id="702" dir="0" index="1" bw="24" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln935/15 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_V_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="24" slack="1"/>
<pin id="709" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/15 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_V_20_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="1"/>
<pin id="714" dir="0" index="1" bw="24" slack="0"/>
<pin id="715" dir="0" index="2" bw="24" slack="1"/>
<pin id="716" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_20/15 "/>
</bind>
</comp>

<comp id="719" class="1004" name="p_Result_s_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="24" slack="0"/>
<pin id="721" dir="0" index="1" bw="24" slack="0"/>
<pin id="722" dir="0" index="2" bw="6" slack="0"/>
<pin id="723" dir="0" index="3" bw="1" slack="0"/>
<pin id="724" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/15 "/>
</bind>
</comp>

<comp id="729" class="1004" name="p_Result_95_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="0"/>
<pin id="731" dir="0" index="1" bw="1" slack="0"/>
<pin id="732" dir="0" index="2" bw="24" slack="0"/>
<pin id="733" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_95/15 "/>
</bind>
</comp>

<comp id="737" class="1004" name="l_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="0"/>
<pin id="739" dir="0" index="1" bw="32" slack="0"/>
<pin id="740" dir="0" index="2" bw="1" slack="0"/>
<pin id="741" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/15 "/>
</bind>
</comp>

<comp id="745" class="1004" name="trunc_ln943_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="0"/>
<pin id="747" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln943/15 "/>
</bind>
</comp>

<comp id="749" class="1004" name="sub_ln944_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="6" slack="0"/>
<pin id="751" dir="0" index="1" bw="32" slack="1"/>
<pin id="752" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln944/16 "/>
</bind>
</comp>

<comp id="754" class="1004" name="trunc_ln944_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="0"/>
<pin id="756" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln944/16 "/>
</bind>
</comp>

<comp id="758" class="1004" name="lsb_index_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="6" slack="0"/>
<pin id="760" dir="0" index="1" bw="32" slack="0"/>
<pin id="761" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/16 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_42_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="31" slack="0"/>
<pin id="766" dir="0" index="1" bw="32" slack="0"/>
<pin id="767" dir="0" index="2" bw="1" slack="0"/>
<pin id="768" dir="0" index="3" bw="6" slack="0"/>
<pin id="769" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_42/16 "/>
</bind>
</comp>

<comp id="774" class="1004" name="icmp_ln947_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="31" slack="0"/>
<pin id="776" dir="0" index="1" bw="31" slack="0"/>
<pin id="777" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947/16 "/>
</bind>
</comp>

<comp id="780" class="1004" name="trunc_ln947_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="0"/>
<pin id="782" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947/16 "/>
</bind>
</comp>

<comp id="784" class="1004" name="sub_ln947_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="5" slack="0"/>
<pin id="786" dir="0" index="1" bw="5" slack="0"/>
<pin id="787" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/16 "/>
</bind>
</comp>

<comp id="790" class="1004" name="zext_ln947_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="5" slack="0"/>
<pin id="792" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln947/16 "/>
</bind>
</comp>

<comp id="794" class="1004" name="lshr_ln947_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="0"/>
<pin id="796" dir="0" index="1" bw="5" slack="0"/>
<pin id="797" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln947/16 "/>
</bind>
</comp>

<comp id="800" class="1004" name="p_Result_91_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="24" slack="1"/>
<pin id="802" dir="0" index="1" bw="24" slack="0"/>
<pin id="803" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_91/16 "/>
</bind>
</comp>

<comp id="805" class="1004" name="icmp_ln947_3_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="24" slack="0"/>
<pin id="807" dir="0" index="1" bw="24" slack="0"/>
<pin id="808" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947_3/16 "/>
</bind>
</comp>

<comp id="811" class="1004" name="a_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="1" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/16 "/>
</bind>
</comp>

<comp id="817" class="1004" name="tmp_43_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="0"/>
<pin id="819" dir="0" index="1" bw="32" slack="0"/>
<pin id="820" dir="0" index="2" bw="6" slack="0"/>
<pin id="821" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_43/16 "/>
</bind>
</comp>

<comp id="825" class="1004" name="xor_ln949_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="0" index="1" bw="1" slack="0"/>
<pin id="828" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln949/16 "/>
</bind>
</comp>

<comp id="831" class="1004" name="add_ln949_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="6" slack="0"/>
<pin id="833" dir="0" index="1" bw="24" slack="0"/>
<pin id="834" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln949/16 "/>
</bind>
</comp>

<comp id="837" class="1004" name="p_Result_92_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="0"/>
<pin id="839" dir="0" index="1" bw="24" slack="1"/>
<pin id="840" dir="0" index="2" bw="24" slack="0"/>
<pin id="841" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_92/16 "/>
</bind>
</comp>

<comp id="844" class="1004" name="and_ln949_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="0"/>
<pin id="846" dir="0" index="1" bw="1" slack="0"/>
<pin id="847" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949/16 "/>
</bind>
</comp>

<comp id="850" class="1004" name="or_ln949_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="0"/>
<pin id="852" dir="0" index="1" bw="1" slack="0"/>
<pin id="853" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln949/16 "/>
</bind>
</comp>

<comp id="856" class="1004" name="or_ln_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="0"/>
<pin id="858" dir="0" index="1" bw="1" slack="0"/>
<pin id="859" dir="0" index="2" bw="1" slack="0"/>
<pin id="860" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/16 "/>
</bind>
</comp>

<comp id="864" class="1004" name="icmp_ln958_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="0"/>
<pin id="866" dir="0" index="1" bw="32" slack="0"/>
<pin id="867" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln958/16 "/>
</bind>
</comp>

<comp id="870" class="1004" name="m_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="24" slack="2"/>
<pin id="872" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/17 "/>
</bind>
</comp>

<comp id="873" class="1004" name="zext_ln957_3_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="24" slack="2"/>
<pin id="875" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln957_3/17 "/>
</bind>
</comp>

<comp id="876" class="1004" name="add_ln958_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="6" slack="0"/>
<pin id="878" dir="0" index="1" bw="32" slack="1"/>
<pin id="879" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln958/17 "/>
</bind>
</comp>

<comp id="881" class="1004" name="lshr_ln958_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="24" slack="0"/>
<pin id="883" dir="0" index="1" bw="32" slack="0"/>
<pin id="884" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln958/17 "/>
</bind>
</comp>

<comp id="887" class="1004" name="zext_ln958_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="0"/>
<pin id="889" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln958/17 "/>
</bind>
</comp>

<comp id="891" class="1004" name="sub_ln958_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="6" slack="0"/>
<pin id="893" dir="0" index="1" bw="32" slack="1"/>
<pin id="894" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln958/17 "/>
</bind>
</comp>

<comp id="896" class="1004" name="zext_ln958_3_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="32" slack="0"/>
<pin id="898" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln958_3/17 "/>
</bind>
</comp>

<comp id="900" class="1004" name="shl_ln958_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="24" slack="0"/>
<pin id="902" dir="0" index="1" bw="32" slack="0"/>
<pin id="903" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln958/17 "/>
</bind>
</comp>

<comp id="906" class="1004" name="m_12_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="1"/>
<pin id="908" dir="0" index="1" bw="64" slack="0"/>
<pin id="909" dir="0" index="2" bw="64" slack="0"/>
<pin id="910" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_12/17 "/>
</bind>
</comp>

<comp id="913" class="1004" name="zext_ln961_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="1"/>
<pin id="915" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln961/17 "/>
</bind>
</comp>

<comp id="916" class="1004" name="m_13_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="32" slack="0"/>
<pin id="918" dir="0" index="1" bw="64" slack="0"/>
<pin id="919" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_13/17 "/>
</bind>
</comp>

<comp id="922" class="1004" name="m_s_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="63" slack="0"/>
<pin id="924" dir="0" index="1" bw="64" slack="0"/>
<pin id="925" dir="0" index="2" bw="1" slack="0"/>
<pin id="926" dir="0" index="3" bw="7" slack="0"/>
<pin id="927" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_s/17 "/>
</bind>
</comp>

<comp id="932" class="1004" name="tmp_44_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="0"/>
<pin id="934" dir="0" index="1" bw="64" slack="0"/>
<pin id="935" dir="0" index="2" bw="6" slack="0"/>
<pin id="936" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_44/17 "/>
</bind>
</comp>

<comp id="940" class="1004" name="m_16_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="63" slack="1"/>
<pin id="942" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_16/18 "/>
</bind>
</comp>

<comp id="943" class="1004" name="select_ln964_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="1"/>
<pin id="945" dir="0" index="1" bw="8" slack="0"/>
<pin id="946" dir="0" index="2" bw="8" slack="0"/>
<pin id="947" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln964/18 "/>
</bind>
</comp>

<comp id="950" class="1004" name="sub_ln964_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="5" slack="0"/>
<pin id="952" dir="0" index="1" bw="8" slack="3"/>
<pin id="953" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln964/18 "/>
</bind>
</comp>

<comp id="955" class="1004" name="add_ln964_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="8" slack="0"/>
<pin id="957" dir="0" index="1" bw="8" slack="0"/>
<pin id="958" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln964/18 "/>
</bind>
</comp>

<comp id="961" class="1004" name="tmp_4_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="9" slack="0"/>
<pin id="963" dir="0" index="1" bw="1" slack="4"/>
<pin id="964" dir="0" index="2" bw="8" slack="0"/>
<pin id="965" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/18 "/>
</bind>
</comp>

<comp id="968" class="1004" name="p_Result_96_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="64" slack="0"/>
<pin id="970" dir="0" index="1" bw="63" slack="0"/>
<pin id="971" dir="0" index="2" bw="9" slack="0"/>
<pin id="972" dir="0" index="3" bw="6" slack="0"/>
<pin id="973" dir="0" index="4" bw="6" slack="0"/>
<pin id="974" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_96/18 "/>
</bind>
</comp>

<comp id="980" class="1004" name="trunc_ln738_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="64" slack="0"/>
<pin id="982" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln738/18 "/>
</bind>
</comp>

<comp id="984" class="1004" name="bitcast_ln739_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="32" slack="1"/>
<pin id="986" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln739/19 "/>
</bind>
</comp>

<comp id="988" class="1004" name="v47_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="1" slack="7"/>
<pin id="990" dir="0" index="1" bw="32" slack="0"/>
<pin id="991" dir="0" index="2" bw="32" slack="0"/>
<pin id="992" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v47/22 "/>
</bind>
</comp>

<comp id="998" class="1005" name="v28_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="4" slack="0"/>
<pin id="1000" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="v28 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="sub_ln203_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="9" slack="1"/>
<pin id="1005" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="v29_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="4" slack="0"/>
<pin id="1013" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="v29 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="v30_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="4" slack="0"/>
<pin id="1021" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="v30 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="sub_ln67_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="9" slack="1"/>
<pin id="1026" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln67 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="v31_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="4" slack="0"/>
<pin id="1034" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="v31 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="i2_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="4" slack="0"/>
<pin id="1042" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i2 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="zext_ln78_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="11" slack="2"/>
<pin id="1047" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln78 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="sub_ln78_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="9" slack="1"/>
<pin id="1052" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln78 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="j2_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="4" slack="0"/>
<pin id="1060" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j2 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="zext_ln78_3_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="11" slack="1"/>
<pin id="1065" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln78_3 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="outp_V_addr_1_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="8" slack="2"/>
<pin id="1070" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="outp_V_addr_1 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="k1_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="7" slack="0"/>
<pin id="1078" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k1 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="v23_V_addr_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="10" slack="1"/>
<pin id="1083" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v23_V_addr "/>
</bind>
</comp>

<comp id="1086" class="1005" name="v24_V_addr_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="10" slack="1"/>
<pin id="1088" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v24_V_addr "/>
</bind>
</comp>

<comp id="1091" class="1005" name="v35_V_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="24" slack="1"/>
<pin id="1093" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="v35_V "/>
</bind>
</comp>

<comp id="1096" class="1005" name="v36_V_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="24" slack="1"/>
<pin id="1098" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="v36_V "/>
</bind>
</comp>

<comp id="1101" class="1005" name="v41_V_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="24" slack="1"/>
<pin id="1103" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="v41_V "/>
</bind>
</comp>

<comp id="1109" class="1005" name="i3_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="4" slack="0"/>
<pin id="1111" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i3 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="sub_ln90_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="9" slack="1"/>
<pin id="1116" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln90 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="j3_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="4" slack="0"/>
<pin id="1124" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j3 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="sext_ln90_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="64" slack="10"/>
<pin id="1129" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="sext_ln90 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="outp_V_addr_2_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="8" slack="1"/>
<pin id="1134" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outp_V_addr_2 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="p_Result_94_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="1" slack="1"/>
<pin id="1139" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_94 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="icmp_ln935_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="1" slack="1"/>
<pin id="1145" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln935 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="tmp_V_20_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="24" slack="1"/>
<pin id="1150" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_20 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="l_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="32" slack="1"/>
<pin id="1158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="1161" class="1005" name="trunc_ln943_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="8" slack="3"/>
<pin id="1163" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln943 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="sub_ln944_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="32" slack="1"/>
<pin id="1168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln944 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="or_ln_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="32" slack="1"/>
<pin id="1174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="1177" class="1005" name="icmp_ln958_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="1" slack="1"/>
<pin id="1179" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln958 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="m_s_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="63" slack="1"/>
<pin id="1184" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="m_s "/>
</bind>
</comp>

<comp id="1187" class="1005" name="tmp_44_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="1" slack="1"/>
<pin id="1189" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="trunc_ln738_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="32" slack="1"/>
<pin id="1194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln738 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="bitcast_ln739_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="32" slack="1"/>
<pin id="1199" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln739 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="v47_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="32" slack="1"/>
<pin id="1204" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v47 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="133"><net_src comp="6" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="26" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="28" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="160"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="0" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="2" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="24" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="167" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="174" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="24" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="199"><net_src comp="193" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="205"><net_src comp="4" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="24" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="200" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="211"><net_src comp="8" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="8" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="233"><net_src comp="8" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="244"><net_src comp="8" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="255"><net_src comp="8" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="266"><net_src comp="8" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="44" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="8" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="285" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="299"><net_src comp="8" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="311"><net_src comp="126" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="315"><net_src comp="140" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="212" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="10" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="212" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="16" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="333"><net_src comp="18" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="212" pin="4"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="8" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="339"><net_src comp="328" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="20" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="212" pin="4"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="22" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="351"><net_src comp="340" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="336" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="348" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="223" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="10" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="223" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="16" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="223" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="370" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="382"><net_src comp="374" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="388"><net_src comp="234" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="10" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="234" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="16" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="401"><net_src comp="18" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="234" pin="4"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="8" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="407"><net_src comp="396" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="20" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="234" pin="4"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="22" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="419"><net_src comp="408" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="404" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="416" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="245" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="10" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="245" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="16" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="441"><net_src comp="245" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="438" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="450"><net_src comp="442" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="456"><net_src comp="256" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="10" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="256" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="16" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="469"><net_src comp="36" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="256" pin="4"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="38" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="475"><net_src comp="464" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="481"><net_src comp="18" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="256" pin="4"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="8" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="487"><net_src comp="476" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="493"><net_src comp="20" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="256" pin="4"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="22" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="499"><net_src comp="488" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="484" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="496" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="267" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="10" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="267" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="16" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="521"><net_src comp="267" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="527"><net_src comp="36" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="267" pin="4"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="38" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="533"><net_src comp="522" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="518" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="542"><net_src comp="534" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="548"><net_src comp="278" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="46" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="278" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="50" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="559"><net_src comp="278" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="564"><net_src comp="556" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="560" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="574"><net_src comp="556" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="570" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="585"><net_src comp="52" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="54" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="592"><net_src comp="52" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="54" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="597"><net_src comp="580" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="587" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="606"><net_src comp="594" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="598" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="614"><net_src comp="56" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="602" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="616"><net_src comp="58" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="617"><net_src comp="60" pin="0"/><net_sink comp="608" pin=3"/></net>

<net id="622"><net_src comp="312" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="618" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="628"><net_src comp="289" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="10" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="289" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="16" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="641"><net_src comp="18" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="289" pin="4"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="8" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="647"><net_src comp="636" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="653"><net_src comp="20" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="289" pin="4"/><net_sink comp="648" pin=1"/></net>

<net id="655"><net_src comp="22" pin="0"/><net_sink comp="648" pin=2"/></net>

<net id="659"><net_src comp="648" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="664"><net_src comp="644" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="656" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="300" pin="4"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="10" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="300" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="16" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="681"><net_src comp="300" pin="4"/><net_sink comp="678" pin=0"/></net>

<net id="686"><net_src comp="678" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="690"><net_src comp="682" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="697"><net_src comp="66" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="140" pin="3"/><net_sink comp="692" pin=1"/></net>

<net id="699"><net_src comp="68" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="704"><net_src comp="312" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="26" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="26" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="312" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="717"><net_src comp="706" pin="2"/><net_sink comp="712" pin=1"/></net>

<net id="718"><net_src comp="312" pin="1"/><net_sink comp="712" pin=2"/></net>

<net id="725"><net_src comp="70" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="726"><net_src comp="712" pin="3"/><net_sink comp="719" pin=1"/></net>

<net id="727"><net_src comp="68" pin="0"/><net_sink comp="719" pin=2"/></net>

<net id="728"><net_src comp="72" pin="0"/><net_sink comp="719" pin=3"/></net>

<net id="734"><net_src comp="74" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="735"><net_src comp="76" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="736"><net_src comp="719" pin="4"/><net_sink comp="729" pin=2"/></net>

<net id="742"><net_src comp="78" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="743"><net_src comp="729" pin="3"/><net_sink comp="737" pin=1"/></net>

<net id="744"><net_src comp="80" pin="0"/><net_sink comp="737" pin=2"/></net>

<net id="748"><net_src comp="737" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="753"><net_src comp="82" pin="0"/><net_sink comp="749" pin=0"/></net>

<net id="757"><net_src comp="749" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="762"><net_src comp="84" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="749" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="770"><net_src comp="86" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="771"><net_src comp="758" pin="2"/><net_sink comp="764" pin=1"/></net>

<net id="772"><net_src comp="88" pin="0"/><net_sink comp="764" pin=2"/></net>

<net id="773"><net_src comp="90" pin="0"/><net_sink comp="764" pin=3"/></net>

<net id="778"><net_src comp="764" pin="4"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="92" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="783"><net_src comp="749" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="788"><net_src comp="94" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="780" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="793"><net_src comp="784" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="798"><net_src comp="96" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="790" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="804"><net_src comp="794" pin="2"/><net_sink comp="800" pin=1"/></net>

<net id="809"><net_src comp="800" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="26" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="815"><net_src comp="774" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="805" pin="2"/><net_sink comp="811" pin=1"/></net>

<net id="822"><net_src comp="98" pin="0"/><net_sink comp="817" pin=0"/></net>

<net id="823"><net_src comp="758" pin="2"/><net_sink comp="817" pin=1"/></net>

<net id="824"><net_src comp="90" pin="0"/><net_sink comp="817" pin=2"/></net>

<net id="829"><net_src comp="817" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="80" pin="0"/><net_sink comp="825" pin=1"/></net>

<net id="835"><net_src comp="100" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="754" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="842"><net_src comp="102" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="843"><net_src comp="831" pin="2"/><net_sink comp="837" pin=2"/></net>

<net id="848"><net_src comp="837" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="825" pin="2"/><net_sink comp="844" pin=1"/></net>

<net id="854"><net_src comp="844" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="811" pin="2"/><net_sink comp="850" pin=1"/></net>

<net id="861"><net_src comp="104" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="862"><net_src comp="92" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="863"><net_src comp="850" pin="2"/><net_sink comp="856" pin=2"/></net>

<net id="868"><net_src comp="758" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="72" pin="0"/><net_sink comp="864" pin=1"/></net>

<net id="880"><net_src comp="106" pin="0"/><net_sink comp="876" pin=0"/></net>

<net id="885"><net_src comp="873" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="886"><net_src comp="876" pin="2"/><net_sink comp="881" pin=1"/></net>

<net id="890"><net_src comp="881" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="895"><net_src comp="108" pin="0"/><net_sink comp="891" pin=0"/></net>

<net id="899"><net_src comp="891" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="904"><net_src comp="870" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="905"><net_src comp="896" pin="1"/><net_sink comp="900" pin=1"/></net>

<net id="911"><net_src comp="887" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="912"><net_src comp="900" pin="2"/><net_sink comp="906" pin=2"/></net>

<net id="920"><net_src comp="913" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="921"><net_src comp="906" pin="3"/><net_sink comp="916" pin=1"/></net>

<net id="928"><net_src comp="110" pin="0"/><net_sink comp="922" pin=0"/></net>

<net id="929"><net_src comp="916" pin="2"/><net_sink comp="922" pin=1"/></net>

<net id="930"><net_src comp="88" pin="0"/><net_sink comp="922" pin=2"/></net>

<net id="931"><net_src comp="112" pin="0"/><net_sink comp="922" pin=3"/></net>

<net id="937"><net_src comp="114" pin="0"/><net_sink comp="932" pin=0"/></net>

<net id="938"><net_src comp="916" pin="2"/><net_sink comp="932" pin=1"/></net>

<net id="939"><net_src comp="108" pin="0"/><net_sink comp="932" pin=2"/></net>

<net id="948"><net_src comp="116" pin="0"/><net_sink comp="943" pin=1"/></net>

<net id="949"><net_src comp="118" pin="0"/><net_sink comp="943" pin=2"/></net>

<net id="954"><net_src comp="120" pin="0"/><net_sink comp="950" pin=0"/></net>

<net id="959"><net_src comp="950" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="960"><net_src comp="943" pin="3"/><net_sink comp="955" pin=1"/></net>

<net id="966"><net_src comp="122" pin="0"/><net_sink comp="961" pin=0"/></net>

<net id="967"><net_src comp="955" pin="2"/><net_sink comp="961" pin=2"/></net>

<net id="975"><net_src comp="124" pin="0"/><net_sink comp="968" pin=0"/></net>

<net id="976"><net_src comp="940" pin="1"/><net_sink comp="968" pin=1"/></net>

<net id="977"><net_src comp="961" pin="3"/><net_sink comp="968" pin=2"/></net>

<net id="978"><net_src comp="68" pin="0"/><net_sink comp="968" pin=3"/></net>

<net id="979"><net_src comp="90" pin="0"/><net_sink comp="968" pin=4"/></net>

<net id="983"><net_src comp="968" pin="5"/><net_sink comp="980" pin=0"/></net>

<net id="987"><net_src comp="984" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="993"><net_src comp="28" pin="0"/><net_sink comp="988" pin=1"/></net>

<net id="994"><net_src comp="307" pin="2"/><net_sink comp="988" pin=2"/></net>

<net id="1001"><net_src comp="322" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="1006"><net_src comp="352" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="1014"><net_src comp="364" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1022"><net_src comp="390" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="1027"><net_src comp="420" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="1035"><net_src comp="432" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="1043"><net_src comp="458" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="1048"><net_src comp="472" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="1053"><net_src comp="500" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="1061"><net_src comp="512" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="1066"><net_src comp="530" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="1071"><net_src comp="161" pin="3"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="1079"><net_src comp="550" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="1084"><net_src comp="167" pin="3"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="1089"><net_src comp="174" pin="3"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="1094"><net_src comp="181" pin="3"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="1099"><net_src comp="187" pin="3"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="1104"><net_src comp="608" pin="4"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="1112"><net_src comp="630" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="1117"><net_src comp="660" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="1125"><net_src comp="672" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="1130"><net_src comp="687" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="1135"><net_src comp="193" pin="3"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="1140"><net_src comp="692" pin="3"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="1142"><net_src comp="1137" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="1146"><net_src comp="700" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="1151"><net_src comp="712" pin="3"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="1153"><net_src comp="1148" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="1154"><net_src comp="1148" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="1155"><net_src comp="1148" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="1159"><net_src comp="737" pin="3"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="1164"><net_src comp="745" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="950" pin=1"/></net>

<net id="1169"><net_src comp="749" pin="2"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="1171"><net_src comp="1166" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="1175"><net_src comp="856" pin="3"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="1180"><net_src comp="864" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="1185"><net_src comp="922" pin="4"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="1190"><net_src comp="932" pin="3"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="1195"><net_src comp="980" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="1200"><net_src comp="984" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="1205"><net_src comp="988" pin="3"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="154" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v25 | {5 23 }
 - Input state : 
	Port: Attention_layer : v23_V | {8 9 }
	Port: Attention_layer : v24_V | {8 9 }
  - Chain level:
	State 1
	State 2
		icmp_ln60 : 1
		v28 : 1
		br_ln60 : 2
		tmp_72 : 1
		zext_ln203 : 2
		tmp_73 : 1
		zext_ln203_18 : 2
		sub_ln203 : 3
	State 3
		icmp_ln61 : 1
		v29 : 1
		br_ln61 : 2
		zext_ln203_19 : 1
		add_ln203 : 2
		sext_ln203 : 3
		outp_V_addr : 4
		store_ln62 : 5
	State 4
		icmp_ln65 : 1
		v30 : 1
		br_ln65 : 2
		tmp_74 : 1
		zext_ln67 : 2
		tmp_75 : 1
		zext_ln67_1 : 2
		sub_ln67 : 3
	State 5
		icmp_ln66 : 1
		v31 : 1
		br_ln66 : 2
		zext_ln67_2 : 1
		add_ln67 : 2
		sext_ln67 : 3
		v25_addr : 4
		store_ln67 : 5
	State 6
		icmp_ln70 : 1
		i2 : 1
		br_ln70 : 2
		tmp_76 : 1
		zext_ln78 : 2
		tmp_77 : 1
		zext_ln78_1 : 2
		tmp_78 : 1
		zext_ln78_2 : 2
		sub_ln78 : 3
	State 7
		icmp_ln71 : 1
		j2 : 1
		br_ln71 : 2
		zext_ln74 : 1
		tmp_81 : 1
		zext_ln78_3 : 2
		add_ln78 : 2
		sext_ln78 : 3
		outp_V_addr_1 : 4
	State 8
		icmp_ln72 : 1
		k1 : 1
		br_ln72 : 2
		zext_ln73 : 1
		add_ln73 : 2
		zext_ln73_1 : 3
		v23_V_addr : 4
		add_ln74 : 2
		zext_ln74_1 : 3
		v24_V_addr : 4
		v35_V : 5
		v36_V : 5
	State 9
	State 10
		sext_ln1116 : 1
		sext_ln1118 : 1
		r_V : 2
		v41_V : 3
	State 11
		store_ln81 : 1
	State 12
		icmp_ln85 : 1
		i3 : 1
		br_ln85 : 2
		tmp_79 : 1
		zext_ln90 : 2
		tmp_80 : 1
		zext_ln90_1 : 2
		sub_ln90 : 3
	State 13
		icmp_ln86 : 1
		j3 : 1
		br_ln86 : 2
		zext_ln90_2 : 1
		add_ln90 : 2
		sext_ln90 : 3
		outp_V_addr_2 : 4
		tmp_V_19 : 5
	State 14
		p_Result_94 : 1
	State 15
		tmp_V_20 : 1
		p_Result_s : 2
		p_Result_95 : 3
		l : 4
		trunc_ln943 : 5
	State 16
		trunc_ln944 : 1
		lsb_index : 1
		tmp_42 : 2
		icmp_ln947 : 3
		trunc_ln947 : 1
		sub_ln947 : 2
		zext_ln947 : 3
		lshr_ln947 : 4
		p_Result_91 : 5
		icmp_ln947_3 : 5
		a : 6
		tmp_43 : 2
		xor_ln949 : 3
		add_ln949 : 2
		p_Result_92 : 3
		and_ln949 : 3
		or_ln949 : 6
		or_ln : 6
		icmp_ln958 : 2
	State 17
		lshr_ln958 : 1
		zext_ln958 : 2
		zext_ln958_3 : 1
		shl_ln958 : 2
		m_12 : 3
		m_13 : 4
		m_s : 5
		tmp_44 : 5
	State 18
		add_ln964 : 1
		tmp_4 : 2
		p_Result_96 : 3
		trunc_ln738 : 4
	State 19
		phitmp : 1
	State 20
	State 21
	State 22
		v47 : 1
	State 23
		store_ln90 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |      v28_fu_322      |    0    |    0    |    13   |
|          |      v29_fu_364      |    0    |    0    |    13   |
|          |   add_ln203_fu_374   |    0    |    0    |    15   |
|          |      v30_fu_390      |    0    |    0    |    13   |
|          |      v31_fu_432      |    0    |    0    |    13   |
|          |    add_ln67_fu_442   |    0    |    0    |    15   |
|          |       i2_fu_458      |    0    |    0    |    13   |
|          |       j2_fu_512      |    0    |    0    |    13   |
|          |    add_ln78_fu_534   |    0    |    0    |    15   |
|          |       k1_fu_550      |    0    |    0    |    15   |
|    add   |    add_ln73_fu_560   |    0    |    0    |    14   |
|          |    add_ln74_fu_570   |    0    |    0    |    14   |
|          |     v42_V_fu_618     |    0    |    0    |    31   |
|          |       i3_fu_630      |    0    |    0    |    13   |
|          |       j3_fu_672      |    0    |    0    |    13   |
|          |    add_ln90_fu_682   |    0    |    0    |    15   |
|          |   lsb_index_fu_758   |    0    |    0    |    39   |
|          |   add_ln949_fu_831   |    0    |    0    |    31   |
|          |   add_ln958_fu_876   |    0    |    0    |    39   |
|          |      m_13_fu_916     |    0    |    0    |    71   |
|          |   add_ln964_fu_955   |    0    |    0    |   121   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_307      |    3    |   143   |   321   |
|----------|----------------------|---------|---------|---------|
|          |   sub_ln203_fu_352   |    0    |    0    |    15   |
|          |    sub_ln67_fu_420   |    0    |    0    |    15   |
|          |    sub_ln78_fu_500   |    0    |    0    |    15   |
|          |    sub_ln90_fu_660   |    0    |    0    |    15   |
|    sub   |     tmp_V_fu_706     |    0    |    0    |    31   |
|          |   sub_ln944_fu_749   |    0    |    0    |    39   |
|          |   sub_ln947_fu_784   |    0    |    0    |    15   |
|          |   sub_ln958_fu_891   |    0    |    0    |    39   |
|          |   sub_ln964_fu_950   |    0    |    0    |   121   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln60_fu_316   |    0    |    0    |    9    |
|          |   icmp_ln61_fu_358   |    0    |    0    |    9    |
|          |   icmp_ln65_fu_384   |    0    |    0    |    9    |
|          |   icmp_ln66_fu_426   |    0    |    0    |    9    |
|          |   icmp_ln70_fu_452   |    0    |    0    |    9    |
|          |   icmp_ln71_fu_506   |    0    |    0    |    9    |
|   icmp   |   icmp_ln72_fu_544   |    0    |    0    |    11   |
|          |   icmp_ln85_fu_624   |    0    |    0    |    9    |
|          |   icmp_ln86_fu_666   |    0    |    0    |    9    |
|          |   icmp_ln935_fu_700  |    0    |    0    |    18   |
|          |   icmp_ln947_fu_774  |    0    |    0    |    18   |
|          |  icmp_ln947_3_fu_805 |    0    |    0    |    18   |
|          |   icmp_ln958_fu_864  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          |    tmp_V_20_fu_712   |    0    |    0    |    24   |
|  select  |      m_12_fu_906     |    0    |    0    |    64   |
|          |  select_ln964_fu_943 |    0    |    0    |    8    |
|          |      v47_fu_988      |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|   lshr   |   lshr_ln947_fu_794  |    0    |    0    |    12   |
|          |   lshr_ln958_fu_881  |    0    |    0    |   101   |
|----------|----------------------|---------|---------|---------|
|    shl   |   shl_ln958_fu_900   |    0    |    0    |   101   |
|----------|----------------------|---------|---------|---------|
|   cttz   |       l_fu_737       |    0    |    40   |    36   |
|----------|----------------------|---------|---------|---------|
|    mul   |      r_V_fu_602      |    5    |    0    |    29   |
|----------|----------------------|---------|---------|---------|
|          |  p_Result_91_fu_800  |    0    |    0    |    24   |
|    and   |       a_fu_811       |    0    |    0    |    2    |
|          |   and_ln949_fu_844   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |   xor_ln949_fu_825   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln949_fu_850   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_72_fu_328    |    0    |    0    |    0    |
|          |     tmp_73_fu_340    |    0    |    0    |    0    |
|          |     tmp_74_fu_396    |    0    |    0    |    0    |
|          |     tmp_75_fu_408    |    0    |    0    |    0    |
|          |     tmp_76_fu_464    |    0    |    0    |    0    |
|          |     tmp_77_fu_476    |    0    |    0    |    0    |
|          |     tmp_78_fu_488    |    0    |    0    |    0    |
|bitconcatenate|     tmp_81_fu_522    |    0    |    0    |    0    |
|          |     v37_V_fu_580     |    0    |    0    |    0    |
|          |     v38_V_fu_587     |    0    |    0    |    0    |
|          |     tmp_79_fu_636    |    0    |    0    |    0    |
|          |     tmp_80_fu_648    |    0    |    0    |    0    |
|          |  p_Result_95_fu_729  |    0    |    0    |    0    |
|          |     or_ln_fu_856     |    0    |    0    |    0    |
|          |     tmp_4_fu_961     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln203_fu_336  |    0    |    0    |    0    |
|          | zext_ln203_18_fu_348 |    0    |    0    |    0    |
|          | zext_ln203_19_fu_370 |    0    |    0    |    0    |
|          |   zext_ln67_fu_404   |    0    |    0    |    0    |
|          |  zext_ln67_1_fu_416  |    0    |    0    |    0    |
|          |  zext_ln67_2_fu_438  |    0    |    0    |    0    |
|          |   zext_ln78_fu_472   |    0    |    0    |    0    |
|          |  zext_ln78_1_fu_484  |    0    |    0    |    0    |
|          |  zext_ln78_2_fu_496  |    0    |    0    |    0    |
|          |   zext_ln74_fu_518   |    0    |    0    |    0    |
|          |  zext_ln78_3_fu_530  |    0    |    0    |    0    |
|   zext   |   zext_ln73_fu_556   |    0    |    0    |    0    |
|          |  zext_ln73_1_fu_565  |    0    |    0    |    0    |
|          |  zext_ln74_1_fu_575  |    0    |    0    |    0    |
|          |   zext_ln90_fu_644   |    0    |    0    |    0    |
|          |  zext_ln90_1_fu_656  |    0    |    0    |    0    |
|          |  zext_ln90_2_fu_678  |    0    |    0    |    0    |
|          |   zext_ln947_fu_790  |    0    |    0    |    0    |
|          |       m_fu_870       |    0    |    0    |    0    |
|          |  zext_ln957_3_fu_873 |    0    |    0    |    0    |
|          |   zext_ln958_fu_887  |    0    |    0    |    0    |
|          |  zext_ln958_3_fu_896 |    0    |    0    |    0    |
|          |   zext_ln961_fu_913  |    0    |    0    |    0    |
|          |      m_16_fu_940     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   sext_ln203_fu_379  |    0    |    0    |    0    |
|          |   sext_ln67_fu_447   |    0    |    0    |    0    |
|   sext   |   sext_ln78_fu_539   |    0    |    0    |    0    |
|          |  sext_ln1116_fu_594  |    0    |    0    |    0    |
|          |  sext_ln1118_fu_598  |    0    |    0    |    0    |
|          |   sext_ln90_fu_687   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     v41_V_fu_608     |    0    |    0    |    0    |
|partselect|   p_Result_s_fu_719  |    0    |    0    |    0    |
|          |     tmp_42_fu_764    |    0    |    0    |    0    |
|          |      m_s_fu_922      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  p_Result_94_fu_692  |    0    |    0    |    0    |
| bitselect|     tmp_43_fu_817    |    0    |    0    |    0    |
|          |  p_Result_92_fu_837  |    0    |    0    |    0    |
|          |     tmp_44_fu_932    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  trunc_ln943_fu_745  |    0    |    0    |    0    |
|   trunc  |  trunc_ln944_fu_754  |    0    |    0    |    0    |
|          |  trunc_ln947_fu_780  |    0    |    0    |    0    |
|          |  trunc_ln738_fu_980  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|  partset |  p_Result_96_fu_968  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    8    |   183   |   1759  |
|----------|----------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
|outp_V|    1   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+
| Total|    1   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|bitcast_ln739_reg_1197|   32   |
|     i2_0_reg_252     |    4   |
|      i2_reg_1040     |    4   |
|     i3_0_reg_285     |    4   |
|      i3_reg_1109     |    4   |
|  icmp_ln935_reg_1143 |    1   |
|  icmp_ln958_reg_1177 |    1   |
|     j2_0_reg_263     |    4   |
|      j2_reg_1058     |    4   |
|     j3_0_reg_296     |    4   |
|      j3_reg_1122     |    4   |
|     k1_0_reg_274     |    7   |
|      k1_reg_1076     |    7   |
|      l_reg_1156      |   32   |
|     m_s_reg_1182     |   63   |
|    or_ln_reg_1172    |   32   |
|outp_V_addr_1_reg_1068|    8   |
|outp_V_addr_2_reg_1132|    8   |
| p_Result_94_reg_1137 |    1   |
|        reg_312       |   24   |
|  sext_ln90_reg_1127  |   64   |
|  sub_ln203_reg_1003  |    9   |
|   sub_ln67_reg_1024  |    9   |
|   sub_ln78_reg_1050  |    9   |
|   sub_ln90_reg_1114  |    9   |
|  sub_ln944_reg_1166  |   32   |
|    tmp_44_reg_1187   |    1   |
|   tmp_V_20_reg_1148  |   24   |
| trunc_ln738_reg_1192 |   32   |
| trunc_ln943_reg_1161 |    8   |
|  v23_V_addr_reg_1081 |   10   |
|  v24_V_addr_reg_1086 |   10   |
|     v28_0_reg_208    |    4   |
|      v28_reg_998     |    4   |
|     v29_0_reg_219    |    4   |
|     v29_reg_1011     |    4   |
|     v30_0_reg_230    |    4   |
|     v30_reg_1019     |    4   |
|     v31_0_reg_241    |    4   |
|     v31_reg_1032     |    4   |
|    v35_V_reg_1091    |   24   |
|    v36_V_reg_1096    |   24   |
|    v41_V_reg_1101    |   24   |
|     v47_reg_1202     |   32   |
| zext_ln78_3_reg_1063 |   11   |
|  zext_ln78_reg_1045  |   11   |
+----------------------+--------+
|         Total        |   623  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_140 |  p0  |   4  |   8  |   32   ||    21   |
| grp_access_fu_140 |  p1  |   2  |  24  |   48   ||    9    |
| grp_access_fu_154 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_154 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_181 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_187 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_307    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   264  || 12.4745 ||    75   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |    -   |   183  |  1759  |    -   |
|   Memory  |    1   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   12   |    -   |   75   |    -   |
|  Register |    -   |    -   |    -   |   623  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    1   |    8   |   12   |   806  |  1834  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
