<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="zhang_cnn" language="c" vlnv="xilinx.com:hls:zhang_cnn:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false">
      <port name="M_AXI_GMEM" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x00000000"/>
      <arg name="image_r" addressQualifier="1" id="0" port="M_AXI_GMEM" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="float*"/>
      <arg name="weights" addressQualifier="1" id="1" port="M_AXI_GMEM" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x4" type="float*"/>
      <arg name="out_r" addressQualifier="1" id="2" port="M_AXI_GMEM" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x4" type="float*"/>
      <arg name="bias" addressQualifier="1" id="3" port="M_AXI_GMEM" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type="float*"/>
      <arg name="curr_layer_in.n_layer" addressQualifier="0" id="4" port="S_AXI_CONTROL" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type="short"/>
      <arg name="curr_layer_in.in_w" addressQualifier="0" id="5" port="S_AXI_CONTROL" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x4" type="short"/>
      <arg name="curr_layer_in.in_h" addressQualifier="0" id="6" port="S_AXI_CONTROL" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type="short"/>
      <arg name="curr_layer_in.out_w" addressQualifier="0" id="7" port="S_AXI_CONTROL" size="0x4" offset="0x48" hostOffset="0x0" hostSize="0x4" type="short"/>
      <arg name="curr_layer_in.out_h" addressQualifier="0" id="8" port="S_AXI_CONTROL" size="0x4" offset="0x50" hostOffset="0x0" hostSize="0x4" type="short"/>
      <arg name="curr_layer_in.in_ch" addressQualifier="0" id="9" port="S_AXI_CONTROL" size="0x4" offset="0x58" hostOffset="0x0" hostSize="0x4" type="short"/>
      <arg name="curr_layer_in.out_ch" addressQualifier="0" id="10" port="S_AXI_CONTROL" size="0x4" offset="0x60" hostOffset="0x0" hostSize="0x4" type="short"/>
      <arg name="curr_layer_in.ker_w" addressQualifier="0" id="11" port="S_AXI_CONTROL" size="0x4" offset="0x68" hostOffset="0x0" hostSize="0x4" type="short"/>
      <arg name="curr_layer_in.ker_h" addressQualifier="0" id="12" port="S_AXI_CONTROL" size="0x4" offset="0x70" hostOffset="0x0" hostSize="0x4" type="short"/>
      <arg name="curr_layer_in.ker_ch" addressQualifier="0" id="13" port="S_AXI_CONTROL" size="0x4" offset="0x78" hostOffset="0x0" hostSize="0x4" type="short"/>
      <arg name="curr_layer_in.str_w" addressQualifier="0" id="14" port="S_AXI_CONTROL" size="0x4" offset="0x80" hostOffset="0x0" hostSize="0x4" type="short"/>
      <arg name="curr_layer_in.str_h" addressQualifier="0" id="15" port="S_AXI_CONTROL" size="0x4" offset="0x88" hostOffset="0x0" hostSize="0x4" type="short"/>
      <arg name="curr_layer_in.pad_w" addressQualifier="0" id="16" port="S_AXI_CONTROL" size="0x4" offset="0x90" hostOffset="0x0" hostSize="0x4" type="short"/>
      <arg name="curr_layer_in.pad_h" addressQualifier="0" id="17" port="S_AXI_CONTROL" size="0x4" offset="0x98" hostOffset="0x0" hostSize="0x4" type="short"/>
      <arg name="curr_layer_in.relu" addressQualifier="0" id="18" port="S_AXI_CONTROL" size="0x4" offset="0xA0" hostOffset="0x0" hostSize="0x4" type="short"/>
      <arg name="curr_layer_in.has_bias" addressQualifier="0" id="19" port="S_AXI_CONTROL" size="0x4" offset="0xA8" hostOffset="0x0" hostSize="0x4" type="short"/>
      <arg name="curr_layer_in.act_type" addressQualifier="0" id="20" port="S_AXI_CONTROL" size="0x4" offset="0xB0" hostOffset="0x0" hostSize="0x4" type="enum "/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
