{
  "module_name": "sm8250.c",
  "hash_id": "4a8f740874420b2ae1fba3700128af79abf060c51b4eb146aacb3e248e6c98e6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/interconnect/qcom/sm8250.c",
  "human_readable_source": "\n \n\n#include <linux/device.h>\n#include <linux/interconnect.h>\n#include <linux/interconnect-provider.h>\n#include <linux/mod_devicetable.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include <dt-bindings/interconnect/qcom,sm8250.h>\n\n#include \"bcm-voter.h\"\n#include \"icc-rpmh.h\"\n#include \"sm8250.h\"\n\nstatic struct qcom_icc_node qhm_a1noc_cfg = {\n\t.name = \"qhm_a1noc_cfg\",\n\t.id = SM8250_MASTER_A1NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8250_SLAVE_SERVICE_A1NOC },\n};\n\nstatic struct qcom_icc_node qhm_qspi = {\n\t.name = \"qhm_qspi\",\n\t.id = SM8250_MASTER_QSPI_0,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8250_A1NOC_SNOC_SLV },\n};\n\nstatic struct qcom_icc_node qhm_qup1 = {\n\t.name = \"qhm_qup1\",\n\t.id = SM8250_MASTER_QUP_1,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8250_A1NOC_SNOC_SLV },\n};\n\nstatic struct qcom_icc_node qhm_qup2 = {\n\t.name = \"qhm_qup2\",\n\t.id = SM8250_MASTER_QUP_2,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8250_A1NOC_SNOC_SLV },\n};\n\nstatic struct qcom_icc_node qhm_tsif = {\n\t.name = \"qhm_tsif\",\n\t.id = SM8250_MASTER_TSIF,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8250_A1NOC_SNOC_SLV },\n};\n\nstatic struct qcom_icc_node xm_pcie3_modem = {\n\t.name = \"xm_pcie3_modem\",\n\t.id = SM8250_MASTER_PCIE_2,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM8250_SLAVE_ANOC_PCIE_GEM_NOC_1 },\n};\n\nstatic struct qcom_icc_node xm_sdc4 = {\n\t.name = \"xm_sdc4\",\n\t.id = SM8250_MASTER_SDCC_4,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM8250_A1NOC_SNOC_SLV },\n};\n\nstatic struct qcom_icc_node xm_ufs_mem = {\n\t.name = \"xm_ufs_mem\",\n\t.id = SM8250_MASTER_UFS_MEM,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM8250_A1NOC_SNOC_SLV },\n};\n\nstatic struct qcom_icc_node xm_usb3_0 = {\n\t.name = \"xm_usb3_0\",\n\t.id = SM8250_MASTER_USB3,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM8250_A1NOC_SNOC_SLV },\n};\n\nstatic struct qcom_icc_node xm_usb3_1 = {\n\t.name = \"xm_usb3_1\",\n\t.id = SM8250_MASTER_USB3_1,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM8250_A1NOC_SNOC_SLV },\n};\n\nstatic struct qcom_icc_node qhm_a2noc_cfg = {\n\t.name = \"qhm_a2noc_cfg\",\n\t.id = SM8250_MASTER_A2NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8250_SLAVE_SERVICE_A2NOC },\n};\n\nstatic struct qcom_icc_node qhm_qdss_bam = {\n\t.name = \"qhm_qdss_bam\",\n\t.id = SM8250_MASTER_QDSS_BAM,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8250_A2NOC_SNOC_SLV },\n};\n\nstatic struct qcom_icc_node qhm_qup0 = {\n\t.name = \"qhm_qup0\",\n\t.id = SM8250_MASTER_QUP_0,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8250_A2NOC_SNOC_SLV },\n};\n\nstatic struct qcom_icc_node qnm_cnoc = {\n\t.name = \"qnm_cnoc\",\n\t.id = SM8250_MASTER_CNOC_A2NOC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM8250_A2NOC_SNOC_SLV },\n};\n\nstatic struct qcom_icc_node qxm_crypto = {\n\t.name = \"qxm_crypto\",\n\t.id = SM8250_MASTER_CRYPTO_CORE_0,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM8250_A2NOC_SNOC_SLV },\n};\n\nstatic struct qcom_icc_node qxm_ipa = {\n\t.name = \"qxm_ipa\",\n\t.id = SM8250_MASTER_IPA,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM8250_A2NOC_SNOC_SLV },\n};\n\nstatic struct qcom_icc_node xm_pcie3_0 = {\n\t.name = \"xm_pcie3_0\",\n\t.id = SM8250_MASTER_PCIE,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM8250_SLAVE_ANOC_PCIE_GEM_NOC },\n};\n\nstatic struct qcom_icc_node xm_pcie3_1 = {\n\t.name = \"xm_pcie3_1\",\n\t.id = SM8250_MASTER_PCIE_1,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM8250_SLAVE_ANOC_PCIE_GEM_NOC },\n};\n\nstatic struct qcom_icc_node xm_qdss_etr = {\n\t.name = \"xm_qdss_etr\",\n\t.id = SM8250_MASTER_QDSS_ETR,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM8250_A2NOC_SNOC_SLV },\n};\n\nstatic struct qcom_icc_node xm_sdc2 = {\n\t.name = \"xm_sdc2\",\n\t.id = SM8250_MASTER_SDCC_2,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM8250_A2NOC_SNOC_SLV },\n};\n\nstatic struct qcom_icc_node xm_ufs_card = {\n\t.name = \"xm_ufs_card\",\n\t.id = SM8250_MASTER_UFS_CARD,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM8250_A2NOC_SNOC_SLV },\n};\n\nstatic struct qcom_icc_node qnm_npu = {\n\t.name = \"qnm_npu\",\n\t.id = SM8250_MASTER_NPU,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM8250_SLAVE_CDSP_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qnm_snoc = {\n\t.name = \"qnm_snoc\",\n\t.id = SM8250_SNOC_CNOC_MAS,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 49,\n\t.links = { SM8250_SLAVE_CDSP_CFG,\n\t\t   SM8250_SLAVE_CAMERA_CFG,\n\t\t   SM8250_SLAVE_TLMM_SOUTH,\n\t\t   SM8250_SLAVE_TLMM_NORTH,\n\t\t   SM8250_SLAVE_SDCC_4,\n\t\t   SM8250_SLAVE_TLMM_WEST,\n\t\t   SM8250_SLAVE_SDCC_2,\n\t\t   SM8250_SLAVE_CNOC_MNOC_CFG,\n\t\t   SM8250_SLAVE_UFS_MEM_CFG,\n\t\t   SM8250_SLAVE_SNOC_CFG,\n\t\t   SM8250_SLAVE_PDM,\n\t\t   SM8250_SLAVE_CX_RDPM,\n\t\t   SM8250_SLAVE_PCIE_1_CFG,\n\t\t   SM8250_SLAVE_A2NOC_CFG,\n\t\t   SM8250_SLAVE_QDSS_CFG,\n\t\t   SM8250_SLAVE_DISPLAY_CFG,\n\t\t   SM8250_SLAVE_PCIE_2_CFG,\n\t\t   SM8250_SLAVE_TCSR,\n\t\t   SM8250_SLAVE_DCC_CFG,\n\t\t   SM8250_SLAVE_CNOC_DDRSS,\n\t\t   SM8250_SLAVE_IPC_ROUTER_CFG,\n\t\t   SM8250_SLAVE_PCIE_0_CFG,\n\t\t   SM8250_SLAVE_RBCPR_MMCX_CFG,\n\t\t   SM8250_SLAVE_NPU_CFG,\n\t\t   SM8250_SLAVE_AHB2PHY_SOUTH,\n\t\t   SM8250_SLAVE_AHB2PHY_NORTH,\n\t\t   SM8250_SLAVE_GRAPHICS_3D_CFG,\n\t\t   SM8250_SLAVE_VENUS_CFG,\n\t\t   SM8250_SLAVE_TSIF,\n\t\t   SM8250_SLAVE_IPA_CFG,\n\t\t   SM8250_SLAVE_IMEM_CFG,\n\t\t   SM8250_SLAVE_USB3,\n\t\t   SM8250_SLAVE_SERVICE_CNOC,\n\t\t   SM8250_SLAVE_UFS_CARD_CFG,\n\t\t   SM8250_SLAVE_USB3_1,\n\t\t   SM8250_SLAVE_LPASS,\n\t\t   SM8250_SLAVE_RBCPR_CX_CFG,\n\t\t   SM8250_SLAVE_A1NOC_CFG,\n\t\t   SM8250_SLAVE_AOSS,\n\t\t   SM8250_SLAVE_PRNG,\n\t\t   SM8250_SLAVE_VSENSE_CTRL_CFG,\n\t\t   SM8250_SLAVE_QSPI_0,\n\t\t   SM8250_SLAVE_CRYPTO_0_CFG,\n\t\t   SM8250_SLAVE_PIMEM_CFG,\n\t\t   SM8250_SLAVE_RBCPR_MX_CFG,\n\t\t   SM8250_SLAVE_QUP_0,\n\t\t   SM8250_SLAVE_QUP_1,\n\t\t   SM8250_SLAVE_QUP_2,\n\t\t   SM8250_SLAVE_CLK_CTL\n\t},\n};\n\nstatic struct qcom_icc_node xm_qdss_dap = {\n\t.name = \"xm_qdss_dap\",\n\t.id = SM8250_MASTER_QDSS_DAP,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 50,\n\t.links = { SM8250_SLAVE_CDSP_CFG,\n\t\t   SM8250_SLAVE_CAMERA_CFG,\n\t\t   SM8250_SLAVE_TLMM_SOUTH,\n\t\t   SM8250_SLAVE_TLMM_NORTH,\n\t\t   SM8250_SLAVE_SDCC_4,\n\t\t   SM8250_SLAVE_TLMM_WEST,\n\t\t   SM8250_SLAVE_SDCC_2,\n\t\t   SM8250_SLAVE_CNOC_MNOC_CFG,\n\t\t   SM8250_SLAVE_UFS_MEM_CFG,\n\t\t   SM8250_SLAVE_SNOC_CFG,\n\t\t   SM8250_SLAVE_PDM,\n\t\t   SM8250_SLAVE_CX_RDPM,\n\t\t   SM8250_SLAVE_PCIE_1_CFG,\n\t\t   SM8250_SLAVE_A2NOC_CFG,\n\t\t   SM8250_SLAVE_QDSS_CFG,\n\t\t   SM8250_SLAVE_DISPLAY_CFG,\n\t\t   SM8250_SLAVE_PCIE_2_CFG,\n\t\t   SM8250_SLAVE_TCSR,\n\t\t   SM8250_SLAVE_DCC_CFG,\n\t\t   SM8250_SLAVE_CNOC_DDRSS,\n\t\t   SM8250_SLAVE_IPC_ROUTER_CFG,\n\t\t   SM8250_SLAVE_CNOC_A2NOC,\n\t\t   SM8250_SLAVE_PCIE_0_CFG,\n\t\t   SM8250_SLAVE_RBCPR_MMCX_CFG,\n\t\t   SM8250_SLAVE_NPU_CFG,\n\t\t   SM8250_SLAVE_AHB2PHY_SOUTH,\n\t\t   SM8250_SLAVE_AHB2PHY_NORTH,\n\t\t   SM8250_SLAVE_GRAPHICS_3D_CFG,\n\t\t   SM8250_SLAVE_VENUS_CFG,\n\t\t   SM8250_SLAVE_TSIF,\n\t\t   SM8250_SLAVE_IPA_CFG,\n\t\t   SM8250_SLAVE_IMEM_CFG,\n\t\t   SM8250_SLAVE_USB3,\n\t\t   SM8250_SLAVE_SERVICE_CNOC,\n\t\t   SM8250_SLAVE_UFS_CARD_CFG,\n\t\t   SM8250_SLAVE_USB3_1,\n\t\t   SM8250_SLAVE_LPASS,\n\t\t   SM8250_SLAVE_RBCPR_CX_CFG,\n\t\t   SM8250_SLAVE_A1NOC_CFG,\n\t\t   SM8250_SLAVE_AOSS,\n\t\t   SM8250_SLAVE_PRNG,\n\t\t   SM8250_SLAVE_VSENSE_CTRL_CFG,\n\t\t   SM8250_SLAVE_QSPI_0,\n\t\t   SM8250_SLAVE_CRYPTO_0_CFG,\n\t\t   SM8250_SLAVE_PIMEM_CFG,\n\t\t   SM8250_SLAVE_RBCPR_MX_CFG,\n\t\t   SM8250_SLAVE_QUP_0,\n\t\t   SM8250_SLAVE_QUP_1,\n\t\t   SM8250_SLAVE_QUP_2,\n\t\t   SM8250_SLAVE_CLK_CTL\n\t},\n};\n\nstatic struct qcom_icc_node qhm_cnoc_dc_noc = {\n\t.name = \"qhm_cnoc_dc_noc\",\n\t.id = SM8250_MASTER_CNOC_DC_NOC,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 2,\n\t.links = { SM8250_SLAVE_GEM_NOC_CFG,\n\t\t   SM8250_SLAVE_LLCC_CFG\n\t},\n};\n\nstatic struct qcom_icc_node alm_gpu_tcu = {\n\t.name = \"alm_gpu_tcu\",\n\t.id = SM8250_MASTER_GPU_TCU,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 2,\n\t.links = { SM8250_SLAVE_LLCC,\n\t\t   SM8250_SLAVE_GEM_NOC_SNOC\n\t},\n};\n\nstatic struct qcom_icc_node alm_sys_tcu = {\n\t.name = \"alm_sys_tcu\",\n\t.id = SM8250_MASTER_SYS_TCU,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 2,\n\t.links = { SM8250_SLAVE_LLCC,\n\t\t   SM8250_SLAVE_GEM_NOC_SNOC\n\t},\n};\n\nstatic struct qcom_icc_node chm_apps = {\n\t.name = \"chm_apps\",\n\t.id = SM8250_MASTER_AMPSS_M0,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 3,\n\t.links = { SM8250_SLAVE_LLCC,\n\t\t   SM8250_SLAVE_GEM_NOC_SNOC,\n\t\t   SM8250_SLAVE_MEM_NOC_PCIE_SNOC\n\t},\n};\n\nstatic struct qcom_icc_node qhm_gemnoc_cfg = {\n\t.name = \"qhm_gemnoc_cfg\",\n\t.id = SM8250_MASTER_GEM_NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 3,\n\t.links = { SM8250_SLAVE_SERVICE_GEM_NOC_2,\n\t\t   SM8250_SLAVE_SERVICE_GEM_NOC_1,\n\t\t   SM8250_SLAVE_SERVICE_GEM_NOC\n\t},\n};\n\nstatic struct qcom_icc_node qnm_cmpnoc = {\n\t.name = \"qnm_cmpnoc\",\n\t.id = SM8250_MASTER_COMPUTE_NOC,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 2,\n\t.links = { SM8250_SLAVE_LLCC,\n\t\t   SM8250_SLAVE_GEM_NOC_SNOC\n\t},\n};\n\nstatic struct qcom_icc_node qnm_gpu = {\n\t.name = \"qnm_gpu\",\n\t.id = SM8250_MASTER_GRAPHICS_3D,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 2,\n\t.links = { SM8250_SLAVE_LLCC,\n\t\t   SM8250_SLAVE_GEM_NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qnm_mnoc_hf = {\n\t.name = \"qnm_mnoc_hf\",\n\t.id = SM8250_MASTER_MNOC_HF_MEM_NOC,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM8250_SLAVE_LLCC },\n};\n\nstatic struct qcom_icc_node qnm_mnoc_sf = {\n\t.name = \"qnm_mnoc_sf\",\n\t.id = SM8250_MASTER_MNOC_SF_MEM_NOC,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 2,\n\t.links = { SM8250_SLAVE_LLCC,\n\t\t   SM8250_SLAVE_GEM_NOC_SNOC\n\t},\n};\n\nstatic struct qcom_icc_node qnm_pcie = {\n\t.name = \"qnm_pcie\",\n\t.id = SM8250_MASTER_ANOC_PCIE_GEM_NOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 2,\n\t.links = { SM8250_SLAVE_LLCC,\n\t\t   SM8250_SLAVE_GEM_NOC_SNOC\n\t},\n};\n\nstatic struct qcom_icc_node qnm_snoc_gc = {\n\t.name = \"qnm_snoc_gc\",\n\t.id = SM8250_MASTER_SNOC_GC_MEM_NOC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM8250_SLAVE_LLCC },\n};\n\nstatic struct qcom_icc_node qnm_snoc_sf = {\n\t.name = \"qnm_snoc_sf\",\n\t.id = SM8250_MASTER_SNOC_SF_MEM_NOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 3,\n\t.links = { SM8250_SLAVE_LLCC,\n\t\t   SM8250_SLAVE_GEM_NOC_SNOC,\n\t\t   SM8250_SLAVE_MEM_NOC_PCIE_SNOC\n\t},\n};\n\nstatic struct qcom_icc_node llcc_mc = {\n\t.name = \"llcc_mc\",\n\t.id = SM8250_MASTER_LLCC,\n\t.channels = 4,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8250_SLAVE_EBI_CH0 },\n};\n\nstatic struct qcom_icc_node qhm_mnoc_cfg = {\n\t.name = \"qhm_mnoc_cfg\",\n\t.id = SM8250_MASTER_CNOC_MNOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8250_SLAVE_SERVICE_MNOC },\n};\n\nstatic struct qcom_icc_node qnm_camnoc_hf = {\n\t.name = \"qnm_camnoc_hf\",\n\t.id = SM8250_MASTER_CAMNOC_HF,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM8250_SLAVE_MNOC_HF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qnm_camnoc_icp = {\n\t.name = \"qnm_camnoc_icp\",\n\t.id = SM8250_MASTER_CAMNOC_ICP,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM8250_SLAVE_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qnm_camnoc_sf = {\n\t.name = \"qnm_camnoc_sf\",\n\t.id = SM8250_MASTER_CAMNOC_SF,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM8250_SLAVE_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qnm_video0 = {\n\t.name = \"qnm_video0\",\n\t.id = SM8250_MASTER_VIDEO_P0,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM8250_SLAVE_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qnm_video1 = {\n\t.name = \"qnm_video1\",\n\t.id = SM8250_MASTER_VIDEO_P1,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM8250_SLAVE_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qnm_video_cvp = {\n\t.name = \"qnm_video_cvp\",\n\t.id = SM8250_MASTER_VIDEO_PROC,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM8250_SLAVE_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qxm_mdp0 = {\n\t.name = \"qxm_mdp0\",\n\t.id = SM8250_MASTER_MDP_PORT0,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM8250_SLAVE_MNOC_HF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qxm_mdp1 = {\n\t.name = \"qxm_mdp1\",\n\t.id = SM8250_MASTER_MDP_PORT1,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM8250_SLAVE_MNOC_HF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qxm_rot = {\n\t.name = \"qxm_rot\",\n\t.id = SM8250_MASTER_ROTATOR,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM8250_SLAVE_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node amm_npu_sys = {\n\t.name = \"amm_npu_sys\",\n\t.id = SM8250_MASTER_NPU_SYS,\n\t.channels = 4,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM8250_SLAVE_NPU_COMPUTE_NOC },\n};\n\nstatic struct qcom_icc_node amm_npu_sys_cdp_w = {\n\t.name = \"amm_npu_sys_cdp_w\",\n\t.id = SM8250_MASTER_NPU_CDP,\n\t.channels = 2,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SM8250_SLAVE_NPU_COMPUTE_NOC },\n};\n\nstatic struct qcom_icc_node qhm_cfg = {\n\t.name = \"qhm_cfg\",\n\t.id = SM8250_MASTER_NPU_NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 9,\n\t.links = { SM8250_SLAVE_SERVICE_NPU_NOC,\n\t\t   SM8250_SLAVE_ISENSE_CFG,\n\t\t   SM8250_SLAVE_NPU_LLM_CFG,\n\t\t   SM8250_SLAVE_NPU_INT_DMA_BWMON_CFG,\n\t\t   SM8250_SLAVE_NPU_CP,\n\t\t   SM8250_SLAVE_NPU_TCM,\n\t\t   SM8250_SLAVE_NPU_CAL_DP0,\n\t\t   SM8250_SLAVE_NPU_CAL_DP1,\n\t\t   SM8250_SLAVE_NPU_DPM\n\t},\n};\n\nstatic struct qcom_icc_node qhm_snoc_cfg = {\n\t.name = \"qhm_snoc_cfg\",\n\t.id = SM8250_MASTER_SNOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8250_SLAVE_SERVICE_SNOC },\n};\n\nstatic struct qcom_icc_node qnm_aggre1_noc = {\n\t.name = \"qnm_aggre1_noc\",\n\t.id = SM8250_A1NOC_SNOC_MAS,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SM8250_SLAVE_SNOC_GEM_NOC_SF },\n};\n\nstatic struct qcom_icc_node qnm_aggre2_noc = {\n\t.name = \"qnm_aggre2_noc\",\n\t.id = SM8250_A2NOC_SNOC_MAS,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SM8250_SLAVE_SNOC_GEM_NOC_SF },\n};\n\nstatic struct qcom_icc_node qnm_gemnoc = {\n\t.name = \"qnm_gemnoc\",\n\t.id = SM8250_MASTER_GEM_NOC_SNOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 6,\n\t.links = { SM8250_SLAVE_PIMEM,\n\t\t   SM8250_SLAVE_OCIMEM,\n\t\t   SM8250_SLAVE_APPSS,\n\t\t   SM8250_SNOC_CNOC_SLV,\n\t\t   SM8250_SLAVE_TCU,\n\t\t   SM8250_SLAVE_QDSS_STM\n\t},\n};\n\nstatic struct qcom_icc_node qnm_gemnoc_pcie = {\n\t.name = \"qnm_gemnoc_pcie\",\n\t.id = SM8250_MASTER_GEM_NOC_PCIE_SNOC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 3,\n\t.links = { SM8250_SLAVE_PCIE_2,\n\t\t   SM8250_SLAVE_PCIE_0,\n\t\t   SM8250_SLAVE_PCIE_1\n\t},\n};\n\nstatic struct qcom_icc_node qxm_pimem = {\n\t.name = \"qxm_pimem\",\n\t.id = SM8250_MASTER_PIMEM,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM8250_SLAVE_SNOC_GEM_NOC_GC },\n};\n\nstatic struct qcom_icc_node xm_gic = {\n\t.name = \"xm_gic\",\n\t.id = SM8250_MASTER_GIC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM8250_SLAVE_SNOC_GEM_NOC_GC },\n};\n\nstatic struct qcom_icc_node qns_a1noc_snoc = {\n\t.name = \"qns_a1noc_snoc\",\n\t.id = SM8250_A1NOC_SNOC_SLV,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SM8250_A1NOC_SNOC_MAS },\n};\n\nstatic struct qcom_icc_node qns_pcie_modem_mem_noc = {\n\t.name = \"qns_pcie_modem_mem_noc\",\n\t.id = SM8250_SLAVE_ANOC_PCIE_GEM_NOC_1,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SM8250_MASTER_ANOC_PCIE_GEM_NOC },\n};\n\nstatic struct qcom_icc_node srvc_aggre1_noc = {\n\t.name = \"srvc_aggre1_noc\",\n\t.id = SM8250_SLAVE_SERVICE_A1NOC,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qns_a2noc_snoc = {\n\t.name = \"qns_a2noc_snoc\",\n\t.id = SM8250_A2NOC_SNOC_SLV,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SM8250_A2NOC_SNOC_MAS },\n};\n\nstatic struct qcom_icc_node qns_pcie_mem_noc = {\n\t.name = \"qns_pcie_mem_noc\",\n\t.id = SM8250_SLAVE_ANOC_PCIE_GEM_NOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SM8250_MASTER_ANOC_PCIE_GEM_NOC },\n};\n\nstatic struct qcom_icc_node srvc_aggre2_noc = {\n\t.name = \"srvc_aggre2_noc\",\n\t.id = SM8250_SLAVE_SERVICE_A2NOC,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qns_cdsp_mem_noc = {\n\t.name = \"qns_cdsp_mem_noc\",\n\t.id = SM8250_SLAVE_CDSP_MEM_NOC,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM8250_MASTER_COMPUTE_NOC },\n};\n\nstatic struct qcom_icc_node qhs_a1_noc_cfg = {\n\t.name = \"qhs_a1_noc_cfg\",\n\t.id = SM8250_SLAVE_A1NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8250_MASTER_A1NOC_CFG },\n};\n\nstatic struct qcom_icc_node qhs_a2_noc_cfg = {\n\t.name = \"qhs_a2_noc_cfg\",\n\t.id = SM8250_SLAVE_A2NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8250_MASTER_A2NOC_CFG },\n};\n\nstatic struct qcom_icc_node qhs_ahb2phy0 = {\n\t.name = \"qhs_ahb2phy0\",\n\t.id = SM8250_SLAVE_AHB2PHY_SOUTH,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_ahb2phy1 = {\n\t.name = \"qhs_ahb2phy1\",\n\t.id = SM8250_SLAVE_AHB2PHY_NORTH,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_aoss = {\n\t.name = \"qhs_aoss\",\n\t.id = SM8250_SLAVE_AOSS,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_camera_cfg = {\n\t.name = \"qhs_camera_cfg\",\n\t.id = SM8250_SLAVE_CAMERA_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_clk_ctl = {\n\t.name = \"qhs_clk_ctl\",\n\t.id = SM8250_SLAVE_CLK_CTL,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_compute_dsp = {\n\t.name = \"qhs_compute_dsp\",\n\t.id = SM8250_SLAVE_CDSP_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_cpr_cx = {\n\t.name = \"qhs_cpr_cx\",\n\t.id = SM8250_SLAVE_RBCPR_CX_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_cpr_mmcx = {\n\t.name = \"qhs_cpr_mmcx\",\n\t.id = SM8250_SLAVE_RBCPR_MMCX_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_cpr_mx = {\n\t.name = \"qhs_cpr_mx\",\n\t.id = SM8250_SLAVE_RBCPR_MX_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_crypto0_cfg = {\n\t.name = \"qhs_crypto0_cfg\",\n\t.id = SM8250_SLAVE_CRYPTO_0_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_cx_rdpm = {\n\t.name = \"qhs_cx_rdpm\",\n\t.id = SM8250_SLAVE_CX_RDPM,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_dcc_cfg = {\n\t.name = \"qhs_dcc_cfg\",\n\t.id = SM8250_SLAVE_DCC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_ddrss_cfg = {\n\t.name = \"qhs_ddrss_cfg\",\n\t.id = SM8250_SLAVE_CNOC_DDRSS,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8250_MASTER_CNOC_DC_NOC },\n};\n\nstatic struct qcom_icc_node qhs_display_cfg = {\n\t.name = \"qhs_display_cfg\",\n\t.id = SM8250_SLAVE_DISPLAY_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_gpuss_cfg = {\n\t.name = \"qhs_gpuss_cfg\",\n\t.id = SM8250_SLAVE_GRAPHICS_3D_CFG,\n\t.channels = 1,\n\t.buswidth = 8,\n};\n\nstatic struct qcom_icc_node qhs_imem_cfg = {\n\t.name = \"qhs_imem_cfg\",\n\t.id = SM8250_SLAVE_IMEM_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_ipa = {\n\t.name = \"qhs_ipa\",\n\t.id = SM8250_SLAVE_IPA_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_ipc_router = {\n\t.name = \"qhs_ipc_router\",\n\t.id = SM8250_SLAVE_IPC_ROUTER_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_lpass_cfg = {\n\t.name = \"qhs_lpass_cfg\",\n\t.id = SM8250_SLAVE_LPASS,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_mnoc_cfg = {\n\t.name = \"qhs_mnoc_cfg\",\n\t.id = SM8250_SLAVE_CNOC_MNOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8250_MASTER_CNOC_MNOC_CFG },\n};\n\nstatic struct qcom_icc_node qhs_npu_cfg = {\n\t.name = \"qhs_npu_cfg\",\n\t.id = SM8250_SLAVE_NPU_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8250_MASTER_NPU_NOC_CFG },\n};\n\nstatic struct qcom_icc_node qhs_pcie0_cfg = {\n\t.name = \"qhs_pcie0_cfg\",\n\t.id = SM8250_SLAVE_PCIE_0_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_pcie1_cfg = {\n\t.name = \"qhs_pcie1_cfg\",\n\t.id = SM8250_SLAVE_PCIE_1_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_pcie_modem_cfg = {\n\t.name = \"qhs_pcie_modem_cfg\",\n\t.id = SM8250_SLAVE_PCIE_2_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_pdm = {\n\t.name = \"qhs_pdm\",\n\t.id = SM8250_SLAVE_PDM,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_pimem_cfg = {\n\t.name = \"qhs_pimem_cfg\",\n\t.id = SM8250_SLAVE_PIMEM_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_prng = {\n\t.name = \"qhs_prng\",\n\t.id = SM8250_SLAVE_PRNG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_qdss_cfg = {\n\t.name = \"qhs_qdss_cfg\",\n\t.id = SM8250_SLAVE_QDSS_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_qspi = {\n\t.name = \"qhs_qspi\",\n\t.id = SM8250_SLAVE_QSPI_0,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_qup0 = {\n\t.name = \"qhs_qup0\",\n\t.id = SM8250_SLAVE_QUP_0,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_qup1 = {\n\t.name = \"qhs_qup1\",\n\t.id = SM8250_SLAVE_QUP_1,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_qup2 = {\n\t.name = \"qhs_qup2\",\n\t.id = SM8250_SLAVE_QUP_2,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_sdc2 = {\n\t.name = \"qhs_sdc2\",\n\t.id = SM8250_SLAVE_SDCC_2,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_sdc4 = {\n\t.name = \"qhs_sdc4\",\n\t.id = SM8250_SLAVE_SDCC_4,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_snoc_cfg = {\n\t.name = \"qhs_snoc_cfg\",\n\t.id = SM8250_SLAVE_SNOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8250_MASTER_SNOC_CFG },\n};\n\nstatic struct qcom_icc_node qhs_tcsr = {\n\t.name = \"qhs_tcsr\",\n\t.id = SM8250_SLAVE_TCSR,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_tlmm0 = {\n\t.name = \"qhs_tlmm0\",\n\t.id = SM8250_SLAVE_TLMM_NORTH,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_tlmm1 = {\n\t.name = \"qhs_tlmm1\",\n\t.id = SM8250_SLAVE_TLMM_SOUTH,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_tlmm2 = {\n\t.name = \"qhs_tlmm2\",\n\t.id = SM8250_SLAVE_TLMM_WEST,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_tsif = {\n\t.name = \"qhs_tsif\",\n\t.id = SM8250_SLAVE_TSIF,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_ufs_card_cfg = {\n\t.name = \"qhs_ufs_card_cfg\",\n\t.id = SM8250_SLAVE_UFS_CARD_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_ufs_mem_cfg = {\n\t.name = \"qhs_ufs_mem_cfg\",\n\t.id = SM8250_SLAVE_UFS_MEM_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_usb3_0 = {\n\t.name = \"qhs_usb3_0\",\n\t.id = SM8250_SLAVE_USB3,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_usb3_1 = {\n\t.name = \"qhs_usb3_1\",\n\t.id = SM8250_SLAVE_USB3_1,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_venus_cfg = {\n\t.name = \"qhs_venus_cfg\",\n\t.id = SM8250_SLAVE_VENUS_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_vsense_ctrl_cfg = {\n\t.name = \"qhs_vsense_ctrl_cfg\",\n\t.id = SM8250_SLAVE_VSENSE_CTRL_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qns_cnoc_a2noc = {\n\t.name = \"qns_cnoc_a2noc\",\n\t.id = SM8250_SLAVE_CNOC_A2NOC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM8250_MASTER_CNOC_A2NOC },\n};\n\nstatic struct qcom_icc_node srvc_cnoc = {\n\t.name = \"srvc_cnoc\",\n\t.id = SM8250_SLAVE_SERVICE_CNOC,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_llcc = {\n\t.name = \"qhs_llcc\",\n\t.id = SM8250_SLAVE_LLCC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_memnoc = {\n\t.name = \"qhs_memnoc\",\n\t.id = SM8250_SLAVE_GEM_NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8250_MASTER_GEM_NOC_CFG },\n};\n\nstatic struct qcom_icc_node qns_gem_noc_snoc = {\n\t.name = \"qns_gem_noc_snoc\",\n\t.id = SM8250_SLAVE_GEM_NOC_SNOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SM8250_MASTER_GEM_NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qns_llcc = {\n\t.name = \"qns_llcc\",\n\t.id = SM8250_SLAVE_LLCC,\n\t.channels = 4,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SM8250_MASTER_LLCC },\n};\n\nstatic struct qcom_icc_node qns_sys_pcie = {\n\t.name = \"qns_sys_pcie\",\n\t.id = SM8250_SLAVE_MEM_NOC_PCIE_SNOC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM8250_MASTER_GEM_NOC_PCIE_SNOC },\n};\n\nstatic struct qcom_icc_node srvc_even_gemnoc = {\n\t.name = \"srvc_even_gemnoc\",\n\t.id = SM8250_SLAVE_SERVICE_GEM_NOC_1,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node srvc_odd_gemnoc = {\n\t.name = \"srvc_odd_gemnoc\",\n\t.id = SM8250_SLAVE_SERVICE_GEM_NOC_2,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node srvc_sys_gemnoc = {\n\t.name = \"srvc_sys_gemnoc\",\n\t.id = SM8250_SLAVE_SERVICE_GEM_NOC,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node ebi = {\n\t.name = \"ebi\",\n\t.id = SM8250_SLAVE_EBI_CH0,\n\t.channels = 4,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qns_mem_noc_hf = {\n\t.name = \"qns_mem_noc_hf\",\n\t.id = SM8250_SLAVE_MNOC_HF_MEM_NOC,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM8250_MASTER_MNOC_HF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qns_mem_noc_sf = {\n\t.name = \"qns_mem_noc_sf\",\n\t.id = SM8250_SLAVE_MNOC_SF_MEM_NOC,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SM8250_MASTER_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node srvc_mnoc = {\n\t.name = \"srvc_mnoc\",\n\t.id = SM8250_SLAVE_SERVICE_MNOC,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_cal_dp0 = {\n\t.name = \"qhs_cal_dp0\",\n\t.id = SM8250_SLAVE_NPU_CAL_DP0,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_cal_dp1 = {\n\t.name = \"qhs_cal_dp1\",\n\t.id = SM8250_SLAVE_NPU_CAL_DP1,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_cp = {\n\t.name = \"qhs_cp\",\n\t.id = SM8250_SLAVE_NPU_CP,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_dma_bwmon = {\n\t.name = \"qhs_dma_bwmon\",\n\t.id = SM8250_SLAVE_NPU_INT_DMA_BWMON_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_dpm = {\n\t.name = \"qhs_dpm\",\n\t.id = SM8250_SLAVE_NPU_DPM,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_isense = {\n\t.name = \"qhs_isense\",\n\t.id = SM8250_SLAVE_ISENSE_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_llm = {\n\t.name = \"qhs_llm\",\n\t.id = SM8250_SLAVE_NPU_LLM_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_tcm = {\n\t.name = \"qhs_tcm\",\n\t.id = SM8250_SLAVE_NPU_TCM,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qns_npu_sys = {\n\t.name = \"qns_npu_sys\",\n\t.id = SM8250_SLAVE_NPU_COMPUTE_NOC,\n\t.channels = 2,\n\t.buswidth = 32,\n};\n\nstatic struct qcom_icc_node srvc_noc = {\n\t.name = \"srvc_noc\",\n\t.id = SM8250_SLAVE_SERVICE_NPU_NOC,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_apss = {\n\t.name = \"qhs_apss\",\n\t.id = SM8250_SLAVE_APPSS,\n\t.channels = 1,\n\t.buswidth = 8,\n};\n\nstatic struct qcom_icc_node qns_cnoc = {\n\t.name = \"qns_cnoc\",\n\t.id = SM8250_SNOC_CNOC_SLV,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM8250_SNOC_CNOC_MAS },\n};\n\nstatic struct qcom_icc_node qns_gemnoc_gc = {\n\t.name = \"qns_gemnoc_gc\",\n\t.id = SM8250_SLAVE_SNOC_GEM_NOC_GC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SM8250_MASTER_SNOC_GC_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qns_gemnoc_sf = {\n\t.name = \"qns_gemnoc_sf\",\n\t.id = SM8250_SLAVE_SNOC_GEM_NOC_SF,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SM8250_MASTER_SNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qxs_imem = {\n\t.name = \"qxs_imem\",\n\t.id = SM8250_SLAVE_OCIMEM,\n\t.channels = 1,\n\t.buswidth = 8,\n};\n\nstatic struct qcom_icc_node qxs_pimem = {\n\t.name = \"qxs_pimem\",\n\t.id = SM8250_SLAVE_PIMEM,\n\t.channels = 1,\n\t.buswidth = 8,\n};\n\nstatic struct qcom_icc_node srvc_snoc = {\n\t.name = \"srvc_snoc\",\n\t.id = SM8250_SLAVE_SERVICE_SNOC,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node xs_pcie_0 = {\n\t.name = \"xs_pcie_0\",\n\t.id = SM8250_SLAVE_PCIE_0,\n\t.channels = 1,\n\t.buswidth = 8,\n};\n\nstatic struct qcom_icc_node xs_pcie_1 = {\n\t.name = \"xs_pcie_1\",\n\t.id = SM8250_SLAVE_PCIE_1,\n\t.channels = 1,\n\t.buswidth = 8,\n};\n\nstatic struct qcom_icc_node xs_pcie_modem = {\n\t.name = \"xs_pcie_modem\",\n\t.id = SM8250_SLAVE_PCIE_2,\n\t.channels = 1,\n\t.buswidth = 8,\n};\n\nstatic struct qcom_icc_node xs_qdss_stm = {\n\t.name = \"xs_qdss_stm\",\n\t.id = SM8250_SLAVE_QDSS_STM,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node xs_sys_tcu_cfg = {\n\t.name = \"xs_sys_tcu_cfg\",\n\t.id = SM8250_SLAVE_TCU,\n\t.channels = 1,\n\t.buswidth = 8,\n};\n\nstatic struct qcom_icc_node qup0_core_master = {\n\t.name = \"qup0_core_master\",\n\t.id = SM8250_MASTER_QUP_CORE_0,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8250_SLAVE_QUP_CORE_0 },\n};\n\nstatic struct qcom_icc_node qup1_core_master = {\n\t.name = \"qup1_core_master\",\n\t.id = SM8250_MASTER_QUP_CORE_1,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8250_SLAVE_QUP_CORE_1 },\n};\n\nstatic struct qcom_icc_node qup2_core_master = {\n\t.name = \"qup2_core_master\",\n\t.id = SM8250_MASTER_QUP_CORE_2,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SM8250_SLAVE_QUP_CORE_2 },\n};\n\nstatic struct qcom_icc_node qup0_core_slave = {\n\t.name = \"qup0_core_slave\",\n\t.id = SM8250_SLAVE_QUP_CORE_0,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qup1_core_slave = {\n\t.name = \"qup1_core_slave\",\n\t.id = SM8250_SLAVE_QUP_CORE_1,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qup2_core_slave = {\n\t.name = \"qup2_core_slave\",\n\t.id = SM8250_SLAVE_QUP_CORE_2,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_bcm bcm_acv = {\n\t.name = \"ACV\",\n\t.enable_mask = BIT(3),\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &ebi },\n};\n\nstatic struct qcom_icc_bcm bcm_mc0 = {\n\t.name = \"MC0\",\n\t.keepalive = true,\n\t.num_nodes = 1,\n\t.nodes = { &ebi },\n};\n\nstatic struct qcom_icc_bcm bcm_sh0 = {\n\t.name = \"SH0\",\n\t.keepalive = true,\n\t.num_nodes = 1,\n\t.nodes = { &qns_llcc },\n};\n\nstatic struct qcom_icc_bcm bcm_mm0 = {\n\t.name = \"MM0\",\n\t.keepalive = true,\n\t.num_nodes = 1,\n\t.nodes = { &qns_mem_noc_hf },\n};\n\nstatic struct qcom_icc_bcm bcm_ce0 = {\n\t.name = \"CE0\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &qxm_crypto },\n};\n\nstatic struct qcom_icc_bcm bcm_mm1 = {\n\t.name = \"MM1\",\n\t.keepalive = false,\n\t.num_nodes = 3,\n\t.nodes = { &qnm_camnoc_hf, &qxm_mdp0, &qxm_mdp1 },\n};\n\nstatic struct qcom_icc_bcm bcm_sh2 = {\n\t.name = \"SH2\",\n\t.keepalive = false,\n\t.num_nodes = 2,\n\t.nodes = { &alm_gpu_tcu, &alm_sys_tcu },\n};\n\nstatic struct qcom_icc_bcm bcm_mm2 = {\n\t.name = \"MM2\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &qns_mem_noc_sf },\n};\n\nstatic struct qcom_icc_bcm bcm_qup0 = {\n\t.name = \"QUP0\",\n\t.keepalive = false,\n\t.num_nodes = 3,\n\t.nodes = { &qup0_core_master, &qup1_core_master, &qup2_core_master },\n};\n\nstatic struct qcom_icc_bcm bcm_sh3 = {\n\t.name = \"SH3\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &qnm_cmpnoc },\n};\n\nstatic struct qcom_icc_bcm bcm_mm3 = {\n\t.name = \"MM3\",\n\t.keepalive = false,\n\t.num_nodes = 5,\n\t.nodes = { &qnm_camnoc_icp, &qnm_camnoc_sf, &qnm_video0, &qnm_video1, &qnm_video_cvp },\n};\n\nstatic struct qcom_icc_bcm bcm_sh4 = {\n\t.name = \"SH4\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &chm_apps },\n};\n\nstatic struct qcom_icc_bcm bcm_sn0 = {\n\t.name = \"SN0\",\n\t.keepalive = true,\n\t.num_nodes = 1,\n\t.nodes = { &qns_gemnoc_sf },\n};\n\nstatic struct qcom_icc_bcm bcm_co0 = {\n\t.name = \"CO0\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &qns_cdsp_mem_noc },\n};\n\nstatic struct qcom_icc_bcm bcm_cn0 = {\n\t.name = \"CN0\",\n\t.keepalive = true,\n\t.num_nodes = 52,\n\t.nodes = { &qnm_snoc,\n\t\t   &xm_qdss_dap,\n\t\t   &qhs_a1_noc_cfg,\n\t\t   &qhs_a2_noc_cfg,\n\t\t   &qhs_ahb2phy0,\n\t\t   &qhs_ahb2phy1,\n\t\t   &qhs_aoss,\n\t\t   &qhs_camera_cfg,\n\t\t   &qhs_clk_ctl,\n\t\t   &qhs_compute_dsp,\n\t\t   &qhs_cpr_cx,\n\t\t   &qhs_cpr_mmcx,\n\t\t   &qhs_cpr_mx,\n\t\t   &qhs_crypto0_cfg,\n\t\t   &qhs_cx_rdpm,\n\t\t   &qhs_dcc_cfg,\n\t\t   &qhs_ddrss_cfg,\n\t\t   &qhs_display_cfg,\n\t\t   &qhs_gpuss_cfg,\n\t\t   &qhs_imem_cfg,\n\t\t   &qhs_ipa,\n\t\t   &qhs_ipc_router,\n\t\t   &qhs_lpass_cfg,\n\t\t   &qhs_mnoc_cfg,\n\t\t   &qhs_npu_cfg,\n\t\t   &qhs_pcie0_cfg,\n\t\t   &qhs_pcie1_cfg,\n\t\t   &qhs_pcie_modem_cfg,\n\t\t   &qhs_pdm,\n\t\t   &qhs_pimem_cfg,\n\t\t   &qhs_prng,\n\t\t   &qhs_qdss_cfg,\n\t\t   &qhs_qspi,\n\t\t   &qhs_qup0,\n\t\t   &qhs_qup1,\n\t\t   &qhs_qup2,\n\t\t   &qhs_sdc2,\n\t\t   &qhs_sdc4,\n\t\t   &qhs_snoc_cfg,\n\t\t   &qhs_tcsr,\n\t\t   &qhs_tlmm0,\n\t\t   &qhs_tlmm1,\n\t\t   &qhs_tlmm2,\n\t\t   &qhs_tsif,\n\t\t   &qhs_ufs_card_cfg,\n\t\t   &qhs_ufs_mem_cfg,\n\t\t   &qhs_usb3_0,\n\t\t   &qhs_usb3_1,\n\t\t   &qhs_venus_cfg,\n\t\t   &qhs_vsense_ctrl_cfg,\n\t\t   &qns_cnoc_a2noc,\n\t\t   &srvc_cnoc\n\t},\n};\n\nstatic struct qcom_icc_bcm bcm_sn1 = {\n\t.name = \"SN1\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &qxs_imem },\n};\n\nstatic struct qcom_icc_bcm bcm_sn2 = {\n\t.name = \"SN2\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &qns_gemnoc_gc },\n};\n\nstatic struct qcom_icc_bcm bcm_co2 = {\n\t.name = \"CO2\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &qnm_npu },\n};\n\nstatic struct qcom_icc_bcm bcm_sn3 = {\n\t.name = \"SN3\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &qxs_pimem },\n};\n\nstatic struct qcom_icc_bcm bcm_sn4 = {\n\t.name = \"SN4\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &xs_qdss_stm },\n};\n\nstatic struct qcom_icc_bcm bcm_sn5 = {\n\t.name = \"SN5\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &xs_pcie_modem },\n};\n\nstatic struct qcom_icc_bcm bcm_sn6 = {\n\t.name = \"SN6\",\n\t.keepalive = false,\n\t.num_nodes = 2,\n\t.nodes = { &xs_pcie_0, &xs_pcie_1 },\n};\n\nstatic struct qcom_icc_bcm bcm_sn7 = {\n\t.name = \"SN7\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &qnm_aggre1_noc },\n};\n\nstatic struct qcom_icc_bcm bcm_sn8 = {\n\t.name = \"SN8\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &qnm_aggre2_noc },\n};\n\nstatic struct qcom_icc_bcm bcm_sn9 = {\n\t.name = \"SN9\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &qnm_gemnoc_pcie },\n};\n\nstatic struct qcom_icc_bcm bcm_sn11 = {\n\t.name = \"SN11\",\n\t.keepalive = false,\n\t.num_nodes = 1,\n\t.nodes = { &qnm_gemnoc },\n};\n\nstatic struct qcom_icc_bcm bcm_sn12 = {\n\t.name = \"SN12\",\n\t.keepalive = false,\n\t.num_nodes = 2,\n\t.nodes = { &qns_pcie_modem_mem_noc, &qns_pcie_mem_noc },\n};\n\nstatic struct qcom_icc_bcm * const aggre1_noc_bcms[] = {\n\t&bcm_sn12,\n};\n\nstatic struct qcom_icc_node * const aggre1_noc_nodes[] = {\n\t[MASTER_A1NOC_CFG] = &qhm_a1noc_cfg,\n\t[MASTER_QSPI_0] = &qhm_qspi,\n\t[MASTER_QUP_1] = &qhm_qup1,\n\t[MASTER_QUP_2] = &qhm_qup2,\n\t[MASTER_TSIF] = &qhm_tsif,\n\t[MASTER_PCIE_2] = &xm_pcie3_modem,\n\t[MASTER_SDCC_4] = &xm_sdc4,\n\t[MASTER_UFS_MEM] = &xm_ufs_mem,\n\t[MASTER_USB3] = &xm_usb3_0,\n\t[MASTER_USB3_1] = &xm_usb3_1,\n\t[A1NOC_SNOC_SLV] = &qns_a1noc_snoc,\n\t[SLAVE_ANOC_PCIE_GEM_NOC_1] = &qns_pcie_modem_mem_noc,\n\t[SLAVE_SERVICE_A1NOC] = &srvc_aggre1_noc,\n};\n\nstatic const struct qcom_icc_desc sm8250_aggre1_noc = {\n\t.nodes = aggre1_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(aggre1_noc_nodes),\n\t.bcms = aggre1_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(aggre1_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const aggre2_noc_bcms[] = {\n\t&bcm_ce0,\n\t&bcm_sn12,\n};\n\nstatic struct qcom_icc_bcm * const qup_virt_bcms[] = {\n\t&bcm_qup0,\n};\n\nstatic struct qcom_icc_node *qup_virt_nodes[] = {\n\t[MASTER_QUP_CORE_0] = &qup0_core_master,\n\t[MASTER_QUP_CORE_1] = &qup1_core_master,\n\t[MASTER_QUP_CORE_2] = &qup2_core_master,\n\t[SLAVE_QUP_CORE_0] = &qup0_core_slave,\n\t[SLAVE_QUP_CORE_1] = &qup1_core_slave,\n\t[SLAVE_QUP_CORE_2] = &qup2_core_slave,\n};\n\nstatic const struct qcom_icc_desc sm8250_qup_virt = {\n\t.nodes = qup_virt_nodes,\n\t.num_nodes = ARRAY_SIZE(qup_virt_nodes),\n\t.bcms = qup_virt_bcms,\n\t.num_bcms = ARRAY_SIZE(qup_virt_bcms),\n};\n\nstatic struct qcom_icc_node * const aggre2_noc_nodes[] = {\n\t[MASTER_A2NOC_CFG] = &qhm_a2noc_cfg,\n\t[MASTER_QDSS_BAM] = &qhm_qdss_bam,\n\t[MASTER_QUP_0] = &qhm_qup0,\n\t[MASTER_CNOC_A2NOC] = &qnm_cnoc,\n\t[MASTER_CRYPTO_CORE_0] = &qxm_crypto,\n\t[MASTER_IPA] = &qxm_ipa,\n\t[MASTER_PCIE] = &xm_pcie3_0,\n\t[MASTER_PCIE_1] = &xm_pcie3_1,\n\t[MASTER_QDSS_ETR] = &xm_qdss_etr,\n\t[MASTER_SDCC_2] = &xm_sdc2,\n\t[MASTER_UFS_CARD] = &xm_ufs_card,\n\t[A2NOC_SNOC_SLV] = &qns_a2noc_snoc,\n\t[SLAVE_ANOC_PCIE_GEM_NOC] = &qns_pcie_mem_noc,\n\t[SLAVE_SERVICE_A2NOC] = &srvc_aggre2_noc,\n};\n\nstatic const struct qcom_icc_desc sm8250_aggre2_noc = {\n\t.nodes = aggre2_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(aggre2_noc_nodes),\n\t.bcms = aggre2_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(aggre2_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const compute_noc_bcms[] = {\n\t&bcm_co0,\n\t&bcm_co2,\n};\n\nstatic struct qcom_icc_node * const compute_noc_nodes[] = {\n\t[MASTER_NPU] = &qnm_npu,\n\t[SLAVE_CDSP_MEM_NOC] = &qns_cdsp_mem_noc,\n};\n\nstatic const struct qcom_icc_desc sm8250_compute_noc = {\n\t.nodes = compute_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(compute_noc_nodes),\n\t.bcms = compute_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(compute_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const config_noc_bcms[] = {\n\t&bcm_cn0,\n};\n\nstatic struct qcom_icc_node * const config_noc_nodes[] = {\n\t[SNOC_CNOC_MAS] = &qnm_snoc,\n\t[MASTER_QDSS_DAP] = &xm_qdss_dap,\n\t[SLAVE_A1NOC_CFG] = &qhs_a1_noc_cfg,\n\t[SLAVE_A2NOC_CFG] = &qhs_a2_noc_cfg,\n\t[SLAVE_AHB2PHY_SOUTH] = &qhs_ahb2phy0,\n\t[SLAVE_AHB2PHY_NORTH] = &qhs_ahb2phy1,\n\t[SLAVE_AOSS] = &qhs_aoss,\n\t[SLAVE_CAMERA_CFG] = &qhs_camera_cfg,\n\t[SLAVE_CLK_CTL] = &qhs_clk_ctl,\n\t[SLAVE_CDSP_CFG] = &qhs_compute_dsp,\n\t[SLAVE_RBCPR_CX_CFG] = &qhs_cpr_cx,\n\t[SLAVE_RBCPR_MMCX_CFG] = &qhs_cpr_mmcx,\n\t[SLAVE_RBCPR_MX_CFG] = &qhs_cpr_mx,\n\t[SLAVE_CRYPTO_0_CFG] = &qhs_crypto0_cfg,\n\t[SLAVE_CX_RDPM] = &qhs_cx_rdpm,\n\t[SLAVE_DCC_CFG] = &qhs_dcc_cfg,\n\t[SLAVE_CNOC_DDRSS] = &qhs_ddrss_cfg,\n\t[SLAVE_DISPLAY_CFG] = &qhs_display_cfg,\n\t[SLAVE_GRAPHICS_3D_CFG] = &qhs_gpuss_cfg,\n\t[SLAVE_IMEM_CFG] = &qhs_imem_cfg,\n\t[SLAVE_IPA_CFG] = &qhs_ipa,\n\t[SLAVE_IPC_ROUTER_CFG] = &qhs_ipc_router,\n\t[SLAVE_LPASS] = &qhs_lpass_cfg,\n\t[SLAVE_CNOC_MNOC_CFG] = &qhs_mnoc_cfg,\n\t[SLAVE_NPU_CFG] = &qhs_npu_cfg,\n\t[SLAVE_PCIE_0_CFG] = &qhs_pcie0_cfg,\n\t[SLAVE_PCIE_1_CFG] = &qhs_pcie1_cfg,\n\t[SLAVE_PCIE_2_CFG] = &qhs_pcie_modem_cfg,\n\t[SLAVE_PDM] = &qhs_pdm,\n\t[SLAVE_PIMEM_CFG] = &qhs_pimem_cfg,\n\t[SLAVE_PRNG] = &qhs_prng,\n\t[SLAVE_QDSS_CFG] = &qhs_qdss_cfg,\n\t[SLAVE_QSPI_0] = &qhs_qspi,\n\t[SLAVE_QUP_0] = &qhs_qup0,\n\t[SLAVE_QUP_1] = &qhs_qup1,\n\t[SLAVE_QUP_2] = &qhs_qup2,\n\t[SLAVE_SDCC_2] = &qhs_sdc2,\n\t[SLAVE_SDCC_4] = &qhs_sdc4,\n\t[SLAVE_SNOC_CFG] = &qhs_snoc_cfg,\n\t[SLAVE_TCSR] = &qhs_tcsr,\n\t[SLAVE_TLMM_NORTH] = &qhs_tlmm0,\n\t[SLAVE_TLMM_SOUTH] = &qhs_tlmm1,\n\t[SLAVE_TLMM_WEST] = &qhs_tlmm2,\n\t[SLAVE_TSIF] = &qhs_tsif,\n\t[SLAVE_UFS_CARD_CFG] = &qhs_ufs_card_cfg,\n\t[SLAVE_UFS_MEM_CFG] = &qhs_ufs_mem_cfg,\n\t[SLAVE_USB3] = &qhs_usb3_0,\n\t[SLAVE_USB3_1] = &qhs_usb3_1,\n\t[SLAVE_VENUS_CFG] = &qhs_venus_cfg,\n\t[SLAVE_VSENSE_CTRL_CFG] = &qhs_vsense_ctrl_cfg,\n\t[SLAVE_CNOC_A2NOC] = &qns_cnoc_a2noc,\n\t[SLAVE_SERVICE_CNOC] = &srvc_cnoc,\n};\n\nstatic const struct qcom_icc_desc sm8250_config_noc = {\n\t.nodes = config_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(config_noc_nodes),\n\t.bcms = config_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(config_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const dc_noc_bcms[] = {\n};\n\nstatic struct qcom_icc_node * const dc_noc_nodes[] = {\n\t[MASTER_CNOC_DC_NOC] = &qhm_cnoc_dc_noc,\n\t[SLAVE_LLCC_CFG] = &qhs_llcc,\n\t[SLAVE_GEM_NOC_CFG] = &qhs_memnoc,\n};\n\nstatic const struct qcom_icc_desc sm8250_dc_noc = {\n\t.nodes = dc_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(dc_noc_nodes),\n\t.bcms = dc_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(dc_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const gem_noc_bcms[] = {\n\t&bcm_sh0,\n\t&bcm_sh2,\n\t&bcm_sh3,\n\t&bcm_sh4,\n};\n\nstatic struct qcom_icc_node * const gem_noc_nodes[] = {\n\t[MASTER_GPU_TCU] = &alm_gpu_tcu,\n\t[MASTER_SYS_TCU] = &alm_sys_tcu,\n\t[MASTER_AMPSS_M0] = &chm_apps,\n\t[MASTER_GEM_NOC_CFG] = &qhm_gemnoc_cfg,\n\t[MASTER_COMPUTE_NOC] = &qnm_cmpnoc,\n\t[MASTER_GRAPHICS_3D] = &qnm_gpu,\n\t[MASTER_MNOC_HF_MEM_NOC] = &qnm_mnoc_hf,\n\t[MASTER_MNOC_SF_MEM_NOC] = &qnm_mnoc_sf,\n\t[MASTER_ANOC_PCIE_GEM_NOC] = &qnm_pcie,\n\t[MASTER_SNOC_GC_MEM_NOC] = &qnm_snoc_gc,\n\t[MASTER_SNOC_SF_MEM_NOC] = &qnm_snoc_sf,\n\t[SLAVE_GEM_NOC_SNOC] = &qns_gem_noc_snoc,\n\t[SLAVE_LLCC] = &qns_llcc,\n\t[SLAVE_MEM_NOC_PCIE_SNOC] = &qns_sys_pcie,\n\t[SLAVE_SERVICE_GEM_NOC_1] = &srvc_even_gemnoc,\n\t[SLAVE_SERVICE_GEM_NOC_2] = &srvc_odd_gemnoc,\n\t[SLAVE_SERVICE_GEM_NOC] = &srvc_sys_gemnoc,\n};\n\nstatic const struct qcom_icc_desc sm8250_gem_noc = {\n\t.nodes = gem_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(gem_noc_nodes),\n\t.bcms = gem_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(gem_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const mc_virt_bcms[] = {\n\t&bcm_acv,\n\t&bcm_mc0,\n};\n\nstatic struct qcom_icc_node * const mc_virt_nodes[] = {\n\t[MASTER_LLCC] = &llcc_mc,\n\t[SLAVE_EBI_CH0] = &ebi,\n};\n\nstatic const struct qcom_icc_desc sm8250_mc_virt = {\n\t.nodes = mc_virt_nodes,\n\t.num_nodes = ARRAY_SIZE(mc_virt_nodes),\n\t.bcms = mc_virt_bcms,\n\t.num_bcms = ARRAY_SIZE(mc_virt_bcms),\n};\n\nstatic struct qcom_icc_bcm * const mmss_noc_bcms[] = {\n\t&bcm_mm0,\n\t&bcm_mm1,\n\t&bcm_mm2,\n\t&bcm_mm3,\n};\n\nstatic struct qcom_icc_node * const mmss_noc_nodes[] = {\n\t[MASTER_CNOC_MNOC_CFG] = &qhm_mnoc_cfg,\n\t[MASTER_CAMNOC_HF] = &qnm_camnoc_hf,\n\t[MASTER_CAMNOC_ICP] = &qnm_camnoc_icp,\n\t[MASTER_CAMNOC_SF] = &qnm_camnoc_sf,\n\t[MASTER_VIDEO_P0] = &qnm_video0,\n\t[MASTER_VIDEO_P1] = &qnm_video1,\n\t[MASTER_VIDEO_PROC] = &qnm_video_cvp,\n\t[MASTER_MDP_PORT0] = &qxm_mdp0,\n\t[MASTER_MDP_PORT1] = &qxm_mdp1,\n\t[MASTER_ROTATOR] = &qxm_rot,\n\t[SLAVE_MNOC_HF_MEM_NOC] = &qns_mem_noc_hf,\n\t[SLAVE_MNOC_SF_MEM_NOC] = &qns_mem_noc_sf,\n\t[SLAVE_SERVICE_MNOC] = &srvc_mnoc,\n};\n\nstatic const struct qcom_icc_desc sm8250_mmss_noc = {\n\t.nodes = mmss_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(mmss_noc_nodes),\n\t.bcms = mmss_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(mmss_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const npu_noc_bcms[] = {\n};\n\nstatic struct qcom_icc_node * const npu_noc_nodes[] = {\n\t[MASTER_NPU_SYS] = &amm_npu_sys,\n\t[MASTER_NPU_CDP] = &amm_npu_sys_cdp_w,\n\t[MASTER_NPU_NOC_CFG] = &qhm_cfg,\n\t[SLAVE_NPU_CAL_DP0] = &qhs_cal_dp0,\n\t[SLAVE_NPU_CAL_DP1] = &qhs_cal_dp1,\n\t[SLAVE_NPU_CP] = &qhs_cp,\n\t[SLAVE_NPU_INT_DMA_BWMON_CFG] = &qhs_dma_bwmon,\n\t[SLAVE_NPU_DPM] = &qhs_dpm,\n\t[SLAVE_ISENSE_CFG] = &qhs_isense,\n\t[SLAVE_NPU_LLM_CFG] = &qhs_llm,\n\t[SLAVE_NPU_TCM] = &qhs_tcm,\n\t[SLAVE_NPU_COMPUTE_NOC] = &qns_npu_sys,\n\t[SLAVE_SERVICE_NPU_NOC] = &srvc_noc,\n};\n\nstatic const struct qcom_icc_desc sm8250_npu_noc = {\n\t.nodes = npu_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(npu_noc_nodes),\n\t.bcms = npu_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(npu_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm * const system_noc_bcms[] = {\n\t&bcm_sn0,\n\t&bcm_sn1,\n\t&bcm_sn11,\n\t&bcm_sn2,\n\t&bcm_sn3,\n\t&bcm_sn4,\n\t&bcm_sn5,\n\t&bcm_sn6,\n\t&bcm_sn7,\n\t&bcm_sn8,\n\t&bcm_sn9,\n};\n\nstatic struct qcom_icc_node * const system_noc_nodes[] = {\n\t[MASTER_SNOC_CFG] = &qhm_snoc_cfg,\n\t[A1NOC_SNOC_MAS] = &qnm_aggre1_noc,\n\t[A2NOC_SNOC_MAS] = &qnm_aggre2_noc,\n\t[MASTER_GEM_NOC_SNOC] = &qnm_gemnoc,\n\t[MASTER_GEM_NOC_PCIE_SNOC] = &qnm_gemnoc_pcie,\n\t[MASTER_PIMEM] = &qxm_pimem,\n\t[MASTER_GIC] = &xm_gic,\n\t[SLAVE_APPSS] = &qhs_apss,\n\t[SNOC_CNOC_SLV] = &qns_cnoc,\n\t[SLAVE_SNOC_GEM_NOC_GC] = &qns_gemnoc_gc,\n\t[SLAVE_SNOC_GEM_NOC_SF] = &qns_gemnoc_sf,\n\t[SLAVE_OCIMEM] = &qxs_imem,\n\t[SLAVE_PIMEM] = &qxs_pimem,\n\t[SLAVE_SERVICE_SNOC] = &srvc_snoc,\n\t[SLAVE_PCIE_0] = &xs_pcie_0,\n\t[SLAVE_PCIE_1] = &xs_pcie_1,\n\t[SLAVE_PCIE_2] = &xs_pcie_modem,\n\t[SLAVE_QDSS_STM] = &xs_qdss_stm,\n\t[SLAVE_TCU] = &xs_sys_tcu_cfg,\n};\n\nstatic const struct qcom_icc_desc sm8250_system_noc = {\n\t.nodes = system_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(system_noc_nodes),\n\t.bcms = system_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(system_noc_bcms),\n};\n\nstatic const struct of_device_id qnoc_of_match[] = {\n\t{ .compatible = \"qcom,sm8250-aggre1-noc\",\n\t  .data = &sm8250_aggre1_noc},\n\t{ .compatible = \"qcom,sm8250-aggre2-noc\",\n\t  .data = &sm8250_aggre2_noc},\n\t{ .compatible = \"qcom,sm8250-compute-noc\",\n\t  .data = &sm8250_compute_noc},\n\t{ .compatible = \"qcom,sm8250-config-noc\",\n\t  .data = &sm8250_config_noc},\n\t{ .compatible = \"qcom,sm8250-dc-noc\",\n\t  .data = &sm8250_dc_noc},\n\t{ .compatible = \"qcom,sm8250-gem-noc\",\n\t  .data = &sm8250_gem_noc},\n\t{ .compatible = \"qcom,sm8250-mc-virt\",\n\t  .data = &sm8250_mc_virt},\n\t{ .compatible = \"qcom,sm8250-mmss-noc\",\n\t  .data = &sm8250_mmss_noc},\n\t{ .compatible = \"qcom,sm8250-npu-noc\",\n\t  .data = &sm8250_npu_noc},\n\t{ .compatible = \"qcom,sm8250-qup-virt\",\n\t  .data = &sm8250_qup_virt },\n\t{ .compatible = \"qcom,sm8250-system-noc\",\n\t  .data = &sm8250_system_noc},\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, qnoc_of_match);\n\nstatic struct platform_driver qnoc_driver = {\n\t.probe = qcom_icc_rpmh_probe,\n\t.remove = qcom_icc_rpmh_remove,\n\t.driver = {\n\t\t.name = \"qnoc-sm8250\",\n\t\t.of_match_table = qnoc_of_match,\n\t\t.sync_state = icc_sync_state,\n\t},\n};\nmodule_platform_driver(qnoc_driver);\n\nMODULE_DESCRIPTION(\"Qualcomm SM8250 NoC driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}