Info: Generated by version: 23.3 build 104
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/ip/q_sys/q_sys_clock_bridge_1.ip --block-symbol-file --output-directory=/nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/ip/q_sys/q_sys_clock_bridge_1 --family="Stratix 10" --part=1SG280HU2F50E2VG
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/ip/q_sys/q_sys_clock_bridge_1.ip --synthesis=VERILOG --output-directory=/nfs/site/disks/psg_board_1/xinyul3x/Stratix10GX/stratix10GX_1sg280u50_fpga_revd_htile_v23.1/qts_qsfp_sdi/ip/q_sys/q_sys_clock_bridge_1 --family="Stratix 10" --part=1SG280HU2F50E2VG
Info: q_sys_clock_bridge_1: "Transforming system: q_sys_clock_bridge_1"
Info: q_sys_clock_bridge_1: "Naming system components in system: q_sys_clock_bridge_1"
Info: q_sys_clock_bridge_1: "Processing generation queue"
Info: q_sys_clock_bridge_1: "Generating: q_sys_clock_bridge_1"
Info: q_sys_clock_bridge_1: Done "q_sys_clock_bridge_1" with 1 modules, 1 files
Info: Finished: Create HDL design files for synthesis
