
*** Running vivado
    with args -log PmodCLS_Demo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PmodCLS_Demo.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source PmodCLS_Demo.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {D:/Xilinx/ECE_524L/Final Project/PMOD CLS/PMOD CLS.srcs/utils_1/imports/synth_1/PmodCLS_Demo.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Xilinx/ECE_524L/Final Project/PMOD CLS/PMOD CLS.srcs/utils_1/imports/synth_1/PmodCLS_Demo.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top PmodCLS_Demo -part xc7z010clg400-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
d:/Xilinx/ECE_524L/Final Project/PMOD CLS/PMOD CLS.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
d:/Xilinx/ECE_524L/Final Project/PMOD CLS/PMOD CLS.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci

INFO: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* This IP has board specific outputs. Current project board 'digilentinc.com:zybo-z7-10:part0:1.2' and the board 'unset' used to customize the IP 'clk_wiz_0' do not match. * Current project part 'xc7z010clg400-1' and the part 'xc7k70tfbv676-1' used to customize the IP 'clk_wiz_0' do not match.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10512
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1345.160 ; gain = 441.965
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PmodCLS_Demo' [D:/Xilinx/ECE_524L/Final Project/PMOD CLS/PMOD CLS.srcs/sources_1/new/top.vhd:44]
	Parameter RESET_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'system_controller' declared at 'D:/Xilinx/ECE_524L/Final Project/PMOD CLS/PMOD CLS.srcs/sources_1/new/system_controller.vhd:35' bound to instance 'syscon' of component 'system_controller' [D:/Xilinx/ECE_524L/Final Project/PMOD CLS/PMOD CLS.srcs/sources_1/new/top.vhd:128]
INFO: [Synth 8-638] synthesizing module 'system_controller' [D:/Xilinx/ECE_524L/Final Project/PMOD CLS/PMOD CLS.srcs/sources_1/new/system_controller.vhd:46]
	Parameter RESET_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'D:/Xilinx/ECE_524L/Final Project/PMOD CLS/PMOD CLS.runs/synth_1/.Xil/Vivado-4920-Daniels-Desktop/realtime/clk_wiz_0_stub.vhdl:6' bound to instance 'clk_wizard' of component 'clk_wiz_0' [D:/Xilinx/ECE_524L/Final Project/PMOD CLS/PMOD CLS.srcs/sources_1/new/system_controller.vhd:83]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [D:/Xilinx/ECE_524L/Final Project/PMOD CLS/PMOD CLS.runs/synth_1/.Xil/Vivado-4920-Daniels-Desktop/realtime/clk_wiz_0_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'system_controller' (0#1) [D:/Xilinx/ECE_524L/Final Project/PMOD CLS/PMOD CLS.srcs/sources_1/new/system_controller.vhd:46]
INFO: [Synth 8-3491] module 'master_interface' declared at 'D:/Xilinx/ECE_524L/Final Project/PMOD CLS/PMOD CLS.srcs/sources_1/new/master_interface.vhd:23' bound to instance 'C0' of component 'master_interface' [D:/Xilinx/ECE_524L/Final Project/PMOD CLS/PMOD CLS.srcs/sources_1/new/top.vhd:140]
INFO: [Synth 8-638] synthesizing module 'master_interface' [D:/Xilinx/ECE_524L/Final Project/PMOD CLS/PMOD CLS.srcs/sources_1/new/master_interface.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'master_interface' (0#1) [D:/Xilinx/ECE_524L/Final Project/PMOD CLS/PMOD CLS.srcs/sources_1/new/master_interface.vhd:36]
INFO: [Synth 8-3491] module 'spi_interface' declared at 'D:/Xilinx/ECE_524L/Final Project/PMOD CLS/PMOD CLS.srcs/sources_1/new/spi_interface.vhd:24' bound to instance 'C1' of component 'spi_interface' [D:/Xilinx/ECE_524L/Final Project/PMOD CLS/PMOD CLS.srcs/sources_1/new/top.vhd:154]
INFO: [Synth 8-638] synthesizing module 'spi_interface' [D:/Xilinx/ECE_524L/Final Project/PMOD CLS/PMOD CLS.srcs/sources_1/new/spi_interface.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'spi_interface' (0#1) [D:/Xilinx/ECE_524L/Final Project/PMOD CLS/PMOD CLS.srcs/sources_1/new/spi_interface.vhd:36]
INFO: [Synth 8-3491] module 'command_lookup' declared at 'D:/Xilinx/ECE_524L/Final Project/PMOD CLS/PMOD CLS.srcs/sources_1/new/command_lookup.vhd:21' bound to instance 'C2' of component 'command_lookup' [D:/Xilinx/ECE_524L/Final Project/PMOD CLS/PMOD CLS.srcs/sources_1/new/top.vhd:168]
INFO: [Synth 8-638] synthesizing module 'command_lookup' [D:/Xilinx/ECE_524L/Final Project/PMOD CLS/PMOD CLS.srcs/sources_1/new/command_lookup.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'command_lookup' (0#1) [D:/Xilinx/ECE_524L/Final Project/PMOD CLS/PMOD CLS.srcs/sources_1/new/command_lookup.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'PmodCLS_Demo' (0#1) [D:/Xilinx/ECE_524L/Final Project/PMOD CLS/PMOD CLS.srcs/sources_1/new/top.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1458.746 ; gain = 555.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1458.746 ; gain = 555.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1458.746 ; gain = 555.551
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1458.746 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Xilinx/ECE_524L/Final Project/PMOD CLS/PMOD CLS.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'syscon/clk_wizard'
Finished Parsing XDC File [d:/Xilinx/ECE_524L/Final Project/PMOD CLS/PMOD CLS.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'syscon/clk_wizard'
Parsing XDC File [D:/Xilinx/ECE_524L/Final Project/PMOD CLS/PMOD CLS.srcs/constrs_1/new/zybo.xdc]
Finished Parsing XDC File [D:/Xilinx/ECE_524L/Final Project/PMOD CLS/PMOD CLS.srcs/constrs_1/new/zybo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/ECE_524L/Final Project/PMOD CLS/PMOD CLS.srcs/constrs_1/new/zybo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PmodCLS_Demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PmodCLS_Demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1555.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1555.816 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1555.816 ; gain = 652.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1555.816 ; gain = 652.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for XCLK. (constraint file  {d:/Xilinx/ECE_524L/Final Project/PMOD CLS/PMOD CLS.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for XCLK. (constraint file  {d:/Xilinx/ECE_524L/Final Project/PMOD CLS/PMOD CLS.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for syscon/clk_wizard. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1555.816 ; gain = 652.621
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'RxTxSTATE_reg' in module 'spi_interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                   rx_tx |                              010 |                               01
                    hold |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'RxTxSTATE_reg' using encoding 'one-hot' in module 'spi_interface'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1555.816 ; gain = 652.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input    8 Bit        Muxes := 1     
	   7 Input    6 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 9     
	   3 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1555.816 ; gain = 652.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------+------------+---------------+----------------+
|Module Name    | RTL Object | Depth x Width | Implemented As | 
+---------------+------------+---------------+----------------+
|command_lookup | command[0] | 64x7          | LUT            | 
+---------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1555.816 ; gain = 652.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1555.816 ; gain = 652.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1555.816 ; gain = 652.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1555.816 ; gain = 652.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1555.816 ; gain = 652.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1555.816 ; gain = 652.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1555.816 ; gain = 652.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1555.816 ; gain = 652.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1555.816 ; gain = 652.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0_bbox |     1|
|2     |CARRY4         |     6|
|3     |LUT1           |     3|
|4     |LUT2           |    18|
|5     |LUT3           |    13|
|6     |LUT4           |    15|
|7     |LUT5           |    14|
|8     |LUT6           |    27|
|9     |FDPE           |    32|
|10    |FDRE           |    60|
|11    |FDSE           |     5|
|12    |IBUF           |     4|
|13    |OBUF           |     5|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1555.816 ; gain = 652.621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1555.816 ; gain = 555.551
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1555.816 ; gain = 652.621
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1555.816 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1555.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 887a3359
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1555.816 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/ECE_524L/Final Project/PMOD CLS/PMOD CLS.runs/synth_1/PmodCLS_Demo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PmodCLS_Demo_utilization_synth.rpt -pb PmodCLS_Demo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  6 21:58:48 2024...
