<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2023.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>5.000</TargetClockPeriod>
    <AchievedClockPeriod>7.971</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>7.971</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>7.971</CP_SYNTH>
    <CP_TARGET>5.000</CP_TARGET>
    <SLACK_FINAL>-2.971</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>-2.971</SLACK_SYNTH>
    <TIMING_MET>FALSE</TIMING_MET>
    <TNS_FINAL>-16597.115</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>-16597.115</TNS_SYNTH>
    <WNS_FINAL>-2.971</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>-2.971</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>0</BRAM>
      <CLB>0</CLB>
      <DSP>96</DSP>
      <FF>131641</FF>
      <LATCH>0</LATCH>
      <LUT>135702</LUT>
      <SRL>2767</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>280</BRAM>
      <CLB>0</CLB>
      <DSP>220</DSP>
      <FF>106400</FF>
      <LUT>53200</LUT>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="fn1" DISPNAME="inst" RTLNAME="fn1">
      <SubModules count="75">dadddsub_64ns_64ns_64_16_full_dsp_1_U176 ddiv_64ns_64ns_64_59_no_dsp_1_U178 dmul_64ns_64ns_64_14_full_dsp_1_U177 faddfsub_32ns_32ns_32_10_full_dsp_1_U170 faddfsub_32ns_32ns_32_10_full_dsp_1_U245 fdiv_32ns_32ns_32_30_no_dsp_1_U171 fmul_32ns_32ns_32_8_max_dsp_1_U246 fpext_32ns_64_4_no_dsp_1_U175 grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492 grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512 grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523 grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547 grp_fn1_Pipeline_VITIS_LOOP_387_7_fu_562 grp_fn1_Pipeline_VITIS_LOOP_445_8_fu_580 icmp_71ns_71ns_1_2_1_U218 lshr_111ns_32ns_111_2_1_U200 lshr_111ns_32ns_111_2_1_U238 lshr_113ns_32ns_113_7_1_U222 lshr_121ns_32ns_121_7_1_U241 lshr_137ns_32ns_137_7_1_U226 lshr_169ns_32ns_169_7_1_U207 lshr_169ns_32ns_169_7_1_U209 lshr_169ns_32ns_169_7_1_U216 lshr_32ns_5ns_32_2_1_U219 lshr_64ns_6ns_64_7_1_U215 mul_16ns_18ns_33_2_1_U212 mul_32ns_17ns_48_5_1_U184 mul_32ns_34ns_56_5_1_U185 mul_32ns_34ns_65_5_1_U186 mul_32s_14ns_32_5_1_U188 mul_32s_16ns_32_5_1_U187 mul_39s_31s_39_5_1_U189 mul_64ns_8ns_71_5_1_U190 mul_64s_16ns_64_5_1_U191 mul_64s_16ns_64_5_1_x_U193 mul_64s_18s_64_5_1_U192 mul_64s_66ns_129_5_1_U194 mul_8s_29ns_32_4_1_U182 mul_8s_31s_39_5_1_U183 sdiv_32s_11ns_24_36_1_U205 shl_111ns_32ns_111_2_1_U201 shl_111ns_32ns_111_2_1_U229 shl_111ns_32ns_111_2_1_U239 shl_113ns_32ns_113_7_1_U223 shl_121ns_32ns_121_7_1_U242 shl_137ns_32ns_137_7_1_U227 shl_169ns_32ns_169_7_1_U208 shl_169ns_32ns_169_7_1_U210 shl_169ns_32ns_169_7_1_U217 shl_17ns_1ns_17_2_1_U235 shl_55ns_32ns_55_2_1_U199 shl_55ns_32ns_55_2_1_U233 shl_55ns_32ns_55_2_1_U237 shl_63ns_32ns_63_2_1_U197 shl_63ns_32ns_63_2_1_U221 sitodp_64ns_64_7_no_dsp_1_U181 sitofp_64ns_32_7_no_dsp_1_U174 srem_16s_16ns_16_20_seq_1_U195 srem_18s_33ns_33_22_1_U231 srem_64ns_64ns_64_68_1_U203 srem_9s_64ns_39_13_1_U206 sub_129ns_129ns_129_2_1_U240 udiv_16ns_17s_17_20_1_U230 udiv_64ns_64ns_64_68_1_U211 udiv_64ns_7ns_32_68_1_U244 uitodp_32ns_64_7_no_dsp_1_U180 uitodp_64ns_64_7_no_dsp_1_U179 uitofp_64ns_32_7_no_dsp_1_U173 uitofp_64s_32_7_no_dsp_1_U172 urem_16ns_17ns_17_20_1_U225 urem_1ns_16ns_7_5_seq_1_U243 urem_32s_32ns_8_36_1_U214 urem_48ns_49s_48_52_1_U213 urem_64ns_27ns_8_68_1_U204 urem_8ns_7ns_7_12_seq_1_U224</SubModules>
      <Resources DSP="96" FF="131641" LUT="135702"/>
      <LocalResources DSP="2" FF="6719" LUT="2086"/>
    </RtlModule>
    <RtlModule CELL="inst/dadddsub_64ns_64ns_64_16_full_dsp_1_U176" BINDMODULE="fn1_dadddsub_64ns_64ns_64_16_full_dsp_1" DEPTH="1" TYPE="resource" MODULENAME="dadddsub_64ns_64ns_64_16_full_dsp_1" DISPNAME="dadddsub_64ns_64ns_64_16_full_dsp_1_U176" RTLNAME="fn1_dadddsub_64ns_64ns_64_16_full_dsp_1">
      <Resources DSP="3" FF="1000" LUT="871"/>
      <LocalResources FF="129" LUT="176"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="15" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_16_full_dsp_1_U176" SOURCE="ldrgen/rand_c/rand1.c:261" STORAGESUBTYPE="" URAM="0" VARIABLE="dc"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="15" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_16_full_dsp_1_U176" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:71" STORAGESUBTYPE="" URAM="0" VARIABLE="sub1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="15" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_16_full_dsp_1_U176" SOURCE="ldrgen/rand_c/rand1.c:400" STORAGESUBTYPE="" URAM="0" VARIABLE="add6"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="15" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_16_full_dsp_1_U176" SOURCE="ldrgen/rand_c/rand1.c:400" STORAGESUBTYPE="" URAM="0" VARIABLE="add7"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="15" LOOP="" OPTYPE="dadd" PRAGMA="" RTLNAME="dadddsub_64ns_64ns_64_16_full_dsp_1_U176" SOURCE="ldrgen/rand_c/rand1.c:477" STORAGESUBTYPE="" URAM="0" VARIABLE="dc_8"/>
    </RtlModule>
    <RtlModule CELL="inst/ddiv_64ns_64ns_64_59_no_dsp_1_U178" BINDMODULE="fn1_ddiv_64ns_64ns_64_59_no_dsp_1" DEPTH="1" TYPE="resource" MODULENAME="ddiv_64ns_64ns_64_59_no_dsp_1" DISPNAME="ddiv_64ns_64ns_64_59_no_dsp_1_U178" RTLNAME="fn1_ddiv_64ns_64ns_64_59_no_dsp_1">
      <Resources FF="6162" LUT="3249"/>
      <LocalResources FF="128"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="58" LOOP="" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_59_no_dsp_1_U178" SOURCE="ldrgen/rand_c/rand1.c:400" STORAGESUBTYPE="" URAM="0" VARIABLE="dc_5"/>
    </RtlModule>
    <RtlModule CELL="inst/dmul_64ns_64ns_64_14_full_dsp_1_U177" BINDMODULE="fn1_dmul_64ns_64ns_64_14_full_dsp_1" DEPTH="1" TYPE="resource" MODULENAME="dmul_64ns_64ns_64_14_full_dsp_1" DISPNAME="dmul_64ns_64ns_64_14_full_dsp_1_U177" RTLNAME="fn1_dmul_64ns_64ns_64_14_full_dsp_1">
      <Resources DSP="10" FF="539" LUT="255"/>
      <LocalResources FF="128"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="13" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_14_full_dsp_1_U177" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:288" STORAGESUBTYPE="" URAM="0" VARIABLE="dc_1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="13" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_14_full_dsp_1_U177" SOURCE="ldrgen/rand_c/rand1.c:332" STORAGESUBTYPE="" URAM="0" VARIABLE="dc_2"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="10" ID="" IMPL="fulldsp" LATENCY="13" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_14_full_dsp_1_U177" SOURCE="ldrgen/rand_c/rand1.c:401" STORAGESUBTYPE="" URAM="0" VARIABLE="dc_6"/>
    </RtlModule>
    <RtlModule CELL="inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U170" BINDMODULE="fn1_faddfsub_32ns_32ns_32_10_full_dsp_1" DEPTH="1" TYPE="resource" MODULENAME="faddfsub_32ns_32ns_32_10_full_dsp_1" DISPNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U170" RTLNAME="fn1_faddfsub_32ns_32ns_32_10_full_dsp_1">
      <Resources DSP="2" FF="363" LUT="421"/>
      <LocalResources FF="98" LUT="226"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U170" SOURCE="ldrgen/rand_c/rand1.c:262" STORAGESUBTYPE="" URAM="0" VARIABLE="add"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U170" SOURCE="ldrgen/rand_c/rand1.c:261" STORAGESUBTYPE="" URAM="0" VARIABLE="add1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U170" SOURCE="ldrgen/rand_c/rand1.c:399" STORAGESUBTYPE="" URAM="0" VARIABLE="dc_4"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U170" SOURCE="ldrgen/rand_c/rand1.c:417" STORAGESUBTYPE="" URAM="0" VARIABLE="add8"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U170" SOURCE="ldrgen/rand_c/rand1.c:416" STORAGESUBTYPE="" URAM="0" VARIABLE="dc_7"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U170" SOURCE="ldrgen/rand_c/rand1.c:422" STORAGESUBTYPE="" URAM="0" VARIABLE="add3"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U170" SOURCE="ldrgen/rand_c/rand1.c:422" STORAGESUBTYPE="" URAM="0" VARIABLE="sub2"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U170" SOURCE="ldrgen/rand_c/rand1.c:421" STORAGESUBTYPE="" URAM="0" VARIABLE="dc_3"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U170" SOURCE="ldrgen/rand_c/rand1.c:112" STORAGESUBTYPE="" URAM="0" VARIABLE="sub3"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U170" SOURCE="ldrgen/rand_c/rand1.c:101" STORAGESUBTYPE="" URAM="0" VARIABLE="sub5"/>
    </RtlModule>
    <RtlModule CELL="inst/faddfsub_32ns_32ns_32_10_full_dsp_1_U245" BINDMODULE="fn1_faddfsub_32ns_32ns_32_10_full_dsp_1" DEPTH="1" TYPE="rtl" MODULENAME="faddfsub_32ns_32ns_32_10_full_dsp_1" DISPNAME="faddfsub_32ns_32ns_32_10_full_dsp_1_U245" RTLNAME="fn1_faddfsub_32ns_32ns_32_10_full_dsp_1">
      <Resources DSP="2" FF="330" LUT="193"/>
      <LocalResources FF="65"/>
    </RtlModule>
    <RtlModule CELL="inst/fdiv_32ns_32ns_32_30_no_dsp_1_U171" BINDMODULE="fn1_fdiv_32ns_32ns_32_30_no_dsp_1" DEPTH="1" TYPE="resource" MODULENAME="fdiv_32ns_32ns_32_30_no_dsp_1" DISPNAME="fdiv_32ns_32ns_32_30_no_dsp_1_U171" RTLNAME="fn1_fdiv_32ns_32ns_32_30_no_dsp_1">
      <Resources FF="1444" LUT="800"/>
      <LocalResources FF="64" LUT="16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="29" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_30_no_dsp_1_U171" SOURCE="ldrgen/rand_c/rand1.c:417" STORAGESUBTYPE="" URAM="0" VARIABLE="div3"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="29" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_30_no_dsp_1_U171" SOURCE="ldrgen/rand_c/rand1.c:422" STORAGESUBTYPE="" URAM="0" VARIABLE="div1"/>
    </RtlModule>
    <RtlModule CELL="inst/fmul_32ns_32ns_32_8_max_dsp_1_U246" BINDMODULE="fn1_fmul_32ns_32ns_32_8_max_dsp_1" DEPTH="1" TYPE="resource" MODULENAME="fmul_32ns_32ns_32_8_max_dsp_1" DISPNAME="fmul_32ns_32ns_32_8_max_dsp_1_U246" RTLNAME="fn1_fmul_32ns_32ns_32_8_max_dsp_1">
      <Resources DSP="3" FF="191" LUT="83"/>
      <LocalResources FF="64"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U246" SOURCE="/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln18"/>
    </RtlModule>
    <RtlModule CELL="inst/fpext_32ns_64_4_no_dsp_1_U175" BINDMODULE="fn1_fpext_32ns_64_4_no_dsp_1" DEPTH="1" TYPE="rtl" MODULENAME="fpext_32ns_64_4_no_dsp_1" DISPNAME="fpext_32ns_64_4_no_dsp_1_U175" RTLNAME="fn1_fpext_32ns_64_4_no_dsp_1">
      <Resources FF="130" LUT="32"/>
      <LocalResources FF="32" LUT="16"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492" DEPTH="1" TYPE="function" MODULENAME="fn1_Pipeline_VITIS_LOOP_264_2" DISPNAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492" RTLNAME="fn1_fn1_Pipeline_VITIS_LOOP_264_2">
      <SubModules count="8">flow_control_loop_pipe_sequential_init_U mul_64s_18s_64_5_1_U2 mul_64s_8s_64_5_1_U1 sdiv_33s_34ns_34_37_1_U5 srem_64ns_18s_18_68_1_U3 udiv_64ns_64s_8_68_1_U8 urem_16ns_17ns_17_20_1_U7 urem_5ns_64ns_17_9_1_U6</SubModules>
      <Resources DSP="9" FF="14005" LUT="16362"/>
      <LocalResources DSP="1" FF="672" LUT="251"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U" BINDMODULE="fn1_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="fn1_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="108"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/mul_64s_18s_64_5_1_U2" BINDMODULE="fn1_mul_64s_18s_64_5_1" DEPTH="2" TYPE="resource" MODULENAME="mul_64s_18s_64_5_1" DISPNAME="mul_64s_18s_64_5_1_U2" RTLNAME="fn1_mul_64s_18s_64_5_1">
      <Resources DSP="4" FF="68" LUT="8"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="dsp" LATENCY="4" LOOP="VITIS_LOOP_264_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64s_18s_64_5_1_U2" SOURCE="ldrgen/rand_c/rand1.c:264" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln264_1"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/mul_64s_8s_64_5_1_U1" BINDMODULE="fn1_mul_64s_8s_64_5_1" DEPTH="2" TYPE="resource" MODULENAME="mul_64s_8s_64_5_1" DISPNAME="mul_64s_8s_64_5_1_U1" RTLNAME="fn1_mul_64s_8s_64_5_1">
      <Resources DSP="4" FF="68" LUT="37"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="dsp" LATENCY="4" LOOP="VITIS_LOOP_264_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64s_8s_64_5_1_U1" SOURCE="ldrgen/rand_c/rand1.c:264" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln264"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/sdiv_33s_34ns_34_37_1_U5" BINDMODULE="fn1_sdiv_33s_34ns_34_37_1" DEPTH="2" TYPE="rtl" MODULENAME="sdiv_33s_34ns_34_37_1" DISPNAME="sdiv_33s_34ns_34_37_1_U5" RTLNAME="fn1_sdiv_33s_34ns_34_37_1">
      <Resources FF="2305" LUT="1791"/>
      <LocalResources FF="59" LUT="1"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/srem_64ns_18s_18_68_1_U3" BINDMODULE="fn1_srem_64ns_18s_18_68_1" DEPTH="2" TYPE="rtl" MODULENAME="srem_64ns_18s_18_68_1" DISPNAME="srem_64ns_18s_18_68_1_U3" RTLNAME="fn1_srem_64ns_18s_18_68_1">
      <Resources FF="4705" LUT="5402"/>
      <LocalResources FF="100"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/udiv_64ns_64s_8_68_1_U8" BINDMODULE="fn1_udiv_64ns_64s_8_68_1" DEPTH="2" TYPE="rtl" MODULENAME="udiv_64ns_64s_8_68_1" DISPNAME="udiv_64ns_64s_8_68_1_U8" RTLNAME="fn1_udiv_64ns_64s_8_68_1">
      <Resources FF="5206" LUT="8011"/>
      <LocalResources FF="20" LUT="7"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/urem_16ns_17ns_17_20_1_U7" BINDMODULE="fn1_urem_16ns_17ns_17_20_1" DEPTH="2" TYPE="rtl" MODULENAME="urem_16ns_17ns_17_20_1" DISPNAME="urem_16ns_17ns_17_20_1_U7" RTLNAME="fn1_urem_16ns_17ns_17_20_1">
      <Resources FF="563" LUT="409"/>
      <LocalResources FF="34"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/urem_5ns_64ns_17_9_1_U6" BINDMODULE="fn1_urem_5ns_64ns_17_9_1" DEPTH="2" TYPE="rtl" MODULENAME="urem_5ns_64ns_17_9_1" DISPNAME="urem_5ns_64ns_17_9_1_U6" RTLNAME="fn1_urem_5ns_64ns_17_9_1">
      <Resources FF="416" LUT="345"/>
      <LocalResources FF="70"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512" DEPTH="1" TYPE="function" MODULENAME="fn1_Pipeline_VITIS_LOOP_287_3" DISPNAME="grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512" RTLNAME="fn1_fn1_Pipeline_VITIS_LOOP_287_3">
      <SubModules count="3">flow_control_loop_pipe_sequential_init_U udiv_64ns_18ns_56_68_1_U33 urem_1ns_58ns_1_5_seq_1_U34</SubModules>
      <Resources FF="5022" LUT="7028"/>
      <LocalResources FF="290" LUT="85"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U" BINDMODULE="fn1_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="fn1_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="53"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/udiv_64ns_18ns_56_68_1_U33" BINDMODULE="fn1_udiv_64ns_18ns_56_68_1" DEPTH="2" TYPE="rtl" MODULENAME="udiv_64ns_18ns_56_68_1" DISPNAME="udiv_64ns_18ns_56_68_1_U33" RTLNAME="fn1_udiv_64ns_18ns_56_68_1">
      <Resources FF="4606" LUT="6829"/>
      <LocalResources FF="20" LUT="55"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/urem_1ns_58ns_1_5_seq_1_U34" BINDMODULE="fn1_urem_1ns_58ns_1_5_seq_1" DEPTH="2" TYPE="rtl" MODULENAME="urem_1ns_58ns_1_5_seq_1" DISPNAME="urem_1ns_58ns_1_5_seq_1_U34" RTLNAME="fn1_urem_1ns_58ns_1_5_seq_1">
      <Resources FF="124" LUT="61"/>
      <LocalResources FF="61" LUT="1"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523" DEPTH="1" TYPE="function" MODULENAME="fn1_Pipeline_VITIS_LOOP_302_4" DISPNAME="grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523" RTLNAME="fn1_fn1_Pipeline_VITIS_LOOP_302_4">
      <SubModules count="9">flow_control_loop_pipe_sequential_init_U lshr_121ns_32ns_121_7_1_U52 mul_32s_9s_32_5_1_U47 sdiv_33ns_64ns_64_37_1_U51 shl_121ns_32ns_121_7_1_U53 sitodp_32ns_64_7_no_dsp_1_U46 udiv_17ns_64ns_64_21_1_U50 urem_16ns_10ns_16_20_1_U49 urem_64s_64ns_64_68_1_U48</SubModules>
      <Resources DSP="3" FF="14781" LUT="13975"/>
      <LocalResources DSP="1" FF="1067" LUT="526"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U" BINDMODULE="fn1_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="fn1_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="136"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/lshr_121ns_32ns_121_7_1_U52" BINDMODULE="fn1_lshr_121ns_32ns_121_7_1" DEPTH="2" TYPE="rtl" MODULENAME="lshr_121ns_32ns_121_7_1" DISPNAME="lshr_121ns_32ns_121_7_1_U52" RTLNAME="fn1_lshr_121ns_32ns_121_7_1">
      <Resources FF="24" LUT="21"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/mul_32s_9s_32_5_1_U47" BINDMODULE="fn1_mul_32s_9s_32_5_1" DEPTH="2" TYPE="resource" MODULENAME="mul_32s_9s_32_5_1" DISPNAME="mul_32s_9s_32_5_1_U47" RTLNAME="fn1_mul_32s_9s_32_5_1">
      <Resources DSP="2" FF="17"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="4" LOOP="VITIS_LOOP_302_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_9s_32_5_1_U47" SOURCE="ldrgen/rand_c/rand1.c:306" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln306"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/sdiv_33ns_64ns_64_37_1_U51" BINDMODULE="fn1_sdiv_33ns_64ns_64_37_1" DEPTH="2" TYPE="rtl" MODULENAME="sdiv_33ns_64ns_64_37_1" DISPNAME="sdiv_33ns_64ns_64_37_1_U51" RTLNAME="fn1_sdiv_33ns_64ns_64_37_1">
      <Resources FF="3312" LUT="3292"/>
      <LocalResources FF="128" LUT="144"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/shl_121ns_32ns_121_7_1_U53" BINDMODULE="fn1_shl_121ns_32ns_121_7_1" DEPTH="2" TYPE="rtl" MODULENAME="shl_121ns_32ns_121_7_1" DISPNAME="shl_121ns_32ns_121_7_1_U53" RTLNAME="fn1_shl_121ns_32ns_121_7_1">
      <Resources FF="228" LUT="218"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/sitodp_32ns_64_7_no_dsp_1_U46" BINDMODULE="fn1_sitodp_32ns_64_7_no_dsp_1" DEPTH="2" TYPE="rtl" MODULENAME="sitodp_32ns_64_7_no_dsp_1" DISPNAME="sitodp_32ns_64_7_no_dsp_1_U46" RTLNAME="fn1_sitodp_32ns_64_7_no_dsp_1">
      <Resources FF="276" LUT="174"/>
      <LocalResources FF="32"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/udiv_17ns_64ns_64_21_1_U50" BINDMODULE="fn1_udiv_17ns_64ns_64_21_1" DEPTH="2" TYPE="rtl" MODULENAME="udiv_17ns_64ns_64_21_1" DISPNAME="udiv_17ns_64ns_64_21_1_U50" RTLNAME="fn1_udiv_17ns_64ns_64_21_1">
      <Resources FF="1417" LUT="1338"/>
      <LocalResources FF="65" LUT="16"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/urem_16ns_10ns_16_20_1_U49" BINDMODULE="fn1_urem_16ns_10ns_16_20_1" DEPTH="2" TYPE="rtl" MODULENAME="urem_16ns_10ns_16_20_1" DISPNAME="urem_16ns_10ns_16_20_1_U49" RTLNAME="fn1_urem_16ns_10ns_16_20_1">
      <Resources FF="116" LUT="140"/>
      <LocalResources FF="8"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/urem_64s_64ns_64_68_1_U48" BINDMODULE="fn1_urem_64s_64ns_64_68_1" DEPTH="2" TYPE="rtl" MODULENAME="urem_64s_64ns_64_68_1" DISPNAME="urem_64s_64ns_64_68_1_U48" RTLNAME="fn1_urem_64s_64ns_64_68_1">
      <Resources FF="8322" LUT="8130"/>
      <LocalResources FF="129"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547" DEPTH="1" TYPE="function" MODULENAME="fn1_Pipeline_VITIS_LOOP_334_5" DISPNAME="grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547" RTLNAME="fn1_fn1_Pipeline_VITIS_LOOP_334_5">
      <SubModules count="9">flow_control_loop_pipe_sequential_init_U lshr_169ns_32ns_169_7_1_U86 shl_169ns_32ns_169_7_1_U87 udiv_13ns_17ns_13_17_1_U91 udiv_16ns_64ns_17_20_1_U90 udiv_64s_9ns_62_68_1_U89 uitodp_64ns_64_7_no_dsp_1_x_U85 urem_62ns_33ns_33_66_1_U92 urem_64ns_33ns_33_68_1_U88</SubModules>
      <Resources FF="18588" LUT="23383"/>
      <LocalResources FF="852" LUT="268"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U" BINDMODULE="fn1_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="fn1_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="119"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/lshr_169ns_32ns_169_7_1_U86" BINDMODULE="fn1_lshr_169ns_32ns_169_7_1" DEPTH="2" TYPE="rtl" MODULENAME="lshr_169ns_32ns_169_7_1" DISPNAME="lshr_169ns_32ns_169_7_1_U86" RTLNAME="fn1_lshr_169ns_32ns_169_7_1">
      <Resources FF="1" LUT="1"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_169ns_32ns_169_7_1_U87" BINDMODULE="fn1_shl_169ns_32ns_169_7_1" DEPTH="2" TYPE="rtl" MODULENAME="shl_169ns_32ns_169_7_1" DISPNAME="shl_169ns_32ns_169_7_1_U87" RTLNAME="fn1_shl_169ns_32ns_169_7_1">
      <Resources FF="276" LUT="391"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/udiv_13ns_17ns_13_17_1_U91" BINDMODULE="fn1_udiv_13ns_17ns_13_17_1" DEPTH="2" TYPE="rtl" MODULENAME="udiv_13ns_17ns_13_17_1" DISPNAME="udiv_13ns_17ns_13_17_1_U91" RTLNAME="fn1_udiv_13ns_17ns_13_17_1">
      <Resources FF="409" LUT="313"/>
      <LocalResources FF="19" LUT="12"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/udiv_16ns_64ns_17_20_1_U90" BINDMODULE="fn1_udiv_16ns_64ns_17_20_1" DEPTH="2" TYPE="rtl" MODULENAME="udiv_16ns_64ns_17_20_1" DISPNAME="udiv_16ns_64ns_17_20_1_U90" RTLNAME="fn1_udiv_16ns_64ns_17_20_1">
      <Resources FF="1332" LUT="1266"/>
      <LocalResources FF="66" LUT="15"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/udiv_64s_9ns_62_68_1_U89" BINDMODULE="fn1_udiv_64s_9ns_62_68_1" DEPTH="2" TYPE="rtl" MODULENAME="udiv_64s_9ns_62_68_1" DISPNAME="udiv_64s_9ns_62_68_1_U89" RTLNAME="fn1_udiv_64s_9ns_62_68_1">
      <Resources FF="3851" LUT="6448"/>
      <LocalResources FF="10" LUT="61"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/uitodp_64ns_64_7_no_dsp_1_x_U85" BINDMODULE="fn1_uitodp_64ns_64_7_no_dsp_1_x" DEPTH="2" TYPE="rtl" MODULENAME="uitodp_64ns_64_7_no_dsp_1_x" DISPNAME="uitodp_64ns_64_7_no_dsp_1_x_U85" RTLNAME="fn1_uitodp_64ns_64_7_no_dsp_1_x">
      <Resources FF="379" LUT="219"/>
      <LocalResources FF="33"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/urem_62ns_33ns_33_66_1_U92" BINDMODULE="fn1_urem_62ns_33ns_33_66_1" DEPTH="2" TYPE="rtl" MODULENAME="urem_62ns_33ns_33_66_1" DISPNAME="urem_62ns_33ns_33_66_1_U92" RTLNAME="fn1_urem_62ns_33ns_33_66_1">
      <Resources FF="5601" LUT="6961"/>
      <LocalResources FF="67"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/urem_64ns_33ns_33_68_1_U88" BINDMODULE="fn1_urem_64ns_33ns_33_68_1" DEPTH="2" TYPE="rtl" MODULENAME="urem_64ns_33ns_33_68_1" DISPNAME="urem_64ns_33ns_33_68_1_U88" RTLNAME="fn1_urem_64ns_33ns_33_68_1">
      <Resources FF="5885" LUT="7397"/>
      <LocalResources FF="67"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_387_7_fu_562" DEPTH="1" TYPE="function" MODULENAME="fn1_Pipeline_VITIS_LOOP_387_7" DISPNAME="grp_fn1_Pipeline_VITIS_LOOP_387_7_fu_562" RTLNAME="fn1_fn1_Pipeline_VITIS_LOOP_387_7">
      <SubModules count="10">flow_control_loop_pipe_sequential_init_U lshr_111ns_32ns_111_2_1_U124 mul_64s_32ns_64_5_1_U118 sdiv_17s_17ns_17_21_1_U122 sdiv_64ns_64ns_64_68_1_U120 shl_111ns_32ns_111_2_1_U125 sitodp_64ns_64_7_no_dsp_1_U116 sitofp_32s_32_7_no_dsp_1_U115 urem_32ns_17ns_32_36_1_U123 urem_64s_64ns_64_68_1_U121</SubModules>
      <Resources DSP="7" FF="19759" LUT="17147"/>
      <LocalResources FF="1226" LUT="526"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_387_7_fu_562/flow_control_loop_pipe_sequential_init_U" BINDMODULE="fn1_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="fn1_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="140"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_387_7_fu_562/lshr_111ns_32ns_111_2_1_U124" BINDMODULE="fn1_lshr_111ns_32ns_111_2_1" DEPTH="2" TYPE="rtl" MODULENAME="lshr_111ns_32ns_111_2_1" DISPNAME="lshr_111ns_32ns_111_2_1_U124" RTLNAME="fn1_lshr_111ns_32ns_111_2_1">
      <Resources FF="8" LUT="2"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_387_7_fu_562/mul_64s_32ns_64_5_1_U118" BINDMODULE="fn1_mul_64s_32ns_64_5_1" DEPTH="2" TYPE="resource" MODULENAME="mul_64s_32ns_64_5_1" DISPNAME="mul_64s_32ns_64_5_1_U118" RTLNAME="fn1_mul_64s_32ns_64_5_1">
      <Resources DSP="7" FF="98" LUT="31"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="7" ID="" IMPL="dsp" LATENCY="4" LOOP="VITIS_LOOP_387_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64s_32ns_64_5_1_U118" SOURCE="ldrgen/rand_c/rand1.c:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln387_1"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_387_7_fu_562/sdiv_17s_17ns_17_21_1_U122" BINDMODULE="fn1_sdiv_17s_17ns_17_21_1" DEPTH="2" TYPE="rtl" MODULENAME="sdiv_17s_17ns_17_21_1" DISPNAME="sdiv_17s_17ns_17_21_1_U122" RTLNAME="fn1_sdiv_17s_17ns_17_21_1">
      <Resources FF="647" LUT="521"/>
      <LocalResources FF="50"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_387_7_fu_562/sdiv_64ns_64ns_64_68_1_U120" BINDMODULE="fn1_sdiv_64ns_64ns_64_68_1" DEPTH="2" TYPE="rtl" MODULENAME="sdiv_64ns_64ns_64_68_1" DISPNAME="sdiv_64ns_64ns_64_68_1_U120" RTLNAME="fn1_sdiv_64ns_64ns_64_68_1">
      <Resources FF="8388" LUT="6609"/>
      <LocalResources FF="192"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_387_7_fu_562/shl_111ns_32ns_111_2_1_U125" BINDMODULE="fn1_shl_111ns_32ns_111_2_1" DEPTH="2" TYPE="rtl" MODULENAME="shl_111ns_32ns_111_2_1" DISPNAME="shl_111ns_32ns_111_2_1_U125" RTLNAME="fn1_shl_111ns_32ns_111_2_1">
      <Resources FF="32" LUT="194"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_387_7_fu_562/sitodp_64ns_64_7_no_dsp_1_U116" BINDMODULE="fn1_sitodp_64ns_64_7_no_dsp_1" DEPTH="2" TYPE="rtl" MODULENAME="sitodp_64ns_64_7_no_dsp_1" DISPNAME="sitodp_64ns_64_7_no_dsp_1_U116" RTLNAME="fn1_sitodp_64ns_64_7_no_dsp_1">
      <Resources FF="446" LUT="317"/>
      <LocalResources FF="64"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_387_7_fu_562/sitofp_32s_32_7_no_dsp_1_U115" BINDMODULE="fn1_sitofp_32s_32_7_no_dsp_1" DEPTH="2" TYPE="rtl" MODULENAME="sitofp_32s_32_7_no_dsp_1" DISPNAME="sitofp_32s_32_7_no_dsp_1_U115" RTLNAME="fn1_sitofp_32s_32_7_no_dsp_1">
      <Resources FF="183" LUT="127"/>
      <LocalResources FF="1"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_387_7_fu_562/urem_32ns_17ns_32_36_1_U123" BINDMODULE="fn1_urem_32ns_17ns_32_36_1" DEPTH="2" TYPE="rtl" MODULENAME="urem_32ns_17ns_32_36_1" DISPNAME="urem_32ns_17ns_32_36_1_U123" RTLNAME="fn1_urem_32ns_17ns_32_36_1">
      <Resources FF="472" LUT="695"/>
      <LocalResources FF="32"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_387_7_fu_562/urem_64s_64ns_64_68_1_U121" BINDMODULE="fn1_urem_64s_64ns_64_68_1" DEPTH="2" TYPE="rtl" MODULENAME="urem_64s_64ns_64_68_1" DISPNAME="urem_64s_64ns_64_68_1_U121" RTLNAME="fn1_urem_64s_64ns_64_68_1">
      <Resources FF="8257" LUT="7985"/>
      <LocalResources FF="128"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_445_8_fu_580" DEPTH="1" TYPE="function" MODULENAME="fn1_Pipeline_VITIS_LOOP_445_8" DISPNAME="grp_fn1_Pipeline_VITIS_LOOP_445_8_fu_580" RTLNAME="fn1_fn1_Pipeline_VITIS_LOOP_445_8">
      <SubModules count="5">fcmp_32ns_32ns_1_4_no_dsp_1_U152 flow_control_loop_pipe_sequential_init_U shl_111ns_32ns_111_2_1_U156 sitofp_32s_32_7_no_dsp_1_U151 srem_64ns_18ns_18_68_1_U154</SubModules>
      <Resources FF="5577" LUT="6329"/>
      <LocalResources FF="646" LUT="341"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_445_8_fu_580/fcmp_32ns_32ns_1_4_no_dsp_1_U152" BINDMODULE="fn1_fcmp_32ns_32ns_1_4_no_dsp_1" DEPTH="2" TYPE="rtl" MODULENAME="fcmp_32ns_32ns_1_4_no_dsp_1" DISPNAME="fcmp_32ns_32ns_1_4_no_dsp_1_U152" RTLNAME="fn1_fcmp_32ns_32ns_1_4_no_dsp_1">
      <Resources FF="73" LUT="47"/>
      <LocalResources FF="64"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_445_8_fu_580/flow_control_loop_pipe_sequential_init_U" BINDMODULE="fn1_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="fn1_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="77"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_445_8_fu_580/shl_111ns_32ns_111_2_1_U156" BINDMODULE="fn1_shl_111ns_32ns_111_2_1" DEPTH="2" TYPE="rtl" MODULENAME="shl_111ns_32ns_111_2_1" DISPNAME="shl_111ns_32ns_111_2_1_U156" RTLNAME="fn1_shl_111ns_32ns_111_2_1">
      <Resources FF="32" LUT="194"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_445_8_fu_580/sitofp_32s_32_7_no_dsp_1_U151" BINDMODULE="fn1_sitofp_32s_32_7_no_dsp_1" DEPTH="2" TYPE="rtl" MODULENAME="sitofp_32s_32_7_no_dsp_1" DISPNAME="sitofp_32s_32_7_no_dsp_1_U151" RTLNAME="fn1_sitofp_32s_32_7_no_dsp_1">
      <Resources FF="200" LUT="143"/>
      <LocalResources FF="18"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_fn1_Pipeline_VITIS_LOOP_445_8_fu_580/srem_64ns_18ns_18_68_1_U154" BINDMODULE="fn1_srem_64ns_18ns_18_68_1" DEPTH="2" TYPE="rtl" MODULENAME="srem_64ns_18ns_18_68_1" DISPNAME="srem_64ns_18ns_18_68_1_U154" RTLNAME="fn1_srem_64ns_18ns_18_68_1">
      <Resources FF="4624" LUT="5527"/>
      <LocalResources FF="99" LUT="114"/>
    </RtlModule>
    <RtlModule CELL="inst/icmp_71ns_71ns_1_2_1_U218" BINDMODULE="fn1_icmp_71ns_71ns_1_2_1" DEPTH="1" TYPE="rtl" MODULENAME="icmp_71ns_71ns_1_2_1" DISPNAME="icmp_71ns_71ns_1_2_1_U218" RTLNAME="fn1_icmp_71ns_71ns_1_2_1">
      <Resources FF="64" LUT="101"/>
    </RtlModule>
    <RtlModule CELL="inst/lshr_111ns_32ns_111_2_1_U200" BINDMODULE="fn1_lshr_111ns_32ns_111_2_1" DEPTH="1" TYPE="rtl" MODULENAME="lshr_111ns_32ns_111_2_1" DISPNAME="lshr_111ns_32ns_111_2_1_U200" RTLNAME="fn1_lshr_111ns_32ns_111_2_1">
      <Resources FF="1"/>
    </RtlModule>
    <RtlModule CELL="inst/lshr_111ns_32ns_111_2_1_U238" BINDMODULE="fn1_lshr_111ns_32ns_111_2_1" DEPTH="1" TYPE="rtl" MODULENAME="lshr_111ns_32ns_111_2_1" DISPNAME="lshr_111ns_32ns_111_2_1_U238" RTLNAME="fn1_lshr_111ns_32ns_111_2_1">
      <Resources FF="1"/>
    </RtlModule>
    <RtlModule CELL="inst/lshr_113ns_32ns_113_7_1_U222" BINDMODULE="fn1_lshr_113ns_32ns_113_7_1" DEPTH="1" TYPE="rtl" MODULENAME="lshr_113ns_32ns_113_7_1" DISPNAME="lshr_113ns_32ns_113_7_1_U222" RTLNAME="fn1_lshr_113ns_32ns_113_7_1">
      <Resources FF="4" LUT="4"/>
    </RtlModule>
    <RtlModule CELL="inst/lshr_121ns_32ns_121_7_1_U241" BINDMODULE="fn1_lshr_121ns_32ns_121_7_1" DEPTH="1" TYPE="rtl" MODULENAME="lshr_121ns_32ns_121_7_1" DISPNAME="lshr_121ns_32ns_121_7_1_U241" RTLNAME="fn1_lshr_121ns_32ns_121_7_1">
      <Resources FF="4" LUT="4"/>
    </RtlModule>
    <RtlModule CELL="inst/lshr_137ns_32ns_137_7_1_U226" BINDMODULE="fn1_lshr_137ns_32ns_137_7_1" DEPTH="1" TYPE="rtl" MODULENAME="lshr_137ns_32ns_137_7_1" DISPNAME="lshr_137ns_32ns_137_7_1_U226" RTLNAME="fn1_lshr_137ns_32ns_137_7_1">
      <Resources FF="4" LUT="4"/>
    </RtlModule>
    <RtlModule CELL="inst/lshr_169ns_32ns_169_7_1_U207" BINDMODULE="fn1_lshr_169ns_32ns_169_7_1" DEPTH="1" TYPE="rtl" MODULENAME="lshr_169ns_32ns_169_7_1" DISPNAME="lshr_169ns_32ns_169_7_1_U207" RTLNAME="fn1_lshr_169ns_32ns_169_7_1">
      <Resources FF="1" LUT="1"/>
    </RtlModule>
    <RtlModule CELL="inst/lshr_169ns_32ns_169_7_1_U209" BINDMODULE="fn1_lshr_169ns_32ns_169_7_1" DEPTH="1" TYPE="rtl" MODULENAME="lshr_169ns_32ns_169_7_1" DISPNAME="lshr_169ns_32ns_169_7_1_U209" RTLNAME="fn1_lshr_169ns_32ns_169_7_1">
      <Resources FF="1" LUT="1"/>
    </RtlModule>
    <RtlModule CELL="inst/lshr_169ns_32ns_169_7_1_U216" BINDMODULE="fn1_lshr_169ns_32ns_169_7_1" DEPTH="1" TYPE="rtl" MODULENAME="lshr_169ns_32ns_169_7_1" DISPNAME="lshr_169ns_32ns_169_7_1_U216" RTLNAME="fn1_lshr_169ns_32ns_169_7_1">
      <Resources FF="1" LUT="1"/>
    </RtlModule>
    <RtlModule CELL="inst/lshr_32ns_5ns_32_2_1_U219" BINDMODULE="fn1_lshr_32ns_5ns_32_2_1" DEPTH="1" TYPE="rtl" MODULENAME="lshr_32ns_5ns_32_2_1" DISPNAME="lshr_32ns_5ns_32_2_1_U219" RTLNAME="fn1_lshr_32ns_5ns_32_2_1">
      <Resources FF="6" LUT="10"/>
    </RtlModule>
    <RtlModule CELL="inst/lshr_64ns_6ns_64_7_1_U215" BINDMODULE="fn1_lshr_64ns_6ns_64_7_1" DEPTH="1" TYPE="rtl" MODULENAME="lshr_64ns_6ns_64_7_1" DISPNAME="lshr_64ns_6ns_64_7_1_U215" RTLNAME="fn1_lshr_64ns_6ns_64_7_1">
      <Resources FF="396" LUT="198"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_16ns_18ns_33_2_1_U212" BINDMODULE="fn1_mul_16ns_18ns_33_2_1" DEPTH="1" TYPE="resource" MODULENAME="mul_16ns_18ns_33_2_1" DISPNAME="mul_16ns_18ns_33_2_1_U212" RTLNAME="fn1_mul_16ns_18ns_33_2_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16ns_18ns_33_2_1_U212" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul2"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_32ns_17ns_48_5_1_U184" BINDMODULE="fn1_mul_32ns_17ns_48_5_1" DEPTH="1" TYPE="resource" MODULENAME="mul_32ns_17ns_48_5_1" DISPNAME="mul_32ns_17ns_48_5_1_U184" RTLNAME="fn1_mul_32ns_17ns_48_5_1">
      <Resources DSP="2" FF="17"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_17ns_48_5_1_U184" SOURCE="ldrgen/rand_c/rand1.c:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul730"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_32ns_34ns_56_5_1_U185" BINDMODULE="fn1_mul_32ns_34ns_56_5_1" DEPTH="1" TYPE="resource" MODULENAME="mul_32ns_34ns_56_5_1" DISPNAME="mul_32ns_34ns_56_5_1_U185" RTLNAME="fn1_mul_32ns_34ns_56_5_1">
      <Resources DSP="4"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="dsp" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_56_5_1_U185" SOURCE="ldrgen/rand_c/rand1.c:427" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln427"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_32ns_34ns_65_5_1_U186" BINDMODULE="fn1_mul_32ns_34ns_65_5_1" DEPTH="1" TYPE="resource" MODULENAME="mul_32ns_34ns_65_5_1" DISPNAME="mul_32ns_34ns_65_5_1_U186" RTLNAME="fn1_mul_32ns_34ns_65_5_1">
      <Resources DSP="4"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="dsp" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_5_1_U186" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul4"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_32s_14ns_32_5_1_U188" BINDMODULE="fn1_mul_32s_14ns_32_5_1" DEPTH="1" TYPE="resource" MODULENAME="mul_32s_14ns_32_5_1" DISPNAME="mul_32s_14ns_32_5_1_U188" RTLNAME="fn1_mul_32s_14ns_32_5_1">
      <Resources DSP="2" FF="17" LUT="33"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_14ns_32_5_1_U188" SOURCE="ldrgen/rand_c/rand1.c:330" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln330_1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_14ns_32_5_1_U188" SOURCE="ldrgen/rand_c/rand1.c:422" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln422"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_32s_16ns_32_5_1_U187" BINDMODULE="fn1_mul_32s_16ns_32_5_1" DEPTH="1" TYPE="resource" MODULENAME="mul_32s_16ns_32_5_1" DISPNAME="mul_32s_16ns_32_5_1_U187" RTLNAME="fn1_mul_32s_16ns_32_5_1">
      <Resources DSP="2" FF="17" LUT="17"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_16ns_32_5_1_U187" SOURCE="ldrgen/rand_c/rand1.c:131" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln131"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_39s_31s_39_5_1_U189" BINDMODULE="fn1_mul_39s_31s_39_5_1" DEPTH="1" TYPE="resource" MODULENAME="mul_39s_31s_39_5_1" DISPNAME="mul_39s_31s_39_5_1_U189" RTLNAME="fn1_mul_39s_31s_39_5_1">
      <Resources DSP="4" FF="51"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="dsp" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_31s_39_5_1_U189" SOURCE="ldrgen/rand_c/rand1.c:74" STORAGESUBTYPE="" URAM="0" VARIABLE="mul763"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_64ns_8ns_71_5_1_U190" BINDMODULE="fn1_mul_64ns_8ns_71_5_1" DEPTH="1" TYPE="resource" MODULENAME="mul_64ns_8ns_71_5_1" DISPNAME="mul_64ns_8ns_71_5_1_U190" RTLNAME="fn1_mul_64ns_8ns_71_5_1">
      <Resources DSP="4" FF="68" LUT="10"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="dsp" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_8ns_71_5_1_U190" SOURCE="ldrgen/rand_c/rand1.c:333" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln333"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_64s_16ns_64_5_1_U191" BINDMODULE="fn1_mul_64s_16ns_64_5_1" DEPTH="1" TYPE="resource" MODULENAME="mul_64s_16ns_64_5_1" DISPNAME="mul_64s_16ns_64_5_1_U191" RTLNAME="fn1_mul_64s_16ns_64_5_1">
      <Resources DSP="4" FF="68" LUT="16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="dsp" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64s_16ns_64_5_1_U191" SOURCE="ldrgen/rand_c/rand1.c:110" STORAGESUBTYPE="" URAM="0" VARIABLE="mul748"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_64s_16ns_64_5_1_x_U193" BINDMODULE="fn1_mul_64s_16ns_64_5_1" DEPTH="1" TYPE="resource" MODULENAME="mul_64s_16ns_64_5_1_x" DISPNAME="mul_64s_16ns_64_5_1_x_U193" RTLNAME="fn1_mul_64s_16ns_64_5_1_x">
      <Resources DSP="4" FF="68" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="dsp" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64s_16ns_64_5_1_x_U193" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul764"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="dsp" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64s_16ns_64_5_1_x_U193" SOURCE="ldrgen/rand_c/rand1.c:421" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln421"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_64s_18s_64_5_1_U192" BINDMODULE="fn1_mul_64s_18s_64_5_1" DEPTH="1" TYPE="resource" MODULENAME="mul_64s_18s_64_5_1" DISPNAME="mul_64s_18s_64_5_1_U192" RTLNAME="fn1_mul_64s_18s_64_5_1">
      <Resources DSP="4" FF="68" LUT="17"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="dsp" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64s_18s_64_5_1_U192" SOURCE="ldrgen/rand_c/rand1.c:259" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln259"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_64s_66ns_129_5_1_U194" BINDMODULE="fn1_mul_64s_66ns_129_5_1" DEPTH="1" TYPE="resource" MODULENAME="mul_64s_66ns_129_5_1" DISPNAME="mul_64s_66ns_129_5_1_U194" RTLNAME="fn1_mul_64s_66ns_129_5_1">
      <Resources DSP="16" FF="180" LUT="319"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="dsp" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64s_66ns_129_5_1_U194" SOURCE="ldrgen/rand_c/rand1.c:475" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln475"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_8s_29ns_32_4_1_U182" BINDMODULE="fn1_mul_8s_29ns_32_4_1" DEPTH="1" TYPE="resource" MODULENAME="mul_8s_29ns_32_4_1" DISPNAME="mul_8s_29ns_32_4_1_U182" RTLNAME="fn1_mul_8s_29ns_32_4_1">
      <Resources DSP="2" FF="17"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_29ns_32_4_1_U182" SOURCE="ldrgen/rand_c/rand1.c:330" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln330"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_8s_31s_39_5_1_U183" BINDMODULE="fn1_mul_8s_31s_39_5_1" DEPTH="1" TYPE="resource" MODULENAME="mul_8s_31s_39_5_1" DISPNAME="mul_8s_31s_39_5_1_U183" RTLNAME="fn1_mul_8s_31s_39_5_1">
      <Resources DSP="2" FF="17"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="dsp" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_31s_39_5_1_U183" SOURCE="ldrgen/rand_c/rand1.c:400" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln400"/>
    </RtlModule>
    <RtlModule CELL="inst/sdiv_32s_11ns_24_36_1_U205" BINDMODULE="fn1_sdiv_32s_11ns_24_36_1" DEPTH="1" TYPE="rtl" MODULENAME="sdiv_32s_11ns_24_36_1" DISPNAME="sdiv_32s_11ns_24_36_1_U205" RTLNAME="fn1_sdiv_32s_11ns_24_36_1">
      <Resources FF="664" LUT="1029"/>
      <LocalResources FF="56" LUT="85"/>
    </RtlModule>
    <RtlModule CELL="inst/shl_111ns_32ns_111_2_1_U201" BINDMODULE="fn1_shl_111ns_32ns_111_2_1" DEPTH="1" TYPE="rtl" MODULENAME="shl_111ns_32ns_111_2_1" DISPNAME="shl_111ns_32ns_111_2_1_U201" RTLNAME="fn1_shl_111ns_32ns_111_2_1">
      <Resources FF="32" LUT="203"/>
    </RtlModule>
    <RtlModule CELL="inst/shl_111ns_32ns_111_2_1_U229" BINDMODULE="fn1_shl_111ns_32ns_111_2_1" DEPTH="1" TYPE="rtl" MODULENAME="shl_111ns_32ns_111_2_1" DISPNAME="shl_111ns_32ns_111_2_1_U229" RTLNAME="fn1_shl_111ns_32ns_111_2_1">
      <Resources FF="32" LUT="195"/>
    </RtlModule>
    <RtlModule CELL="inst/shl_111ns_32ns_111_2_1_U239" BINDMODULE="fn1_shl_111ns_32ns_111_2_1" DEPTH="1" TYPE="rtl" MODULENAME="shl_111ns_32ns_111_2_1" DISPNAME="shl_111ns_32ns_111_2_1_U239" RTLNAME="fn1_shl_111ns_32ns_111_2_1">
      <Resources FF="9" LUT="66"/>
    </RtlModule>
    <RtlModule CELL="inst/shl_113ns_32ns_113_7_1_U223" BINDMODULE="fn1_shl_113ns_32ns_113_7_1" DEPTH="1" TYPE="rtl" MODULENAME="shl_113ns_32ns_113_7_1" DISPNAME="shl_113ns_32ns_113_7_1_U223" RTLNAME="fn1_shl_113ns_32ns_113_7_1">
      <Resources FF="220" LUT="195"/>
    </RtlModule>
    <RtlModule CELL="inst/shl_121ns_32ns_121_7_1_U242" BINDMODULE="fn1_shl_121ns_32ns_121_7_1" DEPTH="1" TYPE="rtl" MODULENAME="shl_121ns_32ns_121_7_1" DISPNAME="shl_121ns_32ns_121_7_1_U242" RTLNAME="fn1_shl_121ns_32ns_121_7_1">
      <Resources FF="228" LUT="219"/>
    </RtlModule>
    <RtlModule CELL="inst/shl_137ns_32ns_137_7_1_U227" BINDMODULE="fn1_shl_137ns_32ns_137_7_1" DEPTH="1" TYPE="rtl" MODULENAME="shl_137ns_32ns_137_7_1" DISPNAME="shl_137ns_32ns_137_7_1_U227" RTLNAME="fn1_shl_137ns_32ns_137_7_1">
      <Resources FF="244" LUT="279"/>
    </RtlModule>
    <RtlModule CELL="inst/shl_169ns_32ns_169_7_1_U208" BINDMODULE="fn1_shl_169ns_32ns_169_7_1" DEPTH="1" TYPE="rtl" MODULENAME="shl_169ns_32ns_169_7_1" DISPNAME="shl_169ns_32ns_169_7_1_U208" RTLNAME="fn1_shl_169ns_32ns_169_7_1">
      <Resources FF="274" LUT="389"/>
    </RtlModule>
    <RtlModule CELL="inst/shl_169ns_32ns_169_7_1_U210" BINDMODULE="fn1_shl_169ns_32ns_169_7_1" DEPTH="1" TYPE="rtl" MODULENAME="shl_169ns_32ns_169_7_1" DISPNAME="shl_169ns_32ns_169_7_1_U210" RTLNAME="fn1_shl_169ns_32ns_169_7_1">
      <Resources FF="220" LUT="195"/>
    </RtlModule>
    <RtlModule CELL="inst/shl_169ns_32ns_169_7_1_U217" BINDMODULE="fn1_shl_169ns_32ns_169_7_1" DEPTH="1" TYPE="rtl" MODULENAME="shl_169ns_32ns_169_7_1" DISPNAME="shl_169ns_32ns_169_7_1_U217" RTLNAME="fn1_shl_169ns_32ns_169_7_1">
      <Resources FF="277" LUT="391"/>
    </RtlModule>
    <RtlModule CELL="inst/shl_17ns_1ns_17_2_1_U235" BINDMODULE="fn1_shl_17ns_1ns_17_2_1" DEPTH="1" TYPE="rtl" MODULENAME="shl_17ns_1ns_17_2_1" DISPNAME="shl_17ns_1ns_17_2_1_U235" RTLNAME="fn1_shl_17ns_1ns_17_2_1">
      <Resources FF="17" LUT="9"/>
    </RtlModule>
    <RtlModule CELL="inst/shl_55ns_32ns_55_2_1_U199" BINDMODULE="fn1_shl_55ns_32ns_55_2_1" DEPTH="1" TYPE="rtl" MODULENAME="shl_55ns_32ns_55_2_1" DISPNAME="shl_55ns_32ns_55_2_1_U199" RTLNAME="fn1_shl_55ns_32ns_55_2_1">
      <Resources FF="31" LUT="50"/>
    </RtlModule>
    <RtlModule CELL="inst/shl_55ns_32ns_55_2_1_U233" BINDMODULE="fn1_shl_55ns_32ns_55_2_1" DEPTH="1" TYPE="rtl" MODULENAME="shl_55ns_32ns_55_2_1" DISPNAME="shl_55ns_32ns_55_2_1_U233" RTLNAME="fn1_shl_55ns_32ns_55_2_1">
      <Resources FF="31" LUT="35"/>
    </RtlModule>
    <RtlModule CELL="inst/shl_55ns_32ns_55_2_1_U237" BINDMODULE="fn1_shl_55ns_32ns_55_2_1" DEPTH="1" TYPE="rtl" MODULENAME="shl_55ns_32ns_55_2_1" DISPNAME="shl_55ns_32ns_55_2_1_U237" RTLNAME="fn1_shl_55ns_32ns_55_2_1">
      <Resources FF="31" LUT="35"/>
    </RtlModule>
    <RtlModule CELL="inst/shl_63ns_32ns_63_2_1_U197" BINDMODULE="fn1_shl_63ns_32ns_63_2_1" DEPTH="1" TYPE="rtl" MODULENAME="shl_63ns_32ns_63_2_1" DISPNAME="shl_63ns_32ns_63_2_1_U197" RTLNAME="fn1_shl_63ns_32ns_63_2_1">
      <Resources LUT="29"/>
    </RtlModule>
    <RtlModule CELL="inst/shl_63ns_32ns_63_2_1_U221" BINDMODULE="fn1_shl_63ns_32ns_63_2_1" DEPTH="1" TYPE="rtl" MODULENAME="shl_63ns_32ns_63_2_1" DISPNAME="shl_63ns_32ns_63_2_1_U221" RTLNAME="fn1_shl_63ns_32ns_63_2_1">
      <Resources FF="32" LUT="59"/>
    </RtlModule>
    <RtlModule CELL="inst/sitodp_64ns_64_7_no_dsp_1_U181" BINDMODULE="fn1_sitodp_64ns_64_7_no_dsp_1" DEPTH="1" TYPE="rtl" MODULENAME="sitodp_64ns_64_7_no_dsp_1" DISPNAME="sitodp_64ns_64_7_no_dsp_1_U181" RTLNAME="fn1_sitodp_64ns_64_7_no_dsp_1">
      <Resources FF="511" LUT="437"/>
      <LocalResources FF="129" LUT="118"/>
    </RtlModule>
    <RtlModule CELL="inst/sitofp_64ns_32_7_no_dsp_1_U174" BINDMODULE="fn1_sitofp_64ns_32_7_no_dsp_1" DEPTH="1" TYPE="rtl" MODULENAME="sitofp_64ns_32_7_no_dsp_1" DISPNAME="sitofp_64ns_32_7_no_dsp_1_U174" RTLNAME="fn1_sitofp_64ns_32_7_no_dsp_1">
      <Resources FF="379" LUT="383"/>
      <LocalResources FF="64" LUT="96"/>
    </RtlModule>
    <RtlModule CELL="inst/srem_16s_16ns_16_20_seq_1_U195" BINDMODULE="fn1_srem_16s_16ns_16_20_seq_1" DEPTH="1" TYPE="rtl" MODULENAME="srem_16s_16ns_16_20_seq_1" DISPNAME="srem_16s_16ns_16_20_seq_1_U195" RTLNAME="fn1_srem_16s_16ns_16_20_seq_1">
      <Resources FF="102" LUT="89"/>
      <LocalResources FF="33" LUT="1"/>
    </RtlModule>
    <RtlModule CELL="inst/srem_18s_33ns_33_22_1_U231" BINDMODULE="fn1_srem_18s_33ns_33_22_1" DEPTH="1" TYPE="rtl" MODULENAME="srem_18s_33ns_33_22_1" DISPNAME="srem_18s_33ns_33_22_1_U231" RTLNAME="fn1_srem_18s_33ns_33_22_1">
      <Resources FF="934" LUT="861"/>
      <LocalResources FF="51" LUT="1"/>
    </RtlModule>
    <RtlModule CELL="inst/srem_64ns_64ns_64_68_1_U203" BINDMODULE="fn1_srem_64ns_64ns_64_68_1" DEPTH="1" TYPE="rtl" MODULENAME="srem_64ns_64ns_64_68_1" DISPNAME="srem_64ns_64ns_64_68_1_U203" RTLNAME="fn1_srem_64ns_64ns_64_68_1">
      <Resources FF="8321" LUT="8270"/>
      <LocalResources FF="128"/>
    </RtlModule>
    <RtlModule CELL="inst/srem_9s_64ns_39_13_1_U206" BINDMODULE="fn1_srem_9s_64ns_39_13_1" DEPTH="1" TYPE="rtl" MODULENAME="srem_9s_64ns_39_13_1" DISPNAME="srem_9s_64ns_39_13_1_U206" RTLNAME="fn1_srem_9s_64ns_39_13_1">
      <Resources FF="742" LUT="791"/>
      <LocalResources FF="83" LUT="15"/>
    </RtlModule>
    <RtlModule CELL="inst/sub_129ns_129ns_129_2_1_U240" BINDMODULE="fn1_sub_129ns_129ns_129_2_1" DEPTH="1" TYPE="resource" MODULENAME="sub_129ns_129ns_129_2_1" DISPNAME="sub_129ns_129ns_129_2_1_U240" RTLNAME="fn1_sub_129ns_129ns_129_2_1">
      <Resources FF="66" LUT="129"/>
      <LocalResources FF="66" LUT="129"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_129ns_129ns_129_2_1_U240" SOURCE="ldrgen/rand_c/rand1.c:475" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln475"/>
    </RtlModule>
    <RtlModule CELL="inst/udiv_16ns_17s_17_20_1_U230" BINDMODULE="fn1_udiv_16ns_17s_17_20_1" DEPTH="1" TYPE="rtl" MODULENAME="udiv_16ns_17s_17_20_1" DISPNAME="udiv_16ns_17s_17_20_1_U230" RTLNAME="fn1_udiv_16ns_17s_17_20_1">
      <Resources FF="426" LUT="414"/>
      <LocalResources FF="10"/>
    </RtlModule>
    <RtlModule CELL="inst/udiv_64ns_64ns_64_68_1_U211" BINDMODULE="fn1_udiv_64ns_64ns_64_68_1" DEPTH="1" TYPE="rtl" MODULENAME="udiv_64ns_64ns_64_68_1" DISPNAME="udiv_64ns_64ns_64_68_1_U211" RTLNAME="fn1_udiv_64ns_64ns_64_68_1">
      <Resources FF="8196" LUT="8231"/>
      <LocalResources FF="66" LUT="63"/>
    </RtlModule>
    <RtlModule CELL="inst/udiv_64ns_7ns_32_68_1_U244" BINDMODULE="fn1_udiv_64ns_7ns_32_68_1" DEPTH="1" TYPE="rtl" MODULENAME="udiv_64ns_7ns_32_68_1" DISPNAME="udiv_64ns_7ns_32_68_1_U244" RTLNAME="fn1_udiv_64ns_7ns_32_68_1">
      <Resources FF="3431" LUT="6328"/>
      <LocalResources FF="4" LUT="31"/>
    </RtlModule>
    <RtlModule CELL="inst/uitodp_32ns_64_7_no_dsp_1_U180" BINDMODULE="fn1_uitodp_32ns_64_7_no_dsp_1" DEPTH="1" TYPE="rtl" MODULENAME="uitodp_32ns_64_7_no_dsp_1" DISPNAME="uitodp_32ns_64_7_no_dsp_1_U180" RTLNAME="fn1_uitodp_32ns_64_7_no_dsp_1">
      <Resources FF="253" LUT="115"/>
      <LocalResources FF="16"/>
    </RtlModule>
    <RtlModule CELL="inst/uitodp_64ns_64_7_no_dsp_1_U179" BINDMODULE="fn1_uitodp_64ns_64_7_no_dsp_1" DEPTH="1" TYPE="rtl" MODULENAME="uitodp_64ns_64_7_no_dsp_1" DISPNAME="uitodp_64ns_64_7_no_dsp_1_U179" RTLNAME="fn1_uitodp_64ns_64_7_no_dsp_1">
      <Resources FF="410" LUT="257"/>
      <LocalResources FF="64"/>
    </RtlModule>
    <RtlModule CELL="inst/uitofp_64ns_32_7_no_dsp_1_U173" BINDMODULE="fn1_uitofp_64ns_32_7_no_dsp_1" DEPTH="1" TYPE="rtl" MODULENAME="uitofp_64ns_32_7_no_dsp_1" DISPNAME="uitofp_64ns_32_7_no_dsp_1_U173" RTLNAME="fn1_uitofp_64ns_32_7_no_dsp_1">
      <Resources FF="299" LUT="246"/>
      <LocalResources FF="97" LUT="16"/>
    </RtlModule>
    <RtlModule CELL="inst/uitofp_64s_32_7_no_dsp_1_U172" BINDMODULE="fn1_uitofp_64s_32_7_no_dsp_1" DEPTH="1" TYPE="rtl" MODULENAME="uitofp_64s_32_7_no_dsp_1" DISPNAME="uitofp_64s_32_7_no_dsp_1_U172" RTLNAME="fn1_uitofp_64s_32_7_no_dsp_1">
      <Resources FF="299" LUT="322"/>
      <LocalResources FF="97" LUT="92"/>
    </RtlModule>
    <RtlModule CELL="inst/urem_16ns_17ns_17_20_1_U225" BINDMODULE="fn1_urem_16ns_17ns_17_20_1" DEPTH="1" TYPE="rtl" MODULENAME="urem_16ns_17ns_17_20_1" DISPNAME="urem_16ns_17ns_17_20_1_U225" RTLNAME="fn1_urem_16ns_17ns_17_20_1">
      <Resources FF="563" LUT="409"/>
      <LocalResources FF="34"/>
    </RtlModule>
    <RtlModule CELL="inst/urem_1ns_16ns_7_5_seq_1_U243" BINDMODULE="fn1_urem_1ns_16ns_7_5_seq_1" DEPTH="1" TYPE="rtl" MODULENAME="urem_1ns_16ns_7_5_seq_1" DISPNAME="urem_1ns_16ns_7_5_seq_1_U243" RTLNAME="fn1_urem_1ns_16ns_7_5_seq_1">
      <Resources FF="40" LUT="19"/>
      <LocalResources FF="19" LUT="1"/>
    </RtlModule>
    <RtlModule CELL="inst/urem_32s_32ns_8_36_1_U214" BINDMODULE="fn1_urem_32s_32ns_8_36_1" DEPTH="1" TYPE="rtl" MODULENAME="urem_32s_32ns_8_36_1" DISPNAME="urem_32s_32ns_8_36_1_U214" RTLNAME="fn1_urem_32s_32ns_8_36_1">
      <Resources FF="2033" LUT="1951"/>
      <LocalResources FF="40"/>
    </RtlModule>
    <RtlModule CELL="inst/urem_48ns_49s_48_52_1_U213" BINDMODULE="fn1_urem_48ns_49s_48_52_1" DEPTH="1" TYPE="rtl" MODULENAME="urem_48ns_49s_48_52_1" DISPNAME="urem_48ns_49s_48_52_1_U213" RTLNAME="fn1_urem_48ns_49s_48_52_1">
      <Resources FF="3530" LUT="4627"/>
      <LocalResources FF="73"/>
    </RtlModule>
    <RtlModule CELL="inst/urem_64ns_27ns_8_68_1_U204" BINDMODULE="fn1_urem_64ns_27ns_8_68_1" DEPTH="1" TYPE="rtl" MODULENAME="urem_64ns_27ns_8_68_1" DISPNAME="urem_64ns_27ns_8_68_1_U204" RTLNAME="fn1_urem_64ns_27ns_8_68_1">
      <Resources FF="3041" LUT="5473"/>
      <LocalResources FF="8"/>
    </RtlModule>
    <RtlModule CELL="inst/urem_8ns_7ns_7_12_seq_1_U224" BINDMODULE="fn1_urem_8ns_7ns_7_12_seq_1" DEPTH="1" TYPE="rtl" MODULENAME="urem_8ns_7ns_7_12_seq_1" DISPNAME="urem_8ns_7ns_7_12_seq_1_U224" RTLNAME="fn1_urem_8ns_7ns_7_12_seq_1">
      <Resources FF="42" LUT="21"/>
      <LocalResources FF="16"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="7.363" DATAPATH_LOGIC_DELAY="2.852" DATAPATH_NET_DELAY="4.511" ENDPOINT_PIN="udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][10]/R" LOGIC_LEVELS="14" MAX_FANOUT="8389" SLACK="-2.971" STARTPOINT_PIN="or_reg_4320_reg[1]/C">
      <CELL NAME="or_reg_4320_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="2421"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1242"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1242"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1242"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="34"/>
      <CELL NAME="udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][10]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="51"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="7.363" DATAPATH_LOGIC_DELAY="2.852" DATAPATH_NET_DELAY="4.511" ENDPOINT_PIN="udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][11]/R" LOGIC_LEVELS="14" MAX_FANOUT="8389" SLACK="-2.971" STARTPOINT_PIN="or_reg_4320_reg[1]/C">
      <CELL NAME="or_reg_4320_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="2421"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1242"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1242"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1242"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="34"/>
      <CELL NAME="udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][11]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="51"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="7.363" DATAPATH_LOGIC_DELAY="2.852" DATAPATH_NET_DELAY="4.511" ENDPOINT_PIN="udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][12]/R" LOGIC_LEVELS="14" MAX_FANOUT="8389" SLACK="-2.971" STARTPOINT_PIN="or_reg_4320_reg[1]/C">
      <CELL NAME="or_reg_4320_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="2421"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1242"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1242"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1242"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="34"/>
      <CELL NAME="udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][12]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="51"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="7.363" DATAPATH_LOGIC_DELAY="2.852" DATAPATH_NET_DELAY="4.511" ENDPOINT_PIN="udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][13]/R" LOGIC_LEVELS="14" MAX_FANOUT="8389" SLACK="-2.971" STARTPOINT_PIN="or_reg_4320_reg[1]/C">
      <CELL NAME="or_reg_4320_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="2421"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1242"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1242"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1242"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="34"/>
      <CELL NAME="udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][13]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="51"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="7.363" DATAPATH_LOGIC_DELAY="2.852" DATAPATH_NET_DELAY="4.511" ENDPOINT_PIN="udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][14]/R" LOGIC_LEVELS="14" MAX_FANOUT="8389" SLACK="-2.971" STARTPOINT_PIN="or_reg_4320_reg[1]/C">
      <CELL NAME="or_reg_4320_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="2421"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1242"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1242"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1242"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="34"/>
      <CELL NAME="udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][14]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="51"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="7.363" DATAPATH_LOGIC_DELAY="2.852" DATAPATH_NET_DELAY="4.511" ENDPOINT_PIN="udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][15]/R" LOGIC_LEVELS="14" MAX_FANOUT="8389" SLACK="-2.971" STARTPOINT_PIN="or_reg_4320_reg[1]/C">
      <CELL NAME="or_reg_4320_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="2421"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1242"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1242"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1242"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="34"/>
      <CELL NAME="udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][15]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="51"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="7.363" DATAPATH_LOGIC_DELAY="2.852" DATAPATH_NET_DELAY="4.511" ENDPOINT_PIN="udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][16]/R" LOGIC_LEVELS="14" MAX_FANOUT="8389" SLACK="-2.971" STARTPOINT_PIN="or_reg_4320_reg[1]/C">
      <CELL NAME="or_reg_4320_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="2421"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1242"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1242"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1242"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="34"/>
      <CELL NAME="udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][16]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="51"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="7.363" DATAPATH_LOGIC_DELAY="2.852" DATAPATH_NET_DELAY="4.511" ENDPOINT_PIN="udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][17]/R" LOGIC_LEVELS="14" MAX_FANOUT="8389" SLACK="-2.971" STARTPOINT_PIN="or_reg_4320_reg[1]/C">
      <CELL NAME="or_reg_4320_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="2421"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1242"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1242"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1242"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="34"/>
      <CELL NAME="udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][17]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="51"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="7.363" DATAPATH_LOGIC_DELAY="2.852" DATAPATH_NET_DELAY="4.511" ENDPOINT_PIN="udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][18]/R" LOGIC_LEVELS="14" MAX_FANOUT="8389" SLACK="-2.971" STARTPOINT_PIN="or_reg_4320_reg[1]/C">
      <CELL NAME="or_reg_4320_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="2421"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1242"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1242"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1242"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="34"/>
      <CELL NAME="udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][18]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="51"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="7.363" DATAPATH_LOGIC_DELAY="2.852" DATAPATH_NET_DELAY="4.511" ENDPOINT_PIN="udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][19]/R" LOGIC_LEVELS="14" MAX_FANOUT="8389" SLACK="-2.971" STARTPOINT_PIN="or_reg_4320_reg[1]/C">
      <CELL NAME="or_reg_4320_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="2421"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="69"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1242"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1242"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1242"/>
      <CELL NAME="grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="34"/>
      <CELL NAME="udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][19]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="51"/>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/fn1_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/fn1_failfast_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/fn1_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/fn1_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/fn1_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/fn1_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Sun Jun 23 22:43:13 -03 2024"/>
    <item NAME="Version" VALUE="2023.2 (Build 4023990 on Oct 11 2023)"/>
    <item NAME="Project" VALUE="rand1"/>
    <item NAME="Solution" VALUE="solution1 (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynq"/>
    <item NAME="Target device" VALUE="xc7z020-clg400-1"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="5 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="5 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

