/* Generated by Yosys 0.18+10 (git sha1 38b76d034, gcc 11.2.1 -fPIC -Os) */

module adder_verilator(clock, reset, a, b, sum);
  input [3:0] a;
  input [3:0] b;
  input clock;
  input reset;
  output [4:0] sum;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [5:0] _00_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _01_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [5:0] _02_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _03_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [3:0] _04_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _05_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [3:0] _06_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _07_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [2:0] _08_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _09_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [4:0] _10_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  (* src = "/nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/.././rtl/adder_verilator.v:4.15-4.16" *)
  (* src = "/nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/.././rtl/adder_verilator.v:4.15-4.16" *)
  wire [3:0] a;
  (* src = "/nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/.././rtl/adder_verilator.v:5.15-5.16" *)
  (* src = "/nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/.././rtl/adder_verilator.v:5.15-5.16" *)
  wire [3:0] b;
  (* src = "/nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/.././rtl/adder_verilator.v:2.9-2.14" *)
  (* src = "/nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/.././rtl/adder_verilator.v:2.9-2.14" *)
  wire clock;
  (* src = "/nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/.././rtl/adder_verilator.v:3.9-3.14" *)
  (* src = "/nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/.././rtl/adder_verilator.v:3.9-3.14" *)
  wire reset;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/.././rtl/adder_verilator.v:6.20-6.23" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_home/iparapid/fahmad/Downloads/Compiler_validation_26_oct/Compiler_Validation/RTL_testcases/verilator_tests/adder_verilator/results_dir/.././rtl/adder_verilator.v:6.20-6.23" *)
  wire [4:0] sum;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00e80017001700e8)
  ) _18_ (
    .Y(_15_),
    .A({ a[3], b[3], reset, _17_, a[2], b[2] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h08070708)
  ) _19_ (
    .Y(_13_),
    .A({ a[1], b[1], reset, a[0], b[0] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) _20_ (
    .Y(_12_),
    .A({ a[0], b[0], reset })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'he888)
  ) _21_ (
    .Y(_17_),
    .A({ a[0], b[0], a[1], b[1] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4114)
  ) _22_ (
    .Y(_14_),
    .A({ _17_, a[2], b[2], reset })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000fce8e8c0)
  ) _23_ (
    .Y(_16_),
    .A({ reset, _17_, a[2], a[3], b[3:2] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _24_ (
    .C(clock),
    .D(_12_),
    .E(1'h1),
    .Q(sum[0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _25_ (
    .C(clock),
    .D(_13_),
    .E(1'h1),
    .Q(sum[1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _26_ (
    .C(clock),
    .D(_14_),
    .E(1'h1),
    .Q(sum[2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _27_ (
    .C(clock),
    .D(_15_),
    .E(1'h1),
    .Q(sum[3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _28_ (
    .C(clock),
    .D(_16_),
    .E(1'h1),
    .Q(sum[4]),
    .R(1'h1)
  );
endmodule
