vendor_name = ModelSim
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-1/memoryWrite.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-1/MemoryAddressInput.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-1/instructionEnable.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-1/memory.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-1/ALULogic.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-1/fiveBitRegister.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-1/TempRegisterInputB.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-1/TempRegisterInputA.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-1/sixteenBitRegister.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-1/SignExtended9spl.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-1/signExtended9.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-1/signExtended6.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-1/registerFileWrite.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-1/RegisterFileInputD3.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-1/RegisterFileInputC.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-1/RegisterFileInputA.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-1/registerFileAccess.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-1/Register7Input.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-1/PriorityEncoder.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-1/PEModifyEnable.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-1/PEEnable.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-1/PCinput.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-1/main.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-1/eightBitRegister.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-1/oneBitRegister.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-1/nextState.vhd
source_file = 1, /home/geek-at-work/intelFPGA_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/geek-at-work/intelFPGA_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/geek-at-work/intelFPGA_lite/17.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/geek-at-work/intelFPGA_lite/17.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/geek-at-work/Desktop/EE-309-Project-1/db/nextState.cbx.xml
design_name = IITB_RISC
instance = comp, \clock~I , clock, IITB_RISC, 1
