POP,NOP,ADD,ADD,ADD,ADD,DB,INC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,DB,DB,MOV,INT,MOV,PUSH,PUSH,JB,JB,INS,AND,OUTS,OUTS,OUTS,JZ,DB,AND,OUTS,AND,AND,AND,OR,ADD,ADD,ADD,OUT,DB,DB,INT1,STOSB,CPUID,STOSB,CPUID,STOSB,CPUID,MOV,OR,MOV,OR,SCASB,CPUID,STOSB,DB,DB,MOV,MOV,OR,MOV,BT,DB,DB,MOV,STOSD,CPUID,MOV,OR,MOV,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,PUSH,ADD,XCHG,ADD,ADD,ADD,ADD,ADD,ADD,AND,ADD,OR,PUSH,ADD,LOCK,ADD,ADD,XOR,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,OR,ADD,OR,ADD,OR,ADD,ADD,ADD,ADD,ADD,SUB,DB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADC,ADD,JO,ADD,ADD,ADD,ADD,ADD,SUB,ADD,XOR,ADD,XOR,ADD,ADD,ADD,ADD,ADD,DB,DB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,DB,ADD,STC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JZ,JS,ADD,ADD,PUSH,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,DB,JB,DB,JZ,ADD,DB,LAHF,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,DB,DB,JZ,ADD,ADD,OR,ADD,AND,ADD,ADD,ADD,DB,DB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JO,DB,JZ,ADD,SAL,DB,ADD,ADD,ADD,DB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,IMUL,ADD,ADD,ADD,ADD,ADD,DB,DB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JB,JB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JB,INS,OUTS,MOVSXD,ADD,ADD,ADD,NOP,DB,ADD,DB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD