// Seed: 3356648062
module module_0 (
    input tri id_0,
    output supply1 id_1,
    input uwire id_2,
    input tri0 id_3,
    input tri id_4,
    input wor id_5,
    output tri0 id_6,
    input tri0 id_7
);
  wire id_9;
  assign id_6 = 1;
  wire id_10;
  tri0 id_11 = id_4;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    input tri0 id_2,
    input supply0 id_3,
    output wor id_4,
    input wor id_5,
    input supply1 id_6
);
  module_0(
      id_3, id_4, id_6, id_2, id_5, id_3, id_4, id_1
  );
endmodule
