
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 157771                       # Simulator instruction rate (inst/s)
host_mem_usage                              201490320                       # Number of bytes of host memory used
host_op_rate                                   185011                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 33375.13                       # Real time elapsed on the host
host_tick_rate                               30466024                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5265637236                       # Number of instructions simulated
sim_ops                                    6174772382                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.016807                       # Number of seconds simulated
sim_ticks                                1016807431352                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    99                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3099293                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6197529                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     95.773077                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       314415869                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    328292543                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1588187                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    481872765                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     11053856                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     11331958                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       278102                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       658028639                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        72685190                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          131                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads        1207787019                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       1191553848                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1587048                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          644885358                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     240168836                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     14559892                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     78634420                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   3265637235                       # Number of instructions committed
system.switch_cpus.commit.committedOps     3817286657                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2428059814                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.572155                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.581899                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1465587378     60.36%     60.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    205981656      8.48%     68.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    241216981      9.93%     78.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     46839581      1.93%     80.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    144029778      5.93%     86.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     38021473      1.57%     88.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     22723786      0.94%     89.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     23490345      0.97%     90.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    240168836      9.89%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2428059814                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     71243833                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        3277684143                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             680559775                       # Number of loads committed
system.switch_cpus.commit.membars            16177381                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   2363644001     61.92%     61.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    192871227      5.05%     66.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     66.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     26895864      0.70%     67.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     17795260      0.47%     68.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt      7321830      0.19%     68.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     24266089      0.64%     68.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     29199837      0.76%     69.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      4084986      0.11%     69.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     25328451      0.66%     70.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     70.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1617687      0.04%     70.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     70.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     70.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     70.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     70.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     70.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     70.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     70.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     70.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     70.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     70.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     70.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     70.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     70.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     70.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     70.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     70.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     70.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     70.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     70.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     70.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     70.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     70.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     70.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     70.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     70.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     70.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    680559775     17.83%     88.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    443701650     11.62%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   3817286657                       # Class of committed instruction
system.switch_cpus.commit.refs             1124261425                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         224734184                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          3265637235                       # Number of Instructions Simulated
system.switch_cpus.committedOps            3817286657                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.746680                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.746680                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1593426079                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1165                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    313763580                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     3911982760                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        217810786                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         506026880                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1637298                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          4555                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     119484038                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           658028639                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         390865814                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2044638310                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        328893                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             3371147870                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         3276874                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.269862                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    392108218                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    398154915                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.382532                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2438385090                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.612349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.800835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1677547831     68.80%     68.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        118539935      4.86%     73.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         45067975      1.85%     75.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         76124795      3.12%     78.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         53273985      2.18%     80.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         59959465      2.46%     83.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6        124517972      5.11%     88.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         32347969      1.33%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        251005163     10.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2438385090                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    2035                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1856228                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        650832726                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.589703                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1154923794                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          446447680                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       223093671                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     692989096                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     14610883                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        56781                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    448499246                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   3895903725                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     708476114                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2491073                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    3876310443                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         831135                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      72809339                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1637298                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      75002547                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        66373                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads    191894300                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1315                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        73389                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     16007482                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     12429321                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      4797595                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        73389                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       919088                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       937140                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        3897493332                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            3858916588                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.581459                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        2266230835                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.582569                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             3859303176                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       4650665408                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2750858362                       # number of integer regfile writes
system.switch_cpus.ipc                       1.339261                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.339261                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2383794277     61.46%     61.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    192902192      4.97%     66.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     28524169      0.74%     67.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     17795763      0.46%     67.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      7708899      0.20%     67.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     25054282      0.65%     68.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     29199843      0.75%     69.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      4890402      0.13%     69.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     31315325      0.81%     70.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     70.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     70.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     70.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1617687      0.04%     70.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     70.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     70.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc           99      0.00%     70.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     70.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     70.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     70.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     70.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     70.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     70.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     70.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     70.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     70.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    708551239     18.27%     88.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    447447339     11.54%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3878801516                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            66799988                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017222                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         8129302     12.17%     12.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        3218018      4.82%     16.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     16.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     16.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     16.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            48      0.00%     16.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      2421295      3.62%     20.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      1886432      2.82%     23.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             3      0.00%     23.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc       796674      1.19%     24.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     24.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     24.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     24.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     24.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     24.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     24.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     24.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     24.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     24.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     24.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     24.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     24.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     24.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     24.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     24.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     24.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     24.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     24.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     24.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     24.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     24.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     24.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     24.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     24.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     24.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     24.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     24.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     24.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     24.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     24.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     24.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     24.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     24.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       24078181     36.05%     60.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      26270035     39.33%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     3681748560                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   9744366599                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   3615529032                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   3656563970                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         3881292841                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        3878801516                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     14610884                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     78617067                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         5433                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        50992                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    156162319                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2438385090                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.590726                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.122048                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1216648351     49.90%     49.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    332117260     13.62%     63.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    240953255      9.88%     73.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    160920186      6.60%     80.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    162127033      6.65%     86.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    140096234      5.75%     92.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    101786856      4.17%     96.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     47580570      1.95%     98.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     36155345      1.48%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2438385090                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.590724                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      263852944                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    518426944                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    243387556                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    318030130                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     31294866                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     32498408                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    692989096                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    448499246                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      4310097891                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      167803039                       # number of misc regfile writes
system.switch_cpus.numCycles               2438387125                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       344779750                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    4231436138                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       84198299                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        268661099                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      261703702                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents      18715814                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    6921377355                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     3901675862                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   4339020157                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         570947220                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       25298966                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1637298                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     421387632                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        107584016                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   4650858579                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    830972082                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     22177784                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         658147061                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     14610898                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    359811777                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           6083810768                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          7802182643                       # The number of ROB writes
system.switch_cpus.timesIdled                      21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        296524502                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       188235878                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests        36738                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          734                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9991127                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        23368                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     19982254                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          24102                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3089078                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       687486                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2410749                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10216                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10216                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3089078                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      4633748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      4663075                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      9296823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9296823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    241601920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    243105920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    484707840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               484707840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3099294                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3099294    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3099294                       # Request fanout histogram
system.membus.reqLayer0.occupancy          7301070940                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          7348736209                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        29378752842                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           9909851                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2172779                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           49                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10932378                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            81276                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           81276                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            49                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9909802                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          147                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     29973234                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              29973381                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        12544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1468975488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1468988032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3114079                       # Total snoops (count)
system.tol2bus.snoopTraffic                  87998208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         13105206                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004698                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.069198                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               13044366     99.54%     99.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  60106      0.46%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    734      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           13105206                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10810150374                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       20831397630                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            102581                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2944                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    197747840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         197750784                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     43851136                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       43851136                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1544905                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1544928                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       342587                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            342587                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    194479145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            194482040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2895                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2895                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      43126294                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            43126294                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      43126294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    194479145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           237608334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    685174.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        46.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   3080818.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000655078180                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        38714                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        38714                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            5172725                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            646934                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1544928                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    342587                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  3089856                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  685174                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  8992                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           272470                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           307652                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           276987                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           210813                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           165730                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           188015                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           175670                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           164138                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           173671                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           164336                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          161207                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          167085                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          164804                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          141562                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          147197                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          199527                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            87916                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            57514                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            63100                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            28390                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            35611                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            51658                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            33032                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            26620                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            28140                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            26816                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           28108                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           36006                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           32262                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           26538                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           26096                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           97342                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.08                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.20                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 76327442357                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               15404320000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           134093642357                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    24774.69                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               43524.69                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1680261                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 400376                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                54.54                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               58.43                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              3089856                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              685174                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1446058                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1445998                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  94031                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  93729                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    534                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                    514                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 30559                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 31880                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 38367                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 38665                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 38736                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 38738                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 38741                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 38746                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 38783                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 38833                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 38962                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 39076                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 39030                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 39182                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 39068                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 38736                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 38716                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 38715                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  1617                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     8                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1685375                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   143.009540                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   134.514831                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    80.107165                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        48236      2.86%      2.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1513825     89.82%     92.68% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        86117      5.11%     97.79% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        18468      1.10%     98.89% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         6591      0.39%     99.28% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         3086      0.18%     99.46% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         1726      0.10%     99.57% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         1155      0.07%     99.63% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151         6171      0.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1685375                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        38714                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     79.578240                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    74.899890                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    27.976912                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-15             1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-31          397      1.03%      1.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-47         3305      8.54%      9.57% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-63         7883     20.36%     29.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-79         9609     24.82%     54.75% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-95         7807     20.17%     74.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-111         4756     12.28%     87.20% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-127         2632      6.80%     94.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-143         1259      3.25%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-159          608      1.57%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-175          232      0.60%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-191          123      0.32%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-207           53      0.14%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::208-223           31      0.08%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::224-239            8      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::240-255            6      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::256-271            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::272-287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        38714                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        38714                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.697706                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.675083                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.883689                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            6777     17.51%     17.51% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            1327      3.43%     20.93% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           28439     73.46%     94.39% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            1223      3.16%     97.55% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             901      2.33%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              35      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              12      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        38714                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             197175296                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 575488                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               43849536                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              197750784                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            43851136                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      193.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       43.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   194.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    43.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.85                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.51                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1016806865256                       # Total gap between requests
system.mem_ctrls0.avgGap                    538701.34                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2944                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    197172352                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     43849536                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2895.336825071690                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 193913169.711819887161                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 43124720.225240074098                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           46                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      3089810                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       685174                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1753320                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 134091889037                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 23631777244030                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     38115.65                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     43398.10                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  34490183.87                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   55.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          5475501780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          2910298215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         9420437460                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1572827760                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    276521004900                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    157594233120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      533760140835                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       524.937293                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 407057903096                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 575796128256                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          6558082860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          3485699910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        12576931500                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        2003650020                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    326053425780                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    115882490880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      546826118550                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       537.787295                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 298271406350                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 684582625002                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    198955648                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         198958848                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     44147072                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       44147072                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1554341                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1554366                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       344899                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            344899                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         3147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    195666989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            195670136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         3147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            3147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      43417338                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            43417338                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      43417338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         3147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    195666989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           239087474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    689798.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   3099487.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000641715432                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        38977                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        38977                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            5201496                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            651293                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1554366                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    344899                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  3108732                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  689798                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  9195                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           265326                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           320949                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           276595                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           207698                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           170598                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           201031                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           176432                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           161076                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           162725                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           158615                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          161719                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          174479                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          160334                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          148798                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          145838                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          207324                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            88276                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            57834                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            62524                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            29012                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            36836                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            51858                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            34034                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            26126                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            28551                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            25860                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           29426                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           36700                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           33042                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           27442                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           25956                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           96290                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.07                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.20                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 77015009000                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               15497685000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           135131327750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    24847.26                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               43597.26                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1689100                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 401445                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                54.50                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               58.20                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              3108732                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              689798                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1454539                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1454308                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  95300                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  95117                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    137                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    132                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 30695                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 32079                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 38674                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 38936                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 38989                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 38999                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 38998                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 39006                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 39027                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 39071                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 39229                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 39375                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 39308                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 39437                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 39339                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 39002                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 38977                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 38977                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  1656                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     9                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1698758                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   142.760374                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   134.388420                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    79.407646                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        48775      2.87%      2.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1527012     89.89%     92.76% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        86181      5.07%     97.83% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        18371      1.08%     98.92% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         6461      0.38%     99.30% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         3054      0.18%     99.48% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         1664      0.10%     99.57% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         1090      0.06%     99.64% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151         6150      0.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1698758                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        38977                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     79.520769                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    74.812086                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    28.196945                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-15             1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-31          399      1.02%      1.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-47         3276      8.40%      9.43% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-63         8039     20.62%     30.06% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-79         9781     25.09%     55.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-95         7831     20.09%     75.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-111         4761     12.21%     87.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-127         2531      6.49%     93.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-143         1220      3.13%     97.08% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-159          632      1.62%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-175          260      0.67%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-191          129      0.33%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-207           58      0.15%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::208-223           31      0.08%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::224-239           15      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::240-255            8      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::256-271            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::272-287            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        38977                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        38977                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.696770                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.674028                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.886277                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            6833     17.53%     17.53% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            1396      3.58%     21.11% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           28528     73.19%     94.30% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            1273      3.27%     97.57% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             886      2.27%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              46      0.12%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              15      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        38977                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             198370368                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 588480                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               44145088                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              198958848                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            44147072                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      195.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       43.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   195.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    43.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.86                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.52                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1016806844406                       # Total gap between requests
system.mem_ctrls1.avgGap                    535368.60                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    198367168                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     44145088                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 3147.105244643141                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 195088235.868064731359                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 43415386.865635313094                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      3108682                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       689798                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1872728                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 135129455022                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 23623869354539                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     37454.56                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     43468.41                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  34247517.90                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   55.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          5495929320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          2921155710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         9423600480                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1583053740                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    276553926390                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    157566413760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      533809917000                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       524.986247                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 406980091980                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 575873939372                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          6633209940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          3525630900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        12707093700                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        2017530000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    80265837600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    326090311620                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    115851650880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      547091264640                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       538.048059                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 298191776877                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  33953400000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 684662254475                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      6891832                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6891833                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      6891832                       # number of overall hits
system.l2.overall_hits::total                 6891833                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           48                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      3099246                       # number of demand (read+write) misses
system.l2.demand_misses::total                3099294                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           48                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      3099246                       # number of overall misses
system.l2.overall_misses::total               3099294                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4287594                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 295103709252                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     295107996846                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4287594                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 295103709252                       # number of overall miss cycles
system.l2.overall_miss_latency::total    295107996846                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           49                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      9991078                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9991127                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           49                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      9991078                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9991127                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.979592                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.310201                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.310205                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.979592                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.310201                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.310205                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 89324.875000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 95217.904372                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95217.813104                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 89324.875000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 95217.904372                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95217.813104                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              687486                       # number of writebacks
system.l2.writebacks::total                    687486                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           48                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      3099246                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3099294                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           48                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      3099246                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3099294                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3877884                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 268609836820                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 268613714704                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3877884                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 268609836820                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 268613714704                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.979592                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.310201                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.310205                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.979592                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.310201                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.310205                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 80789.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 86669.414696                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86669.323628                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 80789.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 86669.414696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86669.323628                       # average overall mshr miss latency
system.l2.replacements                        3114079                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1485293                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1485293                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1485293                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1485293                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           49                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               49                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           49                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           49                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         8258                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          8258                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        71060                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 71060                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        10216                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10216                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    937659528                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     937659528                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        81276                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             81276                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.125695                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.125695                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 91783.430697                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91783.430697                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        10216                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10216                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    850287514                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    850287514                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.125695                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.125695                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 83230.962608                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83230.962608                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           48                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               48                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4287594                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4287594                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           49                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             49                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.979592                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.979592                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 89324.875000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89324.875000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           48                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           48                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3877884                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3877884                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.979592                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.979592                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 80789.250000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80789.250000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      6820772                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6820772                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      3089030                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3089030                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 294166049724                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 294166049724                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      9909802                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9909802                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.311715                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.311715                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 95229.262818                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95229.262818                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      3089030                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3089030                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 267759549306                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 267759549306                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.311715                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.311715                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 86680.786301                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86680.786301                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                    21330982                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3116127                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.845351                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.453283                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        76.773175                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.021818                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1941.751724                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.014381                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.037487                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.948121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          388                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1005                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          461                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          159                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 322242335                       # Number of tag accesses
system.l2.tags.data_accesses                322242335                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    983192568648                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1016807431352                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000289291                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    390865736                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2391155027                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000289291                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    390865736                       # number of overall hits
system.cpu.icache.overall_hits::total      2391155027                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          930                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           77                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1007                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          930                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           77                       # number of overall misses
system.cpu.icache.overall_misses::total          1007                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6207045                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6207045                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6207045                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6207045                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000290221                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    390865813                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2391156034                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000290221                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    390865813                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2391156034                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 80610.974026                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6163.897716                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 80610.974026                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6163.897716                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          165                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    41.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          355                       # number of writebacks
system.cpu.icache.writebacks::total               355                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           28                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           28                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           49                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           49                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4361403                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4361403                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4361403                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4361403                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 89008.224490                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89008.224490                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 89008.224490                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89008.224490                       # average overall mshr miss latency
system.cpu.icache.replacements                    355                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000289291                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    390865736                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2391155027                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          930                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           77                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1007                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6207045                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6207045                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000290221                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    390865813                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2391156034                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 80610.974026                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6163.897716                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           28                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           49                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4361403                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4361403                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 89008.224490                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89008.224490                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.934721                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2391156006                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               979                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2442447.401430                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   599.597708                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    24.337013                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.960894                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.039002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999895                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       93255086305                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      93255086305                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    666222021                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    886401315                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1552623336                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    666222021                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    886401315                       # number of overall hits
system.cpu.dcache.overall_hits::total      1552623336                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5609662                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     32216435                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       37826097                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5609662                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     32216435                       # number of overall misses
system.cpu.dcache.overall_misses::total      37826097                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1406257865246                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1406257865246                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1406257865246                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1406257865246                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    671831683                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    918617750                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1590449433                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    671831683                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    918617750                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1590449433                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008350                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.035071                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.023783                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008350                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.035071                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.023783                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 43650.325222                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37176.922199                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 43650.325222                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37176.922199                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       862873                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         6350                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             78473                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              40                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.995795                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   158.750000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2473015                       # number of writebacks
system.cpu.dcache.writebacks::total           2473015                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     22231974                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     22231974                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     22231974                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     22231974                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      9984461                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9984461                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      9984461                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9984461                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 369417115371                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 369417115371                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 369417115371                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 369417115371                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010869                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006278                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010869                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006278                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 36999.204601                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36999.204601                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 36999.204601                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36999.204601                       # average overall mshr miss latency
system.cpu.dcache.replacements               15605418                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    402277453                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    457439978                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       859717431                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5247261                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     32034596                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      37281857                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1398633093315                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1398633093315                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    407524714                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    489474574                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    896999288                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012876                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.065447                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.041563                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 43660.082160                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37515.113405                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     22131411                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     22131411                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      9903185                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      9903185                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 367737254640                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 367737254640                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.020232                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011040                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 37133.230838                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37133.230838                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    263944568                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    428961337                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      692905905                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       362401                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       181839                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       544240                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   7624771931                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7624771931                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    264306969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    429143176                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    693450145                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001371                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000424                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000785                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 41931.444470                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14009.944016                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       100563                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       100563                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        81276                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        81276                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1679860731                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1679860731                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000189                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000117                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 20668.595047                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20668.595047                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      5927808                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     14546974                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     20474782                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         4934                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data        13050                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        17984                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data    129317121                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    129317121                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      5932742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     14560024                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     20492766                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000832                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000896                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000878                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data  9909.357931                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  7190.676212                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data         6433                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         6433                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data         6617                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         6617                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     66327186                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     66327186                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000454                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000323                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10023.754874                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10023.754874                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      5932742                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     14559793                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     20492535                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      5932742                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     14559793                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     20492535                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999314                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1609196327                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          15605674                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            103.116106                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.919955                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   128.079359                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.499687                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.500310                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       52221517162                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      52221517162                       # Number of data accesses

---------- End Simulation Statistics   ----------
