
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.016036                       # Number of seconds simulated
sim_ticks                                 16035930000                       # Number of ticks simulated
final_tick                                16035930000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 170470                       # Simulator instruction rate (inst/s)
host_op_rate                                   175568                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               35621512                       # Simulator tick rate (ticks/s)
host_mem_usage                                 701176                       # Number of bytes of host memory used
host_seconds                                   450.18                       # Real time elapsed on the host
sim_insts                                    76741532                       # Number of instructions simulated
sim_ops                                      79036506                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu0.inst            22528                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            17792                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst             6848                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data           133184                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst             5056                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data           273280                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.inst             1600                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.data           335232                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.inst             6080                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.data           225024                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1026624                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        22528                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst         6848                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst         5056                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu3.inst         1600                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu4.inst         6080                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           42112                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        19840                       # Number of bytes written to this memory
system.physmem.bytes_written::total             19840                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst               352                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data               278                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst               107                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data              2081                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst                79                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data              4270                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.inst                25                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.data              5238                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.inst                95                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.data              3516                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 16041                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             310                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  310                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst             1404845                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data             1109508                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst              427041                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data             8305349                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst              315292                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data            17041731                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.inst               99776                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.data            20905055                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.inst              379149                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.data            14032488                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                64020235                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst        1404845                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst         427041                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst         315292                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu3.inst          99776                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu4.inst         379149                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2626103                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           1237222                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                1237222                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           1237222                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst            1404845                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data            1109508                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst             427041                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data            8305349                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst             315292                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data           17041731                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.inst              99776                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.data           20905055                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.inst             379149                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.data           14032488                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               65257456                       # Total bandwidth to/from this memory (bytes/s)
system.cpu0.branchPred.lookups                8006777                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          8005872                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              583                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             8005149                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                8004755                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.995078                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    289                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                55                       # Number of incorrect RAS predictions.
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls               50113                       # Number of system calls
system.cpu0.numCycles                        16035931                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles              8262                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      40034938                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    8006777                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           8005044                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     16018589                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   1283                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles          162                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     2002                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  248                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          16027654                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.498138                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.504769                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   12605      0.08%      0.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     609      0.00%      0.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 8004636     49.94%     50.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 8009804     49.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            16027654                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.499302                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.496577                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                    7786                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                 5325                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 16013442                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  655                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   446                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 367                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  201                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              40036780                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                  467                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   446                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                    8362                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                    585                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          2022                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 16013409                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 2830                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              40036072                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                    21                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                    11                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  2656                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           40037569                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            184170573                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        40041344                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             40031734                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                    5835                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                52                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            51                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     1240                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            16009774                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            8007476                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          8003610                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         8003582                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  40034731                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                 74                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 40033096                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              162                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           4070                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        10250                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved             5                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     16027654                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.497751                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.710549                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              12933      0.08%      0.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            2003801     12.50%     12.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            4003465     24.98%     37.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           10007455     62.44%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       16027654                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             16016336     40.01%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   6      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            16009469     39.99%     80.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            8007282     20.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              40033096                       # Type of FU issued
system.cpu0.iq.rate                          2.496462                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          96093976                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         40038901                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     40032371                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              40033080                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         8003661                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         1058                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          385                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   446                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    444                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  138                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           40034824                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              249                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             16009774                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             8007476                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                48                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    12                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            42                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           115                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          301                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 416                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             40032687                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             16009352                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              409                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           19                       # number of nop insts executed
system.cpu0.iew.exec_refs                    24016562                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 8005590                       # Number of branches executed
system.cpu0.iew.exec_forward_branches             843                       # Number of forward branches executed
system.cpu0.iew.exec_backward_branches        8004436                       # Number of backward branches executed
system.cpu0.iew.exec_taken_forward_branches          312                       # Number of forward branches executed that is taken
system.cpu0.iew.exec_nottaken_forward_branches          531                       # Number of forward branches executed that is not taken
system.cpu0.iew.exec_taken_backward_branches      8004195                       # Number of backward branches executed that is taken
system.cpu0.iew.exec_nottaken_backward_branches          241                       # Number of backward branches executed that is not taken
system.cpu0.iew.exec_stores                   8007210                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.496437                       # Inst execution rate
system.cpu0.iew.wb_sent                      40032465                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     40032387                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 24017179                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 24027166                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      2.496418                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.999584                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           4088                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             69                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              388                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     16026902                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.497721                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.582099                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        13796      0.09%      0.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      8006094     49.95%     50.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         1169      0.01%     50.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2002717     12.50%     62.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4001913     24.97%     87.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2000995     12.49%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6           78      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7           63      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8           77      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     16026902                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            40027350                       # Number of instructions committed
system.cpu0.commit.committedOps              40030735                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      24015807                       # Number of memory references committed
system.cpu0.commit.loads                     16008716                       # Number of loads committed
system.cpu0.commit.membars                         26                       # Number of memory barriers committed
system.cpu0.commit.branches                   8005277                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 32025848                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 154                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        16014919     40.01%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              6      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     40.01% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       16008716     39.99%     80.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       8007091     20.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         40030735                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                   77                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    56061439                       # The number of ROB reads
system.cpu0.rob.rob_writes                   80070402                       # The number of ROB writes
system.cpu0.timesIdled                            250                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           8277                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   40027350                       # Number of Instructions Simulated
system.cpu0.committedOps                     40030735                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.400624                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.400624                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.496104                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.496104                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                40035296                       # number of integer regfile reads
system.cpu0.int_regfile_writes               16015293                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      656                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                168125190                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                24018138                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               24628440                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    52                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               34                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          154.557982                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16009839                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              208                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         76970.379808                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   154.557982                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.301871                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.301871                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          174                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          147                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.339844                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         32025526                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        32025526                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      8005310                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8005310                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      8004628                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       8004628                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           22                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           24                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     16009938                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16009938                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     16009938                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16009938                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          222                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          222                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2391                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2391                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            3                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         2613                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2613                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         2613                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2613                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data      9884489                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total      9884489                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    119937500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    119937500                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data         7500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total         7500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    129821989                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    129821989                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    129821989                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    129821989                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      8005532                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8005532                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      8007019                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      8007019                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     16012551                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16012551                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     16012551                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16012551                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000028                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000299                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000299                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.040000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.040000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000163                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000163                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000163                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000163                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 44524.725225                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 44524.725225                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 50162.066081                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50162.066081                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 49683.118638                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49683.118638                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 49683.118638                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49683.118638                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           15                       # number of writebacks
system.cpu0.dcache.writebacks::total               15                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           82                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           82                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2203                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2203                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2285                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2285                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2285                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2285                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          140                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          140                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          188                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          188                       # number of WriteReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          328                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          328                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          328                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          328                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      6145007                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      6145007                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     10244500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     10244500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     16389507                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     16389507                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     16389507                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     16389507                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.040000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.040000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000020                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000020                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000020                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000020                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 43892.907143                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 43892.907143                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 54492.021277                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54492.021277                       # average WriteReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 49968.009146                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 49968.009146                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 49968.009146                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 49968.009146                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               65                       # number of replacements
system.cpu0.icache.tags.tagsinuse          286.804639                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               1560                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              382                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.083770                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   286.804639                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.560165                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.560165                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          317                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          275                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.619141                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses             4386                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses            4386                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         1560                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           1560                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         1560                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            1560                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         1560                       # number of overall hits
system.cpu0.icache.overall_hits::total           1560                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          442                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          442                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          442                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           442                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          442                       # number of overall misses
system.cpu0.icache.overall_misses::total          442                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     23120998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     23120998                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     23120998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     23120998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     23120998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     23120998                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         2002                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         2002                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         2002                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         2002                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         2002                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         2002                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.220779                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.220779                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.220779                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.220779                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.220779                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.220779                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 52309.950226                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 52309.950226                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 52309.950226                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 52309.950226                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 52309.950226                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 52309.950226                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst           60                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           60                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst           60                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           60                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst           60                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           60                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          382                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          382                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          382                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          382                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          382                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          382                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     19978502                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     19978502                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     19978502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     19978502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     19978502                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     19978502                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.190809                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.190809                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.190809                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.190809                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.190809                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.190809                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 52299.743455                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52299.743455                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 52299.743455                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52299.743455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 52299.743455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52299.743455                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                3379478                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          2888406                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           157093                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             2671213                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                2598944                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.294525                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 188717                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             60237                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                        16010387                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           4721602                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      16334421                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    3379478                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           2787661                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     11116144                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 334679                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles         2186                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles          343                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                  4605867                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                31079                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          16007615                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.058564                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.309606                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 9313868     58.18%     58.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  414331      2.59%     60.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 2307502     14.42%     75.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3971914     24.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            16007615                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.211080                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.020239                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 4578570                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              5681964                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  5419439                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               158504                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                166952                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved              132108                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                  412                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              14178760                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 1002                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                166952                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 4787784                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 137060                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles       5457394                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  5361828                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                94411                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              13705096                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                  4925                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.SQFullEvents                   204                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           14787572                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             64213433                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        15662496                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             12820537                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                 1967035                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts            130721                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts        130739                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   456557                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             4359089                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2151176                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          1835757                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           16708                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  13081698                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded             182523                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 12748257                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued            16733                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        1130460                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined      2707458                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved         47623                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     16007615                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.796387                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.942503                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            8481792     52.99%     52.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            2892971     18.07%     71.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4043270     25.26%     96.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             589582      3.68%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       16007615                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              6370752     49.97%     49.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                4708      0.04%     50.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     50.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     50.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     50.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     50.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     50.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     50.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     50.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     50.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     50.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     50.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     50.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     50.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     50.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     50.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     50.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     50.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     50.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     50.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     50.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     50.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     50.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     50.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     50.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     50.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     50.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     50.01% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             4268962     33.49%     83.50% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2103835     16.50%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              12748257                       # Type of FU issued
system.cpu1.iq.rate                          0.796249                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          41520862                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         14394924                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     12532075                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              12748257                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads         1768759                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       252806                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          259                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores        65976                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads        10142                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                166952                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                  94402                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                77364                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           13264240                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            84162                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              4359089                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             2151176                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts            129171                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                  3590                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           259                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        117656                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect        45021                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              162677                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             12635133                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              4249856                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           113124                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                           19                       # number of nop insts executed
system.cpu1.iew.exec_refs                     6343484                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 2561171                       # Number of branches executed
system.cpu1.iew.exec_forward_branches          303564                       # Number of forward branches executed
system.cpu1.iew.exec_backward_branches        2065352                       # Number of backward branches executed
system.cpu1.iew.exec_taken_forward_branches       134221                       # Number of forward branches executed that is taken
system.cpu1.iew.exec_nottaken_forward_branches       169343                       # Number of forward branches executed that is not taken
system.cpu1.iew.exec_taken_backward_branches      1940030                       # Number of backward branches executed that is taken
system.cpu1.iew.exec_nottaken_backward_branches       125322                       # Number of backward branches executed that is not taken
system.cpu1.iew.exec_stores                   2093628                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.789183                       # Inst execution rate
system.cpu1.iew.wb_sent                      12565441                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     12532075                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  7151863                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  8392496                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.782747                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.852174                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts        1130490                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls         134900                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           156706                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     15783630                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.768756                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.170250                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      8876145     56.24%     56.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4460248     28.26%     84.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       313672      1.99%     86.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1891081     11.98%     98.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        61216      0.39%     98.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        52423      0.33%     99.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        72374      0.46%     99.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        20065      0.13%     99.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        36406      0.23%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     15783630                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            11804921                       # Number of instructions committed
system.cpu1.commit.committedOps              12133761                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       6191483                       # Number of memory references committed
system.cpu1.commit.loads                      4106283                       # Number of loads committed
system.cpu1.commit.membars                      42939                       # Number of memory barriers committed
system.cpu1.commit.branches                   2497835                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                  9809992                       # Number of committed integer instructions.
system.cpu1.commit.function_calls               60632                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         5937573     48.93%     48.93% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           4705      0.04%     48.97% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     48.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     48.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     48.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     48.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     48.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     48.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     48.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     48.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     48.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     48.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     48.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     48.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     48.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     48.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     48.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     48.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     48.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     48.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     48.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     48.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     48.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     48.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     48.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     48.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     48.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     48.97% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     48.97% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4106283     33.84%     82.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2085200     17.19%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         12133761                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                36406                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    28880396                       # The number of ROB reads
system.cpu1.rob.rob_writes                   26750548                       # The number of ROB writes
system.cpu1.timesIdled                            202                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           2772                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       25543                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   11804921                       # Number of Instructions Simulated
system.cpu1.committedOps                     12133761                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.356247                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.356247                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.737329                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.737329                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                14281605                       # number of integer regfile reads
system.cpu1.int_regfile_writes                5765913                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 50632526                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 7464825                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                7128178                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                322731                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements             5642                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          403.943578                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4098755                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             6056                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           676.808950                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   403.943578                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.788952                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.788952                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          414                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          306                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          9075426                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         9075426                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      2238042                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2238042                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      1950488                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1950488                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        43505                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        43505                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         2276                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2276                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      4188530                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4188530                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      4188530                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4188530                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        99402                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        99402                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        52334                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        52334                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        71022                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        71022                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data        24755                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        24755                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       151736                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        151736                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       151736                       # number of overall misses
system.cpu1.dcache.overall_misses::total       151736                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   2886349613                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2886349613                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   1851637164                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1851637164                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data   2313305496                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   2313305496                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data    619170831                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    619170831                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data     41368047                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total     41368047                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   4737986777                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4737986777                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   4737986777                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4737986777                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      2337444                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2337444                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      2002822                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2002822                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data       114527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       114527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        27031                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        27031                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      4340266                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4340266                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      4340266                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4340266                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.042526                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.042526                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.026130                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.026130                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.620133                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.620133                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.915800                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.915800                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.034960                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.034960                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.034960                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.034960                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 29037.138217                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 29037.138217                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 35381.151145                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 35381.151145                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 32571.674918                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 32571.674918                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 25011.950353                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 25011.950353                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 31225.198878                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 31225.198878                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 31225.198878                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 31225.198878                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           10                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          203                       # number of writebacks
system.cpu1.dcache.writebacks::total              203                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        39180                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        39180                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data        27120                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        27120                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data        23248                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        23248                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        66300                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        66300                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        66300                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        66300                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        60222                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        60222                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        25214                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        25214                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data        47774                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        47774                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data        24755                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        24755                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        85436                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        85436                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        85436                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        85436                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   1270139486                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1270139486                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    941606968                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    941606968                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data   1528520869                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   1528520869                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data    557904169                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    557904169                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data     32685453                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total     32685453                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   2211746454                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2211746454                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   2211746454                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2211746454                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.025764                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.025764                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.012589                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.012589                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.417142                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.417142                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.915800                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.915800                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.019685                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.019685                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.019685                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.019685                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 21090.954900                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21090.954900                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 37344.608868                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 37344.608868                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 31994.827082                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31994.827082                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 22537.029651                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 22537.029651                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 25887.757550                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 25887.757550                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 25887.757550                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 25887.757550                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements              644                       # number of replacements
system.cpu1.icache.tags.tagsinuse          347.228280                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4604795                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              995                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4627.934673                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   347.228280                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.678180                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.678180                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          345                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          9212729                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         9212729                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      4604795                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4604795                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      4604795                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4604795                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      4604795                       # number of overall hits
system.cpu1.icache.overall_hits::total        4604795                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         1072                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1072                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         1072                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1072                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         1072                       # number of overall misses
system.cpu1.icache.overall_misses::total         1072                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     22614440                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     22614440                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     22614440                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     22614440                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     22614440                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     22614440                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      4605867                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4605867                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      4605867                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4605867                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      4605867                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4605867                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000233                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000233                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000233                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000233                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000233                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000233                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 21095.559701                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 21095.559701                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 21095.559701                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 21095.559701                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 21095.559701                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 21095.559701                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            5                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           77                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           77                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           77                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           77                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           77                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           77                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst          995                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          995                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst          995                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          995                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst          995                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          995                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     18437056                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     18437056                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     18437056                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     18437056                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     18437056                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     18437056                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000216                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000216                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000216                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000216                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000216                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000216                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 18529.704523                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18529.704523                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 18529.704523                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18529.704523                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 18529.704523                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 18529.704523                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                3122410                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          2357279                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           236960                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             1976808                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                1853846                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            93.779770                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                 294440                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect             96610                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                        16010166                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           2971686                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      14970603                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    3122410                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           2148286                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     12782093                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 501397                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles         2170                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles          557                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                  2806366                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                47074                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          16007205                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.000371                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.321293                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 9790234     61.16%     61.16% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  600411      3.75%     64.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 1436945      8.98%     73.89% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4179615     26.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            16007205                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.195027                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.935069                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 2751925                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              8440943                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                  4313170                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               248791                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                250206                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved              206421                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                  520                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              11933479                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 1308                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                250206                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 3071108                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 280271                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles       8022113                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                  4227270                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               154067                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              11228662                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                 15816                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.SQFullEvents                   222                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           13234191                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             51378055                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        12244608                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps              9939308                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                 3294883                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts            184969                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts        184997                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                   680363                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             2566247                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1198421                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads           684844                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           29601                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  10261428                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded             263805                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                  9568504                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued            29996                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        1892901                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined      5037185                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved         63149                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     16007205                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.597762                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.947802                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           10620634     66.35%     66.35% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            2288170     14.29%     80.64% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2014869     12.59%     93.23% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1083532      6.77%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       16007205                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              6026563     62.98%     62.98% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                8616      0.09%     63.07% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     63.07% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.07% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.07% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.07% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.07% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.07% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.07% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.07% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             2402252     25.11%     88.18% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1131073     11.82%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               9568504                       # Type of FU issued
system.cpu2.iq.rate                          0.597652                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          35174209                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         12418341                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses      9245614                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses               9568504                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads          579194                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads       415508                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation          224                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores        95020                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads        17734                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                250206                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                 205179                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               118557                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           10525258                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts           128309                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              2566247                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             1198421                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts            182807                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                  7977                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                   26                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents           224                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        184033                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect        62306                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              246339                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts              9402755                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              2370638                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           165749                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                           25                       # number of nop insts executed
system.cpu2.iew.exec_refs                     3486655                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 1884163                       # Number of branches executed
system.cpu2.iew.exec_forward_branches          507637                       # Number of forward branches executed
system.cpu2.iew.exec_backward_branches        1067013                       # Number of backward branches executed
system.cpu2.iew.exec_taken_forward_branches       203767                       # Number of forward branches executed that is taken
system.cpu2.iew.exec_nottaken_forward_branches       303870                       # Number of forward branches executed that is not taken
system.cpu2.iew.exec_taken_backward_branches       855608                       # Number of backward branches executed that is taken
system.cpu2.iew.exec_nottaken_backward_branches       211405                       # Number of backward branches executed that is not taken
system.cpu2.iew.exec_stores                   1116017                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.587299                       # Inst execution rate
system.cpu2.iew.wb_sent                       9300993                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                      9245614                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                  5061569                       # num instructions producing a value
system.cpu2.iew.wb_consumers                  7506254                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.577484                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.674314                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts        1892938                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls         200656                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           236468                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     15648014                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.551657                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.193599                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     11188993     71.50%     71.50% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      2703900     17.28%     88.78% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       530397      3.39%     92.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       784630      5.01%     97.19% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       116602      0.75%     97.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        74246      0.47%     98.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       131322      0.84%     99.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        55214      0.35%     99.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        62710      0.40%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     15648014                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             8041431                       # Number of instructions committed
system.cpu2.commit.committedOps               8632332                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       3254140                       # Number of memory references committed
system.cpu2.commit.loads                      2150739                       # Number of loads committed
system.cpu2.commit.membars                      66714                       # Number of memory barriers committed
system.cpu2.commit.branches                   1796830                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                  7132097                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              106007                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         5369582     62.20%     62.20% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           8610      0.10%     62.30% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     62.30% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.30% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.30% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.30% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.30% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.30% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.30% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        2150739     24.91%     87.22% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1103401     12.78%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          8632332                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                62710                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    25933943                       # The number of ROB reads
system.cpu2.rob.rob_writes                   21407904                       # The number of ROB writes
system.cpu2.timesIdled                            199                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           2961                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       25764                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                    8041431                       # Number of Instructions Simulated
system.cpu2.committedOps                      8632332                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.990960                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.990960                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.502270                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.502270                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                 9859080                       # number of integer regfile reads
system.cpu2.int_regfile_writes                5016240                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 35268923                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 5550964                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                4405682                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                463338                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements            11502                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          423.997273                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            2241078                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            11934                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           187.789341                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   423.997273                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.828120                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.828120                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          245                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          5686688                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         5686688                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      1423369                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1423369                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data       897213                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        897213                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data        66461                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        66461                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         6616                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         6616                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      2320582                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2320582                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      2320582                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2320582                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       149541                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       149541                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        85337                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        85337                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data        96625                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        96625                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data        38080                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        38080                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       234878                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        234878                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       234878                       # number of overall misses
system.cpu2.dcache.overall_misses::total       234878                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   4354485268                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4354485268                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   3045017274                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   3045017274                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data   3186060521                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   3186060521                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data    981917766                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    981917766                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data     47930064                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total     47930064                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   7399502542                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   7399502542                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   7399502542                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   7399502542                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      1572910                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1572910                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data       982550                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       982550                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data       163086                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       163086                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data        44696                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        44696                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      2555460                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2555460                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      2555460                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2555460                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.095073                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.095073                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.086853                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.086853                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.592479                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.592479                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.851978                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.851978                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.091912                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.091912                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.091912                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.091912                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 29119.005945                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 29119.005945                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 35682.262957                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 35682.262957                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 32973.459467                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 32973.459467                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 25785.655620                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 25785.655620                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 31503.599920                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 31503.599920                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 31503.599920                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 31503.599920                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    11.500000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          570                       # number of writebacks
system.cpu2.dcache.writebacks::total              570                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data        59105                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        59105                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data        43657                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        43657                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data        31395                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        31395                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data       102762                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       102762                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data       102762                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       102762                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data        90436                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        90436                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        41680                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        41680                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data        65230                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        65230                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data        38080                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        38080                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       132116                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       132116                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       132116                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       132116                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   1879513684                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1879513684                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   1526493468                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1526493468                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data   2127040183                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total   2127040183                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data    884484734                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    884484734                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data     38007936                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total     38007936                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   3406007152                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3406007152                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   3406007152                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3406007152                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.057496                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.057496                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.042420                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.042420                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.399973                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.399973                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.851978                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.851978                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.051699                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.051699                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.051699                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.051699                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 20782.804237                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20782.804237                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 36624.123512                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 36624.123512                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 32608.311866                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32608.311866                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 23227.015074                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 23227.015074                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 25780.428956                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 25780.428956                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 25780.428956                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 25780.428956                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements              642                       # number of replacements
system.cpu2.icache.tags.tagsinuse          346.367897                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2805285                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              994                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2822.218310                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   346.367897                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.676500                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.676500                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          352                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          347                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5613726                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5613726                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      2805285                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2805285                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      2805285                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2805285                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      2805285                       # number of overall hits
system.cpu2.icache.overall_hits::total        2805285                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         1081                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1081                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         1081                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1081                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         1081                       # number of overall misses
system.cpu2.icache.overall_misses::total         1081                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     22549873                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     22549873                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     22549873                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     22549873                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     22549873                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     22549873                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      2806366                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2806366                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      2806366                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2806366                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      2806366                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2806366                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000385                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000385                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000385                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000385                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000385                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000385                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 20860.197040                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 20860.197040                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 20860.197040                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 20860.197040                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 20860.197040                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 20860.197040                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           87                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           87                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           87                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           87                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           87                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           87                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst          994                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          994                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst          994                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          994                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst          994                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          994                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     18193102                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     18193102                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     18193102                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     18193102                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     18193102                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     18193102                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000354                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000354                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000354                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000354                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000354                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000354                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 18302.919517                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 18302.919517                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 18302.919517                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 18302.919517                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 18302.919517                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 18302.919517                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                3309837                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          2421891                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           265991                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             1945509                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                1777816                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            91.380508                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                 343876                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect            117313                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                        16009982                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles           2682432                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      16118343                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                    3309837                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           2121692                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     13044429                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                 557831                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles         2188                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles          716                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                  2500200                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                50199                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          16008681                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.090778                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.355795                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 9314456     58.18%     58.18% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                  664825      4.15%     62.34% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 1291103      8.07%     70.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4738297     29.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            16008681                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.206736                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.006768                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                 2438273                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              8396549                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                  4605396                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles               287986                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                278289                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved              246199                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                  650                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts              13039600                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                 1707                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                278289                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                 2798514                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                 372116                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles       7863217                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                  4508820                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles               185537                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              12259085                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                 30554                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.SQFullEvents                   225                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands           15011519                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups             55721611                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        13232787                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps             10973637                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                 4037882                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts            184690                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts        184713                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                   738971                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             2399015                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1042615                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads           402138                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           20607                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  11146938                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded             273654                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 10152490                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued            36132                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined        2310297                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined      6749362                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved         57517                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     16008681                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.634187                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.006874                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           10586226     66.13%     66.13% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            2220187     13.87%     80.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            1674501     10.46%     90.46% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1527767      9.54%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       16008681                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              6986168     68.81%     68.81% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               11913      0.12%     68.93% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     68.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     68.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     68.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     68.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     68.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     68.93% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     68.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     68.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     68.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     68.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     68.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     68.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     68.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     68.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     68.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     68.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     68.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     68.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.93% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.93% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             2182335     21.50%     90.43% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             972074      9.57%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              10152490                       # Type of FU issued
system.cpu3.iq.rate                          0.634135                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          36349793                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         13731082                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses      9786155                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              10152490                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads          277938                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads       505619                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation          218                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores        95537                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads        23797                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                278289                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                 279888                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles               128955                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           11420618                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts           144175                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              2399015                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             1042615                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts            182840                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                 10195                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                   34                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents           218                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect        220391                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect        58063                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              278454                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts              9969326                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              2141137                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           183164                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                           26                       # number of nop insts executed
system.cpu3.iew.exec_refs                     3099485                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                 1934940                       # Number of branches executed
system.cpu3.iew.exec_forward_branches          662368                       # Number of forward branches executed
system.cpu3.iew.exec_backward_branches         895167                       # Number of backward branches executed
system.cpu3.iew.exec_taken_forward_branches       249121                       # Number of forward branches executed that is taken
system.cpu3.iew.exec_nottaken_forward_branches       413247                       # Number of forward branches executed that is not taken
system.cpu3.iew.exec_taken_backward_branches       624489                       # Number of backward branches executed that is taken
system.cpu3.iew.exec_nottaken_backward_branches       270678                       # Number of backward branches executed that is not taken
system.cpu3.iew.exec_stores                    958348                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.622694                       # Inst execution rate
system.cpu3.iew.wb_sent                       9858882                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                      9786155                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                  5402752                       # num instructions producing a value
system.cpu3.iew.wb_consumers                  8963753                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      0.611253                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.602733                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts        2310341                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls         216137                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           265365                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     15584759                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.584564                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.296396                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     11172452     71.69%     71.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      2552557     16.38%     88.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       694511      4.46%     92.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       549788      3.53%     96.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       164167      1.05%     97.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        97813      0.63%     97.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       178681      1.15%     98.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        96787      0.62%     99.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        78003      0.50%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     15584759                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts             8288813                       # Number of instructions committed
system.cpu3.commit.committedOps               9110295                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       2840474                       # Number of memory references committed
system.cpu3.commit.loads                      1893396                       # Number of loads committed
system.cpu3.commit.membars                      77602                       # Number of memory barriers committed
system.cpu3.commit.branches                   1851816                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                  7645258                       # Number of committed integer instructions.
system.cpu3.commit.function_calls              142224                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         6257913     68.69%     68.69% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          11908      0.13%     68.82% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     68.82% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     68.82% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     68.82% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     68.82% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     68.82% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     68.82% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     68.82% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     68.82% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     68.82% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     68.82% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     68.82% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     68.82% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     68.82% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     68.82% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     68.82% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     68.82% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     68.82% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     68.82% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     68.82% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     68.82% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     68.82% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     68.82% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     68.82% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     68.82% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     68.82% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.82% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.82% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        1893396     20.78%     89.60% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        947078     10.40%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          9110295                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                78003                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                    26761239                       # The number of ROB reads
system.cpu3.rob.rob_writes                   23263186                       # The number of ROB writes
system.cpu3.timesIdled                            177                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           1301                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       25948                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                    8288813                       # Number of Instructions Simulated
system.cpu3.committedOps                      9110295                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.931517                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.931517                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.517728                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.517728                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                10197510                       # number of integer regfile reads
system.cpu3.int_regfile_writes                5668252                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                 36211255                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                 5975808                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                4131853                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                455517                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements            13110                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          453.441475                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            2048768                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            13570                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           150.977745                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   453.441475                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.885628                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.885628                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          139                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          5466940                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         5466940                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      1473359                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1473359                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data       734516                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        734516                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data        76940                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        76940                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data        20316                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        20316                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      2207875                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2207875                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      2207875                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2207875                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       141287                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       141287                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data        86316                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        86316                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data        87659                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        87659                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data        37414                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        37414                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       227603                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        227603                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       227603                       # number of overall misses
system.cpu3.dcache.overall_misses::total       227603                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   4116179484                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4116179484                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data   3116399568                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3116399568                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data   2890598285                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   2890598285                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data    989058275                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    989058275                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data     44313551                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total     44313551                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data   7232579052                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   7232579052                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data   7232579052                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   7232579052                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      1614646                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1614646                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data       820832                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       820832                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data       164599                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       164599                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data        57730                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        57730                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      2435478                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2435478                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      2435478                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2435478                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.087503                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.087503                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.105157                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.105157                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.532561                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.532561                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.648086                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.648086                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.093453                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.093453                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.093453                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.093453                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 29133.462272                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 29133.462272                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 36104.541082                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 36104.541082                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 32975.487799                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 32975.487799                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 26435.512776                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 26435.512776                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 31777.169246                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 31777.169246                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 31777.169246                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 31777.169246                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          639                       # number of writebacks
system.cpu3.dcache.writebacks::total              639                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data        52967                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        52967                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data        44094                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        44094                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data        29095                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total        29095                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data        97061                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        97061                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data        97061                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        97061                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data        88320                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        88320                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        42222                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        42222                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data        58564                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        58564                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data        37414                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        37414                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       130542                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       130542                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       130542                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       130542                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   1859091554                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1859091554                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data   1563819566                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1563819566                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data   1900572247                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total   1900572247                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data    892989225                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    892989225                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data     35134949                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total     35134949                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   3422911120                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3422911120                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   3422911120                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3422911120                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.054699                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.054699                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.051438                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.051438                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.355798                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.355798                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.648086                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.648086                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.053600                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053600                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.053600                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053600                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 21049.496762                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 21049.496762                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 37038.026763                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 37038.026763                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 32452.910440                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32452.910440                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 23867.782782                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 23867.782782                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 26220.765118                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 26220.765118                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 26220.765118                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 26220.765118                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements              659                       # number of replacements
system.cpu3.icache.tags.tagsinuse          345.383002                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2499110                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1008                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2479.275794                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   345.383002                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.674576                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.674576                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          349                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          343                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.681641                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          5001408                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         5001408                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      2499110                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2499110                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      2499110                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2499110                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      2499110                       # number of overall hits
system.cpu3.icache.overall_hits::total        2499110                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         1090                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1090                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         1090                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1090                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         1090                       # number of overall misses
system.cpu3.icache.overall_misses::total         1090                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst     19794879                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     19794879                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst     19794879                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     19794879                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst     19794879                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     19794879                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      2500200                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2500200                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      2500200                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2500200                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      2500200                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2500200                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000436                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000436                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000436                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000436                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000436                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000436                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 18160.439450                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 18160.439450                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 18160.439450                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 18160.439450                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 18160.439450                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 18160.439450                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           82                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           82                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           82                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           82                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           82                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           82                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         1008                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1008                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         1008                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1008                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         1008                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1008                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     15653095                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     15653095                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     15653095                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     15653095                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     15653095                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     15653095                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000403                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000403                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000403                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000403                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000403                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000403                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 15528.864087                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 15528.864087                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 15528.864087                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 15528.864087                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 15528.864087                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 15528.864087                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                3148559                       # Number of BP lookups
system.cpu4.branchPred.condPredicted          2420244                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect           219996                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups             2072496                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                1955899                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            94.374078                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                 280793                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect             88246                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                        16009808                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles           3241076                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                      15171152                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                    3148559                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches           2236692                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                     12529855                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                 467565                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.NoActiveThreadStallCycles         2242                       # Number of stall cycles due to no active thread to fetch from
system.cpu4.fetch.PendingTrapStallCycles          465                       # Number of stall cycles due to pending traps
system.cpu4.fetch.CacheLines                  3092809                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                51244                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples          16007421                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             1.010561                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.321160                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                 9721463     60.73%     60.73% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                  560522      3.50%     64.23% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                 1560349      9.75%     73.98% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                 4165087     26.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total            16007421                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.196664                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       0.947616                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                 3007937                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles              8015983                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                  4520550                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles               227421                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                233288                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved              194147                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                  517                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts              12374787                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                 1308                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                233288                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                 3298366                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                 262348                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles       7630038                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                  4442601                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles               138538                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts              11729672                       # Number of instructions processed by rename
system.cpu4.rename.IQFullEvents                 13786                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.SQFullEvents                   250                       # Number of times rename has blocked due to SQ full
system.cpu4.rename.RenamedOperands           13640695                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups             53905951                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups        12915308                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps             10341507                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                 3299188                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts            170216                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts        166723                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                   614868                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads             2851849                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores            1342575                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads           861222                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores          522689                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                  10827616                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded             239668                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                  9934185                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued            71521                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined        1937901                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined      5686253                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved         57924                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples     16007421                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        0.620599                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       0.838361                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0            9296403     58.08%     58.08% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1            4005567     25.02%     83.10% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2            2187735     13.67%     96.77% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3             517716      3.23%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total       16007421                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                 570694     28.72%     28.72% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                     1      0.00%     28.72% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%     28.72% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%     28.72% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%     28.72% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%     28.72% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%     28.72% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%     28.72% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%     28.72% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%     28.72% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%     28.72% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%     28.72% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%     28.72% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%     28.72% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%     28.72% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%     28.72% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%     28.72% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%     28.72% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%     28.72% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%     28.72% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%     28.72% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%     28.72% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%     28.72% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%     28.72% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%     28.72% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%     28.72% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%     28.72% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.72% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%     28.72% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead               1175289     59.15%     87.88% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite               240901     12.12%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu              5999146     60.39%     60.39% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult                7849      0.08%     60.47% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     60.47% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     60.47% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     60.47% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     60.47% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     60.47% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     60.47% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     60.47% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     60.47% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     60.47% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     60.47% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     60.47% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     60.47% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     60.47% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     60.47% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     60.47% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     60.47% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     60.47% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     60.47% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     60.47% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     60.47% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     60.47% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     60.47% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     60.47% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     60.47% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     60.47% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.47% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     60.47% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead             2664542     26.82%     87.29% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite            1262648     12.71%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total               9934185                       # Type of FU issued
system.cpu4.iq.rate                          0.620506                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                    1986885                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.200005                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads          37934197                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes         13005332                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses      9663707                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses              11921070                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads          762380                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads       407777                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation          147                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores        97177                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads         5610                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                233288                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                 193074                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles               104622                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts           11067307                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts           106467                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts              2851849                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts             1342575                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts            164367                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                  5771                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents           147                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect        165633                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect        60793                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts              226426                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts              9793128                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts              2637921                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts           141057                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                           23                       # number of nop insts executed
system.cpu4.iew.exec_refs                     3893014                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                 1965178                       # Number of branches executed
system.cpu4.iew.exec_forward_branches          473639                       # Number of forward branches executed
system.cpu4.iew.exec_backward_branches        1208414                       # Number of backward branches executed
system.cpu4.iew.exec_taken_forward_branches       193725                       # Number of forward branches executed that is taken
system.cpu4.iew.exec_nottaken_forward_branches       279914                       # Number of forward branches executed that is not taken
system.cpu4.iew.exec_taken_backward_branches      1020187                       # Number of backward branches executed that is taken
system.cpu4.iew.exec_nottaken_backward_branches       188227                       # Number of backward branches executed that is not taken
system.cpu4.iew.exec_stores                   1255093                       # Number of stores executed
system.cpu4.iew.exec_rate                    0.611696                       # Inst execution rate
system.cpu4.iew.wb_sent                       9712010                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                      9663707                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                  5447989                       # num instructions producing a value
system.cpu4.iew.wb_consumers                  7863993                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      0.603612                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.692776                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts        1937938                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls         181744                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts           219502                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples     15653128                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     0.583231                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     1.103774                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0     10420135     66.57%     66.57% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1      3290874     21.02%     87.59% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2      1026281      6.56%     94.15% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3       299898      1.92%     96.07% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4       398633      2.55%     98.61% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5        98400      0.63%     99.24% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6        62387      0.40%     99.64% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7        26761      0.17%     99.81% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8        29759      0.19%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total     15653128                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts             8579017                       # Number of instructions committed
system.cpu4.commit.committedOps               9129383                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                       3689470                       # Number of memory references committed
system.cpu4.commit.loads                      2444072                       # Number of loads committed
system.cpu4.commit.membars                      60678                       # Number of memory barriers committed
system.cpu4.commit.branches                   1885686                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                  7515575                       # Number of committed integer instructions.
system.cpu4.commit.function_calls               97391                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu         5432073     59.50%     59.50% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult           7840      0.09%     59.59% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     59.59% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     59.59% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     59.59% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     59.59% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     59.59% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     59.59% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     59.59% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     59.59% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     59.59% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     59.59% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     59.59% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     59.59% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     59.59% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     59.59% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     59.59% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     59.59% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     59.59% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     59.59% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     59.59% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     59.59% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     59.59% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     59.59% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     59.59% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     59.59% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     59.59% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.59% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.59% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead        2444072     26.77%     86.36% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite       1245398     13.64%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total          9129383                       # Class of committed instruction
system.cpu4.commit.bw_lim_events                29759                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                    26513357                       # The number of ROB reads
system.cpu4.rob.rob_writes                   22487113                       # The number of ROB writes
system.cpu4.timesIdled                            177                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           2387                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                       26122                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                    8579017                       # Number of Instructions Simulated
system.cpu4.committedOps                      9129383                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              1.866159                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        1.866159                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              0.535860                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        0.535860                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                10433560                       # number of integer regfile reads
system.cpu4.int_regfile_writes                5073306                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                 37261838                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                 5806386                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                4767046                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                418844                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements             9702                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          426.894576                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            2457550                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            10136                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           242.457577                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   426.894576                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.833778                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.833778                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          434                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          281                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          6174222                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         6174222                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data      1549428                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        1549428                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data      1049603                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       1049603                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data        57880                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        57880                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data         3100                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         3100                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data      2599031                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         2599031                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data      2599031                       # number of overall hits
system.cpu4.dcache.overall_hits::total        2599031                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data       142454                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       142454                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data        87752                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        87752                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data        86236                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total        86236                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data        37037                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total        37037                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data       230206                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        230206                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data       230206                       # number of overall misses
system.cpu4.dcache.overall_misses::total       230206                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data   4066426859                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   4066426859                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data   3236264517                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   3236264517                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data   2806176934                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total   2806176934                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data    994500296                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total    994500296                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data     31824546                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total     31824546                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data   7302691376                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   7302691376                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data   7302691376                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   7302691376                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data      1691882                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1691882                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data      1137355                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1137355                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data       144116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       144116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data        40137                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        40137                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data      2829237                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      2829237                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data      2829237                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      2829237                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.084199                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.084199                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.077154                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.077154                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.598379                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.598379                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.922765                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.922765                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.081367                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.081367                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.081367                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.081367                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 28545.543537                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 28545.543537                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 36879.666754                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 36879.666754                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 32540.666705                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 32540.666705                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data 26851.534844                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 26851.534844                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 31722.419815                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 31722.419815                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 31722.419815                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 31722.419815                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs           17                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs     8.500000                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          336                       # number of writebacks
system.cpu4.dcache.writebacks::total              336                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data        55910                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        55910                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data        44331                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total        44331                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::cpu4.data        28717                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total        28717                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data       100241                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       100241                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data       100241                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       100241                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data        86544                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        86544                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data        43421                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        43421                       # number of WriteReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data        57519                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total        57519                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data        37037                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total        37037                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data       129965                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       129965                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data       129965                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       129965                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data   1733585373                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   1733585373                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data   1657527692                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   1657527692                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data   1868586873                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total   1868586873                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data    896227204                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total    896227204                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data     26009454                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total     26009454                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data   3391113065                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   3391113065                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data   3391113065                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   3391113065                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.051153                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.051153                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.038177                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.038177                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.399116                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.399116                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data     0.922765                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.922765                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.045936                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.045936                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.045936                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.045936                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 20031.260087                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 20031.260087                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 38173.411299                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 38173.411299                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data 32486.428363                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32486.428363                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data 24198.158706                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 24198.158706                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 26092.510022                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 26092.510022                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 26092.510022                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 26092.510022                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements              480                       # number of replacements
system.cpu4.icache.tags.tagsinuse          347.319133                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            3091886                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs              832                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          3716.209135                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   347.319133                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.678358                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.678358                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          352                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          349                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses          6186450                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses         6186450                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst      3091886                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        3091886                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst      3091886                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         3091886                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst      3091886                       # number of overall hits
system.cpu4.icache.overall_hits::total        3091886                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst          923                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total          923                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst          923                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total           923                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst          923                       # number of overall misses
system.cpu4.icache.overall_misses::total          923                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst     20516385                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     20516385                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst     20516385                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     20516385                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst     20516385                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     20516385                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst      3092809                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      3092809                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst      3092809                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      3092809                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst      3092809                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      3092809                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.000298                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000298                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.000298                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000298                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.000298                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000298                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 22227.936078                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 22227.936078                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 22227.936078                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 22227.936078                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 22227.936078                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 22227.936078                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst           91                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           91                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst           91                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           91                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst           91                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           91                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst          832                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total          832                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst          832                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total          832                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst          832                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total          832                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst     16388094                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     16388094                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst     16388094                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     16388094                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst     16388094                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     16388094                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.000269                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000269                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.000269                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000269                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.000269                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000269                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 19697.228365                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 19697.228365                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 19697.228365                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 19697.228365                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 19697.228365                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 19697.228365                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                     14418                       # number of replacements
system.l2.tags.tagsinuse                  1216.400987                       # Cycle average of tags in use
system.l2.tags.total_refs                       22266                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15701                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.418126                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      224.011405                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       321.758262                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        77.997526                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       106.469249                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        59.599420                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        77.789895                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        78.405450                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        24.685945                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        84.556985                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst        93.813129                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data        67.313722                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.003418                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.004910                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.001190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.001625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000909                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.001187                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.001196                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000377                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.001290                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.001431                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.001027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.018561                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1283                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1090                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.019577                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    201082                       # Number of tag accesses
system.l2.tags.data_accesses                   201082                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  28                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  32                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                 852                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                2941                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                 852                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data                4903                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                 930                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data                5275                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst                 682                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data                4766                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   21261                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1763                       # number of Writeback hits
system.l2.Writeback_hits::total                  1763                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu4.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu2.data                 3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data                 4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     7                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   28                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   32                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                  852                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                 2941                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                  852                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                 4906                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                  930                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                 5279                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst                  682                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                 4766                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21268                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  28                       # number of overall hits
system.l2.overall_hits::cpu0.data                  32                       # number of overall hits
system.l2.overall_hits::cpu1.inst                 852                       # number of overall hits
system.l2.overall_hits::cpu1.data                2941                       # number of overall hits
system.l2.overall_hits::cpu2.inst                 852                       # number of overall hits
system.l2.overall_hits::cpu2.data                4906                       # number of overall hits
system.l2.overall_hits::cpu3.inst                 930                       # number of overall hits
system.l2.overall_hits::cpu3.data                5279                       # number of overall hits
system.l2.overall_hits::cpu4.inst                 682                       # number of overall hits
system.l2.overall_hits::cpu4.data                4766                       # number of overall hits
system.l2.overall_hits::total                   21268                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               354                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               101                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst               143                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data              1945                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst               142                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data              4075                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                78                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data              4961                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst               150                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data              3320                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 15269                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data          15076                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data          24907                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data          25477                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu4.data          26833                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              92294                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data         9091                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data        14406                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data        14612                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu4.data        14611                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            52720                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             184                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             138                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data             198                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data             280                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data             201                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1001                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                354                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                285                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                143                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data               2083                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                142                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data               4273                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 78                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data               5241                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst                150                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data               3521                       # number of demand (read+write) misses
system.l2.demand_misses::total                  16270                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               354                       # number of overall misses
system.l2.overall_misses::cpu0.data               285                       # number of overall misses
system.l2.overall_misses::cpu1.inst               143                       # number of overall misses
system.l2.overall_misses::cpu1.data              2083                       # number of overall misses
system.l2.overall_misses::cpu2.inst               142                       # number of overall misses
system.l2.overall_misses::cpu2.data              4273                       # number of overall misses
system.l2.overall_misses::cpu3.inst                78                       # number of overall misses
system.l2.overall_misses::cpu3.data              5241                       # number of overall misses
system.l2.overall_misses::cpu4.inst               150                       # number of overall misses
system.l2.overall_misses::cpu4.data              3521                       # number of overall misses
system.l2.overall_misses::total                 16270                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     18913500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      5457500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      7466000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data    103099000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      7213500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data    215940000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      3831000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data    262879000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.inst      7535500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.data    175908000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       808243000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu1.data      1113500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu3.data      1060000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu4.data       159000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2332500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data      9796500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data      7379500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     10591500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data     14920000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu4.data     10732500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      53420000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     18913500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     15254000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      7466000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data    110478500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      7213500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data    226531500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      3831000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data    277799000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.inst      7535500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.data    186640500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        861663000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     18913500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     15254000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      7466000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data    110478500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      7213500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data    226531500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      3831000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data    277799000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.inst      7535500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.data    186640500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       861663000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             382                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             133                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst             995                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data            4886                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst             994                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data            8978                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst            1008                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data           10236                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst             832                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data            8086                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               36530                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1763                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1763                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data        15077                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data        24908                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data        25478                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu4.data        26833                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            92298                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data         9092                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data        14407                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data        14612                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data        14612                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          52723                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           184                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data           138                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data           201                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data           284                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data           201                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1008                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              382                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              317                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst              995                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data             5024                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst              994                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data             9179                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst             1008                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data            10520                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst              832                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data             8287                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                37538                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             382                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             317                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst             995                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data            5024                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst             994                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data            9179                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst            1008                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data           10520                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst             832                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data            8287                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               37538                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.926702                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.759398                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.143719                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.398076                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.142857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.453887                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.077381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.484662                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.180288                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.410586                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.417985                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.999934                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.999960                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.999961                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu4.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999957                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.999890                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.999931                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu4.data     0.999932                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999943                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.985075                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.985915                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.993056                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.926702                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.899054                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.143719                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.414610                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.142857                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.465519                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.077381                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.498194                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.180288                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.424882                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.433427                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.926702                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.899054                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.143719                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.414610                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.142857                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.465519                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.077381                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.498194                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.180288                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.424882                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.433427                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 53427.966102                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 54034.653465                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 52209.790210                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 53007.197943                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 50799.295775                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 52991.411043                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 49115.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data 52989.115098                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.inst 50236.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.data 52984.337349                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52933.590936                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu1.data    73.859114                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu3.data    41.606155                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu4.data     5.925539                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total    25.272499                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 53241.847826                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 53474.637681                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 53492.424242                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 53285.714286                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu4.data 53395.522388                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53366.633367                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 53427.966102                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 53522.807018                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 52209.790210                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 53038.166107                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 50799.295775                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 53014.626726                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 49115.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 53004.960885                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.inst 50236.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.data 53007.810281                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52960.233559                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 53427.966102                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 53522.807018                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 52209.790210                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 53038.166107                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 50799.295775                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 53014.626726                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 49115.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 53004.960885                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.inst 50236.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.data 53007.810281                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52960.233559                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  310                       # number of writebacks
system.l2.writebacks::total                       310                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu0.inst              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data              7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             36                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             63                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             53                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.inst             55                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.data              5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                227                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              36                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              63                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.inst              55                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 227                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             36                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             63                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.inst             55                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                227                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          352                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data           94                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst          107                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data         1944                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst           79                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data         4073                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data         4958                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.inst           95                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.data         3315                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            15042                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data        15076                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data        24907                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu3.data        25477                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu4.data        26833                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         92294                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data         9091                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data        14406                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu3.data        14612                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu4.data        14611                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        52720                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data          138                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data          198                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data          280                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu4.data          201                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1001                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           278                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst           107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data          2082                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst            79                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data          4271                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst            25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data          5238                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.inst            95                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.data          3516                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             16043                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          278                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst          107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data         2082                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst           79                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data         4271                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data         5238                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.inst           95                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.data         3516                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            16043                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     14440000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      3971000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      4376500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data     78799500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst      3214500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data    165042500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst      1016500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data    200866500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.inst      3860500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.data    134325000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    609912500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        44000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data    612511634                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data   1010764735                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu3.data   1033910172                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu4.data   1089494775                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   3746725316                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data    368431160                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data    583742531                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu3.data    592071050                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu4.data    591992592                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   2136237333                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data      7503500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data      5664000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data      8129500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data     11429500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu4.data      8231500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     40958000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     14440000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     11474500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      4376500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     84463500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst      3214500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data    173172000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst      1016500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data    212296000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.inst      3860500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.data    142556500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    650870500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     14440000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     11474500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      4376500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     84463500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst      3214500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data    173172000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst      1016500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data    212296000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.inst      3860500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.data    142556500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    650870500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.921466                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.706767                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.107538                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.397871                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.079477                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.453665                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.024802                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.484369                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.inst     0.114183                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.data     0.409968                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.411771                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.999934                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.999960                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu3.data     0.999961                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999957                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.999890                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data     0.999931                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu4.data     0.999932                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999943                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.985075                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.985915                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.993056                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.921466                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.876972                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.107538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.414411                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.079477                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.465301                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.024802                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.497909                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.inst     0.114183                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.data     0.424279                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.427380                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.921466                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.876972                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.107538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.414411                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.079477                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.465301                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.024802                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.497909                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.inst     0.114183                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.data     0.424279                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.427380                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 41022.727273                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 42244.680851                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 40901.869159                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data 40534.722222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 40689.873418                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data 40521.114658                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst        40660                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data 40513.614361                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.inst 40636.842105                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.data 40520.361991                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40547.300891                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        44000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40628.259087                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data 40581.552776                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu3.data 40582.100404                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu4.data 40602.794134                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 40595.545929                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 40527.022330                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data 40520.792101                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data 40519.507939                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu4.data 40516.911368                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 40520.434996                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 40779.891304                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 41043.478261                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 41058.080808                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 40819.642857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu4.data 40952.736318                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40917.082917                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 41022.727273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 41275.179856                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 40901.869159                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 40568.443804                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 40689.873418                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 40546.007961                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst        40660                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 40529.973272                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.inst 40636.842105                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.data 40545.079636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40570.373372                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 41022.727273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 41275.179856                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 40901.869159                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 40568.443804                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 40689.873418                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 40546.007961                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst        40660                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 40529.973272                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.inst 40636.842105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.data 40545.079636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40570.373372                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               15042                       # Transaction distribution
system.membus.trans_dist::ReadResp              15042                       # Transaction distribution
system.membus.trans_dist::Writeback               310                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           163936                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         126050                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          145016                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           33                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1432                       # Transaction distribution
system.membus.trans_dist::ReadExResp              999                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port       467860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 467860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port      1046464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1046464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           145436                       # Total snoops (count)
system.membus.snoop_fanout::samples            307764                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  307764    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              307764                       # Request fanout histogram
system.membus.reqLayer0.occupancy           240459164                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          300943894                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq             559037                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            558983                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           54                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             1763                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          163938                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        126053                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         289991                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq        11234                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp        11234                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4814                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4814                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          764                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          663                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         1990                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       190823                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         1988                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       288577                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         2016                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       281837                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         1664                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       279076                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1049398                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        24448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        21248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        63680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       334528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        63616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       623936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side        64512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       714176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side        53248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       551872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2515264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          682517                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           866839                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   9                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                 866839    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              9                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              9                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             866839                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          440692523                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            573998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            491993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1510444                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         210956555                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1521898                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         302081495                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          1539405                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        287273459                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          1275406                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy        282587904                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            1.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
