# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/mtlan_000/GitHub/ECE552/HW3/addsub_tb.sv
