

================================================================
== Vitis HLS Report for 'top'
================================================================
* Date:           Sun Jul 10 13:00:28 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        mmm_example
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.454 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  427425803|  427425803|  2.137 sec|  2.137 sec|  427425804|  427425804|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +----------------------+------------+-----------+-----------+-----------+-----------+-----------+-----------+---------+
        |                      |            |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
        |       Instance       |   Module   |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
        +----------------------+------------+-----------+-----------+-----------+-----------+-----------+-----------+---------+
        |grp_mmm_basic_fu_30   |mmm_basic   |  135004161|  135004161|  0.675 sec|  0.675 sec|  135004161|  135004161|       no|
        |grp_mmm_accum2_fu_40  |mmm_accum2  |  144769025|  144769025|  0.724 sec|  0.724 sec|  144769025|  144769025|       no|
        |grp_mmm_accum_fu_50   |mmm_accum   |  135528449|  135528449|  0.678 sec|  0.678 sec|  135528449|  135528449|       no|
        |grp_mmm_voodoo_fu_60  |mmm_voodoo  |   12124161|   12124161|  60.621 ms|  60.621 ms|   12124161|   12124161|       no|
        +----------------------+------------+-----------+-----------+-----------+-----------+-----------+-----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|    10|    3129|    3189|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     413|    -|
|Register         |        -|     -|      12|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    10|    3141|    3602|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |fadd_32ns_32ns_32_8_full_dsp_1_U64  |fadd_32ns_32ns_32_8_full_dsp_1  |        0|   2|   296|   239|    0|
    |fmul_32ns_32ns_32_5_max_dsp_1_U65   |fmul_32ns_32ns_32_5_max_dsp_1   |        0|   3|   151|   145|    0|
    |grp_mmm_accum_fu_50                 |mmm_accum                       |        0|   0|   400|   508|    0|
    |grp_mmm_accum2_fu_40                |mmm_accum2                      |        0|   0|   675|   821|    0|
    |grp_mmm_basic_fu_30                 |mmm_basic                       |        0|   0|   360|   441|    0|
    |grp_mmm_voodoo_fu_60                |mmm_voodoo                      |        0|   5|  1247|  1035|    0|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                               |                                |        0|  10|  3129|  3189|    0|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |A_address0    |  26|          5|   15|         75|
    |A_ce0         |  26|          5|    1|          5|
    |B_address0    |  26|          5|   15|         75|
    |B_ce0         |  26|          5|    1|          5|
    |C_address0    |  26|          5|   16|         80|
    |C_ce0         |  26|          5|    1|          5|
    |C_d0          |  26|          5|   32|        160|
    |C_we0         |  26|          5|    1|          5|
    |ap_NS_fsm     |  49|          9|    1|          9|
    |grp_fu_70_ce  |  26|          5|    1|          5|
    |grp_fu_70_p0  |  26|          5|   32|        160|
    |grp_fu_70_p1  |  26|          5|   32|        160|
    |grp_fu_74_ce  |  26|          5|    1|          5|
    |grp_fu_74_p0  |  26|          5|   32|        160|
    |grp_fu_74_p1  |  26|          5|   32|        160|
    +--------------+----+-----------+-----+-----------+
    |Total         | 413|         79|  213|       1069|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+---+----+-----+-----------+
    |                Name               | FF| LUT| Bits| Const Bits|
    +-----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                          |  8|   0|    8|          0|
    |grp_mmm_accum2_fu_40_ap_start_reg  |  1|   0|    1|          0|
    |grp_mmm_accum_fu_50_ap_start_reg   |  1|   0|    1|          0|
    |grp_mmm_basic_fu_30_ap_start_reg   |  1|   0|    1|          0|
    |grp_mmm_voodoo_fu_60_ap_start_reg  |  1|   0|    1|          0|
    +-----------------------------------+---+----+-----+-----------+
    |Total                              | 12|   0|   12|          0|
    +-----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|           top|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|           top|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|           top|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|           top|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|           top|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|           top|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|           top|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|           top|  return value|
|C_address0         |  out|   16|   ap_memory|             C|         array|
|C_ce0              |  out|    1|   ap_memory|             C|         array|
|C_we0              |  out|    1|   ap_memory|             C|         array|
|C_d0               |  out|   32|   ap_memory|             C|         array|
|A_address0         |  out|   15|   ap_memory|             A|         array|
|A_ce0              |  out|    1|   ap_memory|             A|         array|
|A_q0               |   in|   64|   ap_memory|             A|         array|
|B_address0         |  out|   15|   ap_memory|             B|         array|
|B_ce0              |  out|    1|   ap_memory|             B|         array|
|B_q0               |   in|   64|   ap_memory|             B|         array|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln108 = call void @mmm_basic, i32 %C, i64 %A, i64 %B" [mmm.cpp:108]   --->   Operation 9 'call' 'call_ln108' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/2] (0.00ns)   --->   "%call_ln108 = call void @mmm_basic, i32 %C, i64 %A, i64 %B" [mmm.cpp:108]   --->   Operation 10 'call' 'call_ln108' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln110 = call void @mmm_accum2, i32 %C, i64 %A, i64 %B" [mmm.cpp:110]   --->   Operation 11 'call' 'call_ln110' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln110 = call void @mmm_accum2, i32 %C, i64 %A, i64 %B" [mmm.cpp:110]   --->   Operation 12 'call' 'call_ln110' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln112 = call void @mmm_accum, i32 %C, i64 %A, i64 %B" [mmm.cpp:112]   --->   Operation 13 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln112 = call void @mmm_accum, i32 %C, i64 %A, i64 %B" [mmm.cpp:112]   --->   Operation 14 'call' 'call_ln112' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln114 = call void @mmm_voodoo, i32 %C, i64 %A, i64 %B" [mmm.cpp:114]   --->   Operation 15 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 16 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 16 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %A"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %B"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln114 = call void @mmm_voodoo, i32 %C, i64 %A, i64 %B" [mmm.cpp:114]   --->   Operation 23 'call' 'call_ln114' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln115 = ret" [mmm.cpp:115]   --->   Operation 24 'ret' 'ret_ln115' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln108        (call         ) [ 000000000]
call_ln110        (call         ) [ 000000000]
call_ln112        (call         ) [ 000000000]
spectopmodule_ln0 (spectopmodule) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000]
call_ln114        (call         ) [ 000000000]
ret_ln115         (ret          ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mmm_basic"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mmm_accum2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mmm_accum"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mmm_voodoo"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="grp_mmm_basic_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="0" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="0" index="2" bw="64" slack="0"/>
<pin id="34" dir="0" index="3" bw="64" slack="0"/>
<pin id="35" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln108/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="grp_mmm_accum2_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="0" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="0" index="2" bw="64" slack="0"/>
<pin id="44" dir="0" index="3" bw="64" slack="0"/>
<pin id="45" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln110/3 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_mmm_accum_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="0" index="2" bw="64" slack="0"/>
<pin id="54" dir="0" index="3" bw="64" slack="0"/>
<pin id="55" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln112/5 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_mmm_voodoo_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="64" slack="0"/>
<pin id="64" dir="0" index="3" bw="64" slack="0"/>
<pin id="65" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln114/7 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="72" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="73" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/8 add_1/16 add3/6 add4/14 add/8 accum_0/16 add/4 accum_1/8 accum_2/16 add1/8 add2/16 add/8 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="76" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="77" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/3 mul_1/4 mul/3 mul_1/4 mul/3 mul_1/4 mul/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="6" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="37"><net_src comp="0" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="38"><net_src comp="2" pin="0"/><net_sink comp="30" pin=2"/></net>

<net id="39"><net_src comp="4" pin="0"/><net_sink comp="30" pin=3"/></net>

<net id="46"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="48"><net_src comp="2" pin="0"/><net_sink comp="40" pin=2"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="40" pin=3"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="50" pin=3"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="60" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {1 2 3 4 5 6 7 8 }
 - Input state : 
	Port: top : A | {1 2 3 4 5 6 7 8 }
	Port: top : B | {1 2 3 4 5 6 7 8 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|---------|---------|---------|
| Operation|    Functional Unit   |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------|---------|---------|---------|---------|---------|---------|
|          |  grp_mmm_basic_fu_30 |    0    |    10   |  4.088  |   1452  |   1035  |    0    |
|   call   | grp_mmm_accum2_fu_40 |    0    |    10   |  4.893  |   1807  |   1225  |    0    |
|          |  grp_mmm_accum_fu_50 |    0    |    10   |  4.088  |   1484  |   1035  |    0    |
|          | grp_mmm_voodoo_fu_60 |    0    |    15   |  5.124  |   2041  |   1444  |    0    |
|----------|----------------------|---------|---------|---------|---------|---------|---------|
|   fadd   |       grp_fu_70      |    0    |    2    |    0    |   296   |   239   |    0    |
|----------|----------------------|---------|---------|---------|---------|---------|---------|
|   fmul   |       grp_fu_74      |    0    |    3    |    0    |   151   |   145   |    0    |
|----------|----------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                      |    0    |    50   |  18.193 |   7231  |   5123  |    0    |
|----------|----------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   50   |   18   |  7231  |  5123  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   50   |   18   |  7231  |  5123  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
