-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity main_operator_add_assign is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    this_01_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read13 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read5 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read6 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_567_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_567_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_567_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_567_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_567_p_ce : OUT STD_LOGIC;
    grp_fu_582_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_582_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_582_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_582_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_582_p_ce : OUT STD_LOGIC;
    grp_fu_1390_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1390_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_1390_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_1390_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_1390_p_ce : OUT STD_LOGIC );
end;


architecture behav of main_operator_add_assign is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (16 downto 0) := "00000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (16 downto 0) := "00000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (16 downto 0) := "00000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (16 downto 0) := "00000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (16 downto 0) := "00000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (16 downto 0) := "00000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (16 downto 0) := "00001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (16 downto 0) := "00010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (16 downto 0) := "00100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (16 downto 0) := "01000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (16 downto 0) := "10000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv32_FFFFFFFE : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln60_fu_279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_reg_733 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln60_fu_320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln60_reg_737 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal and_ln60_2_fu_372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln60_2_reg_741 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal trunc_ln290_fu_382_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln290_reg_745 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln296_fu_398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln296_reg_752 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_404_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_756 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_reg_788 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal tmp_17_fu_452_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_reg_810 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln318_fu_441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_461_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal sub11_fu_507_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub11_reg_829 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal icmp_ln325_fu_525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln325_reg_834 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal and_ln75_fu_565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln75_reg_838 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal empty_fu_574_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_reg_842 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal icmp_ln90_fu_579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln90_reg_848 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln90_fu_585_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln90_reg_852 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln102_fu_604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_reg_857 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal select_ln102_fu_626_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln102_reg_861 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_ap_start : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_ap_done : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_ap_idle : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_ap_ready : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_num_aux_2_03_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_num_aux_2_03_out_ap_vld : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_num_aux_1_02_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_num_aux_1_02_out_ap_vld : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_num_aux_0_01_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_num_aux_0_01_out_ap_vld : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_ap_start : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_ap_done : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_ap_idle : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_ap_ready : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_this_1_0_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_this_1_0_out_ap_vld : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_this_112_0_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_this_112_0_out_ap_vld : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_this_12_0_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_this_12_0_out_ap_vld : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_grp_fu_268_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_grp_fu_268_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_grp_fu_268_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_grp_fu_268_p_ce : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_ap_start : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_ap_done : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_ap_idle : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_ap_ready : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_idx_tmp_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_idx_tmp_out_ap_vld : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_grp_fu_866_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_grp_fu_866_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_grp_fu_866_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_grp_fu_866_p_ce : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_249_ap_start : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_249_ap_done : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_249_ap_idle : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_249_ap_ready : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_261_ap_start : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_261_ap_done : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_261_ap_idle : STD_LOGIC;
    signal grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_261_ap_ready : STD_LOGIC;
    signal ap_phi_mux_this_1_4_phi_fu_171_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal this_1_4_reg_168 : STD_LOGIC_VECTOR (31 downto 0);
    signal this_112_4_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal this_12_4_reg_188 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_base_0_lcssa_i3235_phi_fu_202_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal base_0_lcssa_i3235_reg_198 : STD_LOGIC_VECTOR (1 downto 0);
    signal base_fu_597_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_state16_on_subcall_done : BOOLEAN;
    signal grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_249_ap_start_reg : STD_LOGIC := '0';
    signal grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_261_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal i_1_fu_104 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln318_fu_485_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal tmp_22_fu_108 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_fu_112 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_fu_116 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_268_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_268_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_272_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln60_fu_285_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_288_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln60_fu_298_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln60_3_fu_308_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_2_fu_302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln60_fu_314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln60_1_fu_331_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_fu_334_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln60_1_fu_344_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln60_5_fu_354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_4_fu_348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln60_1_fu_360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln60_1_fu_366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_1_fu_326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_4_fu_378_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln293_fu_386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln296_fu_392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_452_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal bitcast_ln75_fu_529_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_18_fu_533_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln75_fu_543_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln75_2_fu_553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_fu_547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln75_fu_559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln90_fu_592_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln102_fu_610_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln102_2_fu_614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln102_fu_620_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_268_ce : STD_LOGIC;
    signal grp_fu_866_ce : STD_LOGIC;
    signal ap_predicate_op145_call_state17 : BOOLEAN;
    signal ap_block_state17_on_subcall_done : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component main_operator_Pipeline_VITIS_LOOP_304_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
        num_aux_2_03_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        num_aux_2_03_out_ap_vld : OUT STD_LOGIC;
        num_aux_1_02_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        num_aux_1_02_out_ap_vld : OUT STD_LOGIC;
        num_aux_0_01_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        num_aux_0_01_out_ap_vld : OUT STD_LOGIC );
    end component;


    component main_operator_Pipeline_VITIS_LOOP_308_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
        sub11 : IN STD_LOGIC_VECTOR (1 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (31 downto 0);
        trunc_ln4 : IN STD_LOGIC_VECTOR (1 downto 0);
        num_aux_0_01_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        num_aux_1_02_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        num_aux_2_03_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        this_1_0_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        this_1_0_out_ap_vld : OUT STD_LOGIC;
        this_112_0_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        this_112_0_out_ap_vld : OUT STD_LOGIC;
        this_12_0_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        this_12_0_out_ap_vld : OUT STD_LOGIC;
        grp_fu_268_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_268_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_268_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_268_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_268_p_ce : OUT STD_LOGIC );
    end component;


    component main_operator_Pipeline_VITIS_LOOP_82_1_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        this_1_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        this_112_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        this_12_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        idx_tmp_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        idx_tmp_out_ap_vld : OUT STD_LOGIC;
        grp_fu_866_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_866_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_866_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_866_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_866_p_ce : OUT STD_LOGIC );
    end component;


    component main_operator_Pipeline_VITIS_LOOP_90_2_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        this_112_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        this_12_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        this_1_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln90 : IN STD_LOGIC_VECTOR (1 downto 0);
        xor_ln90 : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component main_operator_Pipeline_VITIS_LOOP_102_3_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln102 : IN STD_LOGIC_VECTOR (1 downto 0);
        zext_ln102_4 : IN STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component main_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component main_mux_32_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210 : component main_operator_Pipeline_VITIS_LOOP_304_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_ap_start,
        ap_done => grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_ap_done,
        ap_idle => grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_ap_idle,
        ap_ready => grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_ap_ready,
        p_read => p_read,
        p_read1 => p_read1,
        p_read2 => p_read2,
        num_aux_2_03_out => grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_num_aux_2_03_out,
        num_aux_2_03_out_ap_vld => grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_num_aux_2_03_out_ap_vld,
        num_aux_1_02_out => grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_num_aux_1_02_out,
        num_aux_1_02_out_ap_vld => grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_num_aux_1_02_out_ap_vld,
        num_aux_0_01_out => grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_num_aux_0_01_out,
        num_aux_0_01_out_ap_vld => grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_num_aux_0_01_out_ap_vld);

    grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220 : component main_operator_Pipeline_VITIS_LOOP_308_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_ap_start,
        ap_done => grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_ap_done,
        ap_idle => grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_ap_idle,
        ap_ready => grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_ap_ready,
        p_read => p_read,
        p_read1 => p_read1,
        p_read2 => p_read2,
        sub11 => sub11_reg_829,
        p_read4 => p_read4,
        p_read5 => p_read5,
        p_read6 => p_read6,
        trunc_ln4 => trunc_ln290_reg_745,
        num_aux_0_01_reload => grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_num_aux_0_01_out,
        num_aux_1_02_reload => grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_num_aux_1_02_out,
        num_aux_2_03_reload => grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_num_aux_2_03_out,
        this_1_0_out => grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_this_1_0_out,
        this_1_0_out_ap_vld => grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_this_1_0_out_ap_vld,
        this_112_0_out => grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_this_112_0_out,
        this_112_0_out_ap_vld => grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_this_112_0_out_ap_vld,
        this_12_0_out => grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_this_12_0_out,
        this_12_0_out_ap_vld => grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_this_12_0_out_ap_vld,
        grp_fu_268_p_din0 => grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_grp_fu_268_p_din0,
        grp_fu_268_p_din1 => grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_grp_fu_268_p_din1,
        grp_fu_268_p_opcode => grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_grp_fu_268_p_opcode,
        grp_fu_268_p_dout0 => grp_fu_567_p_dout0,
        grp_fu_268_p_ce => grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_grp_fu_268_p_ce);

    grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238 : component main_operator_Pipeline_VITIS_LOOP_82_1_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_ap_start,
        ap_done => grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_ap_done,
        ap_idle => grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_ap_idle,
        ap_ready => grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_ap_ready,
        this_1_4 => this_1_4_reg_168,
        this_112_4 => this_112_4_reg_178,
        this_12_4 => this_12_4_reg_188,
        idx_tmp_out => grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_idx_tmp_out,
        idx_tmp_out_ap_vld => grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_idx_tmp_out_ap_vld,
        grp_fu_866_p_din0 => grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_grp_fu_866_p_din0,
        grp_fu_866_p_din1 => grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_grp_fu_866_p_din1,
        grp_fu_866_p_opcode => grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_grp_fu_866_p_opcode,
        grp_fu_866_p_dout0 => grp_fu_1390_p_dout0,
        grp_fu_866_p_ce => grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_grp_fu_866_p_ce);

    grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_249 : component main_operator_Pipeline_VITIS_LOOP_90_2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_249_ap_start,
        ap_done => grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_249_ap_done,
        ap_idle => grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_249_ap_idle,
        ap_ready => grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_249_ap_ready,
        this_112_4 => this_112_4_reg_178,
        this_12_4 => this_12_4_reg_188,
        this_1_4 => this_1_4_reg_168,
        zext_ln90 => empty_reg_842,
        xor_ln90 => xor_ln90_reg_852);

    grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_261 : component main_operator_Pipeline_VITIS_LOOP_102_3_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_261_ap_start,
        ap_done => grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_261_ap_done,
        ap_idle => grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_261_ap_idle,
        ap_ready => grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_261_ap_ready,
        zext_ln102 => base_0_lcssa_i3235_reg_198,
        zext_ln102_4 => select_ln102_reg_861);

    mux_32_32_1_1_U200 : component main_mux_32_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => p_read4,
        din1 => p_read5,
        din2 => p_read6,
        din3 => tmp_17_fu_452_p4,
        dout => tmp_17_fu_452_p5);

    mux_32_32_1_1_U201 : component main_mux_32_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_24_fu_116,
        din1 => tmp_23_fu_112,
        din2 => tmp_22_fu_108,
        din3 => i_1_fu_104,
        dout => tmp_16_fu_461_p5);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_261_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_261_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state16_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state16) and ((icmp_ln102_fu_604_p2 = ap_const_lv1_0) or (icmp_ln90_reg_848 = ap_const_lv1_0)))) then 
                    grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_261_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_261_ap_ready = ap_const_logic_1)) then 
                    grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_261_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_ap_start_reg <= ap_const_logic_0;
            else
                if (((tmp_19_fu_404_p3 = ap_const_lv1_1) and (or_ln296_fu_398_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln60_2_fu_372_p2) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_ap_ready = ap_const_logic_1)) then 
                    grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_ap_ready = ap_const_logic_1)) then 
                    grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = and_ln75_fu_565_p2) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                    grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_ap_ready = ap_const_logic_1)) then 
                    grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_249_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_249_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln90_fu_579_p2 = ap_const_lv1_1))) then 
                    grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_249_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_249_ap_ready = ap_const_logic_1)) then 
                    grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_249_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    base_0_lcssa_i3235_reg_198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state16_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln102_fu_604_p2 = ap_const_lv1_0) and (icmp_ln90_reg_848 = ap_const_lv1_1))) then 
                base_0_lcssa_i3235_reg_198 <= base_fu_597_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln90_fu_579_p2 = ap_const_lv1_0))) then 
                base_0_lcssa_i3235_reg_198 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    i_1_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_19_fu_404_p3 = ap_const_lv1_0) and (or_ln296_fu_398_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln60_2_fu_372_p2) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                i_1_fu_104 <= trunc_ln290_fu_382_p1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                i_1_fu_104 <= add_ln318_fu_485_p2;
            end if; 
        end if;
    end process;

    this_112_4_reg_178_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln318_fu_441_p2 = ap_const_lv1_1))) then 
                this_112_4_reg_178 <= tmp_23_fu_112;
            elsif (((tmp_19_reg_756 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                this_112_4_reg_178 <= grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_this_112_0_out;
            end if; 
        end if;
    end process;

    this_12_4_reg_188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln318_fu_441_p2 = ap_const_lv1_1))) then 
                this_12_4_reg_188 <= tmp_22_fu_108;
            elsif (((tmp_19_reg_756 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                this_12_4_reg_188 <= grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_this_12_0_out;
            end if; 
        end if;
    end process;

    this_1_4_reg_168_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln318_fu_441_p2 = ap_const_lv1_1))) then 
                this_1_4_reg_168 <= tmp_24_fu_116;
            elsif (((tmp_19_reg_756 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                this_1_4_reg_168 <= grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_this_1_0_out;
            end if; 
        end if;
    end process;

    tmp_22_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_19_fu_404_p3 = ap_const_lv1_0) and (or_ln296_fu_398_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln60_2_fu_372_p2) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                tmp_22_fu_108 <= p_read2;
            elsif ((not((i_reg_788 = ap_const_lv2_1)) and not((i_reg_788 = ap_const_lv2_0)) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                tmp_22_fu_108 <= grp_fu_567_p_dout0;
            end if; 
        end if;
    end process;

    tmp_23_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_19_fu_404_p3 = ap_const_lv1_0) and (or_ln296_fu_398_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln60_2_fu_372_p2) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                tmp_23_fu_112 <= p_read1;
            elsif (((i_reg_788 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                tmp_23_fu_112 <= grp_fu_567_p_dout0;
            end if; 
        end if;
    end process;

    tmp_24_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_19_fu_404_p3 = ap_const_lv1_0) and (or_ln296_fu_398_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln60_2_fu_372_p2) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                tmp_24_fu_116 <= p_read;
            elsif (((i_reg_788 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                tmp_24_fu_116 <= grp_fu_567_p_dout0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                and_ln60_2_reg_741 <= and_ln60_2_fu_372_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln60_reg_733 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                and_ln60_reg_737 <= and_ln60_fu_320_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                and_ln75_reg_838 <= and_ln75_fu_565_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                empty_reg_842 <= empty_fu_574_p1;
                icmp_ln90_reg_848 <= icmp_ln90_fu_579_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                i_reg_788 <= i_1_fu_104;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln90_reg_848 = ap_const_lv1_1))) then
                icmp_ln102_reg_857 <= icmp_ln102_fu_604_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                icmp_ln325_reg_834 <= icmp_ln325_fu_525_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                icmp_ln60_reg_733 <= icmp_ln60_fu_279_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln60_2_fu_372_p2) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                or_ln296_reg_752 <= or_ln296_fu_398_p2;
                trunc_ln290_reg_745 <= trunc_ln290_fu_382_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state16) and ((icmp_ln102_fu_604_p2 = ap_const_lv1_0) or (icmp_ln90_reg_848 = ap_const_lv1_0)))) then
                select_ln102_reg_861 <= select_ln102_fu_626_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                sub11_reg_829 <= sub11_fu_507_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln318_fu_441_p2 = ap_const_lv1_0))) then
                tmp_17_reg_810 <= tmp_17_fu_452_p5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln296_fu_398_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln60_2_fu_372_p2) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                tmp_19_reg_756 <= i_4_fu_378_p2(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln90_fu_579_p2 = ap_const_lv1_1))) then
                xor_ln90_reg_852 <= xor_ln90_fu_585_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln60_reg_733, and_ln60_fu_320_p2, ap_CS_fsm_state2, and_ln60_2_fu_372_p2, ap_CS_fsm_state3, or_ln296_fu_398_p2, tmp_19_fu_404_p3, ap_CS_fsm_state4, icmp_ln318_fu_441_p2, icmp_ln325_fu_525_p2, ap_CS_fsm_state12, and_ln75_fu_565_p2, ap_CS_fsm_state13, ap_CS_fsm_state16, grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_ap_done, grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_ap_done, grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_ap_done, ap_block_state16_on_subcall_done, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state14, ap_CS_fsm_state17, ap_block_state17_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_lv1_1 = and_ln60_fu_320_p2) and (icmp_ln60_reg_733 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((tmp_19_fu_404_p3 = ap_const_lv1_0) and (or_ln296_fu_398_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln60_2_fu_372_p2) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                elsif (((tmp_19_fu_404_p3 = ap_const_lv1_1) and (or_ln296_fu_398_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln60_2_fu_372_p2) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln318_fu_441_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln325_fu_525_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state13 => 
                if (((ap_const_lv1_0 = and_ln75_fu_565_p2) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state14 => 
                if (((grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((ap_const_boolean_0 = ap_block_state16_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                if (((ap_const_boolean_0 = ap_block_state17_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln102_fu_620_p2 <= std_logic_vector(unsigned(zext_ln102_fu_610_p1) + unsigned(ap_const_lv3_1));
    add_ln318_fu_485_p2 <= std_logic_vector(unsigned(i_1_fu_104) + unsigned(ap_const_lv2_1));
    and_ln60_1_fu_366_p2 <= (or_ln60_1_fu_360_p2 and grp_fu_582_p_dout0);
    and_ln60_2_fu_372_p2 <= (icmp_ln60_1_fu_326_p2 and and_ln60_1_fu_366_p2);
    and_ln60_fu_320_p2 <= (or_ln60_fu_314_p2 and grp_fu_582_p_dout0);
    and_ln75_fu_565_p2 <= (or_ln75_fu_559_p2 and grp_fu_582_p_dout0);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_ap_done)
    begin
        if ((grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_ap_done)
    begin
        if ((grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(ap_block_state16_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state16_on_subcall_done)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state17_blk_assign_proc : process(ap_block_state17_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state17_on_subcall_done)) then 
            ap_ST_fsm_state17_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state17_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_ap_done)
    begin
        if ((grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state16_on_subcall_done_assign_proc : process(icmp_ln90_reg_848, grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_249_ap_done)
    begin
                ap_block_state16_on_subcall_done <= ((grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_249_ap_done = ap_const_logic_0) and (icmp_ln90_reg_848 = ap_const_lv1_1));
    end process;


    ap_block_state17_on_subcall_done_assign_proc : process(grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_261_ap_done, ap_predicate_op145_call_state17)
    begin
                ap_block_state17_on_subcall_done <= ((ap_predicate_op145_call_state17 = ap_const_boolean_1) and (grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_261_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state17, ap_block_state17_on_subcall_done)
    begin
        if ((((ap_const_boolean_0 = ap_block_state17_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state17)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_base_0_lcssa_i3235_phi_fu_202_p4_assign_proc : process(icmp_ln90_reg_848, icmp_ln102_fu_604_p2, ap_CS_fsm_state16, base_0_lcssa_i3235_reg_198, base_fu_597_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln102_fu_604_p2 = ap_const_lv1_0) and (icmp_ln90_reg_848 = ap_const_lv1_1))) then 
            ap_phi_mux_base_0_lcssa_i3235_phi_fu_202_p4 <= base_fu_597_p2;
        else 
            ap_phi_mux_base_0_lcssa_i3235_phi_fu_202_p4 <= base_0_lcssa_i3235_reg_198;
        end if; 
    end process;


    ap_phi_mux_this_1_4_phi_fu_171_p4_assign_proc : process(tmp_19_reg_756, ap_CS_fsm_state12, grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_this_1_0_out, this_1_4_reg_168)
    begin
        if (((tmp_19_reg_756 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            ap_phi_mux_this_1_4_phi_fu_171_p4 <= grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_this_1_0_out;
        else 
            ap_phi_mux_this_1_4_phi_fu_171_p4 <= this_1_4_reg_168;
        end if; 
    end process;


    ap_predicate_op145_call_state17_assign_proc : process(icmp_ln60_reg_733, and_ln60_reg_737, and_ln60_2_reg_741, or_ln296_reg_752, icmp_ln325_reg_834, and_ln75_reg_838, icmp_ln90_reg_848, icmp_ln102_reg_857)
    begin
                ap_predicate_op145_call_state17 <= (((((or_ln296_reg_752 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln60_2_reg_741) and (ap_const_lv1_0 = and_ln60_reg_737) and (ap_const_lv1_1 = and_ln75_reg_838) and (icmp_ln102_reg_857 = ap_const_lv1_0) and (icmp_ln325_reg_834 = ap_const_lv1_1)) or ((or_ln296_reg_752 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln60_2_reg_741) and (ap_const_lv1_0 = and_ln60_reg_737) and (ap_const_lv1_1 = and_ln75_reg_838) and (icmp_ln90_reg_848 = ap_const_lv1_0) and (icmp_ln325_reg_834 = ap_const_lv1_1))) or ((or_ln296_reg_752 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln60_2_reg_741) and (ap_const_lv1_1 = and_ln75_reg_838) and (icmp_ln60_reg_733 = ap_const_lv1_0) and (icmp_ln102_reg_857 = ap_const_lv1_0) and (icmp_ln325_reg_834 = ap_const_lv1_1))) or ((or_ln296_reg_752 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln60_2_reg_741) and (ap_const_lv1_1 = and_ln75_reg_838) and (icmp_ln60_reg_733 = ap_const_lv1_0) and (icmp_ln90_reg_848 = ap_const_lv1_0) and (icmp_ln325_reg_834 = ap_const_lv1_1)));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state17, ap_block_state17_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state17_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    base_fu_597_p2 <= std_logic_vector(unsigned(sub_ln90_fu_592_p2) + unsigned(ap_const_lv2_1));
    bitcast_ln60_1_fu_331_p1 <= p_read4;
    bitcast_ln60_fu_285_p1 <= p_read;
    bitcast_ln75_fu_529_p1 <= this_1_4_reg_168;
    empty_fu_574_p1 <= grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_idx_tmp_out(2 - 1 downto 0);
    grp_fu_1390_p_ce <= grp_fu_866_ce;
    grp_fu_1390_p_din0 <= grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_grp_fu_866_p_din0;
    grp_fu_1390_p_din1 <= grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_grp_fu_866_p_din1;
    grp_fu_1390_p_opcode <= grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_grp_fu_866_p_opcode;

    grp_fu_268_ce_assign_proc : process(grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_grp_fu_268_p_ce, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_268_ce <= grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_grp_fu_268_p_ce;
        else 
            grp_fu_268_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_268_p0_assign_proc : process(tmp_16_fu_461_p5, ap_CS_fsm_state5, grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_grp_fu_268_p_din0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_268_p0 <= grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_grp_fu_268_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_268_p0 <= tmp_16_fu_461_p5;
        else 
            grp_fu_268_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_268_p1_assign_proc : process(tmp_17_reg_810, ap_CS_fsm_state5, grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_grp_fu_268_p_din1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_268_p1 <= grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_grp_fu_268_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_268_p1 <= tmp_17_reg_810;
        else 
            grp_fu_268_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_272_p0_assign_proc : process(ap_CS_fsm_state1, p_read, p_read4, ap_CS_fsm_state2, ap_CS_fsm_state12, ap_phi_mux_this_1_4_phi_fu_171_p4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_272_p0 <= ap_phi_mux_this_1_4_phi_fu_171_p4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_272_p0 <= p_read4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_fu_272_p0 <= p_read;
        else 
            grp_fu_272_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_567_p_ce <= grp_fu_268_ce;
    grp_fu_567_p_din0 <= grp_fu_268_p0;
    grp_fu_567_p_din1 <= grp_fu_268_p1;
    grp_fu_567_p_opcode <= ap_const_lv2_0;
    grp_fu_582_p_ce <= ap_const_logic_1;
    grp_fu_582_p_din0 <= grp_fu_272_p0;
    grp_fu_582_p_din1 <= ap_const_lv32_0;
    grp_fu_582_p_opcode <= ap_const_lv5_1;

    grp_fu_866_ce_assign_proc : process(grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_grp_fu_866_p_ce, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_866_ce <= grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_grp_fu_866_p_ce;
        else 
            grp_fu_866_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_261_ap_start <= grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_261_ap_start_reg;
    grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_ap_start <= grp_operator_Pipeline_VITIS_LOOP_304_1_fu_210_ap_start_reg;
    grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_ap_start <= grp_operator_Pipeline_VITIS_LOOP_308_2_fu_220_ap_start_reg;
    grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_ap_start <= grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_ap_start_reg;
    grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_249_ap_start <= grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_249_ap_start_reg;
    i_4_fu_378_p2 <= std_logic_vector(unsigned(this_01_read) - unsigned(p_read13));
    icmp_ln102_2_fu_614_p2 <= "0" when (ap_phi_mux_base_0_lcssa_i3235_phi_fu_202_p4 = ap_const_lv2_3) else "1";
    icmp_ln102_fu_604_p2 <= "1" when (base_fu_597_p2 = ap_const_lv2_3) else "0";
    icmp_ln293_fu_386_p2 <= "1" when (signed(i_4_fu_378_p2) > signed(ap_const_lv32_2)) else "0";
    icmp_ln296_fu_392_p2 <= "1" when (signed(i_4_fu_378_p2) < signed(ap_const_lv32_FFFFFFFE)) else "0";
    icmp_ln318_fu_441_p2 <= "1" when (i_1_fu_104 = ap_const_lv2_3) else "0";
    icmp_ln325_fu_525_p2 <= "1" when (this_01_read = p_read13) else "0";
    icmp_ln60_1_fu_326_p2 <= "1" when (p_read13 = ap_const_lv32_0) else "0";
    icmp_ln60_2_fu_302_p2 <= "0" when (tmp_fu_288_p4 = ap_const_lv8_FF) else "1";
    icmp_ln60_3_fu_308_p2 <= "1" when (trunc_ln60_fu_298_p1 = ap_const_lv23_0) else "0";
    icmp_ln60_4_fu_348_p2 <= "0" when (tmp_14_fu_334_p4 = ap_const_lv8_FF) else "1";
    icmp_ln60_5_fu_354_p2 <= "1" when (trunc_ln60_1_fu_344_p1 = ap_const_lv23_0) else "0";
    icmp_ln60_fu_279_p2 <= "1" when (this_01_read = ap_const_lv32_0) else "0";
    icmp_ln75_2_fu_553_p2 <= "1" when (trunc_ln75_fu_543_p1 = ap_const_lv23_0) else "0";
    icmp_ln75_fu_547_p2 <= "0" when (tmp_18_fu_533_p4 = ap_const_lv8_FF) else "1";
    icmp_ln90_fu_579_p2 <= "1" when (unsigned(grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_238_idx_tmp_out) < unsigned(ap_const_lv32_3)) else "0";
    or_ln296_fu_398_p2 <= (icmp_ln296_fu_392_p2 or icmp_ln293_fu_386_p2);
    or_ln60_1_fu_360_p2 <= (icmp_ln60_5_fu_354_p2 or icmp_ln60_4_fu_348_p2);
    or_ln60_fu_314_p2 <= (icmp_ln60_3_fu_308_p2 or icmp_ln60_2_fu_302_p2);
    or_ln75_fu_559_p2 <= (icmp_ln75_fu_547_p2 or icmp_ln75_2_fu_553_p2);
    select_ln102_fu_626_p3 <= 
        ap_const_lv3_3 when (icmp_ln102_2_fu_614_p2(0) = '1') else 
        add_ln102_fu_620_p2;
    sub11_fu_507_p2 <= std_logic_vector(unsigned(ap_const_lv2_0) - unsigned(trunc_ln290_reg_745));
    sub_ln90_fu_592_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(empty_reg_842));
    tmp_14_fu_334_p4 <= bitcast_ln60_1_fu_331_p1(30 downto 23);
    tmp_17_fu_452_p4 <= std_logic_vector(unsigned(i_1_fu_104) - unsigned(trunc_ln290_reg_745));
    tmp_18_fu_533_p4 <= bitcast_ln75_fu_529_p1(30 downto 23);
    tmp_19_fu_404_p3 <= i_4_fu_378_p2(31 downto 31);
    tmp_fu_288_p4 <= bitcast_ln60_fu_285_p1(30 downto 23);
    trunc_ln290_fu_382_p1 <= i_4_fu_378_p2(2 - 1 downto 0);
    trunc_ln60_1_fu_344_p1 <= bitcast_ln60_1_fu_331_p1(23 - 1 downto 0);
    trunc_ln60_fu_298_p1 <= bitcast_ln60_fu_285_p1(23 - 1 downto 0);
    trunc_ln75_fu_543_p1 <= bitcast_ln75_fu_529_p1(23 - 1 downto 0);
    xor_ln90_fu_585_p2 <= (empty_fu_574_p1 xor ap_const_lv2_3);
    zext_ln102_fu_610_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_base_0_lcssa_i3235_phi_fu_202_p4),3));
end behav;
