Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Feb 13 12:59:10 2019
| Host         : m0rbid0wl running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ReacTime_timing_summary_routed.rpt -pb ReacTime_timing_summary_routed.pb -rpx ReacTime_timing_summary_routed.rpx -warn_on_violation
| Design       : ReacTime
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 45 register/latch pins with no clock driven by root clock pin: cd0/tmp_count_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cd0/tmp_refresh_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: disp_count_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: flash_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: lfsr_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 138 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.559        0.000                      0                   60        0.241        0.000                      0                   60        4.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.559        0.000                      0                   60        0.241        0.000                      0                   60        4.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.559ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.559ns  (required time - arrival time)
  Source:                 cd0/refresh_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/refresh_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.766ns (26.800%)  route 2.092ns (73.200%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.720     5.323    cd0/clk
    SLICE_X2Y86          FDRE                                         r  cd0/refresh_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  cd0/refresh_reg[3]/Q
                         net (fo=2, routed)           0.809     6.650    cd0/refresh_reg[3]
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.774 f  cd0/refresh[0]_i_4/O
                         net (fo=2, routed)           0.648     7.422    cd0/refresh[0]_i_4_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I3_O)        0.124     7.546 r  cd0/refresh[0]_i_1/O
                         net (fo=13, routed)          0.635     8.181    cd0/clear
    SLICE_X2Y88          FDRE                                         r  cd0/refresh_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.602    15.025    cd0/clk
    SLICE_X2Y88          FDRE                                         r  cd0/refresh_reg[10]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X2Y88          FDRE (Setup_fdre_C_R)       -0.524    14.740    cd0/refresh_reg[10]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                  6.559    

Slack (MET) :             6.559ns  (required time - arrival time)
  Source:                 cd0/refresh_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/refresh_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.766ns (26.800%)  route 2.092ns (73.200%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.720     5.323    cd0/clk
    SLICE_X2Y86          FDRE                                         r  cd0/refresh_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  cd0/refresh_reg[3]/Q
                         net (fo=2, routed)           0.809     6.650    cd0/refresh_reg[3]
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.774 f  cd0/refresh[0]_i_4/O
                         net (fo=2, routed)           0.648     7.422    cd0/refresh[0]_i_4_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I3_O)        0.124     7.546 r  cd0/refresh[0]_i_1/O
                         net (fo=13, routed)          0.635     8.181    cd0/clear
    SLICE_X2Y88          FDRE                                         r  cd0/refresh_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.602    15.025    cd0/clk
    SLICE_X2Y88          FDRE                                         r  cd0/refresh_reg[11]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X2Y88          FDRE (Setup_fdre_C_R)       -0.524    14.740    cd0/refresh_reg[11]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                  6.559    

Slack (MET) :             6.559ns  (required time - arrival time)
  Source:                 cd0/refresh_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/refresh_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.766ns (26.800%)  route 2.092ns (73.200%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.720     5.323    cd0/clk
    SLICE_X2Y86          FDRE                                         r  cd0/refresh_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  cd0/refresh_reg[3]/Q
                         net (fo=2, routed)           0.809     6.650    cd0/refresh_reg[3]
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.774 f  cd0/refresh[0]_i_4/O
                         net (fo=2, routed)           0.648     7.422    cd0/refresh[0]_i_4_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I3_O)        0.124     7.546 r  cd0/refresh[0]_i_1/O
                         net (fo=13, routed)          0.635     8.181    cd0/clear
    SLICE_X2Y88          FDRE                                         r  cd0/refresh_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.602    15.025    cd0/clk
    SLICE_X2Y88          FDRE                                         r  cd0/refresh_reg[8]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X2Y88          FDRE (Setup_fdre_C_R)       -0.524    14.740    cd0/refresh_reg[8]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                  6.559    

Slack (MET) :             6.559ns  (required time - arrival time)
  Source:                 cd0/refresh_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/refresh_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.766ns (26.800%)  route 2.092ns (73.200%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.720     5.323    cd0/clk
    SLICE_X2Y86          FDRE                                         r  cd0/refresh_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  cd0/refresh_reg[3]/Q
                         net (fo=2, routed)           0.809     6.650    cd0/refresh_reg[3]
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.774 f  cd0/refresh[0]_i_4/O
                         net (fo=2, routed)           0.648     7.422    cd0/refresh[0]_i_4_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I3_O)        0.124     7.546 r  cd0/refresh[0]_i_1/O
                         net (fo=13, routed)          0.635     8.181    cd0/clear
    SLICE_X2Y88          FDRE                                         r  cd0/refresh_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.602    15.025    cd0/clk
    SLICE_X2Y88          FDRE                                         r  cd0/refresh_reg[9]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X2Y88          FDRE (Setup_fdre_C_R)       -0.524    14.740    cd0/refresh_reg[9]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                  6.559    

Slack (MET) :             6.665ns  (required time - arrival time)
  Source:                 cd0/refresh_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/refresh_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 0.766ns (27.822%)  route 1.987ns (72.178%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.720     5.323    cd0/clk
    SLICE_X2Y86          FDRE                                         r  cd0/refresh_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  cd0/refresh_reg[3]/Q
                         net (fo=2, routed)           0.809     6.650    cd0/refresh_reg[3]
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.774 f  cd0/refresh[0]_i_4/O
                         net (fo=2, routed)           0.648     7.422    cd0/refresh[0]_i_4_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I3_O)        0.124     7.546 r  cd0/refresh[0]_i_1/O
                         net (fo=13, routed)          0.530     8.076    cd0/clear
    SLICE_X2Y89          FDRE                                         r  cd0/refresh_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.603    15.026    cd0/clk
    SLICE_X2Y89          FDRE                                         r  cd0/refresh_reg[12]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDRE (Setup_fdre_C_R)       -0.524    14.741    cd0/refresh_reg[12]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -8.076    
  -------------------------------------------------------------------
                         slack                                  6.665    

Slack (MET) :             6.704ns  (required time - arrival time)
  Source:                 cd0/refresh_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/refresh_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.766ns (27.989%)  route 1.971ns (72.011%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.720     5.323    cd0/clk
    SLICE_X2Y86          FDRE                                         r  cd0/refresh_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  cd0/refresh_reg[3]/Q
                         net (fo=2, routed)           0.809     6.650    cd0/refresh_reg[3]
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.774 f  cd0/refresh[0]_i_4/O
                         net (fo=2, routed)           0.648     7.422    cd0/refresh[0]_i_4_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I3_O)        0.124     7.546 r  cd0/refresh[0]_i_1/O
                         net (fo=13, routed)          0.513     8.060    cd0/clear
    SLICE_X2Y86          FDRE                                         r  cd0/refresh_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.600    15.023    cd0/clk
    SLICE_X2Y86          FDRE                                         r  cd0/refresh_reg[0]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X2Y86          FDRE (Setup_fdre_C_R)       -0.524    14.763    cd0/refresh_reg[0]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -8.060    
  -------------------------------------------------------------------
                         slack                                  6.704    

Slack (MET) :             6.704ns  (required time - arrival time)
  Source:                 cd0/refresh_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/refresh_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.766ns (27.989%)  route 1.971ns (72.011%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.720     5.323    cd0/clk
    SLICE_X2Y86          FDRE                                         r  cd0/refresh_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  cd0/refresh_reg[3]/Q
                         net (fo=2, routed)           0.809     6.650    cd0/refresh_reg[3]
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.774 f  cd0/refresh[0]_i_4/O
                         net (fo=2, routed)           0.648     7.422    cd0/refresh[0]_i_4_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I3_O)        0.124     7.546 r  cd0/refresh[0]_i_1/O
                         net (fo=13, routed)          0.513     8.060    cd0/clear
    SLICE_X2Y86          FDRE                                         r  cd0/refresh_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.600    15.023    cd0/clk
    SLICE_X2Y86          FDRE                                         r  cd0/refresh_reg[1]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X2Y86          FDRE (Setup_fdre_C_R)       -0.524    14.763    cd0/refresh_reg[1]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -8.060    
  -------------------------------------------------------------------
                         slack                                  6.704    

Slack (MET) :             6.704ns  (required time - arrival time)
  Source:                 cd0/refresh_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/refresh_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.766ns (27.989%)  route 1.971ns (72.011%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.720     5.323    cd0/clk
    SLICE_X2Y86          FDRE                                         r  cd0/refresh_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  cd0/refresh_reg[3]/Q
                         net (fo=2, routed)           0.809     6.650    cd0/refresh_reg[3]
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.774 f  cd0/refresh[0]_i_4/O
                         net (fo=2, routed)           0.648     7.422    cd0/refresh[0]_i_4_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I3_O)        0.124     7.546 r  cd0/refresh[0]_i_1/O
                         net (fo=13, routed)          0.513     8.060    cd0/clear
    SLICE_X2Y86          FDRE                                         r  cd0/refresh_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.600    15.023    cd0/clk
    SLICE_X2Y86          FDRE                                         r  cd0/refresh_reg[2]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X2Y86          FDRE (Setup_fdre_C_R)       -0.524    14.763    cd0/refresh_reg[2]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -8.060    
  -------------------------------------------------------------------
                         slack                                  6.704    

Slack (MET) :             6.704ns  (required time - arrival time)
  Source:                 cd0/refresh_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/refresh_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.766ns (27.989%)  route 1.971ns (72.011%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.720     5.323    cd0/clk
    SLICE_X2Y86          FDRE                                         r  cd0/refresh_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  cd0/refresh_reg[3]/Q
                         net (fo=2, routed)           0.809     6.650    cd0/refresh_reg[3]
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.774 f  cd0/refresh[0]_i_4/O
                         net (fo=2, routed)           0.648     7.422    cd0/refresh[0]_i_4_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I3_O)        0.124     7.546 r  cd0/refresh[0]_i_1/O
                         net (fo=13, routed)          0.513     8.060    cd0/clear
    SLICE_X2Y86          FDRE                                         r  cd0/refresh_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.600    15.023    cd0/clk
    SLICE_X2Y86          FDRE                                         r  cd0/refresh_reg[3]/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X2Y86          FDRE (Setup_fdre_C_R)       -0.524    14.763    cd0/refresh_reg[3]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -8.060    
  -------------------------------------------------------------------
                         slack                                  6.704    

Slack (MET) :             6.821ns  (required time - arrival time)
  Source:                 cd0/refresh_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/refresh_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.766ns (29.508%)  route 1.830ns (70.492%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.720     5.323    cd0/clk
    SLICE_X2Y86          FDRE                                         r  cd0/refresh_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  cd0/refresh_reg[3]/Q
                         net (fo=2, routed)           0.809     6.650    cd0/refresh_reg[3]
    SLICE_X3Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.774 f  cd0/refresh[0]_i_4/O
                         net (fo=2, routed)           0.648     7.422    cd0/refresh[0]_i_4_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I3_O)        0.124     7.546 r  cd0/refresh[0]_i_1/O
                         net (fo=13, routed)          0.372     7.919    cd0/clear
    SLICE_X2Y87          FDRE                                         r  cd0/refresh_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.601    15.024    cd0/clk
    SLICE_X2Y87          FDRE                                         r  cd0/refresh_reg[4]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X2Y87          FDRE (Setup_fdre_C_R)       -0.524    14.739    cd0/refresh_reg[4]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -7.919    
  -------------------------------------------------------------------
                         slack                                  6.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 cd0/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/tmp_count_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.924%)  route 0.159ns (46.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.568     1.487    cd0/clk
    SLICE_X44Y96         FDRE                                         r  cd0/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  cd0/count_reg[9]/Q
                         net (fo=3, routed)           0.159     1.787    cd0/count_reg[9]
    SLICE_X45Y96         LUT6 (Prop_lut6_I3_O)        0.045     1.832 r  cd0/tmp_count_i_1/O
                         net (fo=1, routed)           0.000     1.832    cd0/tmp_count_i_1_n_0
    SLICE_X45Y96         FDRE                                         r  cd0/tmp_count_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.838     2.003    cd0/clk
    SLICE_X45Y96         FDRE                                         r  cd0/tmp_count_reg/C
                         clock pessimism             -0.502     1.500    
    SLICE_X45Y96         FDRE (Hold_fdre_C_D)         0.091     1.591    cd0/tmp_count_reg
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 cd0/refresh_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/refresh_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.601     1.520    cd0/clk
    SLICE_X2Y87          FDRE                                         r  cd0/refresh_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  cd0/refresh_reg[6]/Q
                         net (fo=2, routed)           0.125     1.810    cd0/refresh_reg[6]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.920 r  cd0/refresh_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.920    cd0/refresh_reg[4]_i_1_n_5
    SLICE_X2Y87          FDRE                                         r  cd0/refresh_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.873     2.038    cd0/clk
    SLICE_X2Y87          FDRE                                         r  cd0/refresh_reg[6]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.134     1.654    cd0/refresh_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 cd0/refresh_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/tmp_refresh_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.254ns (67.445%)  route 0.123ns (32.555%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.602     1.521    cd0/clk
    SLICE_X2Y88          FDRE                                         r  cd0/refresh_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 f  cd0/refresh_reg[9]/Q
                         net (fo=2, routed)           0.060     1.745    cd0/refresh_reg[9]
    SLICE_X3Y88          LUT3 (Prop_lut3_I0_O)        0.045     1.790 r  cd0/refresh[0]_i_3/O
                         net (fo=2, routed)           0.063     1.853    cd0/refresh[0]_i_3_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I2_O)        0.045     1.898 r  cd0/tmp_refresh_i_1/O
                         net (fo=1, routed)           0.000     1.898    cd0/tmp_refresh_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  cd0/tmp_refresh_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.875     2.040    cd0/clk
    SLICE_X3Y88          FDRE                                         r  cd0/tmp_refresh_reg/C
                         clock pessimism             -0.505     1.534    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.091     1.625    cd0/tmp_refresh_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 cd0/refresh_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/refresh_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.646%)  route 0.137ns (33.354%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.602     1.521    cd0/clk
    SLICE_X2Y88          FDRE                                         r  cd0/refresh_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  cd0/refresh_reg[10]/Q
                         net (fo=3, routed)           0.137     1.822    cd0/refresh_reg[10]
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.932 r  cd0/refresh_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.932    cd0/refresh_reg[8]_i_1_n_5
    SLICE_X2Y88          FDRE                                         r  cd0/refresh_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.875     2.040    cd0/clk
    SLICE_X2Y88          FDRE                                         r  cd0/refresh_reg[10]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134     1.655    cd0/refresh_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 cd0/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.568     1.487    cd0/clk
    SLICE_X44Y96         FDRE                                         r  cd0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  cd0/count_reg[10]/Q
                         net (fo=2, routed)           0.133     1.761    cd0/count_reg[10]
    SLICE_X44Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.872 r  cd0/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.872    cd0/count_reg[8]_i_1_n_5
    SLICE_X44Y96         FDRE                                         r  cd0/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.838     2.003    cd0/clk
    SLICE_X44Y96         FDRE                                         r  cd0/count_reg[10]/C
                         clock pessimism             -0.515     1.487    
    SLICE_X44Y96         FDRE (Hold_fdre_C_D)         0.105     1.592    cd0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 cd0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.568     1.487    cd0/clk
    SLICE_X44Y95         FDRE                                         r  cd0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  cd0/count_reg[6]/Q
                         net (fo=2, routed)           0.133     1.761    cd0/count_reg[6]
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.872 r  cd0/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.872    cd0/count_reg[4]_i_1_n_5
    SLICE_X44Y95         FDRE                                         r  cd0/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.838     2.003    cd0/clk
    SLICE_X44Y95         FDRE                                         r  cd0/count_reg[6]/C
                         clock pessimism             -0.515     1.487    
    SLICE_X44Y95         FDRE (Hold_fdre_C_D)         0.105     1.592    cd0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 cd0/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.569     1.488    cd0/clk
    SLICE_X44Y97         FDRE                                         r  cd0/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  cd0/count_reg[14]/Q
                         net (fo=3, routed)           0.134     1.763    cd0/count_reg[14]
    SLICE_X44Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.874 r  cd0/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.874    cd0/count_reg[12]_i_1_n_5
    SLICE_X44Y97         FDRE                                         r  cd0/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.839     2.004    cd0/clk
    SLICE_X44Y97         FDRE                                         r  cd0/count_reg[14]/C
                         clock pessimism             -0.515     1.488    
    SLICE_X44Y97         FDRE (Hold_fdre_C_D)         0.105     1.593    cd0/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 cd0/refresh_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/refresh_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.601     1.520    cd0/clk
    SLICE_X2Y87          FDRE                                         r  cd0/refresh_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  cd0/refresh_reg[6]/Q
                         net (fo=2, routed)           0.125     1.810    cd0/refresh_reg[6]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.956 r  cd0/refresh_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.956    cd0/refresh_reg[4]_i_1_n_4
    SLICE_X2Y87          FDRE                                         r  cd0/refresh_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.873     2.038    cd0/clk
    SLICE_X2Y87          FDRE                                         r  cd0/refresh_reg[7]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.134     1.654    cd0/refresh_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 cd0/refresh_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/refresh_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.600     1.519    cd0/clk
    SLICE_X2Y86          FDRE                                         r  cd0/refresh_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 f  cd0/refresh_reg[0]/Q
                         net (fo=1, routed)           0.163     1.846    cd0/refresh_reg_n_0_[0]
    SLICE_X2Y86          LUT1 (Prop_lut1_I0_O)        0.045     1.891 r  cd0/refresh[0]_i_5/O
                         net (fo=1, routed)           0.000     1.891    cd0/refresh[0]_i_5_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.961 r  cd0/refresh_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.961    cd0/refresh_reg[0]_i_2_n_7
    SLICE_X2Y86          FDRE                                         r  cd0/refresh_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.872     2.037    cd0/clk
    SLICE_X2Y86          FDRE                                         r  cd0/refresh_reg[0]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.134     1.653    cd0/refresh_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 cd0/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.568     1.487    cd0/clk
    SLICE_X44Y96         FDRE                                         r  cd0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  cd0/count_reg[10]/Q
                         net (fo=2, routed)           0.133     1.761    cd0/count_reg[10]
    SLICE_X44Y96         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.905 r  cd0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.905    cd0/count_reg[8]_i_1_n_4
    SLICE_X44Y96         FDRE                                         r  cd0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.838     2.003    cd0/clk
    SLICE_X44Y96         FDRE                                         r  cd0/count_reg[11]/C
                         clock pessimism             -0.515     1.487    
    SLICE_X44Y96         FDRE (Hold_fdre_C_D)         0.105     1.592    cd0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y94    cd0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y96    cd0/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y96    cd0/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y97    cd0/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y97    cd0/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y97    cd0/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y97    cd0/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y94    cd0/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y94    cd0/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y94    cd0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y96    cd0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y96    cd0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y94    cd0/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y94    cd0/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y94    cd0/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y95    cd0/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y95    cd0/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y95    cd0/count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y95    cd0/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y94    cd0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y96    cd0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y96    cd0/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y97    cd0/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y97    cd0/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y97    cd0/count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y97    cd0/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y94    cd0/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y94    cd0/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y94    cd0/count_reg[3]/C



