
cv02.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000004a8  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000568  08000568  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000568  08000568  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08000568  08000568  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000568  08000568  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000568  08000568  00010568  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800056c  0800056c  0001056c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08000570  00020000  2**1
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000002c  20000004  08000574  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000030  08000574  00020030  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000088b  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000002ea  00000000  00000000  000208b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000000a0  00000000  00000000  00020ba8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000078  00000000  00000000  00020c48  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000475c  00000000  00000000  00020cc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00000a25  00000000  00000000  0002541c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00018403  00000000  00000000  00025e41  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0003e244  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000158  00000000  00000000  0003e2c0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000004 	.word	0x20000004
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08000550 	.word	0x08000550

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000008 	.word	0x20000008
 8000104:	08000550 	.word	0x08000550

08000108 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000108:	b590      	push	{r4, r7, lr}
 800010a:	b083      	sub	sp, #12
 800010c:	af00      	add	r7, sp, #0
 800010e:	0002      	movs	r2, r0
 8000110:	6039      	str	r1, [r7, #0]
 8000112:	1dfb      	adds	r3, r7, #7
 8000114:	701a      	strb	r2, [r3, #0]
  if(IRQn < 0) {
 8000116:	1dfb      	adds	r3, r7, #7
 8000118:	781b      	ldrb	r3, [r3, #0]
 800011a:	2b7f      	cmp	r3, #127	; 0x7f
 800011c:	d932      	bls.n	8000184 <NVIC_SetPriority+0x7c>
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
 800011e:	4a2f      	ldr	r2, [pc, #188]	; (80001dc <NVIC_SetPriority+0xd4>)
 8000120:	1dfb      	adds	r3, r7, #7
 8000122:	781b      	ldrb	r3, [r3, #0]
 8000124:	0019      	movs	r1, r3
 8000126:	230f      	movs	r3, #15
 8000128:	400b      	ands	r3, r1
 800012a:	3b08      	subs	r3, #8
 800012c:	089b      	lsrs	r3, r3, #2
 800012e:	3306      	adds	r3, #6
 8000130:	009b      	lsls	r3, r3, #2
 8000132:	18d3      	adds	r3, r2, r3
 8000134:	3304      	adds	r3, #4
 8000136:	681b      	ldr	r3, [r3, #0]
 8000138:	1dfa      	adds	r2, r7, #7
 800013a:	7812      	ldrb	r2, [r2, #0]
 800013c:	0011      	movs	r1, r2
 800013e:	2203      	movs	r2, #3
 8000140:	400a      	ands	r2, r1
 8000142:	00d2      	lsls	r2, r2, #3
 8000144:	21ff      	movs	r1, #255	; 0xff
 8000146:	4091      	lsls	r1, r2
 8000148:	000a      	movs	r2, r1
 800014a:	43d2      	mvns	r2, r2
 800014c:	401a      	ands	r2, r3
 800014e:	0011      	movs	r1, r2
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
 8000150:	683b      	ldr	r3, [r7, #0]
 8000152:	019b      	lsls	r3, r3, #6
 8000154:	22ff      	movs	r2, #255	; 0xff
 8000156:	401a      	ands	r2, r3
 8000158:	1dfb      	adds	r3, r7, #7
 800015a:	781b      	ldrb	r3, [r3, #0]
 800015c:	0018      	movs	r0, r3
 800015e:	2303      	movs	r3, #3
 8000160:	4003      	ands	r3, r0
 8000162:	00db      	lsls	r3, r3, #3
 8000164:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
 8000166:	481d      	ldr	r0, [pc, #116]	; (80001dc <NVIC_SetPriority+0xd4>)
 8000168:	1dfb      	adds	r3, r7, #7
 800016a:	781b      	ldrb	r3, [r3, #0]
 800016c:	001c      	movs	r4, r3
 800016e:	230f      	movs	r3, #15
 8000170:	4023      	ands	r3, r4
 8000172:	3b08      	subs	r3, #8
 8000174:	089b      	lsrs	r3, r3, #2
 8000176:	430a      	orrs	r2, r1
 8000178:	3306      	adds	r3, #6
 800017a:	009b      	lsls	r3, r3, #2
 800017c:	18c3      	adds	r3, r0, r3
 800017e:	3304      	adds	r3, #4
 8000180:	601a      	str	r2, [r3, #0]
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
}
 8000182:	e027      	b.n	80001d4 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
 8000184:	4a16      	ldr	r2, [pc, #88]	; (80001e0 <NVIC_SetPriority+0xd8>)
 8000186:	1dfb      	adds	r3, r7, #7
 8000188:	781b      	ldrb	r3, [r3, #0]
 800018a:	b25b      	sxtb	r3, r3
 800018c:	089b      	lsrs	r3, r3, #2
 800018e:	33c0      	adds	r3, #192	; 0xc0
 8000190:	009b      	lsls	r3, r3, #2
 8000192:	589b      	ldr	r3, [r3, r2]
 8000194:	1dfa      	adds	r2, r7, #7
 8000196:	7812      	ldrb	r2, [r2, #0]
 8000198:	0011      	movs	r1, r2
 800019a:	2203      	movs	r2, #3
 800019c:	400a      	ands	r2, r1
 800019e:	00d2      	lsls	r2, r2, #3
 80001a0:	21ff      	movs	r1, #255	; 0xff
 80001a2:	4091      	lsls	r1, r2
 80001a4:	000a      	movs	r2, r1
 80001a6:	43d2      	mvns	r2, r2
 80001a8:	401a      	ands	r2, r3
 80001aa:	0011      	movs	r1, r2
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
 80001ac:	683b      	ldr	r3, [r7, #0]
 80001ae:	019b      	lsls	r3, r3, #6
 80001b0:	22ff      	movs	r2, #255	; 0xff
 80001b2:	401a      	ands	r2, r3
 80001b4:	1dfb      	adds	r3, r7, #7
 80001b6:	781b      	ldrb	r3, [r3, #0]
 80001b8:	0018      	movs	r0, r3
 80001ba:	2303      	movs	r3, #3
 80001bc:	4003      	ands	r3, r0
 80001be:	00db      	lsls	r3, r3, #3
 80001c0:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
 80001c2:	4807      	ldr	r0, [pc, #28]	; (80001e0 <NVIC_SetPriority+0xd8>)
 80001c4:	1dfb      	adds	r3, r7, #7
 80001c6:	781b      	ldrb	r3, [r3, #0]
 80001c8:	b25b      	sxtb	r3, r3
 80001ca:	089b      	lsrs	r3, r3, #2
 80001cc:	430a      	orrs	r2, r1
 80001ce:	33c0      	adds	r3, #192	; 0xc0
 80001d0:	009b      	lsls	r3, r3, #2
 80001d2:	501a      	str	r2, [r3, r0]
}
 80001d4:	46c0      	nop			; (mov r8, r8)
 80001d6:	46bd      	mov	sp, r7
 80001d8:	b003      	add	sp, #12
 80001da:	bd90      	pop	{r4, r7, pc}
 80001dc:	e000ed00 	.word	0xe000ed00
 80001e0:	e000e100 	.word	0xe000e100

080001e4 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80001e4:	b580      	push	{r7, lr}
 80001e6:	b082      	sub	sp, #8
 80001e8:	af00      	add	r7, sp, #0
 80001ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 80001ec:	687b      	ldr	r3, [r7, #4]
 80001ee:	3b01      	subs	r3, #1
 80001f0:	4a0c      	ldr	r2, [pc, #48]	; (8000224 <SysTick_Config+0x40>)
 80001f2:	4293      	cmp	r3, r2
 80001f4:	d901      	bls.n	80001fa <SysTick_Config+0x16>
 80001f6:	2301      	movs	r3, #1
 80001f8:	e010      	b.n	800021c <SysTick_Config+0x38>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 80001fa:	4b0b      	ldr	r3, [pc, #44]	; (8000228 <SysTick_Config+0x44>)
 80001fc:	687a      	ldr	r2, [r7, #4]
 80001fe:	3a01      	subs	r2, #1
 8000200:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 8000202:	2301      	movs	r3, #1
 8000204:	425b      	negs	r3, r3
 8000206:	2103      	movs	r1, #3
 8000208:	0018      	movs	r0, r3
 800020a:	f7ff ff7d 	bl	8000108 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 800020e:	4b06      	ldr	r3, [pc, #24]	; (8000228 <SysTick_Config+0x44>)
 8000210:	2200      	movs	r2, #0
 8000212:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000214:	4b04      	ldr	r3, [pc, #16]	; (8000228 <SysTick_Config+0x44>)
 8000216:	2207      	movs	r2, #7
 8000218:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 800021a:	2300      	movs	r3, #0
}
 800021c:	0018      	movs	r0, r3
 800021e:	46bd      	mov	sp, r7
 8000220:	b002      	add	sp, #8
 8000222:	bd80      	pop	{r7, pc}
 8000224:	00ffffff 	.word	0x00ffffff
 8000228:	e000e010 	.word	0xe000e010

0800022c <SysTick_Handler>:
#define DR		       5

volatile uint32_t Tick;

void SysTick_Handler(void)
{
 800022c:	b580      	push	{r7, lr}
 800022e:	af00      	add	r7, sp, #0
	Tick++;
 8000230:	4b03      	ldr	r3, [pc, #12]	; (8000240 <SysTick_Handler+0x14>)
 8000232:	681b      	ldr	r3, [r3, #0]
 8000234:	1c5a      	adds	r2, r3, #1
 8000236:	4b02      	ldr	r3, [pc, #8]	; (8000240 <SysTick_Handler+0x14>)
 8000238:	601a      	str	r2, [r3, #0]
}
 800023a:	46c0      	nop			; (mov r8, r8)
 800023c:	46bd      	mov	sp, r7
 800023e:	bd80      	pop	{r7, pc}
 8000240:	2000002c 	.word	0x2000002c

08000244 <blikac>:

void blikac(void)
{
 8000244:	b580      	push	{r7, lr}
 8000246:	af00      	add	r7, sp, #0
	static uint32_t delay;

	if (Tick > delay + LED_TIME_BLINK) {
 8000248:	4b0b      	ldr	r3, [pc, #44]	; (8000278 <blikac+0x34>)
 800024a:	681b      	ldr	r3, [r3, #0]
 800024c:	332d      	adds	r3, #45	; 0x2d
 800024e:	33ff      	adds	r3, #255	; 0xff
 8000250:	001a      	movs	r2, r3
 8000252:	4b0a      	ldr	r3, [pc, #40]	; (800027c <blikac+0x38>)
 8000254:	681b      	ldr	r3, [r3, #0]
 8000256:	429a      	cmp	r2, r3
 8000258:	d20b      	bcs.n	8000272 <blikac+0x2e>
		GPIOA->ODR ^= (1<<4);
 800025a:	2390      	movs	r3, #144	; 0x90
 800025c:	05db      	lsls	r3, r3, #23
 800025e:	695a      	ldr	r2, [r3, #20]
 8000260:	2390      	movs	r3, #144	; 0x90
 8000262:	05db      	lsls	r3, r3, #23
 8000264:	2110      	movs	r1, #16
 8000266:	404a      	eors	r2, r1
 8000268:	615a      	str	r2, [r3, #20]
		delay = Tick;
 800026a:	4b04      	ldr	r3, [pc, #16]	; (800027c <blikac+0x38>)
 800026c:	681a      	ldr	r2, [r3, #0]
 800026e:	4b02      	ldr	r3, [pc, #8]	; (8000278 <blikac+0x34>)
 8000270:	601a      	str	r2, [r3, #0]
	}
}
 8000272:	46c0      	nop			; (mov r8, r8)
 8000274:	46bd      	mov	sp, r7
 8000276:	bd80      	pop	{r7, pc}
 8000278:	20000020 	.word	0x20000020
 800027c:	2000002c 	.word	0x2000002c

08000280 <EXTI0_1_IRQHandler>:


void EXTI0_1_IRQHandler(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	af00      	add	r7, sp, #0
	if (EXTI->PR & EXTI_PR_PR0) { // check line 0 has triggered the IT
 8000284:	4b09      	ldr	r3, [pc, #36]	; (80002ac <EXTI0_1_IRQHandler+0x2c>)
 8000286:	695b      	ldr	r3, [r3, #20]
 8000288:	2201      	movs	r2, #1
 800028a:	4013      	ands	r3, r2
 800028c:	d00b      	beq.n	80002a6 <EXTI0_1_IRQHandler+0x26>
		EXTI->PR |= EXTI_PR_PR0; // clear the pending bit
 800028e:	4b07      	ldr	r3, [pc, #28]	; (80002ac <EXTI0_1_IRQHandler+0x2c>)
 8000290:	695a      	ldr	r2, [r3, #20]
 8000292:	4b06      	ldr	r3, [pc, #24]	; (80002ac <EXTI0_1_IRQHandler+0x2c>)
 8000294:	2101      	movs	r1, #1
 8000296:	430a      	orrs	r2, r1
 8000298:	615a      	str	r2, [r3, #20]
		GPIOB->ODR ^= (1<<0);
 800029a:	4b05      	ldr	r3, [pc, #20]	; (80002b0 <EXTI0_1_IRQHandler+0x30>)
 800029c:	695a      	ldr	r2, [r3, #20]
 800029e:	4b04      	ldr	r3, [pc, #16]	; (80002b0 <EXTI0_1_IRQHandler+0x30>)
 80002a0:	2101      	movs	r1, #1
 80002a2:	404a      	eors	r2, r1
 80002a4:	615a      	str	r2, [r3, #20]
	}
}
 80002a6:	46c0      	nop			; (mov r8, r8)
 80002a8:	46bd      	mov	sp, r7
 80002aa:	bd80      	pop	{r7, pc}
 80002ac:	40010400 	.word	0x40010400
 80002b0:	48000400 	.word	0x48000400

080002b4 <tlacitka>:

void tlacitka (void)
{
 80002b4:	b580      	push	{r7, lr}
 80002b6:	b082      	sub	sp, #8
 80002b8:	af00      	add	r7, sp, #0
	static uint16_t debounce2 = 0xFFFF;
	//static uint32_t old_s2;
	//static uint32_t old_s1;
	static uint32_t off_time;
	static uint32_t delay;
	uint32_t new_s2 = GPIOC->IDR & (1<<0);
 80002ba:	4b30      	ldr	r3, [pc, #192]	; (800037c <tlacitka+0xc8>)
 80002bc:	691b      	ldr	r3, [r3, #16]
 80002be:	2201      	movs	r2, #1
 80002c0:	4013      	ands	r3, r2
 80002c2:	607b      	str	r3, [r7, #4]
	uint32_t new_s1 = GPIOC->IDR & (1<<1);
 80002c4:	4b2d      	ldr	r3, [pc, #180]	; (800037c <tlacitka+0xc8>)
 80002c6:	691b      	ldr	r3, [r3, #16]
 80002c8:	2202      	movs	r2, #2
 80002ca:	4013      	ands	r3, r2
 80002cc:	603b      	str	r3, [r7, #0]

	if (Tick > delay + DR)
 80002ce:	4b2c      	ldr	r3, [pc, #176]	; (8000380 <tlacitka+0xcc>)
 80002d0:	681b      	ldr	r3, [r3, #0]
 80002d2:	1d5a      	adds	r2, r3, #5
 80002d4:	4b2b      	ldr	r3, [pc, #172]	; (8000384 <tlacitka+0xd0>)
 80002d6:	681b      	ldr	r3, [r3, #0]
 80002d8:	429a      	cmp	r2, r3
 80002da:	d242      	bcs.n	8000362 <tlacitka+0xae>
	{

		debounce <<= 1;
 80002dc:	4b2a      	ldr	r3, [pc, #168]	; (8000388 <tlacitka+0xd4>)
 80002de:	881b      	ldrh	r3, [r3, #0]
 80002e0:	18db      	adds	r3, r3, r3
 80002e2:	b29a      	uxth	r2, r3
 80002e4:	4b28      	ldr	r3, [pc, #160]	; (8000388 <tlacitka+0xd4>)
 80002e6:	801a      	strh	r2, [r3, #0]
		debounce2 <<= 1;
 80002e8:	4b28      	ldr	r3, [pc, #160]	; (800038c <tlacitka+0xd8>)
 80002ea:	881b      	ldrh	r3, [r3, #0]
 80002ec:	18db      	adds	r3, r3, r3
 80002ee:	b29a      	uxth	r2, r3
 80002f0:	4b26      	ldr	r3, [pc, #152]	; (800038c <tlacitka+0xd8>)
 80002f2:	801a      	strh	r2, [r3, #0]

		if (new_s2)
 80002f4:	687b      	ldr	r3, [r7, #4]
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d006      	beq.n	8000308 <tlacitka+0x54>
		{
			debounce |= 0x0001;
 80002fa:	4b23      	ldr	r3, [pc, #140]	; (8000388 <tlacitka+0xd4>)
 80002fc:	881b      	ldrh	r3, [r3, #0]
 80002fe:	2201      	movs	r2, #1
 8000300:	4313      	orrs	r3, r2
 8000302:	b29a      	uxth	r2, r3
 8000304:	4b20      	ldr	r3, [pc, #128]	; (8000388 <tlacitka+0xd4>)
 8000306:	801a      	strh	r2, [r3, #0]
		}

		if (new_s1)
 8000308:	683b      	ldr	r3, [r7, #0]
 800030a:	2b00      	cmp	r3, #0
 800030c:	d006      	beq.n	800031c <tlacitka+0x68>
		{
			debounce2 |= 0x0001;
 800030e:	4b1f      	ldr	r3, [pc, #124]	; (800038c <tlacitka+0xd8>)
 8000310:	881b      	ldrh	r3, [r3, #0]
 8000312:	2201      	movs	r2, #1
 8000314:	4313      	orrs	r3, r2
 8000316:	b29a      	uxth	r2, r3
 8000318:	4b1c      	ldr	r3, [pc, #112]	; (800038c <tlacitka+0xd8>)
 800031a:	801a      	strh	r2, [r3, #0]
		}

		if (debounce == 0x8000)
 800031c:	4b1a      	ldr	r3, [pc, #104]	; (8000388 <tlacitka+0xd4>)
 800031e:	881a      	ldrh	r2, [r3, #0]
 8000320:	2380      	movs	r3, #128	; 0x80
 8000322:	021b      	lsls	r3, r3, #8
 8000324:	429a      	cmp	r2, r3
 8000326:	d108      	bne.n	800033a <tlacitka+0x86>
		{
			off_time = Tick + LED_TIME_SHORT;
 8000328:	4b16      	ldr	r3, [pc, #88]	; (8000384 <tlacitka+0xd0>)
 800032a:	681b      	ldr	r3, [r3, #0]
 800032c:	3364      	adds	r3, #100	; 0x64
 800032e:	001a      	movs	r2, r3
 8000330:	4b17      	ldr	r3, [pc, #92]	; (8000390 <tlacitka+0xdc>)
 8000332:	601a      	str	r2, [r3, #0]
			GPIOB->BSRR = (1<<0);
 8000334:	4b17      	ldr	r3, [pc, #92]	; (8000394 <tlacitka+0xe0>)
 8000336:	2201      	movs	r2, #1
 8000338:	619a      	str	r2, [r3, #24]
		}

		if (debounce2 == 0x8000)
 800033a:	4b14      	ldr	r3, [pc, #80]	; (800038c <tlacitka+0xd8>)
 800033c:	881a      	ldrh	r2, [r3, #0]
 800033e:	2380      	movs	r3, #128	; 0x80
 8000340:	021b      	lsls	r3, r3, #8
 8000342:	429a      	cmp	r2, r3
 8000344:	d109      	bne.n	800035a <tlacitka+0xa6>
		{
			off_time = Tick + LED_TIME_LONG;
 8000346:	4b0f      	ldr	r3, [pc, #60]	; (8000384 <tlacitka+0xd0>)
 8000348:	681b      	ldr	r3, [r3, #0]
 800034a:	22fa      	movs	r2, #250	; 0xfa
 800034c:	0092      	lsls	r2, r2, #2
 800034e:	189a      	adds	r2, r3, r2
 8000350:	4b0f      	ldr	r3, [pc, #60]	; (8000390 <tlacitka+0xdc>)
 8000352:	601a      	str	r2, [r3, #0]
			GPIOB->BSRR = (1<<0);
 8000354:	4b0f      	ldr	r3, [pc, #60]	; (8000394 <tlacitka+0xe0>)
 8000356:	2201      	movs	r2, #1
 8000358:	619a      	str	r2, [r3, #24]
		}



		delay = Tick;
 800035a:	4b0a      	ldr	r3, [pc, #40]	; (8000384 <tlacitka+0xd0>)
 800035c:	681a      	ldr	r2, [r3, #0]
 800035e:	4b08      	ldr	r3, [pc, #32]	; (8000380 <tlacitka+0xcc>)
 8000360:	601a      	str	r2, [r3, #0]
	}

	if (Tick > off_time) {
 8000362:	4b08      	ldr	r3, [pc, #32]	; (8000384 <tlacitka+0xd0>)
 8000364:	681a      	ldr	r2, [r3, #0]
 8000366:	4b0a      	ldr	r3, [pc, #40]	; (8000390 <tlacitka+0xdc>)
 8000368:	681b      	ldr	r3, [r3, #0]
 800036a:	429a      	cmp	r2, r3
 800036c:	d902      	bls.n	8000374 <tlacitka+0xc0>
		GPIOB->BRR = (1<<0);
 800036e:	4b09      	ldr	r3, [pc, #36]	; (8000394 <tlacitka+0xe0>)
 8000370:	2201      	movs	r2, #1
 8000372:	629a      	str	r2, [r3, #40]	; 0x28
		GPIOB->BSRR = (1<<0);

	}
	old_s1 = new_s1;*/

}
 8000374:	46c0      	nop			; (mov r8, r8)
 8000376:	46bd      	mov	sp, r7
 8000378:	b002      	add	sp, #8
 800037a:	bd80      	pop	{r7, pc}
 800037c:	48000800 	.word	0x48000800
 8000380:	20000024 	.word	0x20000024
 8000384:	2000002c 	.word	0x2000002c
 8000388:	20000000 	.word	0x20000000
 800038c:	20000002 	.word	0x20000002
 8000390:	20000028 	.word	0x20000028
 8000394:	48000400 	.word	0x48000400

08000398 <main>:


int main(void)
{
 8000398:	b580      	push	{r7, lr}
 800039a:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 800039c:	4b20      	ldr	r3, [pc, #128]	; (8000420 <main+0x88>)
 800039e:	695a      	ldr	r2, [r3, #20]
 80003a0:	4b1f      	ldr	r3, [pc, #124]	; (8000420 <main+0x88>)
 80003a2:	2180      	movs	r1, #128	; 0x80
 80003a4:	0289      	lsls	r1, r1, #10
 80003a6:	430a      	orrs	r2, r1
 80003a8:	615a      	str	r2, [r3, #20]
	GPIOA->MODER |= GPIO_MODER_MODER5_0;
 80003aa:	2390      	movs	r3, #144	; 0x90
 80003ac:	05db      	lsls	r3, r3, #23
 80003ae:	681a      	ldr	r2, [r3, #0]
 80003b0:	2390      	movs	r3, #144	; 0x90
 80003b2:	05db      	lsls	r3, r3, #23
 80003b4:	2180      	movs	r1, #128	; 0x80
 80003b6:	00c9      	lsls	r1, r1, #3
 80003b8:	430a      	orrs	r2, r1
 80003ba:	601a      	str	r2, [r3, #0]

	RCC->AHBENR |= RCC_AHBENR_GPIOAEN | RCC_AHBENR_GPIOBEN | RCC_AHBENR_GPIOCEN; // enable
 80003bc:	4b18      	ldr	r3, [pc, #96]	; (8000420 <main+0x88>)
 80003be:	695a      	ldr	r2, [r3, #20]
 80003c0:	4b17      	ldr	r3, [pc, #92]	; (8000420 <main+0x88>)
 80003c2:	21e0      	movs	r1, #224	; 0xe0
 80003c4:	0309      	lsls	r1, r1, #12
 80003c6:	430a      	orrs	r2, r1
 80003c8:	615a      	str	r2, [r3, #20]
	GPIOA->MODER |= GPIO_MODER_MODER4_0; // LED1 = PA4, output
 80003ca:	2390      	movs	r3, #144	; 0x90
 80003cc:	05db      	lsls	r3, r3, #23
 80003ce:	681a      	ldr	r2, [r3, #0]
 80003d0:	2390      	movs	r3, #144	; 0x90
 80003d2:	05db      	lsls	r3, r3, #23
 80003d4:	2180      	movs	r1, #128	; 0x80
 80003d6:	0049      	lsls	r1, r1, #1
 80003d8:	430a      	orrs	r2, r1
 80003da:	601a      	str	r2, [r3, #0]
	GPIOB->MODER |= GPIO_MODER_MODER0_0; // LED2 = PB0, output
 80003dc:	4b11      	ldr	r3, [pc, #68]	; (8000424 <main+0x8c>)
 80003de:	681a      	ldr	r2, [r3, #0]
 80003e0:	4b10      	ldr	r3, [pc, #64]	; (8000424 <main+0x8c>)
 80003e2:	2101      	movs	r1, #1
 80003e4:	430a      	orrs	r2, r1
 80003e6:	601a      	str	r2, [r3, #0]
	GPIOC->PUPDR |= GPIO_PUPDR_PUPDR0_0; // S2 = PC0, pullup
 80003e8:	4b0f      	ldr	r3, [pc, #60]	; (8000428 <main+0x90>)
 80003ea:	68da      	ldr	r2, [r3, #12]
 80003ec:	4b0e      	ldr	r3, [pc, #56]	; (8000428 <main+0x90>)
 80003ee:	2101      	movs	r1, #1
 80003f0:	430a      	orrs	r2, r1
 80003f2:	60da      	str	r2, [r3, #12]
	GPIOC->PUPDR |= GPIO_PUPDR_PUPDR1_0; // S1 = PC1, pullup
 80003f4:	4b0c      	ldr	r3, [pc, #48]	; (8000428 <main+0x90>)
 80003f6:	68da      	ldr	r2, [r3, #12]
 80003f8:	4b0b      	ldr	r3, [pc, #44]	; (8000428 <main+0x90>)
 80003fa:	2104      	movs	r1, #4
 80003fc:	430a      	orrs	r2, r1
 80003fe:	60da      	str	r2, [r3, #12]
	//uint8_t iter=0;

	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8000400:	4b07      	ldr	r3, [pc, #28]	; (8000420 <main+0x88>)
 8000402:	699a      	ldr	r2, [r3, #24]
 8000404:	4b06      	ldr	r3, [pc, #24]	; (8000420 <main+0x88>)
 8000406:	2101      	movs	r1, #1
 8000408:	430a      	orrs	r2, r1
 800040a:	619a      	str	r2, [r3, #24]
	NVIC_EnableIRQ(EXTI0_1_IRQn); // enable EXTI0_1
*/

	//2.3 //////////////////////////////////////////////////////////

	SysTick_Config(8000);
 800040c:	23fa      	movs	r3, #250	; 0xfa
 800040e:	015b      	lsls	r3, r3, #5
 8000410:	0018      	movs	r0, r3
 8000412:	f7ff fee7 	bl	80001e4 <SysTick_Config>



	while (1)
	{
		blikac();
 8000416:	f7ff ff15 	bl	8000244 <blikac>
		tlacitka();
 800041a:	f7ff ff4b 	bl	80002b4 <tlacitka>
		blikac();
 800041e:	e7fa      	b.n	8000416 <main+0x7e>
 8000420:	40021000 	.word	0x40021000
 8000424:	48000400 	.word	0x48000400
 8000428:	48000800 	.word	0x48000800

0800042c <SystemInit>:
  *         Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000430:	4b1a      	ldr	r3, [pc, #104]	; (800049c <SystemInit+0x70>)
 8000432:	681a      	ldr	r2, [r3, #0]
 8000434:	4b19      	ldr	r3, [pc, #100]	; (800049c <SystemInit+0x70>)
 8000436:	2101      	movs	r1, #1
 8000438:	430a      	orrs	r2, r1
 800043a:	601a      	str	r2, [r3, #0]
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80C;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80C;
 800043c:	4b17      	ldr	r3, [pc, #92]	; (800049c <SystemInit+0x70>)
 800043e:	685a      	ldr	r2, [r3, #4]
 8000440:	4b16      	ldr	r3, [pc, #88]	; (800049c <SystemInit+0x70>)
 8000442:	4917      	ldr	r1, [pc, #92]	; (80004a0 <SystemInit+0x74>)
 8000444:	400a      	ands	r2, r1
 8000446:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000448:	4b14      	ldr	r3, [pc, #80]	; (800049c <SystemInit+0x70>)
 800044a:	681a      	ldr	r2, [r3, #0]
 800044c:	4b13      	ldr	r3, [pc, #76]	; (800049c <SystemInit+0x70>)
 800044e:	4915      	ldr	r1, [pc, #84]	; (80004a4 <SystemInit+0x78>)
 8000450:	400a      	ands	r2, r1
 8000452:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000454:	4b11      	ldr	r3, [pc, #68]	; (800049c <SystemInit+0x70>)
 8000456:	681a      	ldr	r2, [r3, #0]
 8000458:	4b10      	ldr	r3, [pc, #64]	; (800049c <SystemInit+0x70>)
 800045a:	4913      	ldr	r1, [pc, #76]	; (80004a8 <SystemInit+0x7c>)
 800045c:	400a      	ands	r2, r1
 800045e:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFF;
 8000460:	4b0e      	ldr	r3, [pc, #56]	; (800049c <SystemInit+0x70>)
 8000462:	685a      	ldr	r2, [r3, #4]
 8000464:	4b0d      	ldr	r3, [pc, #52]	; (800049c <SystemInit+0x70>)
 8000466:	4911      	ldr	r1, [pc, #68]	; (80004ac <SystemInit+0x80>)
 8000468:	400a      	ands	r2, r1
 800046a:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 800046c:	4b0b      	ldr	r3, [pc, #44]	; (800049c <SystemInit+0x70>)
 800046e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000470:	4b0a      	ldr	r3, [pc, #40]	; (800049c <SystemInit+0x70>)
 8000472:	210f      	movs	r1, #15
 8000474:	438a      	bics	r2, r1
 8000476:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F091xC) || defined (STM32F098xx)
  /* Reset USART3SW[1:0], USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFF0FEAC;
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEEC;
 8000478:	4b08      	ldr	r3, [pc, #32]	; (800049c <SystemInit+0x70>)
 800047a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800047c:	4b07      	ldr	r3, [pc, #28]	; (800049c <SystemInit+0x70>)
 800047e:	490c      	ldr	r1, [pc, #48]	; (80004b0 <SystemInit+0x84>)
 8000480:	400a      	ands	r2, r1
 8000482:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFE;
 8000484:	4b05      	ldr	r3, [pc, #20]	; (800049c <SystemInit+0x70>)
 8000486:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000488:	4b04      	ldr	r3, [pc, #16]	; (800049c <SystemInit+0x70>)
 800048a:	2101      	movs	r1, #1
 800048c:	438a      	bics	r2, r1
 800048e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000490:	4b02      	ldr	r3, [pc, #8]	; (800049c <SystemInit+0x70>)
 8000492:	2200      	movs	r2, #0
 8000494:	609a      	str	r2, [r3, #8]

}
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	46bd      	mov	sp, r7
 800049a:	bd80      	pop	{r7, pc}
 800049c:	40021000 	.word	0x40021000
 80004a0:	08ffb80c 	.word	0x08ffb80c
 80004a4:	fef6ffff 	.word	0xfef6ffff
 80004a8:	fffbffff 	.word	0xfffbffff
 80004ac:	ffc0ffff 	.word	0xffc0ffff
 80004b0:	fffffeec 	.word	0xfffffeec

080004b4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80004b4:	480d      	ldr	r0, [pc, #52]	; (80004ec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80004b6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004b8:	480d      	ldr	r0, [pc, #52]	; (80004f0 <LoopForever+0x6>)
  ldr r1, =_edata
 80004ba:	490e      	ldr	r1, [pc, #56]	; (80004f4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80004bc:	4a0e      	ldr	r2, [pc, #56]	; (80004f8 <LoopForever+0xe>)
  movs r3, #0
 80004be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004c0:	e002      	b.n	80004c8 <LoopCopyDataInit>

080004c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004c6:	3304      	adds	r3, #4

080004c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004cc:	d3f9      	bcc.n	80004c2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004ce:	4a0b      	ldr	r2, [pc, #44]	; (80004fc <LoopForever+0x12>)
  ldr r4, =_ebss
 80004d0:	4c0b      	ldr	r4, [pc, #44]	; (8000500 <LoopForever+0x16>)
  movs r3, #0
 80004d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004d4:	e001      	b.n	80004da <LoopFillZerobss>

080004d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004d8:	3204      	adds	r2, #4

080004da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004dc:	d3fb      	bcc.n	80004d6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80004de:	f7ff ffa5 	bl	800042c <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80004e2:	f000 f811 	bl	8000508 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80004e6:	f7ff ff57 	bl	8000398 <main>

080004ea <LoopForever>:

LoopForever:
    b LoopForever
 80004ea:	e7fe      	b.n	80004ea <LoopForever>
  ldr   r0, =_estack
 80004ec:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80004f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004f4:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 80004f8:	08000570 	.word	0x08000570
  ldr r2, =_sbss
 80004fc:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000500:	20000030 	.word	0x20000030

08000504 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000504:	e7fe      	b.n	8000504 <ADC_IRQHandler>
	...

08000508 <__libc_init_array>:
 8000508:	b570      	push	{r4, r5, r6, lr}
 800050a:	2600      	movs	r6, #0
 800050c:	4d0c      	ldr	r5, [pc, #48]	; (8000540 <__libc_init_array+0x38>)
 800050e:	4c0d      	ldr	r4, [pc, #52]	; (8000544 <__libc_init_array+0x3c>)
 8000510:	1b64      	subs	r4, r4, r5
 8000512:	10a4      	asrs	r4, r4, #2
 8000514:	42a6      	cmp	r6, r4
 8000516:	d109      	bne.n	800052c <__libc_init_array+0x24>
 8000518:	2600      	movs	r6, #0
 800051a:	f000 f819 	bl	8000550 <_init>
 800051e:	4d0a      	ldr	r5, [pc, #40]	; (8000548 <__libc_init_array+0x40>)
 8000520:	4c0a      	ldr	r4, [pc, #40]	; (800054c <__libc_init_array+0x44>)
 8000522:	1b64      	subs	r4, r4, r5
 8000524:	10a4      	asrs	r4, r4, #2
 8000526:	42a6      	cmp	r6, r4
 8000528:	d105      	bne.n	8000536 <__libc_init_array+0x2e>
 800052a:	bd70      	pop	{r4, r5, r6, pc}
 800052c:	00b3      	lsls	r3, r6, #2
 800052e:	58eb      	ldr	r3, [r5, r3]
 8000530:	4798      	blx	r3
 8000532:	3601      	adds	r6, #1
 8000534:	e7ee      	b.n	8000514 <__libc_init_array+0xc>
 8000536:	00b3      	lsls	r3, r6, #2
 8000538:	58eb      	ldr	r3, [r5, r3]
 800053a:	4798      	blx	r3
 800053c:	3601      	adds	r6, #1
 800053e:	e7f2      	b.n	8000526 <__libc_init_array+0x1e>
 8000540:	08000568 	.word	0x08000568
 8000544:	08000568 	.word	0x08000568
 8000548:	08000568 	.word	0x08000568
 800054c:	0800056c 	.word	0x0800056c

08000550 <_init>:
 8000550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000552:	46c0      	nop			; (mov r8, r8)
 8000554:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000556:	bc08      	pop	{r3}
 8000558:	469e      	mov	lr, r3
 800055a:	4770      	bx	lr

0800055c <_fini>:
 800055c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800055e:	46c0      	nop			; (mov r8, r8)
 8000560:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000562:	bc08      	pop	{r3}
 8000564:	469e      	mov	lr, r3
 8000566:	4770      	bx	lr
