// Seed: 2618081178
module module_0 (
    input  tri1 id_0,
    output tri  id_1,
    input  tri1 id_2
);
  wire id_4;
  ;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2
  );
endmodule
module module_1 (
    inout  wor   id_0,
    output uwire id_1,
    output wor   id_2
);
  assign id_0 = id_0;
  always @(posedge -1 or posedge 1 - -1) assign id_0 = id_0;
  logic [-1 : 1 'h0] id_4;
  ;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input tri id_0,
    input tri0 id_1,
    output wor id_2,
    input wor id_3,
    input supply0 id_4,
    output supply1 id_5,
    output tri1 id_6,
    output tri1 id_7,
    input tri id_8
);
  localparam id_10 = (1);
  assign module_0.id_2 = 0;
  logic id_11;
  wire  id_12;
endmodule
