{
  "myhdl/test/conversion/general/test_ShadowSignal.py::test_TristateSignal": true, 
  "myhdl/test/conversion/general/test_listofsigs.py::test_processlist11": true, 
  "myhdl/test/conversion/general/test_listofsigs.py::test_processlist12": true, 
  "myhdl/test/conversion/general/test_listofsigs.py::test_processlist22": true, 
  "myhdl/test/conversion/general/test_listofsigs.py::test_processlist33": true, 
  "myhdl/test/conversion/general/test_listofsigs.py::test_processlist44": true, 
  "myhdl/test/conversion/general/test_ram.py::test2": true, 
  "myhdl/test/conversion/general/test_ram.py::testram_clocked": true, 
  "myhdl/test/conversion/general/test_ram.py::testram_deco1": true, 
  "myhdl/test/conversion/general/test_ram.py::testram_deco2": true, 
  "myhdl/test/conversion/toVHDL/test_ops.py::testBinary::[3]": true, 
  "myhdl/test/conversion/toVerilog/test_GrayInc.py::TestGrayInc::test": true, 
  "myhdl/test/conversion/toVerilog/test_RandomScrambler.py::TestRandomScrambler::test": true, 
  "myhdl/test/conversion/toVerilog/test_always_comb.py::AlwaysCombSimulationTest::test1": true, 
  "myhdl/test/conversion/toVerilog/test_always_comb.py::AlwaysCombSimulationTest::test2": true, 
  "myhdl/test/conversion/toVerilog/test_always_comb.py::AlwaysCombSimulationTest::test3": true, 
  "myhdl/test/conversion/toVerilog/test_always_comb.py::AlwaysCombSimulationTest::test4": true, 
  "myhdl/test/conversion/toVerilog/test_always_comb.py::AlwaysCombSimulationTest::test5": true, 
  "myhdl/test/conversion/toVerilog/test_beh.py::TestBeh::testBehRef": true, 
  "myhdl/test/conversion/toVerilog/test_bin2gray.py::TestBin2Gray::test1": true, 
  "myhdl/test/conversion/toVerilog/test_bin2gray.py::TestBin2Gray::test2": true, 
  "myhdl/test/conversion/toVerilog/test_custom.py::TestInc::testIncInc": true, 
  "myhdl/test/conversion/toVerilog/test_custom.py::TestInc::testIncRefInc": true, 
  "myhdl/test/conversion/toVerilog/test_custom.py::TestInc::testIncRefInc2": true, 
  "myhdl/test/conversion/toVerilog/test_custom.py::TestInc::testIncRefInc3": true, 
  "myhdl/test/conversion/toVerilog/test_custom.py::TestInc::testIncRefIncRef": true, 
  "myhdl/test/conversion/toVerilog/test_dec.py::TestDec::testDec": true, 
  "myhdl/test/conversion/toVerilog/test_dec.py::TestDec::testDecFunc": true, 
  "myhdl/test/conversion/toVerilog/test_dec.py::TestDec::testDecRef": true, 
  "myhdl/test/conversion/toVerilog/test_dec.py::TestDec::testDecTaskFreeVar": true, 
  "myhdl/test/conversion/toVerilog/test_edge.py::TestEdge::testEdge1": true, 
  "myhdl/test/conversion/toVerilog/test_edge.py::TestEdge::testEdge2": true, 
  "myhdl/test/conversion/toVerilog/test_edge.py::TestEdge::testEdge3": true, 
  "myhdl/test/conversion/toVerilog/test_edge.py::TestEdge::testEdge4": true, 
  "myhdl/test/conversion/toVerilog/test_fsm.py::FramerCtrlTest::testAlt": true, 
  "myhdl/test/conversion/toVerilog/test_fsm.py::FramerCtrlTest::testDoc": true, 
  "myhdl/test/conversion/toVerilog/test_fsm.py::FramerCtrlTest::testRef": true, 
  "myhdl/test/conversion/toVerilog/test_hec.py::TestHec::testFunc": true, 
  "myhdl/test/conversion/toVerilog/test_hec.py::TestHec::testPlain": true, 
  "myhdl/test/conversion/toVerilog/test_hec.py::TestHec::testTask": true, 
  "myhdl/test/conversion/toVerilog/test_hec.py::TestHec::testTask2": true, 
  "myhdl/test/conversion/toVerilog/test_inc.py::TestInc::testInc": true, 
  "myhdl/test/conversion/toVerilog/test_inc.py::TestInc::testInc2": true, 
  "myhdl/test/conversion/toVerilog/test_inc.py::TestInc::testIncRef": true, 
  "myhdl/test/conversion/toVerilog/test_inc.py::TestInc::testIncTask": true, 
  "myhdl/test/conversion/toVerilog/test_inc.py::TestInc::testIncTaskFreeVar": true, 
  "myhdl/test/conversion/toVerilog/test_inc_initial.py::TestInc_initial::test": true, 
  "myhdl/test/conversion/toVerilog/test_infer.py::TestInfer::testInfer1": true, 
  "myhdl/test/conversion/toVerilog/test_infer.py::TestInfer::testInfer2": true, 
  "myhdl/test/conversion/toVerilog/test_infer.py::TestInfer::testInfer3": true, 
  "myhdl/test/conversion/toVerilog/test_infer.py::TestInfer::testInfer4": true, 
  "myhdl/test/conversion/toVerilog/test_infer.py::TestInfer::testInfer5": true, 
  "myhdl/test/conversion/toVerilog/test_loops.py::TestLoops::testForBreakContinueLoop": true, 
  "myhdl/test/conversion/toVerilog/test_loops.py::TestLoops::testForBreakLoop": true, 
  "myhdl/test/conversion/toVerilog/test_loops.py::TestLoops::testForContinueLoop": true, 
  "myhdl/test/conversion/toVerilog/test_loops.py::TestLoops::testForLoop1": true, 
  "myhdl/test/conversion/toVerilog/test_loops.py::TestLoops::testForLoop2": true, 
  "myhdl/test/conversion/toVerilog/test_loops.py::TestLoops::testForLoop3": true, 
  "myhdl/test/conversion/toVerilog/test_loops.py::TestLoops::testForLoop4": true, 
  "myhdl/test/conversion/toVerilog/test_loops.py::TestLoops::testForLoop5": true, 
  "myhdl/test/conversion/toVerilog/test_loops.py::TestLoops::testForLoop6": true, 
  "myhdl/test/conversion/toVerilog/test_loops.py::TestLoops::testFunctionCall": true, 
  "myhdl/test/conversion/toVerilog/test_loops.py::TestLoops::testNestedForLoop1": true, 
  "myhdl/test/conversion/toVerilog/test_loops.py::TestLoops::testNestedForLoop2": true, 
  "myhdl/test/conversion/toVerilog/test_loops.py::TestLoops::testTaskCall": true, 
  "myhdl/test/conversion/toVerilog/test_loops.py::TestLoops::testWhileBreakContinueLoop": true, 
  "myhdl/test/conversion/toVerilog/test_loops.py::TestLoops::testWhileBreakLoop": true, 
  "myhdl/test/conversion/toVerilog/test_loops.py::TestLoops::testWhileContinueLoop": true, 
  "myhdl/test/conversion/toVerilog/test_loops.py::TestLoops::testWhileLoop": true, 
  "myhdl/test/conversion/toVerilog/test_misc.py::TestConstWires::testConstWire1": true, 
  "myhdl/test/conversion/toVerilog/test_misc.py::TestConstWires::testConstWire2": true, 
  "myhdl/test/conversion/toVerilog/test_misc.py::TestConstWires::testConstWire3": true, 
  "myhdl/test/conversion/toVerilog/test_misc.py::TestIgnoreCode::testAdderDebug": true, 
  "myhdl/test/conversion/toVerilog/test_misc.py::TestIgnoreCode::testAdderRef": true, 
  "myhdl/test/conversion/toVerilog/test_newcustom.py::TestInc::testIncInc": true, 
  "myhdl/test/conversion/toVerilog/test_newcustom.py::TestInc::testIncRefInc": true, 
  "myhdl/test/conversion/toVerilog/test_newcustom.py::TestInc::testIncRefInc2": true, 
  "myhdl/test/conversion/toVerilog/test_newcustom.py::TestInc::testIncRefInc3": true, 
  "myhdl/test/conversion/toVerilog/test_newcustom.py::TestInc::testIncRefIncRef": true, 
  "myhdl/test/conversion/toVerilog/test_ops.py::TestAugmOps::testAugmOps": true, 
  "myhdl/test/conversion/toVerilog/test_ops.py::TestBinaryOps::testBinaryOps": true, 
  "myhdl/test/conversion/toVerilog/test_ops.py::TestMultiOps::testMultiOps": true, 
  "myhdl/test/conversion/toVerilog/test_ops.py::TestUnaryOps::testUnaryOps": true, 
  "myhdl/test/conversion/toVerilog/test_ram.py::TestMemory::test1": true, 
  "myhdl/test/conversion/toVerilog/test_ram.py::TestMemory::test2": true, 
  "myhdl/test/conversion/toVerilog/test_ram.py::TestMemory::testram_clocked": true, 
  "myhdl/test/conversion/toVerilog/test_ram.py::TestMemory::testram_deco1": true, 
  "myhdl/test/conversion/toVerilog/test_ram.py::TestMemory::testram_deco2": true, 
  "myhdl/test/conversion/toVerilog/test_rom.py::TestRom::test1": true, 
  "myhdl/test/conversion/toVerilog/test_rom.py::TestRom::test2": true, 
  "myhdl/test/conversion/toVerilog/test_rom.py::TestRom::test3": true, 
  "myhdl/test/conversion/toVerilog/test_rom.py::TestRom::test4": true, 
  "myhdl/test/conversion/toVerilog/test_signed.py::TestAugmOps::testAugmOps": true, 
  "myhdl/test/conversion/toVerilog/test_signed.py::TestBinaryOps::testBinaryOps": true, 
  "myhdl/test/conversion/toVerilog/test_signed.py::TestUnaryOps::testUnaryOps": true, 
  "myhdl/test/conversion/toVerilog/test_tristate.py::TestTristate::testOBuf": true, 
  "myhdl/test/conversion/toVerilog/test_tristate.py::TestTristate::testOBufInterface": true
}