-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
-- Date        : Sat Apr 17 20:08:12 2021
-- Host        : DESKTOP-QFCM39A running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ fc1_weights_bram_sim_netlist.vhdl
-- Design      : fc1_weights_bram
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu9eg-ffvb1156-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "MLO";
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"7454548C6EDF9F76E5B4DD00277A778D906EF78D6BE4617E7E95FFE6F30C7D91",
      INITP_01 => X"00639CFFD89318F11EE73A116A109F831EE04E662624BDE60584E1BC14078462",
      INITP_02 => X"817C942B795C662C7F856AF7446634FAC29583FB969A9E151C4487FEE5FC66FF",
      INITP_03 => X"0000000000000000FE7E8EA19CC0759E18D35D1896B4767AD1819ED82E6237FF",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B3FF67FF40027FE71C00F0015FFA801211FF47FF9FFDFFDFCC00E7FF8000FFFA",
      INIT_01 => X"6DFFDFFC9FFB001A1800F7FDDFFBFFDF8DFE1FFD7FF7FFC8D1FF58009FFB0014",
      INIT_02 => X"11FF4800C0007FF5D1FE7000BFFB003B2BFFE00180017FE94FFF9FFDFFFD0010",
      INIT_03 => X"600067FDC000800A1FFFF000DFFE000855FF0FFD7FFB7FF79C0038003FFAFFE7",
      INIT_04 => X"4C0008013FFB7FD417FF3FFF600480285BFF37FE3FF5FFF5EA0070017FFDFFF0",
      INIT_05 => X"DBFFC800DFFC7FF7D400CFFE5FF8000DE1FFF7FB5FF8FFA426005803E0038007",
      INIT_06 => X"A1FFA001BFFA0011CBFFDFFE1FFEFFA96C00EFFDFFF87FC71BFD47FEBFF98008",
      INIT_07 => X"95FE6FFFBFFC001433FFF7FFBFFB804423FFB7FE9FFE800BF40030001FF90003",
      INIT_08 => X"3C0047FFBFF700014600A0005FFF7FDFBC00F8015FF700158BFF100660028028",
      INIT_09 => X"060070001FFFFFEEF80028007FFD802DD7FFC001A005FFE8F400B7FE5FFE0036",
      INIT_0A => X"420098009FFA804E7600D8015FFE8066B800AFFA9FFA7FD5E3FFB8009FF90017",
      INIT_0B => X"460037FF5FF98024FBFF50014004001C33FFC8007FFC003503FFD8003FFB0008",
      INIT_0C => X"7FFFB000A00180120800DFFF40058010920007FD7FF9FFAD9201400120007FDC",
      INIT_0D => X"4C009FFDDFFA8020CDFFA000DFFCFFE62600EFFE400200143000C7FF00037FF9",
      INIT_0E => X"F3FFD7FE60008017CC00A7FD20017FF41A00DFFF80050011DDFF5FFFA0017FFA",
      INIT_0F => X"560088046001804513FFD0018000FFF98E005FFD3FFD800A65FF97FC1FF7FFCC",
      INIT_10 => X"47FEF8009FFAFFC6A3FF67FB5FF9800D11FF48001FFA8005E3FF5FFA9FF77FAF",
      INIT_11 => X"420087FC7FFF801B2DFFF8007FFC0016D80018003FFF7FFCE9FFEFFE5FFF0003",
      INIT_12 => X"C600AFFF5FF50003B4007FFEA0008034C6001FFD5FFF00201A0057FF5FFE7FEF",
      INIT_13 => X"EDFFF001400200097000EFFEFFFE7FC3C0001000E001FFD7F5FFEFFFA002FFFA",
      INIT_14 => X"3DFEF0009FFD002B0BFF9801DFFE001610001FFEDFF98038D5FF87FE60018002",
      INIT_15 => X"1BFFC7FDDFFA7FF6B20060031FFE7FEC97FFA0000001005CA1FFEFFEFFF87FC3",
      INIT_16 => X"19FFAFFE4002FFFC49FE97FB9FFC800839FF90007FFD800E2C00B002BFFB801B",
      INIT_17 => X"E000A801E004FFE681FFE7FD9FFC8036EE003FFF5FFA80161E000000E003FFE4",
      INIT_18 => X"2E0020039FFC00051FFFC001A002801430009FFF1FFD7FF5C7FFB7FD9FF97FCD",
      INIT_19 => X"CDFFE7FFE000FFE2F400600100007FECE400B7FF3FFC0011C5FFCFFEC0030010",
      INIT_1A => X"D0002FFFFFFC00054600CFFE1FFB80003DFFD7FE7FF880158BFF9FFCC0000031",
      INIT_1B => X"060087FF0000800993FFBFFCC0017FB451FF97FE3FF97FF81200DFFF80050008",
      INIT_1C => X"F000AFFE3FFD800EC3FFB800E000802C05FFAFFFFFFB7FFB7A017FFCBFFF0015",
      INIT_1D => X"EBFF67FB9FFC000D15FF47FE3FFF0030FC0148011FFB00217200900140037FDB",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 13) => B"00",
      ADDRARDADDR(12 downto 6) => addra(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"000000",
      ADDRBWRADDR(14 downto 13) => B"00",
      ADDRBWRADDR(12 downto 6) => addra(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"100000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 24) => dina(34 downto 27),
      DINADIN(23 downto 16) => dina(25 downto 18),
      DINADIN(15 downto 8) => dina(16 downto 9),
      DINADIN(7 downto 0) => dina(7 downto 0),
      DINBDIN(31 downto 24) => dina(70 downto 63),
      DINBDIN(23 downto 16) => dina(61 downto 54),
      DINBDIN(15 downto 8) => dina(52 downto 45),
      DINBDIN(7 downto 0) => dina(43 downto 36),
      DINPADINP(3) => dina(35),
      DINPADINP(2) => dina(26),
      DINPADINP(1) => dina(17),
      DINPADINP(0) => dina(8),
      DINPBDINP(3) => dina(71),
      DINPBDINP(2) => dina(62),
      DINPBDINP(1) => dina(53),
      DINPBDINP(0) => dina(44),
      DOUTADOUT(31 downto 24) => douta(34 downto 27),
      DOUTADOUT(23 downto 16) => douta(25 downto 18),
      DOUTADOUT(15 downto 8) => douta(16 downto 9),
      DOUTADOUT(7 downto 0) => douta(7 downto 0),
      DOUTBDOUT(31 downto 24) => douta(70 downto 63),
      DOUTBDOUT(23 downto 16) => douta(61 downto 54),
      DOUTBDOUT(15 downto 8) => douta(52 downto 45),
      DOUTBDOUT(7 downto 0) => douta(43 downto 36),
      DOUTPADOUTP(3) => douta(35),
      DOUTPADOUTP(2) => douta(26),
      DOUTPADOUTP(1) => douta(17),
      DOUTPADOUTP(0) => douta(8),
      DOUTPBDOUTP(3) => douta(71),
      DOUTPBDOUTP(2) => douta(62),
      DOUTPBDOUTP(1) => douta(53),
      DOUTPBDOUTP(0) => douta(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ena,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "MLO";
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"090FE82FE1E3B3FBF33FA22F3ADA083E253C23CE3722F4B7FC2CC126EF452F0A",
      INITP_01 => X"4FC5FAEEFFED1934C2F547122D04FA2C3D12CDD91602BE343858EF69F1FBFA7A",
      INITP_02 => X"D638EFDC1BFCD83FC4BE0BEF1129312FC3C603FE2BCF0C116B0BC8D8FFFEC9C6",
      INITP_03 => X"0000000000000000F2142F3FC3C737FD18C3EAC10FFE28ECFC2D4911FFF3F6E3",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFA3FF5FF8BFCFFF003C006005000800000BFF1FFC3FE2000030007FF97FEEFF",
      INIT_01 => X"FF07FF9FFBC007000063FFFFFDC00DFFFF740010008008FF0007FF80023FF4FF",
      INIT_02 => X"003FFF30007FF80000DBFF2002BFE6FFFFFBFFB001800100FFA3FFA004BFF700",
      INIT_03 => X"0063FFC0018000FF0037FFDFFE000900005FFF9001BFEFFFFF34003FF97FE5FF",
      INIT_04 => X"00A3FF0FFABFE600FFF8006FFCBFF800007400BFFC00000000D3FE5FFEFFE0FF",
      INIT_05 => X"FFF3FF9002BFF8FF004BFEDFFA7FE2FFFFEFFFF0027FE2FF00BBFFAFFDBFFC00",
      INIT_06 => X"FFB7FF5006C01000FFCBFFE001BFEBFFFFC7FF10017FD2FFFFD7FEEFFD7FFD00",
      INIT_07 => X"00B4001FFD001D000088005FF9BFDD00FFCFFFCFFF400500001FFFAFFB3FF7FF",
      INIT_08 => X"FF63FF4002C00D00FF5FFEBFFE7FF200FF73FF2FFBFFF9FF008BFF8FFF7FE100",
      INIT_09 => X"002FFF0FFD80030000EC005FFBC002FFFFBBFF9FFDBFF6FF0013FF6FFC4016FF",
      INIT_0A => X"00500010007FD000009C0080017FB700FFBBFFAFFA7FF6FF0057FF80020006FF",
      INIT_0B => X"00C3FF7FFE0004000010005001FFF9FFFFDC001FFCC00000FFF8004FFEC00B00",
      INIT_0C => X"009FFFCFFCC00E00003C007002000200FFE7FF0FFC3FCCFF001BFFAFFB4006FF",
      INIT_0D => X"FFE000C0013FED00FFAFFED0010009FF002C0020027FFB0000340070007FFD00",
      INIT_0E => X"FFEFFF0FFD7FE7FFFF93FFEFFF000FFF00CC003FFD000A000053FF3002400AFF",
      INIT_0F => X"00A800AFFD7FEF00FFD0004002800200FF4FFEEFFEBFD6FFFF7FFF4FFD7FE0FF",
      INIT_10 => X"FFCFFF0FFE3FF5FFFFA3FEEFFF3FD3FFFFF8007FFD400200FEFC0090007FC8FF",
      INIT_11 => X"0003FF9FFF7FE000008C00EFFF7FEC00FF8C00EFFE8007FFFF80002FFF0003FF",
      INIT_12 => X"0087FFEFF7FFDEFFFFDC005FFBBFFBFF0008003FFEC004FF0054003002C00000",
      INIT_13 => X"FFAC00A001BFFAFFFFA000A0017FDFFF00A40080023FFCFFFFEFFF6FFFBFFAFF",
      INIT_14 => X"00C8005002401B00005BFF9FFC800B000017FF8004001000004BFFFFFEFFF7FF",
      INIT_15 => X"FF00003005C01F00FFB3FF5FFB3FE8FF00B8004FFE7FFE00FF7BFF9FFF3FE3FF",
      INIT_16 => X"004C001FFFFFFA00FFF3FF9FFCC02300FFBC003FFD80070000C3FF5FFA7FE500",
      INIT_17 => X"FFE8003001BFFCFF002FFF2FFA000900FFEBFFFFFCFFF9FFFFF4006FFDC00500",
      INIT_18 => X"FFAFFF3FFDFFF100FFAFFFE002FFFB00FEEBFFD0067FF200FFCFFF70023FD6FF",
      INIT_19 => X"FFD7FEDFFDC003FF004FFFEFFE4004FF002C006FFBC010FF0064001002400EFF",
      INIT_1A => X"003C007FFEFFFEFFFFA3FE8FFE3FD2FF002FFF5FFB800C00FF17FF2FFC400E00",
      INIT_1B => X"0014002FFDC00100FF100030017FFAFFFFBFFF8FFFBFEF00FFD000F000C00800",
      INIT_1C => X"FFD400E0027FF5FFFF70003001BFECFF0033FF5002FFF600FFDFFF1FFE800FFF",
      INIT_1D => X"FF3BFF60007FFBFF0080000000C00E0000D7FF3FFE3FEEFF0003FEFFFD7FDEFF",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 13) => B"00",
      ADDRARDADDR(12 downto 6) => addra(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"000000",
      ADDRBWRADDR(14 downto 13) => B"00",
      ADDRBWRADDR(12 downto 6) => addra(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"100000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 24) => dina(34 downto 27),
      DINADIN(23 downto 16) => dina(25 downto 18),
      DINADIN(15 downto 8) => dina(16 downto 9),
      DINADIN(7 downto 0) => dina(7 downto 0),
      DINBDIN(31 downto 24) => dina(70 downto 63),
      DINBDIN(23 downto 16) => dina(61 downto 54),
      DINBDIN(15 downto 8) => dina(52 downto 45),
      DINBDIN(7 downto 0) => dina(43 downto 36),
      DINPADINP(3) => dina(35),
      DINPADINP(2) => dina(26),
      DINPADINP(1) => dina(17),
      DINPADINP(0) => dina(8),
      DINPBDINP(3) => dina(71),
      DINPBDINP(2) => dina(62),
      DINPBDINP(1) => dina(53),
      DINPBDINP(0) => dina(44),
      DOUTADOUT(31 downto 24) => douta(34 downto 27),
      DOUTADOUT(23 downto 16) => douta(25 downto 18),
      DOUTADOUT(15 downto 8) => douta(16 downto 9),
      DOUTADOUT(7 downto 0) => douta(7 downto 0),
      DOUTBDOUT(31 downto 24) => douta(70 downto 63),
      DOUTBDOUT(23 downto 16) => douta(61 downto 54),
      DOUTBDOUT(15 downto 8) => douta(52 downto 45),
      DOUTBDOUT(7 downto 0) => douta(43 downto 36),
      DOUTPADOUTP(3) => douta(35),
      DOUTPADOUTP(2) => douta(26),
      DOUTPADOUTP(1) => douta(17),
      DOUTPADOUTP(0) => douta(8),
      DOUTPBDOUTP(3) => douta(71),
      DOUTPBDOUTP(2) => douta(62),
      DOUTPBDOUTP(1) => douta(53),
      DOUTPBDOUTP(0) => douta(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ena,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "MLO";
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"CFC34611E76738EF081CB5FBCFC164ED689D84ED69869B637C9B5E6C0AB4FC1C",
      INITP_01 => X"FE0E6C19667F3D6507E8B11BE41B34E9CFF8E78D9CAC0401E4DC0FCD607CF4F8",
      INITP_02 => X"660416800B6C683EE51EE2BCE7300D780FBD6D9086CAF6E2DD8073F95B6E663C",
      INITP_03 => X"00000000000000004767B7B707E697BAE1B5ED1180677C074E1181F387862534",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1C0030010001003B520087FDDFFB001AAFFF17FD3FF6002F2C0067FF1FF9800F",
      INIT_01 => X"1FFF27FDFFFC800BE2013FF8A000FFF21FFFB7FB1FF780011FFFB8007FFC0019",
      INIT_02 => X"2DFF400100007FFB76008000FFFC8000E400C7FE80037FFE45FF080560007FF6",
      INIT_03 => X"5DFF7800E0038003FC00B7FF9FFE7FF9C40070015FFB00038DFEE8047FF97FAF",
      INIT_04 => X"A3FF0002FFFF7F82FDFF2004A000FFCE17FFB801BFFF804525FF7801FFFFFF93",
      INIT_05 => X"26003001A0028002500087FF9FFE801B9A00E7FFBFFEFFF2C7FF4FFE6004FFEF",
      INIT_06 => X"BFFF9003DFFDFFDC59FF80003FFA7FFC0E0027FEA0030039BFFE48029FFD7FFA",
      INIT_07 => X"61FEF8013FFAFFD663FFB00420027FBB19FFC8013FFE80343400A7FFA0017FAE",
      INIT_08 => X"3BFFE803200480054DFF87FE1FFF8015F3FF4FFF5FFE8012A3FFB7FD20008017",
      INIT_09 => X"D5FFD8019FFC800E6FFFB7FE1FFE0008200018005FFAFFF795FF40011FFFFFE4",
      INIT_0A => X"EC0197FFBFFF801DB6005002DFFE800870004804FFFB80040C0060014000FFF5",
      INIT_0B => X"DBFF0002DFFB7FE1E5FF4FFEE0028004F9FF40057FF9FFFCF00090001FFEFFF0",
      INIT_0C => X"D3FFF0005FFB004024002FFF0003FFF11A00A7F9BFFB800D93FFA002E001FF86",
      INIT_0D => X"040020009FF87FD4C3FFE801C000802A260047FD80007FD20A00E7FF20047FF3",
      INIT_0E => X"37FF38003FF7003E37FFBFFC9FF77FD310002FFEFFFA7FE90BFFD800FFFDFFFD",
      INIT_0F => X"AFFF77FF5FFE80170C0010005FFC800F7BFFC801FFFA80271E0047FF6001FFF7",
      INIT_10 => X"1FFF77FFC0007FFB43FF3802FFF9806525FF6800DFFF000E26007FFB5FFE8035",
      INIT_11 => X"BDFFD7FD9FFEFFF792004001E002801705FF47FFA003FFF2EDFFAFFFC0037FF0",
      INIT_12 => X"EE0048021FF78021B7FFE802E005800FFBFFC7FD3FFF002BD3FF880100020009",
      INIT_13 => X"120020015FFF7FF3FC00A7FCBFFCFFADEBFF9800BFF97F8DD4006FFFC004000B",
      INIT_14 => X"EBFE6801FFF9FFF60200AFFCA002800F440018019FFCFFE61DFF67FFA0040009",
      INIT_15 => X"B7FFA000FFFD7FAF3000A7FD9FFE8058DFFF4800C000003FE0001FFF1FFA8015",
      INIT_16 => X"1C00280080037FFE23FF10029FFB801109FFC0002004001624000FFFBFF9003B",
      INIT_17 => X"3DFFD0005FF900010A00F0039FFC002D4E006FFEBFFB0011F2004000A0030001",
      INIT_18 => X"D4009004DFFAFFD0EE00E800BFFC800D280098025FFC7FF34A002FFDDFFD803E",
      INIT_19 => X"39FF98019FFB001126007FFF2003FFF88800D80240007FE345FF3FFE6001FFCF",
      INIT_1A => X"EC0040004005000C25FFB801DFFBFFF00DFFA7FFDFF880081C00F803BFF7FFF8",
      INIT_1B => X"D5FF980120037FF7180087FFBFFC7FF6A1FF60025FFB7FFC1E0017FF6000FFFE",
      INIT_1C => X"00009001BFFCFFEA31FF68011FFF0019F2008FFEDFFCFFEEFA00E7FA20008031",
      INIT_1D => X"15FF9002BFFF7FC60DFEE803BFFA7FF28000CFFAFFF8FFFABE001FFCDFFA7FF8",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 13) => B"00",
      ADDRARDADDR(12 downto 6) => addra(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"000000",
      ADDRBWRADDR(14 downto 13) => B"00",
      ADDRBWRADDR(12 downto 6) => addra(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"100000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 24) => dina(34 downto 27),
      DINADIN(23 downto 16) => dina(25 downto 18),
      DINADIN(15 downto 8) => dina(16 downto 9),
      DINADIN(7 downto 0) => dina(7 downto 0),
      DINBDIN(31 downto 24) => dina(70 downto 63),
      DINBDIN(23 downto 16) => dina(61 downto 54),
      DINBDIN(15 downto 8) => dina(52 downto 45),
      DINBDIN(7 downto 0) => dina(43 downto 36),
      DINPADINP(3) => dina(35),
      DINPADINP(2) => dina(26),
      DINPADINP(1) => dina(17),
      DINPADINP(0) => dina(8),
      DINPBDINP(3) => dina(71),
      DINPBDINP(2) => dina(62),
      DINPBDINP(1) => dina(53),
      DINPBDINP(0) => dina(44),
      DOUTADOUT(31 downto 24) => douta(34 downto 27),
      DOUTADOUT(23 downto 16) => douta(25 downto 18),
      DOUTADOUT(15 downto 8) => douta(16 downto 9),
      DOUTADOUT(7 downto 0) => douta(7 downto 0),
      DOUTBDOUT(31 downto 24) => douta(70 downto 63),
      DOUTBDOUT(23 downto 16) => douta(61 downto 54),
      DOUTBDOUT(15 downto 8) => douta(52 downto 45),
      DOUTBDOUT(7 downto 0) => douta(43 downto 36),
      DOUTPADOUTP(3) => douta(35),
      DOUTPADOUTP(2) => douta(26),
      DOUTPADOUTP(1) => douta(17),
      DOUTPADOUTP(0) => douta(8),
      DOUTPBDOUTP(3) => douta(71),
      DOUTPBDOUTP(2) => douta(62),
      DOUTPBDOUTP(1) => douta(53),
      DOUTPBDOUTP(0) => douta(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ena,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized10\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "MLO";
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"209BF8C42DC57D2F33D62573F731CCF69ACF1DFFC81301FCB710E7F3026DC7D6",
      INITP_01 => X"7F3AD1E3CE9B20CA3C2BC5C3280CC7838AE8E8C24015C8EFFE03F81E29C4E94A",
      INITP_02 => X"D70D0111129CD3D729C925063993C7DB3117CB03D010C2DF0916DC263ECCE632",
      INITP_03 => X"000000000000000038FC17C3E62F07161E2B3CDDFEDC68E4C4F7FC6321F222DB",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"006400A0043FF4FF0017FEDFF8C00600FF98011002BFE4FFFF6C018007BFF6FF",
      INIT_01 => X"FFEBFE10027FFCFF00B000B0034007FFFFF7FF7001FFEEFFFFCBFF5002FFF600",
      INIT_02 => X"FFD0006FFD00050000F40080047FF70000240020038002FFFFDBFD2FF9002600",
      INIT_03 => X"FFD8011FFCFFFC00FFE8004FFF3FF9000058007FF7400900FF97FF8FF7FFF000",
      INIT_04 => X"FFABFF60057FF00000D3FE7002400DFFFF58012FFC0005FFFFD7FFD0033FF300",
      INIT_05 => X"003BFF90037FF600FFDC01000A7FFCFF00F3FF2001C00BFF0043FE7006BFF4FF",
      INIT_06 => X"00AFFB6FF1402300FF9000A002C011000007FFEFFF0014000053FD2FFC7FEF00",
      INIT_07 => X"007BFF80010009FFFFE0006FFEBFCE00FFBFFDCFF9800800FFAC005001C014FF",
      INIT_08 => X"003BFE5FF7401400FF9C00B001800AFFFFC3FF3FEF4013000024022FF8FFEFFF",
      INIT_09 => X"FFFBFF2FFD7FF8FF00C401D0003FE0FFFFBFFF4FFE000A00003800BFF8BFF400",
      INIT_0A => X"00BC0000044016FF005400F002800100FF84010FFF401EFFFFB3FFDFFD7FF7FF",
      INIT_0B => X"FFF4010FFFFFFA00FFBBFFFFFEC003FFFFA7FF1FF7C00100FFD000E001BFFD00",
      INIT_0C => X"0047FDCFF5401BFF002C00EFFC800200FF9401F005BFF2FFFFB00120023FFB00",
      INIT_0D => X"0037FEEFFC400D00000BFF2FF97FED00FFBC001008C006FFFFC80030007FFBFF",
      INIT_0E => X"FF1801AFFF7FECFFFFFC00BFFC3FEC00003BFFF001C00D00FFBC006FFE7FF800",
      INIT_0F => X"00F3FF6FFDBFEDFF003BFF3FFEBFF6FFFFE40130018003FFFF7FFF90027FFCFF",
      INIT_10 => X"00B3FF0FFF3FF800FF94010FFA400AFFFFEBFF80003FFB00005BFF70013FF2FF",
      INIT_11 => X"00A000DFFD8006000028006004FFEA00FFAC004FFE000B000013FFF0017FFA00",
      INIT_12 => X"FF8C00A0034015FF00100080004018FFFFF8014000BFCAFFFFA8003FFDFFF8FF",
      INIT_13 => X"0053FEE001C00AFF00B001800B7FEF00FFAC016FFEBFEB0000480010027FF9FF",
      INIT_14 => X"009FFDDFF54003FFFFC001500A7FE0FFFFD80260023FFE00FFA4000FFE7FF8FF",
      INIT_15 => X"004FFE0FF8C01700FF50007FFF8020FF008FFFA005C01BFF0004017001FFDC00",
      INIT_16 => X"001C0050003FFB00FFA0002FFCC01600FF9C006003BFF4FFFF04007004FFFEFF",
      INIT_17 => X"FFBC0050013FFA00000400BFF80001FF00B000F0020007FF005800B003800CFF",
      INIT_18 => X"001FFF6003400E00FFF7FF4003FFFC00001FFFB0003FFD00FFD8017FFBBFFAFF",
      INIT_19 => X"FFEC00F005800CFFFFB3FFB002FFF8FFFFE7FF3FF4800A000073FE40077FDD00",
      INIT_1A => X"FFCFFF2FFE3FFCFFFF78007FFB4021000077FFCFFCC023FFFF67FF80050019FF",
      INIT_1B => X"002C002FFF7FFC00001FFFBFFE7FDF00002FFC3FF4001EFFFFC0007FFC800900",
      INIT_1C => X"FFF7FFC0027FF70000F7FFAFFEFFEA000008006002BFF700004402B0027FF0FF",
      INIT_1D => X"001BFCEFF3801300FFB7FF7FF2401B00003C00B001FFE9FFFF94003005BFDAFF",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 13) => B"00",
      ADDRARDADDR(12 downto 6) => addra(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"000000",
      ADDRBWRADDR(14 downto 13) => B"00",
      ADDRBWRADDR(12 downto 6) => addra(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"100000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 24) => dina(34 downto 27),
      DINADIN(23 downto 16) => dina(25 downto 18),
      DINADIN(15 downto 8) => dina(16 downto 9),
      DINADIN(7 downto 0) => dina(7 downto 0),
      DINBDIN(31 downto 24) => dina(70 downto 63),
      DINBDIN(23 downto 16) => dina(61 downto 54),
      DINBDIN(15 downto 8) => dina(52 downto 45),
      DINBDIN(7 downto 0) => dina(43 downto 36),
      DINPADINP(3) => dina(35),
      DINPADINP(2) => dina(26),
      DINPADINP(1) => dina(17),
      DINPADINP(0) => dina(8),
      DINPBDINP(3) => dina(71),
      DINPBDINP(2) => dina(62),
      DINPBDINP(1) => dina(53),
      DINPBDINP(0) => dina(44),
      DOUTADOUT(31 downto 24) => douta(34 downto 27),
      DOUTADOUT(23 downto 16) => douta(25 downto 18),
      DOUTADOUT(15 downto 8) => douta(16 downto 9),
      DOUTADOUT(7 downto 0) => douta(7 downto 0),
      DOUTBDOUT(31 downto 24) => douta(70 downto 63),
      DOUTBDOUT(23 downto 16) => douta(61 downto 54),
      DOUTBDOUT(15 downto 8) => douta(52 downto 45),
      DOUTBDOUT(7 downto 0) => douta(43 downto 36),
      DOUTPADOUTP(3) => douta(35),
      DOUTPADOUTP(2) => douta(26),
      DOUTPADOUTP(1) => douta(17),
      DOUTPADOUTP(0) => douta(8),
      DOUTPBDOUTP(3) => douta(71),
      DOUTPBDOUTP(2) => douta(62),
      DOUTPBDOUTP(1) => douta(53),
      DOUTPBDOUTP(0) => douta(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ena,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized11\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "MLO";
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"D61BEE197E8C19C40109C1649B19641427FEE41FF37FE298D47B9F884E428201",
      INITP_01 => X"08E205738439888076E88802670DE39174881E0D5010981CFF57F37E3B90957C",
      INITP_02 => X"819270A078569443886F78EC57C818840D336E781E75EF913B3298930D4D1FE9",
      INITP_03 => X"00000000000000007F15518DE4828DBAE1EA7EE37FB770B0049C3B3D69611AF1",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"57FFE000DFF1802AABFFF0028009805DA00000014000800E04006001E0057FF1",
      INIT_01 => X"B5FF7FFFDFFC800037FF0FFCA00EFFBDBC003FFF1FE47FC4E200B00140048019",
      INIT_02 => X"CFFFB7FF2002FFFD41FF6FFE5FEAFFD2E7FFE001200280191A01CFFF8001006B",
      INIT_03 => X"14004001FFF5FFB5EBFFA7FE9FFE800CEBFF40011FF0802C0C019FFB7FFCFFC2",
      INIT_04 => X"E80067FCE0057FF61A0057FE2003FFF13BFF20005FF2801D580037FD7FF58017",
      INIT_05 => X"3800B00280047FFA5E00480200067FFE79FF480080047FEB3BFF30011FF28015",
      INIT_06 => X"03FF4FFE5FFF0089AC00A801FFFF001B280047FF0006FFF9DDFF9001FFF70021",
      INIT_07 => X"BDFFDFFB9FED00112E0167FF4003FFD1ABFEB000BFF900271E00BFF9800DFFCF",
      INIT_08 => X"2E0017FB80077FFA82003FFE60098009F4012FFF7FF47FB651FF17FF9FF8801C",
      INIT_09 => X"F5FFA7FEFFFA7FFA89FF4FFE7FEC7FCED9FF8FFFC0037FFB3BFF07FDFFFD801B",
      INIT_0A => X"57FFCFFD4016001E18006FFE20180004D400FFFFC00C001F0C001FFFDFFF800D",
      INIT_0B => X"77FF67FD3FF98003D800A0000001801C5200C7FBBFEB00121A0040019FFA7FF4",
      INIT_0C => X"59FEF0005FFBFFF714004800DFFEFFF279FF1003A0077FDCEA01BFF980087FBC",
      INIT_0D => X"11FF5FFCFFF70015B7FF9802A001801BBC009001600F800710005800C0018016",
      INIT_0E => X"EA00A8029FF8001E4C00A7F800017FB4FC00400140048006FA0068014002800E",
      INIT_0F => X"7E00780180080023E1FFC001200380102800E802DFFEFFBA39FF2FFF0005FFBC",
      INIT_10 => X"020098001FE57FCE85FF28021FF4FFFD140067FF1FFE7FF08FFF1001A0037FFD",
      INIT_11 => X"460007FC0002FF8A1A001FFF8003000BD2008FFF20058005F60097FFC0017FE6",
      INIT_12 => X"2C0007FF7FFF00312DFF87FE9FF9FFCFE7FF38001FF6FFFBFC0027FF2002FFF6",
      INIT_13 => X"0E0018007FFAFFF71C00FFFE000B7F6AC5FF38033FF7000F0DFFD7FEE002000C",
      INIT_14 => X"91FF4FFD3FDFFFF895FF98024000801114019FF9E0098001F60008019FFB8003",
      INIT_15 => X"AE00A8022007004837FF48021FFF7FE61BFF77FD80070012E5FF48039FFC8022",
      INIT_16 => X"11FF87FE600280074BFFA7FFFFF90019CE0057FF5FFA800431FF7000A005FFEA",
      INIT_17 => X"D200C002A0017FDFAE009FFFC000801E1BFFB7FF0006801AE800100240000004",
      INIT_18 => X"3BFF980080017FFB1DFFD0000006FFF0FE0127FF600D005DC1FF97FE20017FFC",
      INIT_19 => X"2400F8027FFA000EEA006FFE7FFF0013580087F7E00FFFF13A007FFD3FFEFFC0",
      INIT_1A => X"25FF97FE5FFBFFEDC20087FC9FFEFFE507FF9FFA400E002FAC004FFD20038009",
      INIT_1B => X"F5FF28010002FFF297FF58010005802C43FEAFFF3FF0002FFDFFE800C001FFF2",
      INIT_1C => X"E9FFC800DFFC0009FC00D80260090041CA0010015FFAFFFA7E0007FE8013800F",
      INIT_1D => X"65FF1FFA7FF37FED3A008FFC5FFA7FF707FFD7FE2017FFF1CC009802DFFFFFF2",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 13) => B"00",
      ADDRARDADDR(12 downto 6) => addra(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"000000",
      ADDRBWRADDR(14 downto 13) => B"00",
      ADDRBWRADDR(12 downto 6) => addra(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"100000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 24) => dina(34 downto 27),
      DINADIN(23 downto 16) => dina(25 downto 18),
      DINADIN(15 downto 8) => dina(16 downto 9),
      DINADIN(7 downto 0) => dina(7 downto 0),
      DINBDIN(31 downto 24) => dina(70 downto 63),
      DINBDIN(23 downto 16) => dina(61 downto 54),
      DINBDIN(15 downto 8) => dina(52 downto 45),
      DINBDIN(7 downto 0) => dina(43 downto 36),
      DINPADINP(3) => dina(35),
      DINPADINP(2) => dina(26),
      DINPADINP(1) => dina(17),
      DINPADINP(0) => dina(8),
      DINPBDINP(3) => dina(71),
      DINPBDINP(2) => dina(62),
      DINPBDINP(1) => dina(53),
      DINPBDINP(0) => dina(44),
      DOUTADOUT(31 downto 24) => douta(34 downto 27),
      DOUTADOUT(23 downto 16) => douta(25 downto 18),
      DOUTADOUT(15 downto 8) => douta(16 downto 9),
      DOUTADOUT(7 downto 0) => douta(7 downto 0),
      DOUTBDOUT(31 downto 24) => douta(70 downto 63),
      DOUTBDOUT(23 downto 16) => douta(61 downto 54),
      DOUTBDOUT(15 downto 8) => douta(52 downto 45),
      DOUTBDOUT(7 downto 0) => douta(43 downto 36),
      DOUTPADOUTP(3) => douta(35),
      DOUTPADOUTP(2) => douta(26),
      DOUTPADOUTP(1) => douta(17),
      DOUTPADOUTP(0) => douta(8),
      DOUTPBDOUTP(3) => douta(71),
      DOUTPBDOUTP(2) => douta(62),
      DOUTPBDOUTP(1) => douta(53),
      DOUTPBDOUTP(0) => douta(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ena,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized12\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized12\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized12\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "MLO";
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"FD8CD3EE6104D3D3D1ED0A0AF819191D240523C7D5D81B60C30BC8EA067906E4",
      INITP_01 => X"7B3BC60F17F114CBEF282C1E8B32C7F8C8110E233F23F2EBF4FDF93DB3F4FE03",
      INITP_02 => X"C295090DCAC8C8D428D6C607D81539C0F1D6DD1732313907CB08F60112D12C37",
      INITP_03 => X"000000000000000003CC2FEB132B2E272A3409DECE9A2084340361C614FD27D6",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"005001B003FFDC0000AFFFBFF8001100001401B0007FEDFFFF8FFF0002C00900",
      INIT_01 => X"FF04020001FFE6FF0010011FFA3FED00FFA802DFFFC002FFFFD3FFEFFD3FF9FF",
      INIT_02 => X"FFC00090000006FFFFB8021FFB400800000C002FFF3FF9FF0043FDF001801DFF",
      INIT_03 => X"002FFE300180090000480080020005FF00CBFF20043FFEFFFFF40020033FE700",
      INIT_04 => X"FFF3FECFF60011FF0060001FFEC00300004C009FFFC004000030005FF4401D00",
      INIT_05 => X"FFC4004001400B00FFE7FF2FFD401A00000400AFFFFFF9FF0074002FF93FFC00",
      INIT_06 => X"0067FD3002801F00004C0050030009FFFFF800D00ABFF500FFF80020017FF8FF",
      INIT_07 => X"FFEBFFDFF04013FFFFCC00CFF8C00A00FF8401B0037FFAFFFF53FF3FFB7FF500",
      INIT_08 => X"FFBFFEA0033FEA00FFB3FFB001C000FFFFCBFFBFFF7FB9FF00100090013FF600",
      INIT_09 => X"FFCBFF60024004FFFFB3FF1FFBC00700FFABFF4FFDC009FF0057FD7FF3002400",
      INIT_0A => X"0067FECFFE7FE80000D3FEA0033FF300FF83FDE0033FF5FFFFDFFF9FFF7FFA00",
      INIT_0B => X"FF8400CFF6001F000010002000C00BFF001C00BFFBBFFC000007FFE0033FFB00",
      INIT_0C => X"FFE8009FFF3FF2000043FFE0007FF900FF9C01500AFFD2FFFF33FD0FF34023FF",
      INIT_0D => X"FFBFFFEFFD3FFA0000B3FD9FFD0005FF009BFF3FFF4018FF0014000FFEFFFA00",
      INIT_0E => X"001C00B0013FFAFFFFE3FDD002000500004800B004C006FFFFC0009FFDFFFDFF",
      INIT_0F => X"0027FFEFFABFE100000FFFEFFFBFF9FFFFB40190093FEA000034019FF93FEE00",
      INIT_10 => X"005801B005FFF700FFF8001002000500006BFFDFFD800A00004FFE100BFFC5FF",
      INIT_11 => X"FF6C01DFFC7FE7000030004FFD000A00FFD7FFD000BFFEFF001C00D0000005FF",
      INIT_12 => X"009BFD00043FF100001BFFD001C01100002FFFEFFF0002FF002C00E002BFF9FF",
      INIT_13 => X"FFFBFF2001400600FFC8011005BFEC00FFCC017FF78029000060008002BFFE00",
      INIT_14 => X"FFCC024FFF40110000300010058008FF002FFDAFF7C02000FFD00040018003FF",
      INIT_15 => X"00D7FD6FFC8028FFFF8000E000BFB900FFC400B0027FE60000E40180013FFBFF",
      INIT_16 => X"FFEC008FFE3FFB00FF9001BFFB801900FFB000CFFDC00AFFFFE4006004400100",
      INIT_17 => X"FFA8005004FFF7FFFFF80020058005FF006C00AFFB0005000030017FFE4002FF",
      INIT_18 => X"007C011003400700FFC3FF4FFF800800002FFEF00CBFF4FFFFD00190073FC0FF",
      INIT_19 => X"001FFFD001400400003000D0023FF5FF002FFD1001802400FF800180023FF400",
      INIT_1A => X"FFCC005FFF7FFB00FF70009FFF7FF1FF0047FCB000801300FFC80230020004FF",
      INIT_1B => X"0007FFAFFD3FF5FF002FFF50018003FF0030015FFAC00400FFC8002FFE7FFAFF",
      INIT_1C => X"003800A0013FFEFF0007FF7FFEFFE6FF0067FF7FFF3FF2FF00B7FFE0047FFBFF",
      INIT_1D => X"001C006000FFFA00FFCC009FFC801D00001FFDCFF83FE800FFD7FFFFFFBFD6FF",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 13) => B"00",
      ADDRARDADDR(12 downto 6) => addra(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"000000",
      ADDRBWRADDR(14 downto 13) => B"00",
      ADDRBWRADDR(12 downto 6) => addra(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"100000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 24) => dina(34 downto 27),
      DINADIN(23 downto 16) => dina(25 downto 18),
      DINADIN(15 downto 8) => dina(16 downto 9),
      DINADIN(7 downto 0) => dina(7 downto 0),
      DINBDIN(31 downto 24) => dina(70 downto 63),
      DINBDIN(23 downto 16) => dina(61 downto 54),
      DINBDIN(15 downto 8) => dina(52 downto 45),
      DINBDIN(7 downto 0) => dina(43 downto 36),
      DINPADINP(3) => dina(35),
      DINPADINP(2) => dina(26),
      DINPADINP(1) => dina(17),
      DINPADINP(0) => dina(8),
      DINPBDINP(3) => dina(71),
      DINPBDINP(2) => dina(62),
      DINPBDINP(1) => dina(53),
      DINPBDINP(0) => dina(44),
      DOUTADOUT(31 downto 24) => douta(34 downto 27),
      DOUTADOUT(23 downto 16) => douta(25 downto 18),
      DOUTADOUT(15 downto 8) => douta(16 downto 9),
      DOUTADOUT(7 downto 0) => douta(7 downto 0),
      DOUTBDOUT(31 downto 24) => douta(70 downto 63),
      DOUTBDOUT(23 downto 16) => douta(61 downto 54),
      DOUTBDOUT(15 downto 8) => douta(52 downto 45),
      DOUTBDOUT(7 downto 0) => douta(43 downto 36),
      DOUTPADOUTP(3) => douta(35),
      DOUTPADOUTP(2) => douta(26),
      DOUTPADOUTP(1) => douta(17),
      DOUTPADOUTP(0) => douta(8),
      DOUTPBDOUTP(3) => douta(71),
      DOUTPBDOUTP(2) => douta(62),
      DOUTPBDOUTP(1) => douta(53),
      DOUTPBDOUTP(0) => douta(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ena,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized13\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized13\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized13\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "MLO";
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"151FEA0302BEE8BA7ED62A6131E31C9BF41BCA906600E42C974909E66A08EAF6",
      INITP_01 => X"60E9CF0BECF9098D1B6478716767EF93171B8D81CBC386139914031E2398C0E4",
      INITP_02 => X"EB841F107935996630C19F4807347DE485EA7C9562D63CE6C9121BF3808484C6",
      INITP_03 => X"0000000000000000A8A479DE02C214F882200F8467CB27857D726202191090E9",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"07FE50062004002E98001001C00A007C7BFFB802200100127BFF77FF5FEF8003",
      INIT_01 => X"B200EFFF5FF27FC377FFE00380047FB31E003001A006FFEEDFFFF001DFFA0014",
      INIT_02 => X"0FFF58013FFF0007200070000006800FCFFFB801DFFD0007020030013FF3003B",
      INIT_03 => X"27FED7FFDFFF002312007FFF4001FFF7CFFF98012004805396001FFD8014004B",
      INIT_04 => X"6000F7F9E0017FD4F3FF2000A006FFFD2400DFFFBFE20013F0005FFD4000FFDE",
      INIT_05 => X"05FFC7FEFFFA801057FF1FFFBFF180256E011801C00C001D75FFC801C005FFCB",
      INIT_06 => X"5A016001600A8045DE0007FEFFF38022E9FF3002E00E0008DA0067FF20048012",
      INIT_07 => X"9C01B7FD3FEAFFD67C009FFE5FFF7FB2CFFF58012000001C2E00B000A000FF83",
      INIT_08 => X"3A004802A008FFBCAE00FFFF8007800613FE900260098006F3FFD0021FF98032",
      INIT_09 => X"DE000FFF00047FEB8800E7FD7FF280460A0038006005FFF92C00C7FC3FE48035",
      INIT_0A => X"FDFF9003C0057FE1E7FFE001A00BFFC46A0008023FFD80351A008FFFC003FFFD",
      INIT_0B => X"360107FEBFEB7FC1280037FE60047FFDF2005001DFF4FFF3DA0078004005FFF4",
      INIT_0C => X"0FFF9803BFF97FD017FFD8017FFA7FF0F1FF80013FFEFFEAC8004FFCE0177FE6",
      INIT_0D => X"4A010FFCE015FFEA03FF08027FFF805C45FF77FF4003801613FF87FFA002FFEE",
      INIT_0E => X"57FF58015FEE8020B9FFD7FDA005FFEB1000900040057FF8EA00A8007FFCFFF2",
      INIT_0F => X"7DFF1000E002803AF1FFE00000037FEF55FFB802FFF57FEC7C00A00140027FC2",
      INIT_10 => X"5C0068024006000BAE0028043FF0001BF00018015FFD8009B1FF50031FF88017",
      INIT_11 => X"D9FF6001A001FFEB48002FFE0004000414003FFFA005FFFAFDFF87FEE0057FF8",
      INIT_12 => X"17FF38030001802DB3FFE7FFBFF9801A90007FFDBFF40045DFFFE8011FFD8013",
      INIT_13 => X"EE00E0013FFC7FECC1FE8804C007801B9FFFF7FB9FF30019EA0007FF1FFEFFFC",
      INIT_14 => X"780140007FFCFFFA5C005FFF5FEA00361DFF37FEDFFE7FE8E3FF7800FFFE0005",
      INIT_15 => X"42001FFEE00E003BB1FFB80340037FD1DC002FFF3FF1FFF209FFF00400050062",
      INIT_16 => X"15FFF7FF4000FFF03400F7FF7FE7FFC2DA0097FE60037FFC25FF38013FEB802C",
      INIT_17 => X"D5FFC8000003FFECEC00B0017FF880091C00C7FF9FFA7FBC48008FFF4006800A",
      INIT_18 => X"1400BFFF6002FFE81400D7FFE0010006B20057FD40158034EDFEB00200067FF0",
      INIT_19 => X"43FFDFFF9FED7FDE0BFF5FFF0000800431FFE800E00900438600A002A00F002A",
      INIT_1A => X"3BFFD8011FF97FF259FF5803400A7FDE3200D0005FF77FBAC600E0019FF97F9B",
      INIT_1B => X"D6003800E006800570001802A00F802EB6013002BFFEFFDAEE00A0001FFC801A",
      INIT_1C => X"0A0070002003000ECBFFE000E00A00851C00A7FFDFFD0012C1FE57FEC005805E",
      INIT_1D => X"C6001000800B801BD60080013FFE001A51FF77FD80097FCCC1FF77FFBFF7800A",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 13) => B"00",
      ADDRARDADDR(12 downto 6) => addra(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"000000",
      ADDRBWRADDR(14 downto 13) => B"00",
      ADDRBWRADDR(12 downto 6) => addra(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"100000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 24) => dina(34 downto 27),
      DINADIN(23 downto 16) => dina(25 downto 18),
      DINADIN(15 downto 8) => dina(16 downto 9),
      DINADIN(7 downto 0) => dina(7 downto 0),
      DINBDIN(31 downto 24) => dina(70 downto 63),
      DINBDIN(23 downto 16) => dina(61 downto 54),
      DINBDIN(15 downto 8) => dina(52 downto 45),
      DINBDIN(7 downto 0) => dina(43 downto 36),
      DINPADINP(3) => dina(35),
      DINPADINP(2) => dina(26),
      DINPADINP(1) => dina(17),
      DINPADINP(0) => dina(8),
      DINPBDINP(3) => dina(71),
      DINPBDINP(2) => dina(62),
      DINPBDINP(1) => dina(53),
      DINPBDINP(0) => dina(44),
      DOUTADOUT(31 downto 24) => douta(34 downto 27),
      DOUTADOUT(23 downto 16) => douta(25 downto 18),
      DOUTADOUT(15 downto 8) => douta(16 downto 9),
      DOUTADOUT(7 downto 0) => douta(7 downto 0),
      DOUTBDOUT(31 downto 24) => douta(70 downto 63),
      DOUTBDOUT(23 downto 16) => douta(61 downto 54),
      DOUTBDOUT(15 downto 8) => douta(52 downto 45),
      DOUTBDOUT(7 downto 0) => douta(43 downto 36),
      DOUTPADOUTP(3) => douta(35),
      DOUTPADOUTP(2) => douta(26),
      DOUTPADOUTP(1) => douta(17),
      DOUTPADOUTP(0) => douta(8),
      DOUTPBDOUTP(3) => douta(71),
      DOUTPBDOUTP(2) => douta(62),
      DOUTPBDOUTP(1) => douta(53),
      DOUTPBDOUTP(0) => douta(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ena,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized14\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized14\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized14\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "MLO";
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"EA3B283ECDA0D4110A3FA8CF1401CE0FFBD81809F50E3AC1EBFEEE302D0930FB",
      INITP_01 => X"5FC8CFFFEC37DCF9B81F05302B3BE601281E1CFB41011D09CE020B1A2FD80A1A",
      INITP_02 => X"C7183CE92FF03A2BB5FF0A053EBD49CF1ADF08F9ED0C1AC3171CEFF6DB0621A1",
      INITP_03 => X"00000000000000000D180EF2E74D3C1136DFE023C0C61DE9FD351C07F03CDDAB",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0007FFDFFB0004000068021FFD400A000033FFA0008004FFFFEBFF8FFEFFEEFF",
      INIT_01 => X"FF37FD1FFB7FDDFFFF93FE6FFB7FEB00FF27FF8FFEFFE1000067FFC001C001FF",
      INIT_02 => X"FFAFFF60000001000050001FFDFFD400002FFFBFFE3FFBFFFF9803D000401100",
      INIT_03 => X"FFB7FFDFFFBFE5FFFFF400EFFF400600000C010FFC801CFF00B8028FFDC000FF",
      INIT_04 => X"001C005001000E0000A40110010000FFFF70012FFDFFF900001800EFFBBFFAFF",
      INIT_05 => X"004800FFFF3FFB000057FF9FFC3FEAFFFFB7FEBFFEC01100FFB8009FFEBFF500",
      INIT_06 => X"FF94012FFD002600FFD7FFE000C016FFFF34004000000EFF00440020008007FF",
      INIT_07 => X"FFD3FF0FFFBFFF00008FFF6FFEBFE500008FFFFFFF0018FF0057FF1FFE7FFF00",
      INIT_08 => X"0023FEBFFD7FF700FFAC005FFE0006FF00F0019FFCFFD9FF00B400CFFE3FE6FF",
      INIT_09 => X"FFE800BFFEFFFBFF00280160013FEF000008008FFF7FF90000D0002FFD3FFB00",
      INIT_0A => X"005800E0010018FF00380180004028FF0018007FFF4009FF006000EFFE800200",
      INIT_0B => X"0057FF0FFC800D000020001FFCBFFF000050009FFD8012FFFFD7FFCFFE7FFDFF",
      INIT_0C => X"00D7FFFFFE7FD900003FFFAFFFFFF800FECBFC90003FF5FF007400A0010000FF",
      INIT_0D => X"FFDBFF8FFE80080000A8015FFD7FE30000380040004024000027FF7001800100",
      INIT_0E => X"FFF3FF5FFBC016FF000BFF3002BFEFFFFFB4005FFDC01800FFB7FF9FFD8006FF",
      INIT_0F => X"0008016FFD7FDC00FFF0006FFD000BFFFFB400DFFC3FCFFFFF17FD3FFEBFF900",
      INIT_10 => X"FFDC00EFFDFFE4FF004C00C0013FE2FF000BFFF0008002FFFF47FE0001801BFF",
      INIT_11 => X"00D4010002BFE2FF001C00FFFE400500FFCFFF8FFD7FF500FFF7FF70007FFFFF",
      INIT_12 => X"FFF7FF4FFC800600008C01FFFF8012FF00D400FFFEFFE400FFF8002001BFFCFF",
      INIT_13 => X"0040003FFD3FFFFFFFD000CFFEBFECFF009800AFFE400700FFFBFF9FFD4007FF",
      INIT_14 => X"007BFECFFCFFF100FFCFFE9FFDC00C000044014FFDC00F00FFE400AFFCFFF4FF",
      INIT_15 => X"FFAFFF8000401A00FFAFFF2FFBBFC4FF00E000CFFF3FF2FF0074011001800400",
      INIT_16 => X"0053FF8FFE3FFA00FF47FE8001C00A00004FFF5FFDBFFAFF000FFF9FFD7FFD00",
      INIT_17 => X"FFEC00C001BFFEFF0094005FFE0007FF00EBFF1FFD401E00FFE3FFCFFD800D00",
      INIT_18 => X"FFAFFF4000C00200000BFF4FFDC00600FFCC020FFDC023FFFFC7FEBFFBFFF5FF",
      INIT_19 => X"FF17FD4FFDC01D00004BFF1001000A0000D001DFFF8012000078015000BFF000",
      INIT_1A => X"FFC4001001400900FFF000F0007FE6FF00CC002FFD401F00FEDBFE4FFD000EFF",
      INIT_1B => X"0033FF9000FFF4FFFF8800AFFBFFF400FF4BFD80020013000053FFC001BFFCFF",
      INIT_1C => X"FFFBFFC0017FF400001C03EFFD4003FF004BFF9FFF000400004C0150018026FF",
      INIT_1D => X"002000CFFF4009FF00A0003FFBC003FF00E800CFFD3FF800FF83FF40017FEBFF",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 13) => B"00",
      ADDRARDADDR(12 downto 6) => addra(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"000000",
      ADDRBWRADDR(14 downto 13) => B"00",
      ADDRBWRADDR(12 downto 6) => addra(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"100000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 24) => dina(34 downto 27),
      DINADIN(23 downto 16) => dina(25 downto 18),
      DINADIN(15 downto 8) => dina(16 downto 9),
      DINADIN(7 downto 0) => dina(7 downto 0),
      DINBDIN(31 downto 24) => dina(70 downto 63),
      DINBDIN(23 downto 16) => dina(61 downto 54),
      DINBDIN(15 downto 8) => dina(52 downto 45),
      DINBDIN(7 downto 0) => dina(43 downto 36),
      DINPADINP(3) => dina(35),
      DINPADINP(2) => dina(26),
      DINPADINP(1) => dina(17),
      DINPADINP(0) => dina(8),
      DINPBDINP(3) => dina(71),
      DINPBDINP(2) => dina(62),
      DINPBDINP(1) => dina(53),
      DINPBDINP(0) => dina(44),
      DOUTADOUT(31 downto 24) => douta(34 downto 27),
      DOUTADOUT(23 downto 16) => douta(25 downto 18),
      DOUTADOUT(15 downto 8) => douta(16 downto 9),
      DOUTADOUT(7 downto 0) => douta(7 downto 0),
      DOUTBDOUT(31 downto 24) => douta(70 downto 63),
      DOUTBDOUT(23 downto 16) => douta(61 downto 54),
      DOUTBDOUT(15 downto 8) => douta(52 downto 45),
      DOUTBDOUT(7 downto 0) => douta(43 downto 36),
      DOUTPADOUTP(3) => douta(35),
      DOUTPADOUTP(2) => douta(26),
      DOUTPADOUTP(1) => douta(17),
      DOUTPADOUTP(0) => douta(8),
      DOUTPBDOUTP(3) => douta(71),
      DOUTPBDOUTP(2) => douta(62),
      DOUTPBDOUTP(1) => douta(53),
      DOUTPBDOUTP(0) => douta(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ena,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized15\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized15\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized15\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "MLO";
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"FBA76F7A62400DABE2C91DD3CB6AC395EC7E6F3573F79C811B1BBB83B5F4A708",
      INITP_01 => X"E6890709891B058E58E7DC0612FFEA9F8A7BA40979F9628BE5C498F51B6A94F4",
      INITP_02 => X"9E836DE707730960641C199E1B697079E63EC6F20F12ED059DC58789137B0067",
      INITP_03 => X"00000000000000003339FCCEF8FF9167731F390894187992EA0154B40A616C1D",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"E40067FFBFECFFFE93FFC7FD1FED002378004001FFF2FFCA060008002005800D",
      INIT_01 => X"36003FFD800F7FF50600C7FB2006FFDA9200EFFFC001FFD1DE006001C0047FE8",
      INIT_02 => X"1BFFBFFF00017FFA97FFA7FCBFF87FB9DA00A7FFDFFD0013AE003004E002FFE6",
      INIT_03 => X"DFFFB003FFFA001B2BFF97FE9FFA001835FFA8007FF5FFE03A00F7FFFFFFFFA9",
      INIT_04 => X"B9FFC801A000FFD257FFB00140088004BDFFA80080167FBFD2002FFCBFF77FEE",
      INIT_05 => X"F9FF680040000001E7FF9803400B7FE40600A7FF7FFCFFC8E1FFE7FE00037FF7",
      INIT_06 => X"4DFF58024004801B07FFC802800C000B7C00E0013FFD7FE0C00048016004FFCA",
      INIT_07 => X"5FFEBFFF200B7FE74400D0003FEE7FDD09FFE800BFFEFFE243FFC7FEE0148001",
      INIT_08 => X"62005FFA800CFFEE07FF7801E006000DD401FFFB3FF70003A3FF1FFE3FFF800B",
      INIT_09 => X"D1FF8800BFFDFFFC5BFEB002FFEA8008DA00B7FEC00100064DFE47FF7FFAFFFE",
      INIT_0A => X"1BFFBFFBE0017FF6EDFF1FFD60017FEC21FFF003200D0047E80010006003FFFB",
      INIT_0B => X"EA008800E00E000213FFCFFF0005FFE9F800B0019FFF800B0200900160037FEF",
      INIT_0C => X"56001FFAE003801BF1FFA7FDFFF97FF6E3FFC8000001800AD80017FC1FF4FFFD",
      INIT_0D => X"71FFFFFF6001800CABFF68013FF67FB3C9FFCFFF5FFD800B24006000FFFB0014",
      INIT_0E => X"9E009002C009FFDD0000FFFF80057FDE2E005001FFFFFFF4F00050009FFF0005",
      INIT_0F => X"BBFF90019FF40010EE00880080017FF83400D0001FFC7FFC1A01380040097FD2",
      INIT_10 => X"40012FFF60017FF26DFF6FFF800A7FDC2E00A800800080061BFF80017FF67FDA",
      INIT_11 => X"B40117FD7FFF7FDACFFFF0025FFE7FF4FA001000BFFDFFFEEA0008004003FFFA",
      INIT_12 => X"1000B800BFFE7FB0680047FF6005803661FEB8005FF1FFC322005001BFFB7FF2",
      INIT_13 => X"DDFF4801DFFC0014700037FFDFE90042BFFFF0047FF28021FBFFE7FF0000800E",
      INIT_14 => X"0400AFF900057FE105FE4803800DFFF539FECFFFE00B000C15FF47FF6006FFF4",
      INIT_15 => X"4BFFA0007FFB000E4A0047FE5FF80008440037FA0007FFC7D2000FFFDFF20002",
      INIT_16 => X"2E0058003FFEFFF70FFFCFFE801BFFE70A00200140027FF117FF2800000F000E",
      INIT_17 => X"EC0037FFDFF7001CF600880220097FFB4DFE8800FFFEFFD7C7FF40029FF9FFF8",
      INIT_18 => X"46000000A00B800423FF80002002FFF051FFF002BFF880398A006FFEFFF77FE4",
      INIT_19 => X"D5FFD803200B00241A00C80160057FEC73FFEFFE7FF40013B400BFFEBFF70002",
      INIT_1A => X"D200AFFFFFFA80074C0187FDE0020019A5FE3FFD800BFFCADC0147FD2007000F",
      INIT_1B => X"0FFF3FFEC0037FF52000DFFE1FDF7FCD4A0087FDC002FFD11C009801A000000E",
      INIT_1C => X"DFFFAFFFA0060002D5FF97FDBFD0FFA8D2004FFF40057FFA43FED004DFF8FFDF",
      INIT_1D => X"92004FFCC00BFF9C2E00D7FD20047FF2DBFE97FDBFF18011A7FF4001FFF18014",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 13) => B"00",
      ADDRARDADDR(12 downto 6) => addra(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"000000",
      ADDRBWRADDR(14 downto 13) => B"00",
      ADDRBWRADDR(12 downto 6) => addra(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"100000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 24) => dina(34 downto 27),
      DINADIN(23 downto 16) => dina(25 downto 18),
      DINADIN(15 downto 8) => dina(16 downto 9),
      DINADIN(7 downto 0) => dina(7 downto 0),
      DINBDIN(31 downto 24) => dina(70 downto 63),
      DINBDIN(23 downto 16) => dina(61 downto 54),
      DINBDIN(15 downto 8) => dina(52 downto 45),
      DINBDIN(7 downto 0) => dina(43 downto 36),
      DINPADINP(3) => dina(35),
      DINPADINP(2) => dina(26),
      DINPADINP(1) => dina(17),
      DINPADINP(0) => dina(8),
      DINPBDINP(3) => dina(71),
      DINPBDINP(2) => dina(62),
      DINPBDINP(1) => dina(53),
      DINPBDINP(0) => dina(44),
      DOUTADOUT(31 downto 24) => douta(34 downto 27),
      DOUTADOUT(23 downto 16) => douta(25 downto 18),
      DOUTADOUT(15 downto 8) => douta(16 downto 9),
      DOUTADOUT(7 downto 0) => douta(7 downto 0),
      DOUTBDOUT(31 downto 24) => douta(70 downto 63),
      DOUTBDOUT(23 downto 16) => douta(61 downto 54),
      DOUTBDOUT(15 downto 8) => douta(52 downto 45),
      DOUTBDOUT(7 downto 0) => douta(43 downto 36),
      DOUTPADOUTP(3) => douta(35),
      DOUTPADOUTP(2) => douta(26),
      DOUTPADOUTP(1) => douta(17),
      DOUTPADOUTP(0) => douta(8),
      DOUTPBDOUTP(3) => douta(71),
      DOUTPBDOUTP(2) => douta(62),
      DOUTPBDOUTP(1) => douta(53),
      DOUTPBDOUTP(0) => douta(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ena,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized16\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized16\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized16\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "MLO";
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"30D0F0F20CD6ECC1F6EB3578F634E731FBF71CA0E3E7F5ECF589B3FDC91BE3E6",
      INITP_01 => X"0F3CEF0503EB13E025DD0FF03BF2A6F1F50B26CD2E09EB080726CF27E5F7F85E",
      INITP_02 => X"33F3EB14CCD6D9EBC9ACEFDF25F6FAC1F9C9F5F237E9CE0EFEFBE23CE4FA33CA",
      INITP_03 => X"000000000000000004200AFB19F808EEF8DD1506CEF010E0C238E934383EC1D9",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FF9800CFF8C012FF002C010FFD3FF3FFFFD3FFC002FFF8FFFFE3FE70037FDC00",
      INIT_01 => X"FFCFFDE008C00800FFFC010FFD800100FFC3FF4007BFF0FFFFBFFF2FFE0008FF",
      INIT_02 => X"FFE3FF5001BFFD00FF6FFD9005BFE5FFFFE3FFE0020001FFFFCBFF7FFE0023FF",
      INIT_03 => X"FFA3FEFFFE3FFDFFFF9FFFC001FFFC000020014FFCC00A00FFEFFF7005C02700",
      INIT_04 => X"FF7BFED0067FFDFF00CBFD5005401900FF4BFE3005FFE2FF00D3FE90070001FF",
      INIT_05 => X"FFB7FF70003FFFFFFF4BFF7FFDBFE1FF002FFE6003000B000053FFCFFD0008FF",
      INIT_06 => X"00CC00CFFDC01200FFE40010073FF200FF7BFF9FFC000E00FFB800C00B800EFF",
      INIT_07 => X"0053FF70080003FFFFF4001003C007FFFF77FF2004001E00FFC3FE9003FFFD00",
      INIT_08 => X"FFE3FF2000000100FF43FE70047FF200FFF3FE6FFA0006FF0018001FF9BFE8FF",
      INIT_09 => X"0010000001BFFAFF0017FDD0067FCFFFFFE000FFFEBFFAFF0027FDF0077FD5FF",
      INIT_0A => X"00FFFEBFF73FE90000A801CFF9C015FFFFF3FE9FFABFF5000010007FFFC004FF",
      INIT_0B => X"FFE3FE60078000FF000000EFFEFFF8000023FE70017FFEFFFFE8002FFF800800",
      INIT_0C => X"008FFF4FFE7FEF00FFE3FFB002BFFFFFFFD3FFD0033FE4FFFF73FF8003C009FF",
      INIT_0D => X"003BFFD006000E00FFF8008FFC4009FF006801DFFC3FF9FFFFB7FFE000000500",
      INIT_0E => X"00300020047FF7FFFF4BFF7FFF3FF100000C004001BFF500FFDFFFD000400BFF",
      INIT_0F => X"0124002FF43FEDFF0053FF6FFEC002FFFF33FFEFF6BFE700006000B000400000",
      INIT_10 => X"FFBBFED001C00000FF27FEEFF8FFDD00002FFF9000BFF500FF5C018FF2BFF500",
      INIT_11 => X"FF83FCBFFEFFEBFFFF7FFF4FFFBFFEFFFFB7FF90027FF7FF0027FFCFFF800AFF",
      INIT_12 => X"001BFFB0003FF900FF83FF3FFFC00400FFE8007FFF3FE7FF0004002FFD3FFE00",
      INIT_13 => X"FFCBFF9FFF400CFFFFC0004FF9800000FF2FFFB0078000FFFFE7FFA0023FF8FF",
      INIT_14 => X"008FFF6003400600FFE7FED0073FEC00FF73FE7FFDBFEF00FFEC00B002C00300",
      INIT_15 => X"FF8C022FFCC01B00FFD3FEAFFA800300FFBFFF1FFEBFF700FF4C009FFC3FEFFF",
      INIT_16 => X"FFA0004FFD800700FF8000A00A3FE900FFD0000FFE800800FF43FFCFF9FFE000",
      INIT_17 => X"003FFFA0017FFDFFFFE7FE7006FFEDFFFF33FF5FFF3FF400006C0060050005FF",
      INIT_18 => X"0033FFBFFF000200002FFFAFFE7FFF00FF1400A001C00A00FFE000CFFF400E00",
      INIT_19 => X"FF40002002FFF7FF0033FF8FFEC00300FFB7FEFFFD0004000057FEF0018002FF",
      INIT_1A => X"FFE0000FFEBFF7FFFFEFFFB000C013000020000001000300FF47FFE005C01BFF",
      INIT_1B => X"FFC3FF9FFFC00B00FF9C003FFE00000000D80070010020000038009001FFF300",
      INIT_1C => X"0044004FFD0003FFFFE3FE7FFEC005FF004C00CFFF400BFFFFF7FFEFF37FF000",
      INIT_1D => X"008C009001800900001FFF00048010000010003FF5FFFAFFFFCFFF8FFBFFFAFF",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 13) => B"00",
      ADDRARDADDR(12 downto 6) => addra(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"000000",
      ADDRBWRADDR(14 downto 13) => B"00",
      ADDRBWRADDR(12 downto 6) => addra(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"100000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 24) => dina(34 downto 27),
      DINADIN(23 downto 16) => dina(25 downto 18),
      DINADIN(15 downto 8) => dina(16 downto 9),
      DINADIN(7 downto 0) => dina(7 downto 0),
      DINBDIN(31 downto 24) => dina(70 downto 63),
      DINBDIN(23 downto 16) => dina(61 downto 54),
      DINBDIN(15 downto 8) => dina(52 downto 45),
      DINBDIN(7 downto 0) => dina(43 downto 36),
      DINPADINP(3) => dina(35),
      DINPADINP(2) => dina(26),
      DINPADINP(1) => dina(17),
      DINPADINP(0) => dina(8),
      DINPBDINP(3) => dina(71),
      DINPBDINP(2) => dina(62),
      DINPBDINP(1) => dina(53),
      DINPBDINP(0) => dina(44),
      DOUTADOUT(31 downto 24) => douta(34 downto 27),
      DOUTADOUT(23 downto 16) => douta(25 downto 18),
      DOUTADOUT(15 downto 8) => douta(16 downto 9),
      DOUTADOUT(7 downto 0) => douta(7 downto 0),
      DOUTBDOUT(31 downto 24) => douta(70 downto 63),
      DOUTBDOUT(23 downto 16) => douta(61 downto 54),
      DOUTBDOUT(15 downto 8) => douta(52 downto 45),
      DOUTBDOUT(7 downto 0) => douta(43 downto 36),
      DOUTPADOUTP(3) => douta(35),
      DOUTPADOUTP(2) => douta(26),
      DOUTPADOUTP(1) => douta(17),
      DOUTPADOUTP(0) => douta(8),
      DOUTPBDOUTP(3) => douta(71),
      DOUTPBDOUTP(2) => douta(62),
      DOUTPBDOUTP(1) => douta(53),
      DOUTPBDOUTP(0) => douta(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ena,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized17\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 47 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 47 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized17\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized17\ is
  signal \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_100\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_101\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_108\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_109\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_116\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_117\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_124\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_125\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_140\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_141\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_142\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_143\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_144\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_145\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_146\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_147\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_68\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_69\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_76\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_77\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_84\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_85\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_92\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_93\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "MLO";
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00002B3F332F3F363F3F333F322F3F3B3F3F033F3610001B3F3F3400020F3E33",
      INIT_01 => X"00001800071F3F303F3E1000130F3F193F3E0F3F3610001D0000233F3C2F3F27",
      INIT_02 => X"3F3F133F3B30000C3F3F333F2E20000E3F3E273F3E1000030000380007200019",
      INIT_03 => X"00001B3F320F3F2D0001133F3C2000013F3E3B3F363000313F3F273F3C000035",
      INIT_04 => X"00002C000620000C00000F3F370001033F3E1F3F362F3F153F3E133F2C30002B",
      INIT_05 => X"3F3E1F3F3E30000200003800032F3E363F3E2400091F3F3C0000280004300004",
      INIT_06 => X"3F3F1C000700002E3F3F2800062F3E3B3F3E3000112F3F250000173F2D300017",
      INIT_07 => X"3F3F333F301000283F3F1B3F3020002C3F3E3B3F3C0000203F3E3800181F3F27",
      INIT_08 => X"3F3E2400090F3F2D3F3F2800092000380000273F3E20002200000F3F2C00002E",
      INIT_09 => X"0000333F3B1F3F363F3E233F253F3E3D00010800001000023F3E2B3F280F3F12",
      INIT_0A => X"00010B3F3120002F000010000520001D3F3E2400092F3F043F3F073F3C0F3F2F",
      INIT_0B => X"3F3F1F3F3B3F3E223F3E1C00060F3F370000073F3C1F3F1C3F3E273F3D1F3F2E",
      INIT_0C => X"3F3E28000500001A3F3E3000001000183F3E2C00091F3F233F3E30000500003C",
      INIT_0D => X"3F3E34000C0000033F3E033F3110001F3F3F1C00081000373F3E300003300001",
      INIT_0E => X"3F3F3B3F373F3F1A3F3F14000700000300001C00051F3F263F3F0C0003100016",
      INIT_0F => X"3F3E1F3F380F3F2C3F3F2F3F3F2000073F3E1000072F3E3D000010000B3F3F22",
      INIT_10 => X"0000133F3900000600000C00051F3E233F3F273F3E3F3F2C000010000A1F3F2F",
      INIT_11 => X"0000233F330000213F3E333F3F0F3F393F3F30000720000F00011400041F3F3A",
      INIT_12 => X"3F3E3C00030F3E3200000800023F3F330000073F2A1000233F3F3400040F3F33",
      INIT_13 => X"00002F3F3A2F3F2900002C000430000D3F3E0000003F3F0E0000340004100015",
      INIT_14 => X"00002C000600003800003400011F3E243F3E1400070F3E2C00003F3F3F000006",
      INIT_15 => X"3F3F1C000C2F3F203F3F0C00081F3F363F3E04000200001C3F3F0B3F3930003A",
      INIT_16 => X"3F3E273F3E2F3F3B3F3E3000042F3F113F3F373F3C2000013F3E1800010F3F04",
      INIT_17 => X"0001173F3B0F3F333F3E2B3F3B0000243F3F28001120001000003F3F3E100005",
      INIT_18 => X"3F3E2F3F3B30001300000F3F3C3000013F3F3800032001023F3F1400091F3F0A",
      INIT_19 => X"000008000E3F3E113F3F1800003000120000033F3E1F3F3A3F3F173F301F3F3B",
      INIT_1A => X"3F3F133F3B3F3F2800002000083F3F30000014001630003F3F3F14000C3F3F3A",
      INIT_1B => X"000014000530000C3F3E133F3F1000123F3E1C000F0F3F2D3F3F2C00021F3F39",
      INIT_1C => X"00003C00053F3F3E3F3E1F3F2530011900002000013F3F3A000018000B3F3F38",
      INIT_1D => X"3F3E28001000010300001C00053000253F3E1000063F3F283F3D3C00033F3F21",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 13) => B"00",
      ADDRARDADDR(12 downto 6) => addra(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"000000",
      ADDRBWRADDR(14 downto 13) => B"00",
      ADDRBWRADDR(12 downto 6) => addra(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"100000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 30) => B"00",
      DINADIN(29 downto 24) => dina(23 downto 18),
      DINADIN(23 downto 22) => B"00",
      DINADIN(21 downto 16) => dina(17 downto 12),
      DINADIN(15 downto 14) => B"00",
      DINADIN(13 downto 8) => dina(11 downto 6),
      DINADIN(7 downto 6) => B"00",
      DINADIN(5 downto 0) => dina(5 downto 0),
      DINBDIN(31 downto 30) => B"00",
      DINBDIN(29 downto 24) => dina(47 downto 42),
      DINBDIN(23 downto 22) => B"00",
      DINBDIN(21 downto 16) => dina(41 downto 36),
      DINBDIN(15 downto 14) => B"00",
      DINBDIN(13 downto 8) => dina(35 downto 30),
      DINBDIN(7 downto 6) => B"00",
      DINBDIN(5 downto 0) => dina(29 downto 24),
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31) => \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_68\,
      DOUTADOUT(30) => \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_69\,
      DOUTADOUT(29 downto 24) => douta(23 downto 18),
      DOUTADOUT(23) => \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_76\,
      DOUTADOUT(22) => \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_77\,
      DOUTADOUT(21 downto 16) => douta(17 downto 12),
      DOUTADOUT(15) => \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_84\,
      DOUTADOUT(14) => \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_85\,
      DOUTADOUT(13 downto 8) => douta(11 downto 6),
      DOUTADOUT(7) => \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_92\,
      DOUTADOUT(6) => \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_93\,
      DOUTADOUT(5 downto 0) => douta(5 downto 0),
      DOUTBDOUT(31) => \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_100\,
      DOUTBDOUT(30) => \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_101\,
      DOUTBDOUT(29 downto 24) => douta(47 downto 42),
      DOUTBDOUT(23) => \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_108\,
      DOUTBDOUT(22) => \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_109\,
      DOUTBDOUT(21 downto 16) => douta(41 downto 36),
      DOUTBDOUT(15) => \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_116\,
      DOUTBDOUT(14) => \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_117\,
      DOUTBDOUT(13 downto 8) => douta(35 downto 30),
      DOUTBDOUT(7) => \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_124\,
      DOUTBDOUT(6) => \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_125\,
      DOUTBDOUT(5 downto 0) => douta(29 downto 24),
      DOUTPADOUTP(3) => \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_140\,
      DOUTPADOUTP(2) => \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_141\,
      DOUTPADOUTP(1) => \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_142\,
      DOUTPADOUTP(0) => \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_143\,
      DOUTPBDOUTP(3) => \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_144\,
      DOUTPBDOUTP(2) => \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_145\,
      DOUTPBDOUTP(1) => \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_146\,
      DOUTPBDOUTP(0) => \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_n_147\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ena,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "MLO";
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"9C1BE23BFDC7F4B63DE6E009A7E1C71D3711F11FFFF61E98E32AE315F232E2E3",
      INITP_01 => X"580A1732142CD037FFC3CDDF0238F23F33D1130CE808F815C4C1FEB632FD0B06",
      INITP_02 => X"2799FBF8FE0700E2DB5FFE23F68D1EE1CD305A2322DF82C2F586DC0A2203392E",
      INITP_03 => X"0000000000000000E7130DDEFDD2DCEC23CD1AD83830E81C0BC180240D06C8F3",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFD7FF6007BFE7000027FE9006FFFEFFFF13FFD0027FFAFFFFE3FDC0047FF200",
      INIT_01 => X"FFAFFDF003BFF6000043FFDFFDFFE9FFFF83FD200ABFFD00000C005000800500",
      INIT_02 => X"FFD7FF4FFD3FFA00FF47FEC00A3FFDFF0044000FFF3FF8FFFFE4012FF4400C00",
      INIT_03 => X"0047FFE007FFF10000140000004008FFFF07FD30098014FF00C0009FFBBFF8FF",
      INIT_04 => X"FFEFFFB000BFD7FFFF0FFFC0038014FFFF1800A0007FFE00006800CFFF400AFF",
      INIT_05 => X"0023FF5FFF400300FFABFFB000BFF400FFDBFF90038007FF008C004FF8C003FF",
      INIT_06 => X"FF67FFBFF3C00FFFFF2000B0003FF800FF9BFD1003401700FFFBFFA00A3FECFF",
      INIT_07 => X"FFAC006FFB8003FF001C022FFCFFF6FFFF63FFC002BFF100000BFD4FFA3FE700",
      INIT_08 => X"00B3FFC003FFEB00FF53FEBFFB00070000F0007FFEFFF3FF005801F0027FFEFF",
      INIT_09 => X"FFA400D000000BFFFF5C013004C003FFFF9FFFEFFD3FFA00FFFFFF50003FF0FF",
      INIT_0A => X"FF03FE3FFDC012FF00E4001FF64005FFFFF3FFBFFD8000000034002000800100",
      INIT_0B => X"004BFF70033FEDFFFFD00030018001FF00D40130007FDCFF002800FFFF0001FF",
      INIT_0C => X"007800B002BFFAFF000FFFBFFF000500FF8BFEC0007FEA000027FF0FFC3FD7FF",
      INIT_0D => X"FF43FE5FFF3FF600FED00060017FF2FFFFBC01FFFA400DFFFFE0003FFDBFFC00",
      INIT_0E => X"00CC0090038005000013FF3FFE000100FFCC00E004C00100001FFF9000BFF900",
      INIT_0F => X"004000EFFC8000FF000C00CFFF3FFA000010002005BFFB000097FF8002FFEB00",
      INIT_10 => X"002BFEC0073FF800001001B0023FEC000017FF7FFE800B00002FFFFFFBBFF300",
      INIT_11 => X"FF13FE80004002FFFFE8008003FFFEFFFFA0002FFD000A000020004FFDBFFBFF",
      INIT_12 => X"005BFE40023FE7FFFFBC007FFDFFF6FFFFA800B0067FEDFFFFB80020027FF7FF",
      INIT_13 => X"FFA0003FFD00080000EFFE70030018FF005402BFFDFFFAFF001BFF7001FFF4FF",
      INIT_14 => X"FF7FFF5005BFEEFFFF34002FFC800C00006400EFFBFFFD00FFFBFFA001800A00",
      INIT_15 => X"FF50006FEFFFF3FF001000FFFCBFE000FF5BFDEFFEFFFBFF00FFFFA0057FFDFF",
      INIT_16 => X"FFD3FF6FFD7FFA00007800A0053FF9000008006003800000FFE3FF20007FEF00",
      INIT_17 => X"0017FFB0017FF500FFD8001FFD400000FFC7FF8FFC7FF400FFB3FF7FFF4004FF",
      INIT_18 => X"0074011FFE800FFF00100030007FFFFFFF5000BFF8400F00FF0FFF7003BFFC00",
      INIT_19 => X"000C006FFDBFD500FFA4008000400900FFE40150050008FF001BFF30028036FF",
      INIT_1A => X"001BFF7FFFC002FF0083FF2001800700FF4FFE6FF8400600005C022FF8400C00",
      INIT_1B => X"0047FF80007FF6FFFFA8005FFF8005FF001800EFFEBFF3FFFFF8005FFEC00600",
      INIT_1C => X"FFCBFF8FFD400B00FF9C011000BFF6FFFFC4000FFD4005FFFF1FFEBFFD0016FF",
      INIT_1D => X"FF93FD4002FFF400002800F003BFF9000018018FFD4016FFFFEC014FFF7FF5FF",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 13) => B"00",
      ADDRARDADDR(12 downto 6) => addra(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"000000",
      ADDRBWRADDR(14 downto 13) => B"00",
      ADDRBWRADDR(12 downto 6) => addra(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"100000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 24) => dina(34 downto 27),
      DINADIN(23 downto 16) => dina(25 downto 18),
      DINADIN(15 downto 8) => dina(16 downto 9),
      DINADIN(7 downto 0) => dina(7 downto 0),
      DINBDIN(31 downto 24) => dina(70 downto 63),
      DINBDIN(23 downto 16) => dina(61 downto 54),
      DINBDIN(15 downto 8) => dina(52 downto 45),
      DINBDIN(7 downto 0) => dina(43 downto 36),
      DINPADINP(3) => dina(35),
      DINPADINP(2) => dina(26),
      DINPADINP(1) => dina(17),
      DINPADINP(0) => dina(8),
      DINPBDINP(3) => dina(71),
      DINPBDINP(2) => dina(62),
      DINPBDINP(1) => dina(53),
      DINPBDINP(0) => dina(44),
      DOUTADOUT(31 downto 24) => douta(34 downto 27),
      DOUTADOUT(23 downto 16) => douta(25 downto 18),
      DOUTADOUT(15 downto 8) => douta(16 downto 9),
      DOUTADOUT(7 downto 0) => douta(7 downto 0),
      DOUTBDOUT(31 downto 24) => douta(70 downto 63),
      DOUTBDOUT(23 downto 16) => douta(61 downto 54),
      DOUTBDOUT(15 downto 8) => douta(52 downto 45),
      DOUTBDOUT(7 downto 0) => douta(43 downto 36),
      DOUTPADOUTP(3) => douta(35),
      DOUTPADOUTP(2) => douta(26),
      DOUTPADOUTP(1) => douta(17),
      DOUTPADOUTP(0) => douta(8),
      DOUTPBDOUTP(3) => douta(71),
      DOUTPBDOUTP(2) => douta(62),
      DOUTPBDOUTP(1) => douta(53),
      DOUTPBDOUTP(0) => douta(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ena,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "MLO";
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"37BA6003BDD1E47C0135E7FB6E78E16CE21D48FAEE6C85BD60EB60E6A9846402",
      INITP_01 => X"879BE2C087786FE2DCFC35FCA3E6E5346086A0EF38779BF0896867A77855306D",
      INITP_02 => X"99393157668A9F219D915DC77CE38A797E44000E63B314E0728C926340A1EFF1",
      INITP_03 => X"0000000000000000703075FD9B9D95BA08D5C71E800A132BA97D565A80F2FF79",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8200380220057FD678012001DFFB000533FEC8029FF8002E300028002004001E",
      INIT_01 => X"5FFEF0028003000FB3FF1804C0057FFE15FE480060010017EFFF58015FFC800C",
      INIT_02 => X"E5FF88001FFD000A1BFF38023FFE0024C200A0019FFAFFDF640097FADFECFFB7",
      INIT_03 => X"6BFF0801E000802D3C000FFEFFFC7FEA3FFFA800A0000025E1FF5FFEA00A0053",
      INIT_04 => X"09FFB8001FF8802423FF27FD40038021F1FF4002C0067FD205FF40001FFF0005",
      INIT_05 => X"30001801A003FFFD3E001FFE7FF8FFEDD1FE3800DFF1FFF6E9FEB7FC60007FB0",
      INIT_06 => X"E200D7F61FF9FFECCDFF2FFF8005FFE4CBFEC800FFFF001F0FFF47FFDFFA002E",
      INIT_07 => X"60004FFCFFED7FF6E80027FE000D002325FF20004001800E1400F002400EFFEE",
      INIT_08 => X"43FFCFFEC006801547FFD7FD7FFBFFD01E00EFFF2007001D6FFFC0045FF57FF8",
      INIT_09 => X"DC00700080007FF705FFC002C00680221BFF80015FFE7FF0FC004000FFFD7FFA",
      INIT_0A => X"5A003FFEA002800A07FF9FFBBFFEFFE3E2011FFF000BFFFCEBFF8FFFC0050018",
      INIT_0B => X"31FFA002600D003EEA00D000FFFD8004C2005000C004001CF5FF98009FFA7FF2",
      INIT_0C => X"CC00E8006003FFE9EFFF70015FFD801071FE5001FFF1FFF118002FFF9FFD0033",
      INIT_0D => X"B9FF7FFE5FEA000EBDFFD7FE3FF5001106001FFDDFEAFF96DDFF6FFEDFFA0014",
      INIT_0E => X"FC00F8015FFE7FEB77FF37FC000A805307FFE000DFFB7FE7DFFFC00120028013",
      INIT_0F => X"F200E0003FFF7FDCD20017FFA004FFFEEDFFD801200B0032F7FEA8030004802D",
      INIT_10 => X"05FF780000060026F2006802A00AFFF4FBFFB0007FFEFFF9A7FEBFFE4000FF8C",
      INIT_11 => X"79FFCFFF2004802EF00030015FFB8023EA00CFFF200500160FFFE000A000FFF4",
      INIT_12 => X"23FF7001C0097FF8CC007FFFC005FFE93A0037FFDFEE8010E3FF700060000016",
      INIT_13 => X"17FFE7FF5FFE800D8DFF2800FFF78060F20120058006000D16008800BFFB8000",
      INIT_14 => X"3BFFDFFE5FFE8032F1FF100100047FCEC6017801400480330BFFC7FE8003FFF1",
      INIT_15 => X"42016FF8BFFFFFC3A60047FFA00A7FE69BFFA7FCFFF9FFF8BBFFD0007FF2FFF2",
      INIT_16 => X"21FFC000FFFB000BC2004802E0070003E40077FF9FF8FFEB160018008009FFD3",
      INIT_17 => X"E0009FFF60007FFD1E0037FF60087FF3160007FE4007FFAE21FFEFFE9FF77FEE",
      INIT_18 => X"F0002800800C801EFBFF7FFE6001001499FFCFFDBFF6FFFC13FE0FFEC00D7FDF",
      INIT_19 => X"E0007801A012FFB813FFAFFF9FFEFFFD1BFFEFFE1FE5804335FFDFFEE0038019",
      INIT_1A => X"EC009001800380054801A000E00B0013680087FBE0087FDB1600F000600FFFD3",
      INIT_1B => X"200060000004000E53FE9FFE5FEFFFE8D5FF68013FFC7FC52200AFFFDFFE0017",
      INIT_1C => X"E0000FFF00007FFDDE01AFFC1FEDFFE3FA0037FEBFF97FE9980047FE80040004",
      INIT_1D => X"65FF3FFD200180294C0047FFA007802017FF17FA9FF37FF3B3FF17FD5FF07FFA",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 13) => B"00",
      ADDRARDADDR(12 downto 6) => addra(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"000000",
      ADDRBWRADDR(14 downto 13) => B"00",
      ADDRBWRADDR(12 downto 6) => addra(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"100000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 24) => dina(34 downto 27),
      DINADIN(23 downto 16) => dina(25 downto 18),
      DINADIN(15 downto 8) => dina(16 downto 9),
      DINADIN(7 downto 0) => dina(7 downto 0),
      DINBDIN(31 downto 24) => dina(70 downto 63),
      DINBDIN(23 downto 16) => dina(61 downto 54),
      DINBDIN(15 downto 8) => dina(52 downto 45),
      DINBDIN(7 downto 0) => dina(43 downto 36),
      DINPADINP(3) => dina(35),
      DINPADINP(2) => dina(26),
      DINPADINP(1) => dina(17),
      DINPADINP(0) => dina(8),
      DINPBDINP(3) => dina(71),
      DINPBDINP(2) => dina(62),
      DINPBDINP(1) => dina(53),
      DINPBDINP(0) => dina(44),
      DOUTADOUT(31 downto 24) => douta(34 downto 27),
      DOUTADOUT(23 downto 16) => douta(25 downto 18),
      DOUTADOUT(15 downto 8) => douta(16 downto 9),
      DOUTADOUT(7 downto 0) => douta(7 downto 0),
      DOUTBDOUT(31 downto 24) => douta(70 downto 63),
      DOUTBDOUT(23 downto 16) => douta(61 downto 54),
      DOUTBDOUT(15 downto 8) => douta(52 downto 45),
      DOUTBDOUT(7 downto 0) => douta(43 downto 36),
      DOUTPADOUTP(3) => douta(35),
      DOUTPADOUTP(2) => douta(26),
      DOUTPADOUTP(1) => douta(17),
      DOUTPADOUTP(0) => douta(8),
      DOUTPBDOUTP(3) => douta(71),
      DOUTPBDOUTP(2) => douta(62),
      DOUTPBDOUTP(1) => douta(53),
      DOUTPBDOUTP(0) => douta(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ena,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "MLO";
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0247DE2BFD363CCAF4F23905EE0CFF31391EF820308EE0EAF221312D14D4FCDB",
      INITP_01 => X"061CF07531FF20CFEB39E2D6340CEED3AEF504ECD6118B3DF6AA3FCADFEB35C3",
      INITP_02 => X"32AEF83AE4F23CEF0024B20037E6A2F0262D74380932E6CCE3CEDD01EF28F704",
      INITP_03 => X"0000000000000000182CF1E00526CFE92E280D17DCF9CD303C3F2664FDCCABCD",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00BC0060014011FFFFB402F000001BFFFFD3FD0FFF800200FF3C003FFC3FE300",
      INIT_01 => X"FF63FF10063FF100009BFE20000013FF005FFED0040008000013FF8FFE8008FF",
      INIT_02 => X"000BFFA0008004FFFFF4000FFCBFF900FFB3FFB000C00AFFFFDFFFFFF7FFF4FF",
      INIT_03 => X"0017FF8FF68011FF0054000FFF7FFF00FFF3FE9FF6402300005FFFC0048016FF",
      INIT_04 => X"FF8FFEFFFC3FD00000A4045FFD000C00FF43FF7FF7FFD1FF00BBFFC006400300",
      INIT_05 => X"FFB3FFA002000C00FF5BFED0023FF200007BFE6FFD0009FF008C04F00A8005FF",
      INIT_06 => X"FFBBFF9FFB8007FF00ABFEB0023FF2FF0057FE9FF74015FFFF80008FFDBFFE00",
      INIT_07 => X"005801C0077FD7000018007007BFF4FFFF40006FFB3FF8000043FE4FFEFFFB00",
      INIT_08 => X"FFC000FFF93FEF00FF8FFFBFFC3FE9000067FFA008001300FFA806900E7FF800",
      INIT_09 => X"FFE7FF60013FF8FFFF23FF2FF17FD7000043FFEFFF7FF700FEA400FFF3BFBBFF",
      INIT_0A => X"FFA0023005BFEC0000BC020000C01500FFBC014FF6BFFDFF0023FFAFFD4003FF",
      INIT_0B => X"FFC7FECFEDBFF700FFEFFF60004008FF0060005003C009FFFFABFFFFFF800DFF",
      INIT_0C => X"007BFF9007C009FF005000FFFE8002FFFF53FD0FFA3FF4FFFFE400B0023FDD00",
      INIT_0D => X"FFA7FEDFF73FFBFF003BFF6FFC800EFFFFDBFFE0093FF900FFAC0060033FF6FF",
      INIT_0E => X"00DFFED001001BFFFF97FECFF23FE80000BFFF0003000600FFB4001FFEBFFBFF",
      INIT_0F => X"0074069007FFF8FF0014000FFD8006FFFFBBFEF000C003FF0043FFA0044008FF",
      INIT_10 => X"FF1FFEEFF97FF8000007FF6FF80008FFFFDFFF30007FFEFF001C00D0028012FF",
      INIT_11 => X"FFC7FFC003BFF000FF9400DFF6BFF1FFFFF000BFFD0010FF003C003001800300",
      INIT_12 => X"008000FFF54006000017FE40003FEDFFFF8FFFC0067FF000FFD0007FFDC007FF",
      INIT_13 => X"002FFFB001BFFB0000BBFE1FF9C010000047FE0004C007FF0037FF1FFEC00800",
      INIT_14 => X"001FFFD004BFFA00FFB7FE70033FD9FFFF7FFE8004BFE6FFFFF7FF5001800200",
      INIT_15 => X"00A80070038018FF006FFFD0094005FFFFB7FFC0037FF50000A000B0058030FF",
      INIT_16 => X"FFEBFF8000C00700FF77FF0004BFF2FF001FFFBFFDC002FFFFCFFE4FF6FFEC00",
      INIT_17 => X"000BFF8002BFFDFFFF3FFF7FF53FE800FFEFFE6FFE4001000017FF7FFE7FFE00",
      INIT_18 => X"FFAFFFCFFD0004FFFFB8007FFDC00BFFFF3FFDBFFDFFF5FFFFDC008FF6000200",
      INIT_19 => X"00DFFEBFFDC010FF0043FFEFFF7FF8000003FEB000FFFD00009FFF5002000800",
      INIT_1A => X"FFA0003FFF4008FFFFF3FD6FFEC02700FF70011FF580060000C3FEC004400E00",
      INIT_1B => X"002FFF9FFFBFFF0000BFFF0FFD8015FF00E000AFFEC023FF004C006001FFFC00",
      INIT_1C => X"0030007001C00AFF0043FF3002FFD3FFFFD8002FFF7FFAFFFFE7FFDFFAC005FF",
      INIT_1D => X"001800AFF6000700009FFFEFFD401900FFEFFF4005C00C00FFD7FFF0088019FF",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 13) => B"00",
      ADDRARDADDR(12 downto 6) => addra(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"000000",
      ADDRBWRADDR(14 downto 13) => B"00",
      ADDRBWRADDR(12 downto 6) => addra(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"100000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 24) => dina(34 downto 27),
      DINADIN(23 downto 16) => dina(25 downto 18),
      DINADIN(15 downto 8) => dina(16 downto 9),
      DINADIN(7 downto 0) => dina(7 downto 0),
      DINBDIN(31 downto 24) => dina(70 downto 63),
      DINBDIN(23 downto 16) => dina(61 downto 54),
      DINBDIN(15 downto 8) => dina(52 downto 45),
      DINBDIN(7 downto 0) => dina(43 downto 36),
      DINPADINP(3) => dina(35),
      DINPADINP(2) => dina(26),
      DINPADINP(1) => dina(17),
      DINPADINP(0) => dina(8),
      DINPBDINP(3) => dina(71),
      DINPBDINP(2) => dina(62),
      DINPBDINP(1) => dina(53),
      DINPBDINP(0) => dina(44),
      DOUTADOUT(31 downto 24) => douta(34 downto 27),
      DOUTADOUT(23 downto 16) => douta(25 downto 18),
      DOUTADOUT(15 downto 8) => douta(16 downto 9),
      DOUTADOUT(7 downto 0) => douta(7 downto 0),
      DOUTBDOUT(31 downto 24) => douta(70 downto 63),
      DOUTBDOUT(23 downto 16) => douta(61 downto 54),
      DOUTBDOUT(15 downto 8) => douta(52 downto 45),
      DOUTBDOUT(7 downto 0) => douta(43 downto 36),
      DOUTPADOUTP(3) => douta(35),
      DOUTPADOUTP(2) => douta(26),
      DOUTPADOUTP(1) => douta(17),
      DOUTPADOUTP(0) => douta(8),
      DOUTPBDOUTP(3) => douta(71),
      DOUTPBDOUTP(2) => douta(62),
      DOUTPBDOUTP(1) => douta(53),
      DOUTPBDOUTP(0) => douta(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ena,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "MLO";
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"F490F54077AC5D9C03B27EC0F4C4BC9CBB6C55FFF20F8BCAE627F6021581E624",
      INITP_01 => X"1215B71CA0FC609D7E1D7E661712148A807C9563495AE7EA6DB5FB316CD4CF03",
      INITP_02 => X"9ECC1000E5BCED3E5F5E561B7C8EB00208D9991F159937E69C96F163FB9164E3",
      INITP_03 => X"00000000000000007F5F800D89F1E00569193D8486EF7CE0BF655FF25892FF57",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"22008FFA5FF07FB0540060000018FFC941FFE800DFFC0011AC0010015FFC801B",
      INIT_01 => X"3DFFC0029FFE803D800040011FFD7FE591FF3FFEBFF4801C0E00C001A0030012",
      INIT_02 => X"E3FF9FFF8004801076004000FFFAFFF6EC00180080037FEF97FE9000A000800D",
      INIT_03 => X"800007FD800B7FAF19FF88003FFB80135DFFDFFB3FF6FFD4C3FFC7FE9FF97FE3",
      INIT_04 => X"CDFF17FFDFF30042C5FFF8029FFA800176002FFFBFF3802ADA00E7FD3FF38018",
      INIT_05 => X"0A0048002005FFE7780077FFE00200272DFF07FEFFF3002FEFFF400120070015",
      INIT_06 => X"7BFD87FCBFEAFFF3B80048015FF080063BFFAFFB1FF57FB7A20067FC3FF6801A",
      INIT_07 => X"E7FFF7FE7FF7003F1A00A7FCE00A80048BFF6FFF1FFE7FD743FF9002A0060020",
      INIT_08 => X"35FE80007FF400187BFF6FFFBFFC002939FFB800FFFEFFF86A0008014008FFF4",
      INIT_09 => X"0BFF68009FFEFFF3F00127FC7FFBFFF4DDFFF7FE0005FFEB100007FFC00A7FF9",
      INIT_0A => X"59FF1005000FFFF64DFF3FFD2019800D7FFF20025FF3FFF1F7FFF00080030001",
      INIT_0B => X"EA0088002001002223FF5FFE9FFE800EB8003FFBBFFEFFD513FFD00160017FF9",
      INIT_0C => X"740047FE7FEC7FE22000A7FF800380060A0017FF3FF50002600040016001000E",
      INIT_0D => X"61FF37FBBFEE002540006FFB5FFBFFCB87FF2FFBBFFC003007FFB000FFFE000B",
      INIT_0E => X"86005002A00C0007DFFF97FD7FF7000137FFE0022007000CF400A7FF9FFE7FE9",
      INIT_0F => X"C600EFFF40118010360017FF9FFDFFE9A20047FF9FFCFFEC3A005FFF5FFF000C",
      INIT_10 => X"6DFFBFFEE002FFEEB6008FFEC0017FD407FF6800BFFF8007EFFF8802400BFFCD",
      INIT_11 => X"D80027FF7FF50016B80097FD3FFB800BF7FFA7FEE006FFF719FFF001E003FFEE",
      INIT_12 => X"6E00FFFD5FF57FF4C6008FFFC00DFFEF60008FFFBFEEFFEBD5FFD0003FFE8010",
      INIT_13 => X"2A00080020028006F9FF3FFFA005FFADE0016FFDC0097FF7240067FF1FFF7FF3",
      INIT_14 => X"5FFFAFFD5FF780397601A0005FFA80518A0057FFE002800A2400A8014004000B",
      INIT_15 => X"73FFFFFD7FF07FD70DFFD7FF1FF0801521FF7FFEDFFB00541800E7FDE00A7FD7",
      INIT_16 => X"E7FFA800BFFEFFF5900057FF3FF9003DF5FFD8007FFDFFFE180057FFBFF70006",
      INIT_17 => X"FA00DFFF9FFE0008DBFFF0007FFD8038320047FDC008802B2400E0020002000A",
      INIT_18 => X"13FFEFFF60050002F40057FF80010015C1FEBFFFBFEC7FED31FFD7FDDFFF7FDE",
      INIT_19 => X"BA001FFBFFF7FFFE11FF60015FFCFFFB85FFEFFCDFF27FDF87FF1FFF200A0011",
      INIT_1A => X"E400D0003FFB80169DFF18015FF5FFA271FD47FEBFF1803C6BFF10008008802E",
      INIT_1B => X"27FFD8000000FFFD36003FFB0003FFC0620007FF1FFE7FF8F2001801BFFC000D",
      INIT_1C => X"EA00A0006003FFF2DDFF87FD40057F7AFDFF880000048008420008001FFB7FCB",
      INIT_1D => X"4FFF27FC1FEEFFF03FFF9FFBFFED7FE9F20008004006000E020038037FFEFFDB",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 13) => B"00",
      ADDRARDADDR(12 downto 6) => addra(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"000000",
      ADDRBWRADDR(14 downto 13) => B"00",
      ADDRBWRADDR(12 downto 6) => addra(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"100000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 24) => dina(34 downto 27),
      DINADIN(23 downto 16) => dina(25 downto 18),
      DINADIN(15 downto 8) => dina(16 downto 9),
      DINADIN(7 downto 0) => dina(7 downto 0),
      DINBDIN(31 downto 24) => dina(70 downto 63),
      DINBDIN(23 downto 16) => dina(61 downto 54),
      DINBDIN(15 downto 8) => dina(52 downto 45),
      DINBDIN(7 downto 0) => dina(43 downto 36),
      DINPADINP(3) => dina(35),
      DINPADINP(2) => dina(26),
      DINPADINP(1) => dina(17),
      DINPADINP(0) => dina(8),
      DINPBDINP(3) => dina(71),
      DINPBDINP(2) => dina(62),
      DINPBDINP(1) => dina(53),
      DINPBDINP(0) => dina(44),
      DOUTADOUT(31 downto 24) => douta(34 downto 27),
      DOUTADOUT(23 downto 16) => douta(25 downto 18),
      DOUTADOUT(15 downto 8) => douta(16 downto 9),
      DOUTADOUT(7 downto 0) => douta(7 downto 0),
      DOUTBDOUT(31 downto 24) => douta(70 downto 63),
      DOUTBDOUT(23 downto 16) => douta(61 downto 54),
      DOUTBDOUT(15 downto 8) => douta(52 downto 45),
      DOUTBDOUT(7 downto 0) => douta(43 downto 36),
      DOUTPADOUTP(3) => douta(35),
      DOUTPADOUTP(2) => douta(26),
      DOUTPADOUTP(1) => douta(17),
      DOUTPADOUTP(0) => douta(8),
      DOUTPBDOUTP(3) => douta(71),
      DOUTPBDOUTP(2) => douta(62),
      DOUTPBDOUTP(1) => douta(53),
      DOUTPBDOUTP(0) => douta(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ena,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "MLO";
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"2B031BFE13EC0404F338ED1AEC0E018CF72E18D235D2C10E08C89E0E1820040D",
      INITP_01 => X"1134F50D39D3E419DF01EF064BFD2DC1360F13D1111C3118FEEB06E21B19C31F",
      INITP_02 => X"091A3D23C40EE401EF2D0DD0DF3CF63E2AC5E3151102F435C3FA2E35DB26FE29",
      INITP_03 => X"000000000000000087D2F5E8DD0DC2E10FF98FF909C21A0E6DC89BC21CCD093D",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"001800BFFEC00D000007FFF00AC0150000380060014009FF0068001FFD8007FF",
      INIT_01 => X"0054005FFA4014FFFF30001FFD400F00FFE8008FFCBFF7FF0014007FFDFFF300",
      INIT_02 => X"001FFFB0014007FFFF6401B0017FFC00FFE40090018000FF004801AFF8BFD5FF",
      INIT_03 => X"FFEBFF90033FFBFF002BFFAFFD3FFF00001C005FFF801000FF44005007BFE6FF",
      INIT_04 => X"FFD3FFFFFC0019FF000401FFFF3FF1FF00280150008004FFFF8800EFFB000CFF",
      INIT_05 => X"FF9FFF60013FF600008BFD1FFF001BFFFF2BFFEFFAC00B00000C005FFB3FE9FF",
      INIT_06 => X"00C40060013FE200FF77FFBFF6000BFF003800E000000C000088001000000BFF",
      INIT_07 => X"00C7FEFFF77FF8FF00100020037FCEFF0048002FFEFFFEFFFFD7FE5FF73FFA00",
      INIT_08 => X"007C012FFFBFD900008801FFF4001DFFFF78014008BFE5FF00BC009FFEFFF700",
      INIT_09 => X"FFD7FF3FFD3FFC00FF3FFD0FFFBFECFF0030009002FFFDFFFF67FDF0017FE800",
      INIT_0A => X"00800120004020000068012FF9400B0000ABFF2003C017FF000C004FFD0004FF",
      INIT_0B => X"009BFEA002FFFAFF0024007FFEFFFE0000540120017FC2FFFFB4002002000600",
      INIT_0C => X"000C00BFFC7FD800FFEFFFAFFE400A00007BFFFFFB401900FF0C0110044006FF",
      INIT_0D => X"FF50006FF83FE800000C01F000800A00FF87FFEFF8BFFB00006400F0023FF500",
      INIT_0E => X"0023FF7FFE0009FFFFA40010003FF7FFFFCBFF80008005000068004FFF8006FF",
      INIT_0F => X"00D00000044003000037FFD001400700FF33FE0000C00EFF0064009FFE000600",
      INIT_10 => X"FF7C01EFFC7FF1FF0033FFE0003FFCFFFFF3FF9FFF3FF200007BFEEFF9000DFF",
      INIT_11 => X"FFDC00F0033FD4FFFF9BFF8FFEFFFAFF0063FFDFFF3FF5FF000BFFD001000800",
      INIT_12 => X"007C006001000000002C00A003BFF2FFFFDFFF70028019000033FF70028001FF",
      INIT_13 => X"0053FF9FFEBFFD00FF4802F0010002FFFF67FCF0037FDFFF004C008001800A00",
      INIT_14 => X"FFE8004FFC7FA000008FFD2FFE403CFFFF8FFE80073FFDFF000BFF3FFFBFF600",
      INIT_15 => X"FFCFFD1FFEFFD200007BFFAFF940130000F8015FFB801A00FFD4000002C01500",
      INIT_16 => X"FFE8007000000AFF003C004FFBFFFEFFFFC7FF8001C009FF004801E002C01900",
      INIT_17 => X"003800AFFDC00CFF009C003FF9BFFEFF006FFE0FFBC00A0000A7FFE000FFFB00",
      INIT_18 => X"0090009FFEC00600FFB8000FFE0003FF00DC016FF5401DFF007BFE5FF9000600",
      INIT_19 => X"0073FE7FFB4006FFFFF800FFFE000700FFBC003FFC7FC500FF540180067FEBFF",
      INIT_1A => X"0024008FFE0001FFFFC400B0063FE9FF00C000BFF93FFF000008005FF93FEEFF",
      INIT_1B => X"002800EFFFBFFD00FF6BFFCFFD000400FF90002FF8FFB100FFDBFFAFFE400BFF",
      INIT_1C => X"FFC0004FFE8006FF005001FFFDC00FFFFFF800B001BFFAFFFFC7FEE005401100",
      INIT_1D => X"FFD401E0013FF400FF8C006003BFE500FFA3FD3004001CFFFF7BFF7FFD003300",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 13) => B"00",
      ADDRARDADDR(12 downto 6) => addra(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"000000",
      ADDRBWRADDR(14 downto 13) => B"00",
      ADDRBWRADDR(12 downto 6) => addra(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"100000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 24) => dina(34 downto 27),
      DINADIN(23 downto 16) => dina(25 downto 18),
      DINADIN(15 downto 8) => dina(16 downto 9),
      DINADIN(7 downto 0) => dina(7 downto 0),
      DINBDIN(31 downto 24) => dina(70 downto 63),
      DINBDIN(23 downto 16) => dina(61 downto 54),
      DINBDIN(15 downto 8) => dina(52 downto 45),
      DINBDIN(7 downto 0) => dina(43 downto 36),
      DINPADINP(3) => dina(35),
      DINPADINP(2) => dina(26),
      DINPADINP(1) => dina(17),
      DINPADINP(0) => dina(8),
      DINPBDINP(3) => dina(71),
      DINPBDINP(2) => dina(62),
      DINPBDINP(1) => dina(53),
      DINPBDINP(0) => dina(44),
      DOUTADOUT(31 downto 24) => douta(34 downto 27),
      DOUTADOUT(23 downto 16) => douta(25 downto 18),
      DOUTADOUT(15 downto 8) => douta(16 downto 9),
      DOUTADOUT(7 downto 0) => douta(7 downto 0),
      DOUTBDOUT(31 downto 24) => douta(70 downto 63),
      DOUTBDOUT(23 downto 16) => douta(61 downto 54),
      DOUTBDOUT(15 downto 8) => douta(52 downto 45),
      DOUTBDOUT(7 downto 0) => douta(43 downto 36),
      DOUTPADOUTP(3) => douta(35),
      DOUTPADOUTP(2) => douta(26),
      DOUTPADOUTP(1) => douta(17),
      DOUTPADOUTP(0) => douta(8),
      DOUTPBDOUTP(3) => douta(71),
      DOUTPBDOUTP(2) => douta(62),
      DOUTPBDOUTP(1) => douta(53),
      DOUTPBDOUTP(0) => douta(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ena,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "MLO";
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"7755782587EC9D9D736EE517C79FB053E6818C357B1278AD9A079E8D5F429C30",
      INITP_01 => X"1B66F6A5F691EC0A85C66F1C2C7B891F93831C8C3F00B2F0805C866D80A7151A",
      INITP_02 => X"7D3DEE091F968A1A652E1A6475D6687FEB8545020D71F486376FE088BF80F68E",
      INITP_03 => X"0000000000000000AD82D06E01DE0B071BE67F019E3FAD156560EA78177A8702",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"83FF97FDDFF9FFF3B9FF8800400300228C00AFFDBFF6000512000FFE20028014",
      INIT_01 => X"5E008FFD400300121C0040031FFCFFFBE800B7F99FF3800DDC00A0009FFFFFFC",
      INIT_02 => X"31FF3FFF4003FFEC2C0037FDC00100030BFFAFFF20030012AE0010035FF67FEE",
      INIT_03 => X"D1FFD0005FF88014FC00480040017FFA980020023FFE800C540007FA9FFC7FC5",
      INIT_04 => X"93FFF002FFFDFF77F40037FC9FFDFFE594003FFEA00180066FFFBFFCA0017FB0",
      INIT_05 => X"0BFFE7FF60017FEC03FF5000DFF7801C8BFF8000BFFEFFE35C00A7FEDFFF7FD2",
      INIT_06 => X"D800A003FFFF7FD30BFF80027FF80015760037FFDFF7FFFD920057FCDFFAFFFC",
      INIT_07 => X"3DFF0FFFBFFCFFCD7FFFD7FA3FF7FFA225FFB7FFC000801A0E0098027FF97FD6",
      INIT_08 => X"D6013801A0038018040098009FFE7FDE2A0177F89FFC7FFC84007FFDC008801B",
      INIT_09 => X"E20008004001000AA5FE97FBFFFC000EE600B8009FFF000D33FE6000DFFCFFE9",
      INIT_0A => X"B80147FF9FFB7FEF0C00A0002005001ABE00BFFD80048015D5FFBFFFE0028010",
      INIT_0B => X"EA0077FC0005FFF0CC00800100007FFA2E004FFF9FFC8018E0008800BFFF0004",
      INIT_0C => X"B20028003FFD80201BFFF7FFC000FFFBF200D002C0077FE03000A7FD1FF97FB5",
      INIT_0D => X"50008803FFFD7FBB85FFE8003FFA00212FFF70029FF8FF970C0067FE9FFC8017",
      INIT_0E => X"D7FF67FFDFF680139C0147FD8004FFE7F7FF68001FFD80112400480020000017",
      INIT_0F => X"C60057FB80007FEB01FF90005FFF0012EDFFBFFFDFFD8018DA001802DFFAFFFB",
      INIT_10 => X"9A00D7FCDFF9FFF3CE00480060050032EBFF57FF9FFE8013F200D0011FFA8030",
      INIT_11 => X"7E00D7F79FFAFFE403FF20019FFA7FF4F1FFB80000040007CC009800C0048006",
      INIT_12 => X"2200B0027FF67FFB21FF6FFE20047FE2DFFE97FD3FFB001DEA007000FFFC000C",
      INIT_13 => X"DBFFE8014005FFE4D000B8007FF87FDE69FE2802FFF9FFBD1600480120020003",
      INIT_14 => X"5BFFAFFD5FF8FFCADBFF87FD1FFE00062DFF10038003000C11FFBFFF1FFD7FE1",
      INIT_15 => X"11FEA0053FF8FFA2A0001000FFFE0042560087FDA002000827FED8011FF60028",
      INIT_16 => X"200077FEBFFCFFF6C00017FEBFF9801BD80040006002000B300057FC00060026",
      INIT_17 => X"03FF5FFEBFFBFFFB3E002FFEFFFD7FF3B9FF78019FF5800D2C0098016005FFF9",
      INIT_18 => X"3A014FFEBFFA7FFB15FFF7FFA00400156000A0025FFD7FE93200D001A0040009",
      INIT_19 => X"33FF9001BFFE7FD40BFF9801600280156FFFD804E005002D37FEC7FC60020006",
      INIT_1A => X"FC0097FEBFFE80065E0027FBFFFBFFB56400B8015FFC7FCF12002FFCDFFFFFB1",
      INIT_1B => X"18007FFEA001FFE6D5FE50019FF9000D53FFAFFF5FFAFFE614009002A004FFF2",
      INIT_1C => X"02000001A002FFF3FDFF5FFB7FFC80282000500080027FEE4A00C8005FFCFFE8",
      INIT_1D => X"9200A800DFF97FE4D0003000E003800BD5FF57FE4002001C3BFF98011FFA8016",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 13) => B"00",
      ADDRARDADDR(12 downto 6) => addra(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"000000",
      ADDRBWRADDR(14 downto 13) => B"00",
      ADDRBWRADDR(12 downto 6) => addra(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"100000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 24) => dina(34 downto 27),
      DINADIN(23 downto 16) => dina(25 downto 18),
      DINADIN(15 downto 8) => dina(16 downto 9),
      DINADIN(7 downto 0) => dina(7 downto 0),
      DINBDIN(31 downto 24) => dina(70 downto 63),
      DINBDIN(23 downto 16) => dina(61 downto 54),
      DINBDIN(15 downto 8) => dina(52 downto 45),
      DINBDIN(7 downto 0) => dina(43 downto 36),
      DINPADINP(3) => dina(35),
      DINPADINP(2) => dina(26),
      DINPADINP(1) => dina(17),
      DINPADINP(0) => dina(8),
      DINPBDINP(3) => dina(71),
      DINPBDINP(2) => dina(62),
      DINPBDINP(1) => dina(53),
      DINPBDINP(0) => dina(44),
      DOUTADOUT(31 downto 24) => douta(34 downto 27),
      DOUTADOUT(23 downto 16) => douta(25 downto 18),
      DOUTADOUT(15 downto 8) => douta(16 downto 9),
      DOUTADOUT(7 downto 0) => douta(7 downto 0),
      DOUTBDOUT(31 downto 24) => douta(70 downto 63),
      DOUTBDOUT(23 downto 16) => douta(61 downto 54),
      DOUTBDOUT(15 downto 8) => douta(52 downto 45),
      DOUTBDOUT(7 downto 0) => douta(43 downto 36),
      DOUTPADOUTP(3) => douta(35),
      DOUTPADOUTP(2) => douta(26),
      DOUTPADOUTP(1) => douta(17),
      DOUTPADOUTP(0) => douta(8),
      DOUTPBDOUTP(3) => douta(71),
      DOUTPBDOUTP(2) => douta(62),
      DOUTPBDOUTP(1) => douta(53),
      DOUTPBDOUTP(0) => douta(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ena,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "MLO";
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"CAC126CED10E320B02CF67C502002E02F00F3B25CE15FAE42AAA370AE2DD162A",
      INITP_01 => X"ADE83DC5F2F21919C2F2C636C7CF0FC23A3DF7F8A9A6EB3DEBDCF6C9FE1AF604",
      INITP_02 => X"F1389F1FDE09DE3EABF53B2627DB9F0FF063C1C2ECE8D8C7103B3EEA20E830EA",
      INITP_03 => X"000000000000000031E2BAE9CE22CEF91B26C2FACBE7EAF11E32E2353909F608",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFE7FEA0033FF100FFC0000FFB0016000058004001FFF6FF0037FF3FFA3FFF00",
      INIT_01 => X"00B3FF1FFB7FF0FFFFD3FFDFFDFFFF0000B7FFD005FFFDFF002000AFFEBFFCFF",
      INIT_02 => X"FFF4001FFF7FFE00008C004001C00000FFD7FF2FFF7FFA00FF43FF60034001FF",
      INIT_03 => X"FF0BFF8001000DFF001000DFFCFFFEFF0023FEFFFEBFF0FF0023FF4007401000",
      INIT_04 => X"00440160033FEEFF008000E008C010FF0067FFEFF2FFF2FF006800D0097FE600",
      INIT_05 => X"001000F0013FFC00FF58002FF5FFE7000003FF50013FE9FFFFD0003000400500",
      INIT_06 => X"FF740010050004FF001C00CFF7FFF2FF0067FFD0037FFAFF00EC001FFE7FEFFF",
      INIT_07 => X"FFE0001FFFFFDD00FFE001200800140000AFFFD000FFE500FF0C009FFA7FF000",
      INIT_08 => X"FF73FE3FFC3FE8FF007800EFFE7FDDFFFFCBFFB006FFEE00007C001000801B00",
      INIT_09 => X"FFCBFFAFFEFFF6FFFF9400DFF3C01100FFEFFF5002BFFEFFFF58005FF0C00900",
      INIT_0A => X"FFC7FF0FFD400500FFFBFF70053FEF00FF8BFF6FFA7FFBFF0043FF9FFD4005FF",
      INIT_0B => X"0047FF1FF53FECFF002FFFBFFDC008FFFFABFF70027FFD00FFBFFF8FFD8005FF",
      INIT_0C => X"FFA8006001FFEA00FFEC00CFFE3FFA000074004FFFBFE2FFFF740190077FF900",
      INIT_0D => X"FFEC0030037FF2FFFF73FF6000FFECFFFF3C00F004FFE8000047FF4000FFF900",
      INIT_0E => X"FFE7FDE002FFF2FFFFE7FE1004FFF4FF000C006FFE4002FF0054009FFE400600",
      INIT_0F => X"FFCFFFDFF8C00200FF93FFDFFFC0030000B3FCFFFEC008FFFFC0010001000BFF",
      INIT_10 => X"00DFFFE0024004FFFF3FFF0FF54002FF0047FF2002C007FFFF83FE9FFDFFEBFF",
      INIT_11 => X"0034007004C00100001BFF1FFB7FF2000037FF5FFFBFF5FFFFCFFFAFFD3FFEFF",
      INIT_12 => X"FF9FFE9FFAC00100FFC3FF7FFF401100FF90012FFC4004FFFFDC0090013FFCFF",
      INIT_13 => X"FF9BFFC0020002FF001BFE4010FFEBFFFF28026003000600FFB0003002FFF500",
      INIT_14 => X"00FBFFE001BFE000FFC000EFF43FFAFFFF7C00FFFAFFFC000034002FFF3FF900",
      INIT_15 => X"FFFFFE5FFEFFEC00FF53FED001C00500001BFE6FFF3FF100003BFF6004BFFE00",
      INIT_16 => X"FFB4009FFD3FF800007C001FFD4004FFFFF0009FFCBFFCFF004BFFEFF63FF600",
      INIT_17 => X"FFDFFF2000800500000BFFAFFE800E00FFB4009FF3FFFBFF0064009FFFBFFA00",
      INIT_18 => X"0027FFEFFE000700002C006FFF000000FFC7FE6005BFF1FF0060006FFC400600",
      INIT_19 => X"0004004FFCBFF6000047FF1002FFFB00FF8FFF80063FFEFF00FFFFD009800E00",
      INIT_1A => X"FFE4004FFEFFF5FFFFEFFFD0063FFB00FF3FFE8FF5FFE9FFFFE7FFD00C400200",
      INIT_1B => X"003C001FFF3FF7000023FF9004FFECFFFF4400C005BFFD00FFC7FF7FFF7FFB00",
      INIT_1C => X"FFF800FFFF3FFE000043FF5001BFF4FFFFF8006FFDBFFC00FF67FF8FF9400C00",
      INIT_1D => X"005BFE9005400CFFFF97FFB005FFF7FFFF83FF7FFF7FFFFFFFC3FF0FFF001A00",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 13) => B"00",
      ADDRARDADDR(12 downto 6) => addra(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"000000",
      ADDRBWRADDR(14 downto 13) => B"00",
      ADDRBWRADDR(12 downto 6) => addra(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"100000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 24) => dina(34 downto 27),
      DINADIN(23 downto 16) => dina(25 downto 18),
      DINADIN(15 downto 8) => dina(16 downto 9),
      DINADIN(7 downto 0) => dina(7 downto 0),
      DINBDIN(31 downto 24) => dina(70 downto 63),
      DINBDIN(23 downto 16) => dina(61 downto 54),
      DINBDIN(15 downto 8) => dina(52 downto 45),
      DINBDIN(7 downto 0) => dina(43 downto 36),
      DINPADINP(3) => dina(35),
      DINPADINP(2) => dina(26),
      DINPADINP(1) => dina(17),
      DINPADINP(0) => dina(8),
      DINPBDINP(3) => dina(71),
      DINPBDINP(2) => dina(62),
      DINPBDINP(1) => dina(53),
      DINPBDINP(0) => dina(44),
      DOUTADOUT(31 downto 24) => douta(34 downto 27),
      DOUTADOUT(23 downto 16) => douta(25 downto 18),
      DOUTADOUT(15 downto 8) => douta(16 downto 9),
      DOUTADOUT(7 downto 0) => douta(7 downto 0),
      DOUTBDOUT(31 downto 24) => douta(70 downto 63),
      DOUTBDOUT(23 downto 16) => douta(61 downto 54),
      DOUTBDOUT(15 downto 8) => douta(52 downto 45),
      DOUTBDOUT(7 downto 0) => douta(43 downto 36),
      DOUTPADOUTP(3) => douta(35),
      DOUTPADOUTP(2) => douta(26),
      DOUTPADOUTP(1) => douta(17),
      DOUTPADOUTP(0) => douta(8),
      DOUTPBDOUTP(3) => douta(71),
      DOUTPBDOUTP(2) => douta(62),
      DOUTPBDOUTP(1) => douta(53),
      DOUTPBDOUTP(0) => douta(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ena,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "MLO";
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"F77201FE05486B6F67CEE8E912A4C758491761721D029D6FE286F865CD15C3CA",
      INITP_01 => X"9CE8E3C8CD10117A787FFA9E8C61E81A7E857F78D774898B92DE657C6DD87BFB",
      INITP_02 => X"12F396E2726680C413EA9E6996FA7A9F8E607EE6ED84DD801313056063CF7EC9",
      INITP_03 => X"00000000000000007D65F8E17A5307E3167A8F12EB6B8CE3E4E317021316738E",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FBFF28057FFFFFDA2600F7FC9FFEFF99F7FFC802C003FFF3C7FF500020058000",
      INIT_01 => X"73FF40010003801560007803BFF8807EEBFF87FF801100262FFFC0007FFFFFF9",
      INIT_02 => X"1A002FFF9FFDFFE828005800E00C0004CC008FFF3FFDFFF043FEF801DFF4FF83",
      INIT_03 => X"41FFD002E001FFBA280077FFDFFDFFFC2DFF4801E0057FEA69FF57FB4002801D",
      INIT_04 => X"56002FFC8000000EF4006800BFFE0013AFFF98021FF7FFD767FF37FBC0030020",
      INIT_05 => X"2BFF70019FF9FFF9BFFFD800FFFC8017A7FFB80220048018A9FF380100077FF7",
      INIT_06 => X"3000B800FFFF7FD61BFFF800400080014FFFA8018013FFFD07FFA8009FFA7FDC",
      INIT_07 => X"DFFFF7FC1FEEFFE77BFF07FE4000002F1000980100037FB2F3FFDFFE7FF9802F",
      INIT_08 => X"05FFD8017FFB7FD5E7FFFFFD0009800363FF97FF20077FA9EFFF3FFCA001FFD2",
      INIT_09 => X"F60077FF8002000CCFFFCFFBFFF3003D23FF50015FFD7FF829FF97FBBFF5801A",
      INIT_0A => X"97FFC7FCFFF7FFC905FF2FFD3FFC000BFA0020020005FFD0D4002800A0017FF1",
      INIT_0B => X"13FF4FFE5FEE000BE0005800BFFCFFF661FFCFFE3FEEFFB52BFF77FEE0050000",
      INIT_0C => X"80001000FFE9002019FFC8008003FFFA99FF7800E008001B8E0047F7C0078023",
      INIT_0D => X"57FF07FD0005001C51FFD7FE9FF9FFB9D9FF6FFC000A803DD6003FFF3FF98003",
      INIT_0E => X"D9FFF802BFFC7FC928002FFB600C000A28005FFF4007FFFA09FFC7FE40010010",
      INIT_0F => X"640067FBBFF30002EDFFE80000000016F3FF6804C00B7FD6C9FFF801C002005E",
      INIT_10 => X"29FFD0014008FFE2CDFFF8043FFE7FE935FFF7FFDFFF000E9DFFE80100077FFB",
      INIT_11 => X"100007FE0000FFFE2E0027FD40077FF9220048015FFC7FE12DFFE80180008006",
      INIT_12 => X"E9FF98023FF57FD7EC0060005FFE8009F7FF67FDFFF4FFC7E400080160030018",
      INIT_13 => X"FC007000DFFE800595FFE001A01D004141FFA7FDDFF2001CE7FF6800FFFD800C",
      INIT_14 => X"C2009FFFFFEF8019B1FF4FFF8004003F41FF6FFD20050006E40047FF5FFF7FFE",
      INIT_15 => X"A80037FFC0077FFE81FF6001E0090003600077FFDFEE002129FFA0036004FFE3",
      INIT_16 => X"27FFEFFF6005000309FFA0007FF98010E000300080010012A1FFC000DFFE801C",
      INIT_17 => X"100037FEA0058012E3FFDFFE00007FB850007FFF1FFA002AEDFFE800A0070006",
      INIT_18 => X"480037FF8001FFFD10006FFF7FFF00192DFF1FFE60157FD6A00028015FF9000A",
      INIT_19 => X"ADFF7804FFFE801CE9FF5001E003FFEEB20097FC3FFE7FF68C00800120188016",
      INIT_1A => X"E9FFE000A001FFF469FF5002C001FFFC700068015FFC002BDBFF98028002FFF2",
      INIT_1B => X"26003FFF9FFB800457FF0FFFC00A800DDE001002DFEDFFF818007FFF40028012",
      INIT_1C => X"39FF3FFEC002800847FFA7FE6005FF8F16006800FFFB7FFED7FF1000E011FFFE",
      INIT_1D => X"57FF4FFF1FFAFFF63BFF5000DFF77FCAE5FF0FFA8005804AF9FF7000A0097FFB",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 13) => B"00",
      ADDRARDADDR(12 downto 6) => addra(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"000000",
      ADDRBWRADDR(14 downto 13) => B"00",
      ADDRBWRADDR(12 downto 6) => addra(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"100000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 24) => dina(34 downto 27),
      DINADIN(23 downto 16) => dina(25 downto 18),
      DINADIN(15 downto 8) => dina(16 downto 9),
      DINADIN(7 downto 0) => dina(7 downto 0),
      DINBDIN(31 downto 24) => dina(70 downto 63),
      DINBDIN(23 downto 16) => dina(61 downto 54),
      DINBDIN(15 downto 8) => dina(52 downto 45),
      DINBDIN(7 downto 0) => dina(43 downto 36),
      DINPADINP(3) => dina(35),
      DINPADINP(2) => dina(26),
      DINPADINP(1) => dina(17),
      DINPADINP(0) => dina(8),
      DINPBDINP(3) => dina(71),
      DINPBDINP(2) => dina(62),
      DINPBDINP(1) => dina(53),
      DINPBDINP(0) => dina(44),
      DOUTADOUT(31 downto 24) => douta(34 downto 27),
      DOUTADOUT(23 downto 16) => douta(25 downto 18),
      DOUTADOUT(15 downto 8) => douta(16 downto 9),
      DOUTADOUT(7 downto 0) => douta(7 downto 0),
      DOUTBDOUT(31 downto 24) => douta(70 downto 63),
      DOUTBDOUT(23 downto 16) => douta(61 downto 54),
      DOUTBDOUT(15 downto 8) => douta(52 downto 45),
      DOUTBDOUT(7 downto 0) => douta(43 downto 36),
      DOUTPADOUTP(3) => douta(35),
      DOUTPADOUTP(2) => douta(26),
      DOUTPADOUTP(1) => douta(17),
      DOUTPADOUTP(0) => douta(8),
      DOUTPBDOUTP(3) => douta(71),
      DOUTPBDOUTP(2) => douta(62),
      DOUTPBDOUTP(1) => douta(53),
      DOUTPBDOUTP(0) => douta(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => ena,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => sleep,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      clka => clka,
      dina(71 downto 0) => dina(71 downto 0),
      douta(71 downto 0) => douta(71 downto 0),
      ena => ena,
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      clka => clka,
      dina(71 downto 0) => dina(71 downto 0),
      douta(71 downto 0) => douta(71 downto 0),
      ena => ena,
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      clka => clka,
      dina(71 downto 0) => dina(71 downto 0),
      douta(71 downto 0) => douta(71 downto 0),
      ena => ena,
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized10\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized10\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized10\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized10\
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      clka => clka,
      dina(71 downto 0) => dina(71 downto 0),
      douta(71 downto 0) => douta(71 downto 0),
      ena => ena,
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized11\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized11\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized11\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized11\
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      clka => clka,
      dina(71 downto 0) => dina(71 downto 0),
      douta(71 downto 0) => douta(71 downto 0),
      ena => ena,
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized12\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized12\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized12\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized12\
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      clka => clka,
      dina(71 downto 0) => dina(71 downto 0),
      douta(71 downto 0) => douta(71 downto 0),
      ena => ena,
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized13\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized13\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized13\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized13\
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      clka => clka,
      dina(71 downto 0) => dina(71 downto 0),
      douta(71 downto 0) => douta(71 downto 0),
      ena => ena,
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized14\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized14\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized14\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized14\
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      clka => clka,
      dina(71 downto 0) => dina(71 downto 0),
      douta(71 downto 0) => douta(71 downto 0),
      ena => ena,
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized15\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized15\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized15\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized15\
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      clka => clka,
      dina(71 downto 0) => dina(71 downto 0),
      douta(71 downto 0) => douta(71 downto 0),
      ena => ena,
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized16\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized16\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized16\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized16\
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      clka => clka,
      dina(71 downto 0) => dina(71 downto 0),
      douta(71 downto 0) => douta(71 downto 0),
      ena => ena,
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized17\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 47 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 47 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized17\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized17\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized17\
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      clka => clka,
      dina(47 downto 0) => dina(47 downto 0),
      douta(47 downto 0) => douta(47 downto 0),
      ena => ena,
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      clka => clka,
      dina(71 downto 0) => dina(71 downto 0),
      douta(71 downto 0) => douta(71 downto 0),
      ena => ena,
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      clka => clka,
      dina(71 downto 0) => dina(71 downto 0),
      douta(71 downto 0) => douta(71 downto 0),
      ena => ena,
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      clka => clka,
      dina(71 downto 0) => dina(71 downto 0),
      douta(71 downto 0) => douta(71 downto 0),
      ena => ena,
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      clka => clka,
      dina(71 downto 0) => dina(71 downto 0),
      douta(71 downto 0) => douta(71 downto 0),
      ena => ena,
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      clka => clka,
      dina(71 downto 0) => dina(71 downto 0),
      douta(71 downto 0) => douta(71 downto 0),
      ena => ena,
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      clka => clka,
      dina(71 downto 0) => dina(71 downto 0),
      douta(71 downto 0) => douta(71 downto 0),
      ena => ena,
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      clka => clka,
      dina(71 downto 0) => dina(71 downto 0),
      douta(71 downto 0) => douta(71 downto 0),
      ena => ena,
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      clka => clka,
      dina(71 downto 0) => dina(71 downto 0),
      douta(71 downto 0) => douta(71 downto 0),
      ena => ena,
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 1343 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1343 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      clka => clka,
      dina(71 downto 0) => dina(71 downto 0),
      douta(71 downto 0) => douta(71 downto 0),
      ena => ena,
      sleep => sleep,
      wea(0) => wea(0)
    );
\ramloop[10].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      clka => clka,
      dina(71 downto 0) => dina(791 downto 720),
      douta(71 downto 0) => douta(791 downto 720),
      ena => ena,
      sleep => sleep,
      wea(0) => wea(0)
    );
\ramloop[11].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized10\
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      clka => clka,
      dina(71 downto 0) => dina(863 downto 792),
      douta(71 downto 0) => douta(863 downto 792),
      ena => ena,
      sleep => sleep,
      wea(0) => wea(0)
    );
\ramloop[12].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized11\
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      clka => clka,
      dina(71 downto 0) => dina(935 downto 864),
      douta(71 downto 0) => douta(935 downto 864),
      ena => ena,
      sleep => sleep,
      wea(0) => wea(0)
    );
\ramloop[13].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized12\
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      clka => clka,
      dina(71 downto 0) => dina(1007 downto 936),
      douta(71 downto 0) => douta(1007 downto 936),
      ena => ena,
      sleep => sleep,
      wea(0) => wea(0)
    );
\ramloop[14].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized13\
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      clka => clka,
      dina(71 downto 0) => dina(1079 downto 1008),
      douta(71 downto 0) => douta(1079 downto 1008),
      ena => ena,
      sleep => sleep,
      wea(0) => wea(0)
    );
\ramloop[15].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized14\
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      clka => clka,
      dina(71 downto 0) => dina(1151 downto 1080),
      douta(71 downto 0) => douta(1151 downto 1080),
      ena => ena,
      sleep => sleep,
      wea(0) => wea(0)
    );
\ramloop[16].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized15\
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      clka => clka,
      dina(71 downto 0) => dina(1223 downto 1152),
      douta(71 downto 0) => douta(1223 downto 1152),
      ena => ena,
      sleep => sleep,
      wea(0) => wea(0)
    );
\ramloop[17].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized16\
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      clka => clka,
      dina(71 downto 0) => dina(1295 downto 1224),
      douta(71 downto 0) => douta(1295 downto 1224),
      ena => ena,
      sleep => sleep,
      wea(0) => wea(0)
    );
\ramloop[18].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized17\
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      clka => clka,
      dina(47 downto 0) => dina(1343 downto 1296),
      douta(47 downto 0) => douta(1343 downto 1296),
      ena => ena,
      sleep => sleep,
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      clka => clka,
      dina(71 downto 0) => dina(143 downto 72),
      douta(71 downto 0) => douta(143 downto 72),
      ena => ena,
      sleep => sleep,
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      clka => clka,
      dina(71 downto 0) => dina(215 downto 144),
      douta(71 downto 0) => douta(215 downto 144),
      ena => ena,
      sleep => sleep,
      wea(0) => wea(0)
    );
\ramloop[3].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      clka => clka,
      dina(71 downto 0) => dina(287 downto 216),
      douta(71 downto 0) => douta(287 downto 216),
      ena => ena,
      sleep => sleep,
      wea(0) => wea(0)
    );
\ramloop[4].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      clka => clka,
      dina(71 downto 0) => dina(359 downto 288),
      douta(71 downto 0) => douta(359 downto 288),
      ena => ena,
      sleep => sleep,
      wea(0) => wea(0)
    );
\ramloop[5].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      clka => clka,
      dina(71 downto 0) => dina(431 downto 360),
      douta(71 downto 0) => douta(431 downto 360),
      ena => ena,
      sleep => sleep,
      wea(0) => wea(0)
    );
\ramloop[6].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      clka => clka,
      dina(71 downto 0) => dina(503 downto 432),
      douta(71 downto 0) => douta(503 downto 432),
      ena => ena,
      sleep => sleep,
      wea(0) => wea(0)
    );
\ramloop[7].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      clka => clka,
      dina(71 downto 0) => dina(575 downto 504),
      douta(71 downto 0) => douta(575 downto 504),
      ena => ena,
      sleep => sleep,
      wea(0) => wea(0)
    );
\ramloop[8].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      clka => clka,
      dina(71 downto 0) => dina(647 downto 576),
      douta(71 downto 0) => douta(647 downto 576),
      ena => ena,
      sleep => sleep,
      wea(0) => wea(0)
    );
\ramloop[9].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      clka => clka,
      dina(71 downto 0) => dina(719 downto 648),
      douta(71 downto 0) => douta(719 downto 648),
      ena => ena,
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 1343 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1343 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      clka => clka,
      dina(1343 downto 0) => dina(1343 downto 0),
      douta(1343 downto 0) => douta(1343 downto 0),
      ena => ena,
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 1343 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    sleep : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1343 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      clka => clka,
      dina(1343 downto 0) => dina(1343 downto 0),
      douta(1343 downto 0) => douta(1343 downto 0),
      ena => ena,
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1343 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 1343 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 1343 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 1343 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 1343 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 1343 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 7;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 7;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "19";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     120.279688 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "zynquplus";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "fc1_weights_bram.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "fc1_weights_bram.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 120;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 120;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1344;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1344;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 120;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 120;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1344;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1344;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "zynquplus";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(1343) <= \<const0>\;
  doutb(1342) <= \<const0>\;
  doutb(1341) <= \<const0>\;
  doutb(1340) <= \<const0>\;
  doutb(1339) <= \<const0>\;
  doutb(1338) <= \<const0>\;
  doutb(1337) <= \<const0>\;
  doutb(1336) <= \<const0>\;
  doutb(1335) <= \<const0>\;
  doutb(1334) <= \<const0>\;
  doutb(1333) <= \<const0>\;
  doutb(1332) <= \<const0>\;
  doutb(1331) <= \<const0>\;
  doutb(1330) <= \<const0>\;
  doutb(1329) <= \<const0>\;
  doutb(1328) <= \<const0>\;
  doutb(1327) <= \<const0>\;
  doutb(1326) <= \<const0>\;
  doutb(1325) <= \<const0>\;
  doutb(1324) <= \<const0>\;
  doutb(1323) <= \<const0>\;
  doutb(1322) <= \<const0>\;
  doutb(1321) <= \<const0>\;
  doutb(1320) <= \<const0>\;
  doutb(1319) <= \<const0>\;
  doutb(1318) <= \<const0>\;
  doutb(1317) <= \<const0>\;
  doutb(1316) <= \<const0>\;
  doutb(1315) <= \<const0>\;
  doutb(1314) <= \<const0>\;
  doutb(1313) <= \<const0>\;
  doutb(1312) <= \<const0>\;
  doutb(1311) <= \<const0>\;
  doutb(1310) <= \<const0>\;
  doutb(1309) <= \<const0>\;
  doutb(1308) <= \<const0>\;
  doutb(1307) <= \<const0>\;
  doutb(1306) <= \<const0>\;
  doutb(1305) <= \<const0>\;
  doutb(1304) <= \<const0>\;
  doutb(1303) <= \<const0>\;
  doutb(1302) <= \<const0>\;
  doutb(1301) <= \<const0>\;
  doutb(1300) <= \<const0>\;
  doutb(1299) <= \<const0>\;
  doutb(1298) <= \<const0>\;
  doutb(1297) <= \<const0>\;
  doutb(1296) <= \<const0>\;
  doutb(1295) <= \<const0>\;
  doutb(1294) <= \<const0>\;
  doutb(1293) <= \<const0>\;
  doutb(1292) <= \<const0>\;
  doutb(1291) <= \<const0>\;
  doutb(1290) <= \<const0>\;
  doutb(1289) <= \<const0>\;
  doutb(1288) <= \<const0>\;
  doutb(1287) <= \<const0>\;
  doutb(1286) <= \<const0>\;
  doutb(1285) <= \<const0>\;
  doutb(1284) <= \<const0>\;
  doutb(1283) <= \<const0>\;
  doutb(1282) <= \<const0>\;
  doutb(1281) <= \<const0>\;
  doutb(1280) <= \<const0>\;
  doutb(1279) <= \<const0>\;
  doutb(1278) <= \<const0>\;
  doutb(1277) <= \<const0>\;
  doutb(1276) <= \<const0>\;
  doutb(1275) <= \<const0>\;
  doutb(1274) <= \<const0>\;
  doutb(1273) <= \<const0>\;
  doutb(1272) <= \<const0>\;
  doutb(1271) <= \<const0>\;
  doutb(1270) <= \<const0>\;
  doutb(1269) <= \<const0>\;
  doutb(1268) <= \<const0>\;
  doutb(1267) <= \<const0>\;
  doutb(1266) <= \<const0>\;
  doutb(1265) <= \<const0>\;
  doutb(1264) <= \<const0>\;
  doutb(1263) <= \<const0>\;
  doutb(1262) <= \<const0>\;
  doutb(1261) <= \<const0>\;
  doutb(1260) <= \<const0>\;
  doutb(1259) <= \<const0>\;
  doutb(1258) <= \<const0>\;
  doutb(1257) <= \<const0>\;
  doutb(1256) <= \<const0>\;
  doutb(1255) <= \<const0>\;
  doutb(1254) <= \<const0>\;
  doutb(1253) <= \<const0>\;
  doutb(1252) <= \<const0>\;
  doutb(1251) <= \<const0>\;
  doutb(1250) <= \<const0>\;
  doutb(1249) <= \<const0>\;
  doutb(1248) <= \<const0>\;
  doutb(1247) <= \<const0>\;
  doutb(1246) <= \<const0>\;
  doutb(1245) <= \<const0>\;
  doutb(1244) <= \<const0>\;
  doutb(1243) <= \<const0>\;
  doutb(1242) <= \<const0>\;
  doutb(1241) <= \<const0>\;
  doutb(1240) <= \<const0>\;
  doutb(1239) <= \<const0>\;
  doutb(1238) <= \<const0>\;
  doutb(1237) <= \<const0>\;
  doutb(1236) <= \<const0>\;
  doutb(1235) <= \<const0>\;
  doutb(1234) <= \<const0>\;
  doutb(1233) <= \<const0>\;
  doutb(1232) <= \<const0>\;
  doutb(1231) <= \<const0>\;
  doutb(1230) <= \<const0>\;
  doutb(1229) <= \<const0>\;
  doutb(1228) <= \<const0>\;
  doutb(1227) <= \<const0>\;
  doutb(1226) <= \<const0>\;
  doutb(1225) <= \<const0>\;
  doutb(1224) <= \<const0>\;
  doutb(1223) <= \<const0>\;
  doutb(1222) <= \<const0>\;
  doutb(1221) <= \<const0>\;
  doutb(1220) <= \<const0>\;
  doutb(1219) <= \<const0>\;
  doutb(1218) <= \<const0>\;
  doutb(1217) <= \<const0>\;
  doutb(1216) <= \<const0>\;
  doutb(1215) <= \<const0>\;
  doutb(1214) <= \<const0>\;
  doutb(1213) <= \<const0>\;
  doutb(1212) <= \<const0>\;
  doutb(1211) <= \<const0>\;
  doutb(1210) <= \<const0>\;
  doutb(1209) <= \<const0>\;
  doutb(1208) <= \<const0>\;
  doutb(1207) <= \<const0>\;
  doutb(1206) <= \<const0>\;
  doutb(1205) <= \<const0>\;
  doutb(1204) <= \<const0>\;
  doutb(1203) <= \<const0>\;
  doutb(1202) <= \<const0>\;
  doutb(1201) <= \<const0>\;
  doutb(1200) <= \<const0>\;
  doutb(1199) <= \<const0>\;
  doutb(1198) <= \<const0>\;
  doutb(1197) <= \<const0>\;
  doutb(1196) <= \<const0>\;
  doutb(1195) <= \<const0>\;
  doutb(1194) <= \<const0>\;
  doutb(1193) <= \<const0>\;
  doutb(1192) <= \<const0>\;
  doutb(1191) <= \<const0>\;
  doutb(1190) <= \<const0>\;
  doutb(1189) <= \<const0>\;
  doutb(1188) <= \<const0>\;
  doutb(1187) <= \<const0>\;
  doutb(1186) <= \<const0>\;
  doutb(1185) <= \<const0>\;
  doutb(1184) <= \<const0>\;
  doutb(1183) <= \<const0>\;
  doutb(1182) <= \<const0>\;
  doutb(1181) <= \<const0>\;
  doutb(1180) <= \<const0>\;
  doutb(1179) <= \<const0>\;
  doutb(1178) <= \<const0>\;
  doutb(1177) <= \<const0>\;
  doutb(1176) <= \<const0>\;
  doutb(1175) <= \<const0>\;
  doutb(1174) <= \<const0>\;
  doutb(1173) <= \<const0>\;
  doutb(1172) <= \<const0>\;
  doutb(1171) <= \<const0>\;
  doutb(1170) <= \<const0>\;
  doutb(1169) <= \<const0>\;
  doutb(1168) <= \<const0>\;
  doutb(1167) <= \<const0>\;
  doutb(1166) <= \<const0>\;
  doutb(1165) <= \<const0>\;
  doutb(1164) <= \<const0>\;
  doutb(1163) <= \<const0>\;
  doutb(1162) <= \<const0>\;
  doutb(1161) <= \<const0>\;
  doutb(1160) <= \<const0>\;
  doutb(1159) <= \<const0>\;
  doutb(1158) <= \<const0>\;
  doutb(1157) <= \<const0>\;
  doutb(1156) <= \<const0>\;
  doutb(1155) <= \<const0>\;
  doutb(1154) <= \<const0>\;
  doutb(1153) <= \<const0>\;
  doutb(1152) <= \<const0>\;
  doutb(1151) <= \<const0>\;
  doutb(1150) <= \<const0>\;
  doutb(1149) <= \<const0>\;
  doutb(1148) <= \<const0>\;
  doutb(1147) <= \<const0>\;
  doutb(1146) <= \<const0>\;
  doutb(1145) <= \<const0>\;
  doutb(1144) <= \<const0>\;
  doutb(1143) <= \<const0>\;
  doutb(1142) <= \<const0>\;
  doutb(1141) <= \<const0>\;
  doutb(1140) <= \<const0>\;
  doutb(1139) <= \<const0>\;
  doutb(1138) <= \<const0>\;
  doutb(1137) <= \<const0>\;
  doutb(1136) <= \<const0>\;
  doutb(1135) <= \<const0>\;
  doutb(1134) <= \<const0>\;
  doutb(1133) <= \<const0>\;
  doutb(1132) <= \<const0>\;
  doutb(1131) <= \<const0>\;
  doutb(1130) <= \<const0>\;
  doutb(1129) <= \<const0>\;
  doutb(1128) <= \<const0>\;
  doutb(1127) <= \<const0>\;
  doutb(1126) <= \<const0>\;
  doutb(1125) <= \<const0>\;
  doutb(1124) <= \<const0>\;
  doutb(1123) <= \<const0>\;
  doutb(1122) <= \<const0>\;
  doutb(1121) <= \<const0>\;
  doutb(1120) <= \<const0>\;
  doutb(1119) <= \<const0>\;
  doutb(1118) <= \<const0>\;
  doutb(1117) <= \<const0>\;
  doutb(1116) <= \<const0>\;
  doutb(1115) <= \<const0>\;
  doutb(1114) <= \<const0>\;
  doutb(1113) <= \<const0>\;
  doutb(1112) <= \<const0>\;
  doutb(1111) <= \<const0>\;
  doutb(1110) <= \<const0>\;
  doutb(1109) <= \<const0>\;
  doutb(1108) <= \<const0>\;
  doutb(1107) <= \<const0>\;
  doutb(1106) <= \<const0>\;
  doutb(1105) <= \<const0>\;
  doutb(1104) <= \<const0>\;
  doutb(1103) <= \<const0>\;
  doutb(1102) <= \<const0>\;
  doutb(1101) <= \<const0>\;
  doutb(1100) <= \<const0>\;
  doutb(1099) <= \<const0>\;
  doutb(1098) <= \<const0>\;
  doutb(1097) <= \<const0>\;
  doutb(1096) <= \<const0>\;
  doutb(1095) <= \<const0>\;
  doutb(1094) <= \<const0>\;
  doutb(1093) <= \<const0>\;
  doutb(1092) <= \<const0>\;
  doutb(1091) <= \<const0>\;
  doutb(1090) <= \<const0>\;
  doutb(1089) <= \<const0>\;
  doutb(1088) <= \<const0>\;
  doutb(1087) <= \<const0>\;
  doutb(1086) <= \<const0>\;
  doutb(1085) <= \<const0>\;
  doutb(1084) <= \<const0>\;
  doutb(1083) <= \<const0>\;
  doutb(1082) <= \<const0>\;
  doutb(1081) <= \<const0>\;
  doutb(1080) <= \<const0>\;
  doutb(1079) <= \<const0>\;
  doutb(1078) <= \<const0>\;
  doutb(1077) <= \<const0>\;
  doutb(1076) <= \<const0>\;
  doutb(1075) <= \<const0>\;
  doutb(1074) <= \<const0>\;
  doutb(1073) <= \<const0>\;
  doutb(1072) <= \<const0>\;
  doutb(1071) <= \<const0>\;
  doutb(1070) <= \<const0>\;
  doutb(1069) <= \<const0>\;
  doutb(1068) <= \<const0>\;
  doutb(1067) <= \<const0>\;
  doutb(1066) <= \<const0>\;
  doutb(1065) <= \<const0>\;
  doutb(1064) <= \<const0>\;
  doutb(1063) <= \<const0>\;
  doutb(1062) <= \<const0>\;
  doutb(1061) <= \<const0>\;
  doutb(1060) <= \<const0>\;
  doutb(1059) <= \<const0>\;
  doutb(1058) <= \<const0>\;
  doutb(1057) <= \<const0>\;
  doutb(1056) <= \<const0>\;
  doutb(1055) <= \<const0>\;
  doutb(1054) <= \<const0>\;
  doutb(1053) <= \<const0>\;
  doutb(1052) <= \<const0>\;
  doutb(1051) <= \<const0>\;
  doutb(1050) <= \<const0>\;
  doutb(1049) <= \<const0>\;
  doutb(1048) <= \<const0>\;
  doutb(1047) <= \<const0>\;
  doutb(1046) <= \<const0>\;
  doutb(1045) <= \<const0>\;
  doutb(1044) <= \<const0>\;
  doutb(1043) <= \<const0>\;
  doutb(1042) <= \<const0>\;
  doutb(1041) <= \<const0>\;
  doutb(1040) <= \<const0>\;
  doutb(1039) <= \<const0>\;
  doutb(1038) <= \<const0>\;
  doutb(1037) <= \<const0>\;
  doutb(1036) <= \<const0>\;
  doutb(1035) <= \<const0>\;
  doutb(1034) <= \<const0>\;
  doutb(1033) <= \<const0>\;
  doutb(1032) <= \<const0>\;
  doutb(1031) <= \<const0>\;
  doutb(1030) <= \<const0>\;
  doutb(1029) <= \<const0>\;
  doutb(1028) <= \<const0>\;
  doutb(1027) <= \<const0>\;
  doutb(1026) <= \<const0>\;
  doutb(1025) <= \<const0>\;
  doutb(1024) <= \<const0>\;
  doutb(1023) <= \<const0>\;
  doutb(1022) <= \<const0>\;
  doutb(1021) <= \<const0>\;
  doutb(1020) <= \<const0>\;
  doutb(1019) <= \<const0>\;
  doutb(1018) <= \<const0>\;
  doutb(1017) <= \<const0>\;
  doutb(1016) <= \<const0>\;
  doutb(1015) <= \<const0>\;
  doutb(1014) <= \<const0>\;
  doutb(1013) <= \<const0>\;
  doutb(1012) <= \<const0>\;
  doutb(1011) <= \<const0>\;
  doutb(1010) <= \<const0>\;
  doutb(1009) <= \<const0>\;
  doutb(1008) <= \<const0>\;
  doutb(1007) <= \<const0>\;
  doutb(1006) <= \<const0>\;
  doutb(1005) <= \<const0>\;
  doutb(1004) <= \<const0>\;
  doutb(1003) <= \<const0>\;
  doutb(1002) <= \<const0>\;
  doutb(1001) <= \<const0>\;
  doutb(1000) <= \<const0>\;
  doutb(999) <= \<const0>\;
  doutb(998) <= \<const0>\;
  doutb(997) <= \<const0>\;
  doutb(996) <= \<const0>\;
  doutb(995) <= \<const0>\;
  doutb(994) <= \<const0>\;
  doutb(993) <= \<const0>\;
  doutb(992) <= \<const0>\;
  doutb(991) <= \<const0>\;
  doutb(990) <= \<const0>\;
  doutb(989) <= \<const0>\;
  doutb(988) <= \<const0>\;
  doutb(987) <= \<const0>\;
  doutb(986) <= \<const0>\;
  doutb(985) <= \<const0>\;
  doutb(984) <= \<const0>\;
  doutb(983) <= \<const0>\;
  doutb(982) <= \<const0>\;
  doutb(981) <= \<const0>\;
  doutb(980) <= \<const0>\;
  doutb(979) <= \<const0>\;
  doutb(978) <= \<const0>\;
  doutb(977) <= \<const0>\;
  doutb(976) <= \<const0>\;
  doutb(975) <= \<const0>\;
  doutb(974) <= \<const0>\;
  doutb(973) <= \<const0>\;
  doutb(972) <= \<const0>\;
  doutb(971) <= \<const0>\;
  doutb(970) <= \<const0>\;
  doutb(969) <= \<const0>\;
  doutb(968) <= \<const0>\;
  doutb(967) <= \<const0>\;
  doutb(966) <= \<const0>\;
  doutb(965) <= \<const0>\;
  doutb(964) <= \<const0>\;
  doutb(963) <= \<const0>\;
  doutb(962) <= \<const0>\;
  doutb(961) <= \<const0>\;
  doutb(960) <= \<const0>\;
  doutb(959) <= \<const0>\;
  doutb(958) <= \<const0>\;
  doutb(957) <= \<const0>\;
  doutb(956) <= \<const0>\;
  doutb(955) <= \<const0>\;
  doutb(954) <= \<const0>\;
  doutb(953) <= \<const0>\;
  doutb(952) <= \<const0>\;
  doutb(951) <= \<const0>\;
  doutb(950) <= \<const0>\;
  doutb(949) <= \<const0>\;
  doutb(948) <= \<const0>\;
  doutb(947) <= \<const0>\;
  doutb(946) <= \<const0>\;
  doutb(945) <= \<const0>\;
  doutb(944) <= \<const0>\;
  doutb(943) <= \<const0>\;
  doutb(942) <= \<const0>\;
  doutb(941) <= \<const0>\;
  doutb(940) <= \<const0>\;
  doutb(939) <= \<const0>\;
  doutb(938) <= \<const0>\;
  doutb(937) <= \<const0>\;
  doutb(936) <= \<const0>\;
  doutb(935) <= \<const0>\;
  doutb(934) <= \<const0>\;
  doutb(933) <= \<const0>\;
  doutb(932) <= \<const0>\;
  doutb(931) <= \<const0>\;
  doutb(930) <= \<const0>\;
  doutb(929) <= \<const0>\;
  doutb(928) <= \<const0>\;
  doutb(927) <= \<const0>\;
  doutb(926) <= \<const0>\;
  doutb(925) <= \<const0>\;
  doutb(924) <= \<const0>\;
  doutb(923) <= \<const0>\;
  doutb(922) <= \<const0>\;
  doutb(921) <= \<const0>\;
  doutb(920) <= \<const0>\;
  doutb(919) <= \<const0>\;
  doutb(918) <= \<const0>\;
  doutb(917) <= \<const0>\;
  doutb(916) <= \<const0>\;
  doutb(915) <= \<const0>\;
  doutb(914) <= \<const0>\;
  doutb(913) <= \<const0>\;
  doutb(912) <= \<const0>\;
  doutb(911) <= \<const0>\;
  doutb(910) <= \<const0>\;
  doutb(909) <= \<const0>\;
  doutb(908) <= \<const0>\;
  doutb(907) <= \<const0>\;
  doutb(906) <= \<const0>\;
  doutb(905) <= \<const0>\;
  doutb(904) <= \<const0>\;
  doutb(903) <= \<const0>\;
  doutb(902) <= \<const0>\;
  doutb(901) <= \<const0>\;
  doutb(900) <= \<const0>\;
  doutb(899) <= \<const0>\;
  doutb(898) <= \<const0>\;
  doutb(897) <= \<const0>\;
  doutb(896) <= \<const0>\;
  doutb(895) <= \<const0>\;
  doutb(894) <= \<const0>\;
  doutb(893) <= \<const0>\;
  doutb(892) <= \<const0>\;
  doutb(891) <= \<const0>\;
  doutb(890) <= \<const0>\;
  doutb(889) <= \<const0>\;
  doutb(888) <= \<const0>\;
  doutb(887) <= \<const0>\;
  doutb(886) <= \<const0>\;
  doutb(885) <= \<const0>\;
  doutb(884) <= \<const0>\;
  doutb(883) <= \<const0>\;
  doutb(882) <= \<const0>\;
  doutb(881) <= \<const0>\;
  doutb(880) <= \<const0>\;
  doutb(879) <= \<const0>\;
  doutb(878) <= \<const0>\;
  doutb(877) <= \<const0>\;
  doutb(876) <= \<const0>\;
  doutb(875) <= \<const0>\;
  doutb(874) <= \<const0>\;
  doutb(873) <= \<const0>\;
  doutb(872) <= \<const0>\;
  doutb(871) <= \<const0>\;
  doutb(870) <= \<const0>\;
  doutb(869) <= \<const0>\;
  doutb(868) <= \<const0>\;
  doutb(867) <= \<const0>\;
  doutb(866) <= \<const0>\;
  doutb(865) <= \<const0>\;
  doutb(864) <= \<const0>\;
  doutb(863) <= \<const0>\;
  doutb(862) <= \<const0>\;
  doutb(861) <= \<const0>\;
  doutb(860) <= \<const0>\;
  doutb(859) <= \<const0>\;
  doutb(858) <= \<const0>\;
  doutb(857) <= \<const0>\;
  doutb(856) <= \<const0>\;
  doutb(855) <= \<const0>\;
  doutb(854) <= \<const0>\;
  doutb(853) <= \<const0>\;
  doutb(852) <= \<const0>\;
  doutb(851) <= \<const0>\;
  doutb(850) <= \<const0>\;
  doutb(849) <= \<const0>\;
  doutb(848) <= \<const0>\;
  doutb(847) <= \<const0>\;
  doutb(846) <= \<const0>\;
  doutb(845) <= \<const0>\;
  doutb(844) <= \<const0>\;
  doutb(843) <= \<const0>\;
  doutb(842) <= \<const0>\;
  doutb(841) <= \<const0>\;
  doutb(840) <= \<const0>\;
  doutb(839) <= \<const0>\;
  doutb(838) <= \<const0>\;
  doutb(837) <= \<const0>\;
  doutb(836) <= \<const0>\;
  doutb(835) <= \<const0>\;
  doutb(834) <= \<const0>\;
  doutb(833) <= \<const0>\;
  doutb(832) <= \<const0>\;
  doutb(831) <= \<const0>\;
  doutb(830) <= \<const0>\;
  doutb(829) <= \<const0>\;
  doutb(828) <= \<const0>\;
  doutb(827) <= \<const0>\;
  doutb(826) <= \<const0>\;
  doutb(825) <= \<const0>\;
  doutb(824) <= \<const0>\;
  doutb(823) <= \<const0>\;
  doutb(822) <= \<const0>\;
  doutb(821) <= \<const0>\;
  doutb(820) <= \<const0>\;
  doutb(819) <= \<const0>\;
  doutb(818) <= \<const0>\;
  doutb(817) <= \<const0>\;
  doutb(816) <= \<const0>\;
  doutb(815) <= \<const0>\;
  doutb(814) <= \<const0>\;
  doutb(813) <= \<const0>\;
  doutb(812) <= \<const0>\;
  doutb(811) <= \<const0>\;
  doutb(810) <= \<const0>\;
  doutb(809) <= \<const0>\;
  doutb(808) <= \<const0>\;
  doutb(807) <= \<const0>\;
  doutb(806) <= \<const0>\;
  doutb(805) <= \<const0>\;
  doutb(804) <= \<const0>\;
  doutb(803) <= \<const0>\;
  doutb(802) <= \<const0>\;
  doutb(801) <= \<const0>\;
  doutb(800) <= \<const0>\;
  doutb(799) <= \<const0>\;
  doutb(798) <= \<const0>\;
  doutb(797) <= \<const0>\;
  doutb(796) <= \<const0>\;
  doutb(795) <= \<const0>\;
  doutb(794) <= \<const0>\;
  doutb(793) <= \<const0>\;
  doutb(792) <= \<const0>\;
  doutb(791) <= \<const0>\;
  doutb(790) <= \<const0>\;
  doutb(789) <= \<const0>\;
  doutb(788) <= \<const0>\;
  doutb(787) <= \<const0>\;
  doutb(786) <= \<const0>\;
  doutb(785) <= \<const0>\;
  doutb(784) <= \<const0>\;
  doutb(783) <= \<const0>\;
  doutb(782) <= \<const0>\;
  doutb(781) <= \<const0>\;
  doutb(780) <= \<const0>\;
  doutb(779) <= \<const0>\;
  doutb(778) <= \<const0>\;
  doutb(777) <= \<const0>\;
  doutb(776) <= \<const0>\;
  doutb(775) <= \<const0>\;
  doutb(774) <= \<const0>\;
  doutb(773) <= \<const0>\;
  doutb(772) <= \<const0>\;
  doutb(771) <= \<const0>\;
  doutb(770) <= \<const0>\;
  doutb(769) <= \<const0>\;
  doutb(768) <= \<const0>\;
  doutb(767) <= \<const0>\;
  doutb(766) <= \<const0>\;
  doutb(765) <= \<const0>\;
  doutb(764) <= \<const0>\;
  doutb(763) <= \<const0>\;
  doutb(762) <= \<const0>\;
  doutb(761) <= \<const0>\;
  doutb(760) <= \<const0>\;
  doutb(759) <= \<const0>\;
  doutb(758) <= \<const0>\;
  doutb(757) <= \<const0>\;
  doutb(756) <= \<const0>\;
  doutb(755) <= \<const0>\;
  doutb(754) <= \<const0>\;
  doutb(753) <= \<const0>\;
  doutb(752) <= \<const0>\;
  doutb(751) <= \<const0>\;
  doutb(750) <= \<const0>\;
  doutb(749) <= \<const0>\;
  doutb(748) <= \<const0>\;
  doutb(747) <= \<const0>\;
  doutb(746) <= \<const0>\;
  doutb(745) <= \<const0>\;
  doutb(744) <= \<const0>\;
  doutb(743) <= \<const0>\;
  doutb(742) <= \<const0>\;
  doutb(741) <= \<const0>\;
  doutb(740) <= \<const0>\;
  doutb(739) <= \<const0>\;
  doutb(738) <= \<const0>\;
  doutb(737) <= \<const0>\;
  doutb(736) <= \<const0>\;
  doutb(735) <= \<const0>\;
  doutb(734) <= \<const0>\;
  doutb(733) <= \<const0>\;
  doutb(732) <= \<const0>\;
  doutb(731) <= \<const0>\;
  doutb(730) <= \<const0>\;
  doutb(729) <= \<const0>\;
  doutb(728) <= \<const0>\;
  doutb(727) <= \<const0>\;
  doutb(726) <= \<const0>\;
  doutb(725) <= \<const0>\;
  doutb(724) <= \<const0>\;
  doutb(723) <= \<const0>\;
  doutb(722) <= \<const0>\;
  doutb(721) <= \<const0>\;
  doutb(720) <= \<const0>\;
  doutb(719) <= \<const0>\;
  doutb(718) <= \<const0>\;
  doutb(717) <= \<const0>\;
  doutb(716) <= \<const0>\;
  doutb(715) <= \<const0>\;
  doutb(714) <= \<const0>\;
  doutb(713) <= \<const0>\;
  doutb(712) <= \<const0>\;
  doutb(711) <= \<const0>\;
  doutb(710) <= \<const0>\;
  doutb(709) <= \<const0>\;
  doutb(708) <= \<const0>\;
  doutb(707) <= \<const0>\;
  doutb(706) <= \<const0>\;
  doutb(705) <= \<const0>\;
  doutb(704) <= \<const0>\;
  doutb(703) <= \<const0>\;
  doutb(702) <= \<const0>\;
  doutb(701) <= \<const0>\;
  doutb(700) <= \<const0>\;
  doutb(699) <= \<const0>\;
  doutb(698) <= \<const0>\;
  doutb(697) <= \<const0>\;
  doutb(696) <= \<const0>\;
  doutb(695) <= \<const0>\;
  doutb(694) <= \<const0>\;
  doutb(693) <= \<const0>\;
  doutb(692) <= \<const0>\;
  doutb(691) <= \<const0>\;
  doutb(690) <= \<const0>\;
  doutb(689) <= \<const0>\;
  doutb(688) <= \<const0>\;
  doutb(687) <= \<const0>\;
  doutb(686) <= \<const0>\;
  doutb(685) <= \<const0>\;
  doutb(684) <= \<const0>\;
  doutb(683) <= \<const0>\;
  doutb(682) <= \<const0>\;
  doutb(681) <= \<const0>\;
  doutb(680) <= \<const0>\;
  doutb(679) <= \<const0>\;
  doutb(678) <= \<const0>\;
  doutb(677) <= \<const0>\;
  doutb(676) <= \<const0>\;
  doutb(675) <= \<const0>\;
  doutb(674) <= \<const0>\;
  doutb(673) <= \<const0>\;
  doutb(672) <= \<const0>\;
  doutb(671) <= \<const0>\;
  doutb(670) <= \<const0>\;
  doutb(669) <= \<const0>\;
  doutb(668) <= \<const0>\;
  doutb(667) <= \<const0>\;
  doutb(666) <= \<const0>\;
  doutb(665) <= \<const0>\;
  doutb(664) <= \<const0>\;
  doutb(663) <= \<const0>\;
  doutb(662) <= \<const0>\;
  doutb(661) <= \<const0>\;
  doutb(660) <= \<const0>\;
  doutb(659) <= \<const0>\;
  doutb(658) <= \<const0>\;
  doutb(657) <= \<const0>\;
  doutb(656) <= \<const0>\;
  doutb(655) <= \<const0>\;
  doutb(654) <= \<const0>\;
  doutb(653) <= \<const0>\;
  doutb(652) <= \<const0>\;
  doutb(651) <= \<const0>\;
  doutb(650) <= \<const0>\;
  doutb(649) <= \<const0>\;
  doutb(648) <= \<const0>\;
  doutb(647) <= \<const0>\;
  doutb(646) <= \<const0>\;
  doutb(645) <= \<const0>\;
  doutb(644) <= \<const0>\;
  doutb(643) <= \<const0>\;
  doutb(642) <= \<const0>\;
  doutb(641) <= \<const0>\;
  doutb(640) <= \<const0>\;
  doutb(639) <= \<const0>\;
  doutb(638) <= \<const0>\;
  doutb(637) <= \<const0>\;
  doutb(636) <= \<const0>\;
  doutb(635) <= \<const0>\;
  doutb(634) <= \<const0>\;
  doutb(633) <= \<const0>\;
  doutb(632) <= \<const0>\;
  doutb(631) <= \<const0>\;
  doutb(630) <= \<const0>\;
  doutb(629) <= \<const0>\;
  doutb(628) <= \<const0>\;
  doutb(627) <= \<const0>\;
  doutb(626) <= \<const0>\;
  doutb(625) <= \<const0>\;
  doutb(624) <= \<const0>\;
  doutb(623) <= \<const0>\;
  doutb(622) <= \<const0>\;
  doutb(621) <= \<const0>\;
  doutb(620) <= \<const0>\;
  doutb(619) <= \<const0>\;
  doutb(618) <= \<const0>\;
  doutb(617) <= \<const0>\;
  doutb(616) <= \<const0>\;
  doutb(615) <= \<const0>\;
  doutb(614) <= \<const0>\;
  doutb(613) <= \<const0>\;
  doutb(612) <= \<const0>\;
  doutb(611) <= \<const0>\;
  doutb(610) <= \<const0>\;
  doutb(609) <= \<const0>\;
  doutb(608) <= \<const0>\;
  doutb(607) <= \<const0>\;
  doutb(606) <= \<const0>\;
  doutb(605) <= \<const0>\;
  doutb(604) <= \<const0>\;
  doutb(603) <= \<const0>\;
  doutb(602) <= \<const0>\;
  doutb(601) <= \<const0>\;
  doutb(600) <= \<const0>\;
  doutb(599) <= \<const0>\;
  doutb(598) <= \<const0>\;
  doutb(597) <= \<const0>\;
  doutb(596) <= \<const0>\;
  doutb(595) <= \<const0>\;
  doutb(594) <= \<const0>\;
  doutb(593) <= \<const0>\;
  doutb(592) <= \<const0>\;
  doutb(591) <= \<const0>\;
  doutb(590) <= \<const0>\;
  doutb(589) <= \<const0>\;
  doutb(588) <= \<const0>\;
  doutb(587) <= \<const0>\;
  doutb(586) <= \<const0>\;
  doutb(585) <= \<const0>\;
  doutb(584) <= \<const0>\;
  doutb(583) <= \<const0>\;
  doutb(582) <= \<const0>\;
  doutb(581) <= \<const0>\;
  doutb(580) <= \<const0>\;
  doutb(579) <= \<const0>\;
  doutb(578) <= \<const0>\;
  doutb(577) <= \<const0>\;
  doutb(576) <= \<const0>\;
  doutb(575) <= \<const0>\;
  doutb(574) <= \<const0>\;
  doutb(573) <= \<const0>\;
  doutb(572) <= \<const0>\;
  doutb(571) <= \<const0>\;
  doutb(570) <= \<const0>\;
  doutb(569) <= \<const0>\;
  doutb(568) <= \<const0>\;
  doutb(567) <= \<const0>\;
  doutb(566) <= \<const0>\;
  doutb(565) <= \<const0>\;
  doutb(564) <= \<const0>\;
  doutb(563) <= \<const0>\;
  doutb(562) <= \<const0>\;
  doutb(561) <= \<const0>\;
  doutb(560) <= \<const0>\;
  doutb(559) <= \<const0>\;
  doutb(558) <= \<const0>\;
  doutb(557) <= \<const0>\;
  doutb(556) <= \<const0>\;
  doutb(555) <= \<const0>\;
  doutb(554) <= \<const0>\;
  doutb(553) <= \<const0>\;
  doutb(552) <= \<const0>\;
  doutb(551) <= \<const0>\;
  doutb(550) <= \<const0>\;
  doutb(549) <= \<const0>\;
  doutb(548) <= \<const0>\;
  doutb(547) <= \<const0>\;
  doutb(546) <= \<const0>\;
  doutb(545) <= \<const0>\;
  doutb(544) <= \<const0>\;
  doutb(543) <= \<const0>\;
  doutb(542) <= \<const0>\;
  doutb(541) <= \<const0>\;
  doutb(540) <= \<const0>\;
  doutb(539) <= \<const0>\;
  doutb(538) <= \<const0>\;
  doutb(537) <= \<const0>\;
  doutb(536) <= \<const0>\;
  doutb(535) <= \<const0>\;
  doutb(534) <= \<const0>\;
  doutb(533) <= \<const0>\;
  doutb(532) <= \<const0>\;
  doutb(531) <= \<const0>\;
  doutb(530) <= \<const0>\;
  doutb(529) <= \<const0>\;
  doutb(528) <= \<const0>\;
  doutb(527) <= \<const0>\;
  doutb(526) <= \<const0>\;
  doutb(525) <= \<const0>\;
  doutb(524) <= \<const0>\;
  doutb(523) <= \<const0>\;
  doutb(522) <= \<const0>\;
  doutb(521) <= \<const0>\;
  doutb(520) <= \<const0>\;
  doutb(519) <= \<const0>\;
  doutb(518) <= \<const0>\;
  doutb(517) <= \<const0>\;
  doutb(516) <= \<const0>\;
  doutb(515) <= \<const0>\;
  doutb(514) <= \<const0>\;
  doutb(513) <= \<const0>\;
  doutb(512) <= \<const0>\;
  doutb(511) <= \<const0>\;
  doutb(510) <= \<const0>\;
  doutb(509) <= \<const0>\;
  doutb(508) <= \<const0>\;
  doutb(507) <= \<const0>\;
  doutb(506) <= \<const0>\;
  doutb(505) <= \<const0>\;
  doutb(504) <= \<const0>\;
  doutb(503) <= \<const0>\;
  doutb(502) <= \<const0>\;
  doutb(501) <= \<const0>\;
  doutb(500) <= \<const0>\;
  doutb(499) <= \<const0>\;
  doutb(498) <= \<const0>\;
  doutb(497) <= \<const0>\;
  doutb(496) <= \<const0>\;
  doutb(495) <= \<const0>\;
  doutb(494) <= \<const0>\;
  doutb(493) <= \<const0>\;
  doutb(492) <= \<const0>\;
  doutb(491) <= \<const0>\;
  doutb(490) <= \<const0>\;
  doutb(489) <= \<const0>\;
  doutb(488) <= \<const0>\;
  doutb(487) <= \<const0>\;
  doutb(486) <= \<const0>\;
  doutb(485) <= \<const0>\;
  doutb(484) <= \<const0>\;
  doutb(483) <= \<const0>\;
  doutb(482) <= \<const0>\;
  doutb(481) <= \<const0>\;
  doutb(480) <= \<const0>\;
  doutb(479) <= \<const0>\;
  doutb(478) <= \<const0>\;
  doutb(477) <= \<const0>\;
  doutb(476) <= \<const0>\;
  doutb(475) <= \<const0>\;
  doutb(474) <= \<const0>\;
  doutb(473) <= \<const0>\;
  doutb(472) <= \<const0>\;
  doutb(471) <= \<const0>\;
  doutb(470) <= \<const0>\;
  doutb(469) <= \<const0>\;
  doutb(468) <= \<const0>\;
  doutb(467) <= \<const0>\;
  doutb(466) <= \<const0>\;
  doutb(465) <= \<const0>\;
  doutb(464) <= \<const0>\;
  doutb(463) <= \<const0>\;
  doutb(462) <= \<const0>\;
  doutb(461) <= \<const0>\;
  doutb(460) <= \<const0>\;
  doutb(459) <= \<const0>\;
  doutb(458) <= \<const0>\;
  doutb(457) <= \<const0>\;
  doutb(456) <= \<const0>\;
  doutb(455) <= \<const0>\;
  doutb(454) <= \<const0>\;
  doutb(453) <= \<const0>\;
  doutb(452) <= \<const0>\;
  doutb(451) <= \<const0>\;
  doutb(450) <= \<const0>\;
  doutb(449) <= \<const0>\;
  doutb(448) <= \<const0>\;
  doutb(447) <= \<const0>\;
  doutb(446) <= \<const0>\;
  doutb(445) <= \<const0>\;
  doutb(444) <= \<const0>\;
  doutb(443) <= \<const0>\;
  doutb(442) <= \<const0>\;
  doutb(441) <= \<const0>\;
  doutb(440) <= \<const0>\;
  doutb(439) <= \<const0>\;
  doutb(438) <= \<const0>\;
  doutb(437) <= \<const0>\;
  doutb(436) <= \<const0>\;
  doutb(435) <= \<const0>\;
  doutb(434) <= \<const0>\;
  doutb(433) <= \<const0>\;
  doutb(432) <= \<const0>\;
  doutb(431) <= \<const0>\;
  doutb(430) <= \<const0>\;
  doutb(429) <= \<const0>\;
  doutb(428) <= \<const0>\;
  doutb(427) <= \<const0>\;
  doutb(426) <= \<const0>\;
  doutb(425) <= \<const0>\;
  doutb(424) <= \<const0>\;
  doutb(423) <= \<const0>\;
  doutb(422) <= \<const0>\;
  doutb(421) <= \<const0>\;
  doutb(420) <= \<const0>\;
  doutb(419) <= \<const0>\;
  doutb(418) <= \<const0>\;
  doutb(417) <= \<const0>\;
  doutb(416) <= \<const0>\;
  doutb(415) <= \<const0>\;
  doutb(414) <= \<const0>\;
  doutb(413) <= \<const0>\;
  doutb(412) <= \<const0>\;
  doutb(411) <= \<const0>\;
  doutb(410) <= \<const0>\;
  doutb(409) <= \<const0>\;
  doutb(408) <= \<const0>\;
  doutb(407) <= \<const0>\;
  doutb(406) <= \<const0>\;
  doutb(405) <= \<const0>\;
  doutb(404) <= \<const0>\;
  doutb(403) <= \<const0>\;
  doutb(402) <= \<const0>\;
  doutb(401) <= \<const0>\;
  doutb(400) <= \<const0>\;
  doutb(399) <= \<const0>\;
  doutb(398) <= \<const0>\;
  doutb(397) <= \<const0>\;
  doutb(396) <= \<const0>\;
  doutb(395) <= \<const0>\;
  doutb(394) <= \<const0>\;
  doutb(393) <= \<const0>\;
  doutb(392) <= \<const0>\;
  doutb(391) <= \<const0>\;
  doutb(390) <= \<const0>\;
  doutb(389) <= \<const0>\;
  doutb(388) <= \<const0>\;
  doutb(387) <= \<const0>\;
  doutb(386) <= \<const0>\;
  doutb(385) <= \<const0>\;
  doutb(384) <= \<const0>\;
  doutb(383) <= \<const0>\;
  doutb(382) <= \<const0>\;
  doutb(381) <= \<const0>\;
  doutb(380) <= \<const0>\;
  doutb(379) <= \<const0>\;
  doutb(378) <= \<const0>\;
  doutb(377) <= \<const0>\;
  doutb(376) <= \<const0>\;
  doutb(375) <= \<const0>\;
  doutb(374) <= \<const0>\;
  doutb(373) <= \<const0>\;
  doutb(372) <= \<const0>\;
  doutb(371) <= \<const0>\;
  doutb(370) <= \<const0>\;
  doutb(369) <= \<const0>\;
  doutb(368) <= \<const0>\;
  doutb(367) <= \<const0>\;
  doutb(366) <= \<const0>\;
  doutb(365) <= \<const0>\;
  doutb(364) <= \<const0>\;
  doutb(363) <= \<const0>\;
  doutb(362) <= \<const0>\;
  doutb(361) <= \<const0>\;
  doutb(360) <= \<const0>\;
  doutb(359) <= \<const0>\;
  doutb(358) <= \<const0>\;
  doutb(357) <= \<const0>\;
  doutb(356) <= \<const0>\;
  doutb(355) <= \<const0>\;
  doutb(354) <= \<const0>\;
  doutb(353) <= \<const0>\;
  doutb(352) <= \<const0>\;
  doutb(351) <= \<const0>\;
  doutb(350) <= \<const0>\;
  doutb(349) <= \<const0>\;
  doutb(348) <= \<const0>\;
  doutb(347) <= \<const0>\;
  doutb(346) <= \<const0>\;
  doutb(345) <= \<const0>\;
  doutb(344) <= \<const0>\;
  doutb(343) <= \<const0>\;
  doutb(342) <= \<const0>\;
  doutb(341) <= \<const0>\;
  doutb(340) <= \<const0>\;
  doutb(339) <= \<const0>\;
  doutb(338) <= \<const0>\;
  doutb(337) <= \<const0>\;
  doutb(336) <= \<const0>\;
  doutb(335) <= \<const0>\;
  doutb(334) <= \<const0>\;
  doutb(333) <= \<const0>\;
  doutb(332) <= \<const0>\;
  doutb(331) <= \<const0>\;
  doutb(330) <= \<const0>\;
  doutb(329) <= \<const0>\;
  doutb(328) <= \<const0>\;
  doutb(327) <= \<const0>\;
  doutb(326) <= \<const0>\;
  doutb(325) <= \<const0>\;
  doutb(324) <= \<const0>\;
  doutb(323) <= \<const0>\;
  doutb(322) <= \<const0>\;
  doutb(321) <= \<const0>\;
  doutb(320) <= \<const0>\;
  doutb(319) <= \<const0>\;
  doutb(318) <= \<const0>\;
  doutb(317) <= \<const0>\;
  doutb(316) <= \<const0>\;
  doutb(315) <= \<const0>\;
  doutb(314) <= \<const0>\;
  doutb(313) <= \<const0>\;
  doutb(312) <= \<const0>\;
  doutb(311) <= \<const0>\;
  doutb(310) <= \<const0>\;
  doutb(309) <= \<const0>\;
  doutb(308) <= \<const0>\;
  doutb(307) <= \<const0>\;
  doutb(306) <= \<const0>\;
  doutb(305) <= \<const0>\;
  doutb(304) <= \<const0>\;
  doutb(303) <= \<const0>\;
  doutb(302) <= \<const0>\;
  doutb(301) <= \<const0>\;
  doutb(300) <= \<const0>\;
  doutb(299) <= \<const0>\;
  doutb(298) <= \<const0>\;
  doutb(297) <= \<const0>\;
  doutb(296) <= \<const0>\;
  doutb(295) <= \<const0>\;
  doutb(294) <= \<const0>\;
  doutb(293) <= \<const0>\;
  doutb(292) <= \<const0>\;
  doutb(291) <= \<const0>\;
  doutb(290) <= \<const0>\;
  doutb(289) <= \<const0>\;
  doutb(288) <= \<const0>\;
  doutb(287) <= \<const0>\;
  doutb(286) <= \<const0>\;
  doutb(285) <= \<const0>\;
  doutb(284) <= \<const0>\;
  doutb(283) <= \<const0>\;
  doutb(282) <= \<const0>\;
  doutb(281) <= \<const0>\;
  doutb(280) <= \<const0>\;
  doutb(279) <= \<const0>\;
  doutb(278) <= \<const0>\;
  doutb(277) <= \<const0>\;
  doutb(276) <= \<const0>\;
  doutb(275) <= \<const0>\;
  doutb(274) <= \<const0>\;
  doutb(273) <= \<const0>\;
  doutb(272) <= \<const0>\;
  doutb(271) <= \<const0>\;
  doutb(270) <= \<const0>\;
  doutb(269) <= \<const0>\;
  doutb(268) <= \<const0>\;
  doutb(267) <= \<const0>\;
  doutb(266) <= \<const0>\;
  doutb(265) <= \<const0>\;
  doutb(264) <= \<const0>\;
  doutb(263) <= \<const0>\;
  doutb(262) <= \<const0>\;
  doutb(261) <= \<const0>\;
  doutb(260) <= \<const0>\;
  doutb(259) <= \<const0>\;
  doutb(258) <= \<const0>\;
  doutb(257) <= \<const0>\;
  doutb(256) <= \<const0>\;
  doutb(255) <= \<const0>\;
  doutb(254) <= \<const0>\;
  doutb(253) <= \<const0>\;
  doutb(252) <= \<const0>\;
  doutb(251) <= \<const0>\;
  doutb(250) <= \<const0>\;
  doutb(249) <= \<const0>\;
  doutb(248) <= \<const0>\;
  doutb(247) <= \<const0>\;
  doutb(246) <= \<const0>\;
  doutb(245) <= \<const0>\;
  doutb(244) <= \<const0>\;
  doutb(243) <= \<const0>\;
  doutb(242) <= \<const0>\;
  doutb(241) <= \<const0>\;
  doutb(240) <= \<const0>\;
  doutb(239) <= \<const0>\;
  doutb(238) <= \<const0>\;
  doutb(237) <= \<const0>\;
  doutb(236) <= \<const0>\;
  doutb(235) <= \<const0>\;
  doutb(234) <= \<const0>\;
  doutb(233) <= \<const0>\;
  doutb(232) <= \<const0>\;
  doutb(231) <= \<const0>\;
  doutb(230) <= \<const0>\;
  doutb(229) <= \<const0>\;
  doutb(228) <= \<const0>\;
  doutb(227) <= \<const0>\;
  doutb(226) <= \<const0>\;
  doutb(225) <= \<const0>\;
  doutb(224) <= \<const0>\;
  doutb(223) <= \<const0>\;
  doutb(222) <= \<const0>\;
  doutb(221) <= \<const0>\;
  doutb(220) <= \<const0>\;
  doutb(219) <= \<const0>\;
  doutb(218) <= \<const0>\;
  doutb(217) <= \<const0>\;
  doutb(216) <= \<const0>\;
  doutb(215) <= \<const0>\;
  doutb(214) <= \<const0>\;
  doutb(213) <= \<const0>\;
  doutb(212) <= \<const0>\;
  doutb(211) <= \<const0>\;
  doutb(210) <= \<const0>\;
  doutb(209) <= \<const0>\;
  doutb(208) <= \<const0>\;
  doutb(207) <= \<const0>\;
  doutb(206) <= \<const0>\;
  doutb(205) <= \<const0>\;
  doutb(204) <= \<const0>\;
  doutb(203) <= \<const0>\;
  doutb(202) <= \<const0>\;
  doutb(201) <= \<const0>\;
  doutb(200) <= \<const0>\;
  doutb(199) <= \<const0>\;
  doutb(198) <= \<const0>\;
  doutb(197) <= \<const0>\;
  doutb(196) <= \<const0>\;
  doutb(195) <= \<const0>\;
  doutb(194) <= \<const0>\;
  doutb(193) <= \<const0>\;
  doutb(192) <= \<const0>\;
  doutb(191) <= \<const0>\;
  doutb(190) <= \<const0>\;
  doutb(189) <= \<const0>\;
  doutb(188) <= \<const0>\;
  doutb(187) <= \<const0>\;
  doutb(186) <= \<const0>\;
  doutb(185) <= \<const0>\;
  doutb(184) <= \<const0>\;
  doutb(183) <= \<const0>\;
  doutb(182) <= \<const0>\;
  doutb(181) <= \<const0>\;
  doutb(180) <= \<const0>\;
  doutb(179) <= \<const0>\;
  doutb(178) <= \<const0>\;
  doutb(177) <= \<const0>\;
  doutb(176) <= \<const0>\;
  doutb(175) <= \<const0>\;
  doutb(174) <= \<const0>\;
  doutb(173) <= \<const0>\;
  doutb(172) <= \<const0>\;
  doutb(171) <= \<const0>\;
  doutb(170) <= \<const0>\;
  doutb(169) <= \<const0>\;
  doutb(168) <= \<const0>\;
  doutb(167) <= \<const0>\;
  doutb(166) <= \<const0>\;
  doutb(165) <= \<const0>\;
  doutb(164) <= \<const0>\;
  doutb(163) <= \<const0>\;
  doutb(162) <= \<const0>\;
  doutb(161) <= \<const0>\;
  doutb(160) <= \<const0>\;
  doutb(159) <= \<const0>\;
  doutb(158) <= \<const0>\;
  doutb(157) <= \<const0>\;
  doutb(156) <= \<const0>\;
  doutb(155) <= \<const0>\;
  doutb(154) <= \<const0>\;
  doutb(153) <= \<const0>\;
  doutb(152) <= \<const0>\;
  doutb(151) <= \<const0>\;
  doutb(150) <= \<const0>\;
  doutb(149) <= \<const0>\;
  doutb(148) <= \<const0>\;
  doutb(147) <= \<const0>\;
  doutb(146) <= \<const0>\;
  doutb(145) <= \<const0>\;
  doutb(144) <= \<const0>\;
  doutb(143) <= \<const0>\;
  doutb(142) <= \<const0>\;
  doutb(141) <= \<const0>\;
  doutb(140) <= \<const0>\;
  doutb(139) <= \<const0>\;
  doutb(138) <= \<const0>\;
  doutb(137) <= \<const0>\;
  doutb(136) <= \<const0>\;
  doutb(135) <= \<const0>\;
  doutb(134) <= \<const0>\;
  doutb(133) <= \<const0>\;
  doutb(132) <= \<const0>\;
  doutb(131) <= \<const0>\;
  doutb(130) <= \<const0>\;
  doutb(129) <= \<const0>\;
  doutb(128) <= \<const0>\;
  doutb(127) <= \<const0>\;
  doutb(126) <= \<const0>\;
  doutb(125) <= \<const0>\;
  doutb(124) <= \<const0>\;
  doutb(123) <= \<const0>\;
  doutb(122) <= \<const0>\;
  doutb(121) <= \<const0>\;
  doutb(120) <= \<const0>\;
  doutb(119) <= \<const0>\;
  doutb(118) <= \<const0>\;
  doutb(117) <= \<const0>\;
  doutb(116) <= \<const0>\;
  doutb(115) <= \<const0>\;
  doutb(114) <= \<const0>\;
  doutb(113) <= \<const0>\;
  doutb(112) <= \<const0>\;
  doutb(111) <= \<const0>\;
  doutb(110) <= \<const0>\;
  doutb(109) <= \<const0>\;
  doutb(108) <= \<const0>\;
  doutb(107) <= \<const0>\;
  doutb(106) <= \<const0>\;
  doutb(105) <= \<const0>\;
  doutb(104) <= \<const0>\;
  doutb(103) <= \<const0>\;
  doutb(102) <= \<const0>\;
  doutb(101) <= \<const0>\;
  doutb(100) <= \<const0>\;
  doutb(99) <= \<const0>\;
  doutb(98) <= \<const0>\;
  doutb(97) <= \<const0>\;
  doutb(96) <= \<const0>\;
  doutb(95) <= \<const0>\;
  doutb(94) <= \<const0>\;
  doutb(93) <= \<const0>\;
  doutb(92) <= \<const0>\;
  doutb(91) <= \<const0>\;
  doutb(90) <= \<const0>\;
  doutb(89) <= \<const0>\;
  doutb(88) <= \<const0>\;
  doutb(87) <= \<const0>\;
  doutb(86) <= \<const0>\;
  doutb(85) <= \<const0>\;
  doutb(84) <= \<const0>\;
  doutb(83) <= \<const0>\;
  doutb(82) <= \<const0>\;
  doutb(81) <= \<const0>\;
  doutb(80) <= \<const0>\;
  doutb(79) <= \<const0>\;
  doutb(78) <= \<const0>\;
  doutb(77) <= \<const0>\;
  doutb(76) <= \<const0>\;
  doutb(75) <= \<const0>\;
  doutb(74) <= \<const0>\;
  doutb(73) <= \<const0>\;
  doutb(72) <= \<const0>\;
  doutb(71) <= \<const0>\;
  doutb(70) <= \<const0>\;
  doutb(69) <= \<const0>\;
  doutb(68) <= \<const0>\;
  doutb(67) <= \<const0>\;
  doutb(66) <= \<const0>\;
  doutb(65) <= \<const0>\;
  doutb(64) <= \<const0>\;
  doutb(63) <= \<const0>\;
  doutb(62) <= \<const0>\;
  doutb(61) <= \<const0>\;
  doutb(60) <= \<const0>\;
  doutb(59) <= \<const0>\;
  doutb(58) <= \<const0>\;
  doutb(57) <= \<const0>\;
  doutb(56) <= \<const0>\;
  doutb(55) <= \<const0>\;
  doutb(54) <= \<const0>\;
  doutb(53) <= \<const0>\;
  doutb(52) <= \<const0>\;
  doutb(51) <= \<const0>\;
  doutb(50) <= \<const0>\;
  doutb(49) <= \<const0>\;
  doutb(48) <= \<const0>\;
  doutb(47) <= \<const0>\;
  doutb(46) <= \<const0>\;
  doutb(45) <= \<const0>\;
  doutb(44) <= \<const0>\;
  doutb(43) <= \<const0>\;
  doutb(42) <= \<const0>\;
  doutb(41) <= \<const0>\;
  doutb(40) <= \<const0>\;
  doutb(39) <= \<const0>\;
  doutb(38) <= \<const0>\;
  doutb(37) <= \<const0>\;
  doutb(36) <= \<const0>\;
  doutb(35) <= \<const0>\;
  doutb(34) <= \<const0>\;
  doutb(33) <= \<const0>\;
  doutb(32) <= \<const0>\;
  doutb(31) <= \<const0>\;
  doutb(30) <= \<const0>\;
  doutb(29) <= \<const0>\;
  doutb(28) <= \<const0>\;
  doutb(27) <= \<const0>\;
  doutb(26) <= \<const0>\;
  doutb(25) <= \<const0>\;
  doutb(24) <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(1343) <= \<const0>\;
  s_axi_rdata(1342) <= \<const0>\;
  s_axi_rdata(1341) <= \<const0>\;
  s_axi_rdata(1340) <= \<const0>\;
  s_axi_rdata(1339) <= \<const0>\;
  s_axi_rdata(1338) <= \<const0>\;
  s_axi_rdata(1337) <= \<const0>\;
  s_axi_rdata(1336) <= \<const0>\;
  s_axi_rdata(1335) <= \<const0>\;
  s_axi_rdata(1334) <= \<const0>\;
  s_axi_rdata(1333) <= \<const0>\;
  s_axi_rdata(1332) <= \<const0>\;
  s_axi_rdata(1331) <= \<const0>\;
  s_axi_rdata(1330) <= \<const0>\;
  s_axi_rdata(1329) <= \<const0>\;
  s_axi_rdata(1328) <= \<const0>\;
  s_axi_rdata(1327) <= \<const0>\;
  s_axi_rdata(1326) <= \<const0>\;
  s_axi_rdata(1325) <= \<const0>\;
  s_axi_rdata(1324) <= \<const0>\;
  s_axi_rdata(1323) <= \<const0>\;
  s_axi_rdata(1322) <= \<const0>\;
  s_axi_rdata(1321) <= \<const0>\;
  s_axi_rdata(1320) <= \<const0>\;
  s_axi_rdata(1319) <= \<const0>\;
  s_axi_rdata(1318) <= \<const0>\;
  s_axi_rdata(1317) <= \<const0>\;
  s_axi_rdata(1316) <= \<const0>\;
  s_axi_rdata(1315) <= \<const0>\;
  s_axi_rdata(1314) <= \<const0>\;
  s_axi_rdata(1313) <= \<const0>\;
  s_axi_rdata(1312) <= \<const0>\;
  s_axi_rdata(1311) <= \<const0>\;
  s_axi_rdata(1310) <= \<const0>\;
  s_axi_rdata(1309) <= \<const0>\;
  s_axi_rdata(1308) <= \<const0>\;
  s_axi_rdata(1307) <= \<const0>\;
  s_axi_rdata(1306) <= \<const0>\;
  s_axi_rdata(1305) <= \<const0>\;
  s_axi_rdata(1304) <= \<const0>\;
  s_axi_rdata(1303) <= \<const0>\;
  s_axi_rdata(1302) <= \<const0>\;
  s_axi_rdata(1301) <= \<const0>\;
  s_axi_rdata(1300) <= \<const0>\;
  s_axi_rdata(1299) <= \<const0>\;
  s_axi_rdata(1298) <= \<const0>\;
  s_axi_rdata(1297) <= \<const0>\;
  s_axi_rdata(1296) <= \<const0>\;
  s_axi_rdata(1295) <= \<const0>\;
  s_axi_rdata(1294) <= \<const0>\;
  s_axi_rdata(1293) <= \<const0>\;
  s_axi_rdata(1292) <= \<const0>\;
  s_axi_rdata(1291) <= \<const0>\;
  s_axi_rdata(1290) <= \<const0>\;
  s_axi_rdata(1289) <= \<const0>\;
  s_axi_rdata(1288) <= \<const0>\;
  s_axi_rdata(1287) <= \<const0>\;
  s_axi_rdata(1286) <= \<const0>\;
  s_axi_rdata(1285) <= \<const0>\;
  s_axi_rdata(1284) <= \<const0>\;
  s_axi_rdata(1283) <= \<const0>\;
  s_axi_rdata(1282) <= \<const0>\;
  s_axi_rdata(1281) <= \<const0>\;
  s_axi_rdata(1280) <= \<const0>\;
  s_axi_rdata(1279) <= \<const0>\;
  s_axi_rdata(1278) <= \<const0>\;
  s_axi_rdata(1277) <= \<const0>\;
  s_axi_rdata(1276) <= \<const0>\;
  s_axi_rdata(1275) <= \<const0>\;
  s_axi_rdata(1274) <= \<const0>\;
  s_axi_rdata(1273) <= \<const0>\;
  s_axi_rdata(1272) <= \<const0>\;
  s_axi_rdata(1271) <= \<const0>\;
  s_axi_rdata(1270) <= \<const0>\;
  s_axi_rdata(1269) <= \<const0>\;
  s_axi_rdata(1268) <= \<const0>\;
  s_axi_rdata(1267) <= \<const0>\;
  s_axi_rdata(1266) <= \<const0>\;
  s_axi_rdata(1265) <= \<const0>\;
  s_axi_rdata(1264) <= \<const0>\;
  s_axi_rdata(1263) <= \<const0>\;
  s_axi_rdata(1262) <= \<const0>\;
  s_axi_rdata(1261) <= \<const0>\;
  s_axi_rdata(1260) <= \<const0>\;
  s_axi_rdata(1259) <= \<const0>\;
  s_axi_rdata(1258) <= \<const0>\;
  s_axi_rdata(1257) <= \<const0>\;
  s_axi_rdata(1256) <= \<const0>\;
  s_axi_rdata(1255) <= \<const0>\;
  s_axi_rdata(1254) <= \<const0>\;
  s_axi_rdata(1253) <= \<const0>\;
  s_axi_rdata(1252) <= \<const0>\;
  s_axi_rdata(1251) <= \<const0>\;
  s_axi_rdata(1250) <= \<const0>\;
  s_axi_rdata(1249) <= \<const0>\;
  s_axi_rdata(1248) <= \<const0>\;
  s_axi_rdata(1247) <= \<const0>\;
  s_axi_rdata(1246) <= \<const0>\;
  s_axi_rdata(1245) <= \<const0>\;
  s_axi_rdata(1244) <= \<const0>\;
  s_axi_rdata(1243) <= \<const0>\;
  s_axi_rdata(1242) <= \<const0>\;
  s_axi_rdata(1241) <= \<const0>\;
  s_axi_rdata(1240) <= \<const0>\;
  s_axi_rdata(1239) <= \<const0>\;
  s_axi_rdata(1238) <= \<const0>\;
  s_axi_rdata(1237) <= \<const0>\;
  s_axi_rdata(1236) <= \<const0>\;
  s_axi_rdata(1235) <= \<const0>\;
  s_axi_rdata(1234) <= \<const0>\;
  s_axi_rdata(1233) <= \<const0>\;
  s_axi_rdata(1232) <= \<const0>\;
  s_axi_rdata(1231) <= \<const0>\;
  s_axi_rdata(1230) <= \<const0>\;
  s_axi_rdata(1229) <= \<const0>\;
  s_axi_rdata(1228) <= \<const0>\;
  s_axi_rdata(1227) <= \<const0>\;
  s_axi_rdata(1226) <= \<const0>\;
  s_axi_rdata(1225) <= \<const0>\;
  s_axi_rdata(1224) <= \<const0>\;
  s_axi_rdata(1223) <= \<const0>\;
  s_axi_rdata(1222) <= \<const0>\;
  s_axi_rdata(1221) <= \<const0>\;
  s_axi_rdata(1220) <= \<const0>\;
  s_axi_rdata(1219) <= \<const0>\;
  s_axi_rdata(1218) <= \<const0>\;
  s_axi_rdata(1217) <= \<const0>\;
  s_axi_rdata(1216) <= \<const0>\;
  s_axi_rdata(1215) <= \<const0>\;
  s_axi_rdata(1214) <= \<const0>\;
  s_axi_rdata(1213) <= \<const0>\;
  s_axi_rdata(1212) <= \<const0>\;
  s_axi_rdata(1211) <= \<const0>\;
  s_axi_rdata(1210) <= \<const0>\;
  s_axi_rdata(1209) <= \<const0>\;
  s_axi_rdata(1208) <= \<const0>\;
  s_axi_rdata(1207) <= \<const0>\;
  s_axi_rdata(1206) <= \<const0>\;
  s_axi_rdata(1205) <= \<const0>\;
  s_axi_rdata(1204) <= \<const0>\;
  s_axi_rdata(1203) <= \<const0>\;
  s_axi_rdata(1202) <= \<const0>\;
  s_axi_rdata(1201) <= \<const0>\;
  s_axi_rdata(1200) <= \<const0>\;
  s_axi_rdata(1199) <= \<const0>\;
  s_axi_rdata(1198) <= \<const0>\;
  s_axi_rdata(1197) <= \<const0>\;
  s_axi_rdata(1196) <= \<const0>\;
  s_axi_rdata(1195) <= \<const0>\;
  s_axi_rdata(1194) <= \<const0>\;
  s_axi_rdata(1193) <= \<const0>\;
  s_axi_rdata(1192) <= \<const0>\;
  s_axi_rdata(1191) <= \<const0>\;
  s_axi_rdata(1190) <= \<const0>\;
  s_axi_rdata(1189) <= \<const0>\;
  s_axi_rdata(1188) <= \<const0>\;
  s_axi_rdata(1187) <= \<const0>\;
  s_axi_rdata(1186) <= \<const0>\;
  s_axi_rdata(1185) <= \<const0>\;
  s_axi_rdata(1184) <= \<const0>\;
  s_axi_rdata(1183) <= \<const0>\;
  s_axi_rdata(1182) <= \<const0>\;
  s_axi_rdata(1181) <= \<const0>\;
  s_axi_rdata(1180) <= \<const0>\;
  s_axi_rdata(1179) <= \<const0>\;
  s_axi_rdata(1178) <= \<const0>\;
  s_axi_rdata(1177) <= \<const0>\;
  s_axi_rdata(1176) <= \<const0>\;
  s_axi_rdata(1175) <= \<const0>\;
  s_axi_rdata(1174) <= \<const0>\;
  s_axi_rdata(1173) <= \<const0>\;
  s_axi_rdata(1172) <= \<const0>\;
  s_axi_rdata(1171) <= \<const0>\;
  s_axi_rdata(1170) <= \<const0>\;
  s_axi_rdata(1169) <= \<const0>\;
  s_axi_rdata(1168) <= \<const0>\;
  s_axi_rdata(1167) <= \<const0>\;
  s_axi_rdata(1166) <= \<const0>\;
  s_axi_rdata(1165) <= \<const0>\;
  s_axi_rdata(1164) <= \<const0>\;
  s_axi_rdata(1163) <= \<const0>\;
  s_axi_rdata(1162) <= \<const0>\;
  s_axi_rdata(1161) <= \<const0>\;
  s_axi_rdata(1160) <= \<const0>\;
  s_axi_rdata(1159) <= \<const0>\;
  s_axi_rdata(1158) <= \<const0>\;
  s_axi_rdata(1157) <= \<const0>\;
  s_axi_rdata(1156) <= \<const0>\;
  s_axi_rdata(1155) <= \<const0>\;
  s_axi_rdata(1154) <= \<const0>\;
  s_axi_rdata(1153) <= \<const0>\;
  s_axi_rdata(1152) <= \<const0>\;
  s_axi_rdata(1151) <= \<const0>\;
  s_axi_rdata(1150) <= \<const0>\;
  s_axi_rdata(1149) <= \<const0>\;
  s_axi_rdata(1148) <= \<const0>\;
  s_axi_rdata(1147) <= \<const0>\;
  s_axi_rdata(1146) <= \<const0>\;
  s_axi_rdata(1145) <= \<const0>\;
  s_axi_rdata(1144) <= \<const0>\;
  s_axi_rdata(1143) <= \<const0>\;
  s_axi_rdata(1142) <= \<const0>\;
  s_axi_rdata(1141) <= \<const0>\;
  s_axi_rdata(1140) <= \<const0>\;
  s_axi_rdata(1139) <= \<const0>\;
  s_axi_rdata(1138) <= \<const0>\;
  s_axi_rdata(1137) <= \<const0>\;
  s_axi_rdata(1136) <= \<const0>\;
  s_axi_rdata(1135) <= \<const0>\;
  s_axi_rdata(1134) <= \<const0>\;
  s_axi_rdata(1133) <= \<const0>\;
  s_axi_rdata(1132) <= \<const0>\;
  s_axi_rdata(1131) <= \<const0>\;
  s_axi_rdata(1130) <= \<const0>\;
  s_axi_rdata(1129) <= \<const0>\;
  s_axi_rdata(1128) <= \<const0>\;
  s_axi_rdata(1127) <= \<const0>\;
  s_axi_rdata(1126) <= \<const0>\;
  s_axi_rdata(1125) <= \<const0>\;
  s_axi_rdata(1124) <= \<const0>\;
  s_axi_rdata(1123) <= \<const0>\;
  s_axi_rdata(1122) <= \<const0>\;
  s_axi_rdata(1121) <= \<const0>\;
  s_axi_rdata(1120) <= \<const0>\;
  s_axi_rdata(1119) <= \<const0>\;
  s_axi_rdata(1118) <= \<const0>\;
  s_axi_rdata(1117) <= \<const0>\;
  s_axi_rdata(1116) <= \<const0>\;
  s_axi_rdata(1115) <= \<const0>\;
  s_axi_rdata(1114) <= \<const0>\;
  s_axi_rdata(1113) <= \<const0>\;
  s_axi_rdata(1112) <= \<const0>\;
  s_axi_rdata(1111) <= \<const0>\;
  s_axi_rdata(1110) <= \<const0>\;
  s_axi_rdata(1109) <= \<const0>\;
  s_axi_rdata(1108) <= \<const0>\;
  s_axi_rdata(1107) <= \<const0>\;
  s_axi_rdata(1106) <= \<const0>\;
  s_axi_rdata(1105) <= \<const0>\;
  s_axi_rdata(1104) <= \<const0>\;
  s_axi_rdata(1103) <= \<const0>\;
  s_axi_rdata(1102) <= \<const0>\;
  s_axi_rdata(1101) <= \<const0>\;
  s_axi_rdata(1100) <= \<const0>\;
  s_axi_rdata(1099) <= \<const0>\;
  s_axi_rdata(1098) <= \<const0>\;
  s_axi_rdata(1097) <= \<const0>\;
  s_axi_rdata(1096) <= \<const0>\;
  s_axi_rdata(1095) <= \<const0>\;
  s_axi_rdata(1094) <= \<const0>\;
  s_axi_rdata(1093) <= \<const0>\;
  s_axi_rdata(1092) <= \<const0>\;
  s_axi_rdata(1091) <= \<const0>\;
  s_axi_rdata(1090) <= \<const0>\;
  s_axi_rdata(1089) <= \<const0>\;
  s_axi_rdata(1088) <= \<const0>\;
  s_axi_rdata(1087) <= \<const0>\;
  s_axi_rdata(1086) <= \<const0>\;
  s_axi_rdata(1085) <= \<const0>\;
  s_axi_rdata(1084) <= \<const0>\;
  s_axi_rdata(1083) <= \<const0>\;
  s_axi_rdata(1082) <= \<const0>\;
  s_axi_rdata(1081) <= \<const0>\;
  s_axi_rdata(1080) <= \<const0>\;
  s_axi_rdata(1079) <= \<const0>\;
  s_axi_rdata(1078) <= \<const0>\;
  s_axi_rdata(1077) <= \<const0>\;
  s_axi_rdata(1076) <= \<const0>\;
  s_axi_rdata(1075) <= \<const0>\;
  s_axi_rdata(1074) <= \<const0>\;
  s_axi_rdata(1073) <= \<const0>\;
  s_axi_rdata(1072) <= \<const0>\;
  s_axi_rdata(1071) <= \<const0>\;
  s_axi_rdata(1070) <= \<const0>\;
  s_axi_rdata(1069) <= \<const0>\;
  s_axi_rdata(1068) <= \<const0>\;
  s_axi_rdata(1067) <= \<const0>\;
  s_axi_rdata(1066) <= \<const0>\;
  s_axi_rdata(1065) <= \<const0>\;
  s_axi_rdata(1064) <= \<const0>\;
  s_axi_rdata(1063) <= \<const0>\;
  s_axi_rdata(1062) <= \<const0>\;
  s_axi_rdata(1061) <= \<const0>\;
  s_axi_rdata(1060) <= \<const0>\;
  s_axi_rdata(1059) <= \<const0>\;
  s_axi_rdata(1058) <= \<const0>\;
  s_axi_rdata(1057) <= \<const0>\;
  s_axi_rdata(1056) <= \<const0>\;
  s_axi_rdata(1055) <= \<const0>\;
  s_axi_rdata(1054) <= \<const0>\;
  s_axi_rdata(1053) <= \<const0>\;
  s_axi_rdata(1052) <= \<const0>\;
  s_axi_rdata(1051) <= \<const0>\;
  s_axi_rdata(1050) <= \<const0>\;
  s_axi_rdata(1049) <= \<const0>\;
  s_axi_rdata(1048) <= \<const0>\;
  s_axi_rdata(1047) <= \<const0>\;
  s_axi_rdata(1046) <= \<const0>\;
  s_axi_rdata(1045) <= \<const0>\;
  s_axi_rdata(1044) <= \<const0>\;
  s_axi_rdata(1043) <= \<const0>\;
  s_axi_rdata(1042) <= \<const0>\;
  s_axi_rdata(1041) <= \<const0>\;
  s_axi_rdata(1040) <= \<const0>\;
  s_axi_rdata(1039) <= \<const0>\;
  s_axi_rdata(1038) <= \<const0>\;
  s_axi_rdata(1037) <= \<const0>\;
  s_axi_rdata(1036) <= \<const0>\;
  s_axi_rdata(1035) <= \<const0>\;
  s_axi_rdata(1034) <= \<const0>\;
  s_axi_rdata(1033) <= \<const0>\;
  s_axi_rdata(1032) <= \<const0>\;
  s_axi_rdata(1031) <= \<const0>\;
  s_axi_rdata(1030) <= \<const0>\;
  s_axi_rdata(1029) <= \<const0>\;
  s_axi_rdata(1028) <= \<const0>\;
  s_axi_rdata(1027) <= \<const0>\;
  s_axi_rdata(1026) <= \<const0>\;
  s_axi_rdata(1025) <= \<const0>\;
  s_axi_rdata(1024) <= \<const0>\;
  s_axi_rdata(1023) <= \<const0>\;
  s_axi_rdata(1022) <= \<const0>\;
  s_axi_rdata(1021) <= \<const0>\;
  s_axi_rdata(1020) <= \<const0>\;
  s_axi_rdata(1019) <= \<const0>\;
  s_axi_rdata(1018) <= \<const0>\;
  s_axi_rdata(1017) <= \<const0>\;
  s_axi_rdata(1016) <= \<const0>\;
  s_axi_rdata(1015) <= \<const0>\;
  s_axi_rdata(1014) <= \<const0>\;
  s_axi_rdata(1013) <= \<const0>\;
  s_axi_rdata(1012) <= \<const0>\;
  s_axi_rdata(1011) <= \<const0>\;
  s_axi_rdata(1010) <= \<const0>\;
  s_axi_rdata(1009) <= \<const0>\;
  s_axi_rdata(1008) <= \<const0>\;
  s_axi_rdata(1007) <= \<const0>\;
  s_axi_rdata(1006) <= \<const0>\;
  s_axi_rdata(1005) <= \<const0>\;
  s_axi_rdata(1004) <= \<const0>\;
  s_axi_rdata(1003) <= \<const0>\;
  s_axi_rdata(1002) <= \<const0>\;
  s_axi_rdata(1001) <= \<const0>\;
  s_axi_rdata(1000) <= \<const0>\;
  s_axi_rdata(999) <= \<const0>\;
  s_axi_rdata(998) <= \<const0>\;
  s_axi_rdata(997) <= \<const0>\;
  s_axi_rdata(996) <= \<const0>\;
  s_axi_rdata(995) <= \<const0>\;
  s_axi_rdata(994) <= \<const0>\;
  s_axi_rdata(993) <= \<const0>\;
  s_axi_rdata(992) <= \<const0>\;
  s_axi_rdata(991) <= \<const0>\;
  s_axi_rdata(990) <= \<const0>\;
  s_axi_rdata(989) <= \<const0>\;
  s_axi_rdata(988) <= \<const0>\;
  s_axi_rdata(987) <= \<const0>\;
  s_axi_rdata(986) <= \<const0>\;
  s_axi_rdata(985) <= \<const0>\;
  s_axi_rdata(984) <= \<const0>\;
  s_axi_rdata(983) <= \<const0>\;
  s_axi_rdata(982) <= \<const0>\;
  s_axi_rdata(981) <= \<const0>\;
  s_axi_rdata(980) <= \<const0>\;
  s_axi_rdata(979) <= \<const0>\;
  s_axi_rdata(978) <= \<const0>\;
  s_axi_rdata(977) <= \<const0>\;
  s_axi_rdata(976) <= \<const0>\;
  s_axi_rdata(975) <= \<const0>\;
  s_axi_rdata(974) <= \<const0>\;
  s_axi_rdata(973) <= \<const0>\;
  s_axi_rdata(972) <= \<const0>\;
  s_axi_rdata(971) <= \<const0>\;
  s_axi_rdata(970) <= \<const0>\;
  s_axi_rdata(969) <= \<const0>\;
  s_axi_rdata(968) <= \<const0>\;
  s_axi_rdata(967) <= \<const0>\;
  s_axi_rdata(966) <= \<const0>\;
  s_axi_rdata(965) <= \<const0>\;
  s_axi_rdata(964) <= \<const0>\;
  s_axi_rdata(963) <= \<const0>\;
  s_axi_rdata(962) <= \<const0>\;
  s_axi_rdata(961) <= \<const0>\;
  s_axi_rdata(960) <= \<const0>\;
  s_axi_rdata(959) <= \<const0>\;
  s_axi_rdata(958) <= \<const0>\;
  s_axi_rdata(957) <= \<const0>\;
  s_axi_rdata(956) <= \<const0>\;
  s_axi_rdata(955) <= \<const0>\;
  s_axi_rdata(954) <= \<const0>\;
  s_axi_rdata(953) <= \<const0>\;
  s_axi_rdata(952) <= \<const0>\;
  s_axi_rdata(951) <= \<const0>\;
  s_axi_rdata(950) <= \<const0>\;
  s_axi_rdata(949) <= \<const0>\;
  s_axi_rdata(948) <= \<const0>\;
  s_axi_rdata(947) <= \<const0>\;
  s_axi_rdata(946) <= \<const0>\;
  s_axi_rdata(945) <= \<const0>\;
  s_axi_rdata(944) <= \<const0>\;
  s_axi_rdata(943) <= \<const0>\;
  s_axi_rdata(942) <= \<const0>\;
  s_axi_rdata(941) <= \<const0>\;
  s_axi_rdata(940) <= \<const0>\;
  s_axi_rdata(939) <= \<const0>\;
  s_axi_rdata(938) <= \<const0>\;
  s_axi_rdata(937) <= \<const0>\;
  s_axi_rdata(936) <= \<const0>\;
  s_axi_rdata(935) <= \<const0>\;
  s_axi_rdata(934) <= \<const0>\;
  s_axi_rdata(933) <= \<const0>\;
  s_axi_rdata(932) <= \<const0>\;
  s_axi_rdata(931) <= \<const0>\;
  s_axi_rdata(930) <= \<const0>\;
  s_axi_rdata(929) <= \<const0>\;
  s_axi_rdata(928) <= \<const0>\;
  s_axi_rdata(927) <= \<const0>\;
  s_axi_rdata(926) <= \<const0>\;
  s_axi_rdata(925) <= \<const0>\;
  s_axi_rdata(924) <= \<const0>\;
  s_axi_rdata(923) <= \<const0>\;
  s_axi_rdata(922) <= \<const0>\;
  s_axi_rdata(921) <= \<const0>\;
  s_axi_rdata(920) <= \<const0>\;
  s_axi_rdata(919) <= \<const0>\;
  s_axi_rdata(918) <= \<const0>\;
  s_axi_rdata(917) <= \<const0>\;
  s_axi_rdata(916) <= \<const0>\;
  s_axi_rdata(915) <= \<const0>\;
  s_axi_rdata(914) <= \<const0>\;
  s_axi_rdata(913) <= \<const0>\;
  s_axi_rdata(912) <= \<const0>\;
  s_axi_rdata(911) <= \<const0>\;
  s_axi_rdata(910) <= \<const0>\;
  s_axi_rdata(909) <= \<const0>\;
  s_axi_rdata(908) <= \<const0>\;
  s_axi_rdata(907) <= \<const0>\;
  s_axi_rdata(906) <= \<const0>\;
  s_axi_rdata(905) <= \<const0>\;
  s_axi_rdata(904) <= \<const0>\;
  s_axi_rdata(903) <= \<const0>\;
  s_axi_rdata(902) <= \<const0>\;
  s_axi_rdata(901) <= \<const0>\;
  s_axi_rdata(900) <= \<const0>\;
  s_axi_rdata(899) <= \<const0>\;
  s_axi_rdata(898) <= \<const0>\;
  s_axi_rdata(897) <= \<const0>\;
  s_axi_rdata(896) <= \<const0>\;
  s_axi_rdata(895) <= \<const0>\;
  s_axi_rdata(894) <= \<const0>\;
  s_axi_rdata(893) <= \<const0>\;
  s_axi_rdata(892) <= \<const0>\;
  s_axi_rdata(891) <= \<const0>\;
  s_axi_rdata(890) <= \<const0>\;
  s_axi_rdata(889) <= \<const0>\;
  s_axi_rdata(888) <= \<const0>\;
  s_axi_rdata(887) <= \<const0>\;
  s_axi_rdata(886) <= \<const0>\;
  s_axi_rdata(885) <= \<const0>\;
  s_axi_rdata(884) <= \<const0>\;
  s_axi_rdata(883) <= \<const0>\;
  s_axi_rdata(882) <= \<const0>\;
  s_axi_rdata(881) <= \<const0>\;
  s_axi_rdata(880) <= \<const0>\;
  s_axi_rdata(879) <= \<const0>\;
  s_axi_rdata(878) <= \<const0>\;
  s_axi_rdata(877) <= \<const0>\;
  s_axi_rdata(876) <= \<const0>\;
  s_axi_rdata(875) <= \<const0>\;
  s_axi_rdata(874) <= \<const0>\;
  s_axi_rdata(873) <= \<const0>\;
  s_axi_rdata(872) <= \<const0>\;
  s_axi_rdata(871) <= \<const0>\;
  s_axi_rdata(870) <= \<const0>\;
  s_axi_rdata(869) <= \<const0>\;
  s_axi_rdata(868) <= \<const0>\;
  s_axi_rdata(867) <= \<const0>\;
  s_axi_rdata(866) <= \<const0>\;
  s_axi_rdata(865) <= \<const0>\;
  s_axi_rdata(864) <= \<const0>\;
  s_axi_rdata(863) <= \<const0>\;
  s_axi_rdata(862) <= \<const0>\;
  s_axi_rdata(861) <= \<const0>\;
  s_axi_rdata(860) <= \<const0>\;
  s_axi_rdata(859) <= \<const0>\;
  s_axi_rdata(858) <= \<const0>\;
  s_axi_rdata(857) <= \<const0>\;
  s_axi_rdata(856) <= \<const0>\;
  s_axi_rdata(855) <= \<const0>\;
  s_axi_rdata(854) <= \<const0>\;
  s_axi_rdata(853) <= \<const0>\;
  s_axi_rdata(852) <= \<const0>\;
  s_axi_rdata(851) <= \<const0>\;
  s_axi_rdata(850) <= \<const0>\;
  s_axi_rdata(849) <= \<const0>\;
  s_axi_rdata(848) <= \<const0>\;
  s_axi_rdata(847) <= \<const0>\;
  s_axi_rdata(846) <= \<const0>\;
  s_axi_rdata(845) <= \<const0>\;
  s_axi_rdata(844) <= \<const0>\;
  s_axi_rdata(843) <= \<const0>\;
  s_axi_rdata(842) <= \<const0>\;
  s_axi_rdata(841) <= \<const0>\;
  s_axi_rdata(840) <= \<const0>\;
  s_axi_rdata(839) <= \<const0>\;
  s_axi_rdata(838) <= \<const0>\;
  s_axi_rdata(837) <= \<const0>\;
  s_axi_rdata(836) <= \<const0>\;
  s_axi_rdata(835) <= \<const0>\;
  s_axi_rdata(834) <= \<const0>\;
  s_axi_rdata(833) <= \<const0>\;
  s_axi_rdata(832) <= \<const0>\;
  s_axi_rdata(831) <= \<const0>\;
  s_axi_rdata(830) <= \<const0>\;
  s_axi_rdata(829) <= \<const0>\;
  s_axi_rdata(828) <= \<const0>\;
  s_axi_rdata(827) <= \<const0>\;
  s_axi_rdata(826) <= \<const0>\;
  s_axi_rdata(825) <= \<const0>\;
  s_axi_rdata(824) <= \<const0>\;
  s_axi_rdata(823) <= \<const0>\;
  s_axi_rdata(822) <= \<const0>\;
  s_axi_rdata(821) <= \<const0>\;
  s_axi_rdata(820) <= \<const0>\;
  s_axi_rdata(819) <= \<const0>\;
  s_axi_rdata(818) <= \<const0>\;
  s_axi_rdata(817) <= \<const0>\;
  s_axi_rdata(816) <= \<const0>\;
  s_axi_rdata(815) <= \<const0>\;
  s_axi_rdata(814) <= \<const0>\;
  s_axi_rdata(813) <= \<const0>\;
  s_axi_rdata(812) <= \<const0>\;
  s_axi_rdata(811) <= \<const0>\;
  s_axi_rdata(810) <= \<const0>\;
  s_axi_rdata(809) <= \<const0>\;
  s_axi_rdata(808) <= \<const0>\;
  s_axi_rdata(807) <= \<const0>\;
  s_axi_rdata(806) <= \<const0>\;
  s_axi_rdata(805) <= \<const0>\;
  s_axi_rdata(804) <= \<const0>\;
  s_axi_rdata(803) <= \<const0>\;
  s_axi_rdata(802) <= \<const0>\;
  s_axi_rdata(801) <= \<const0>\;
  s_axi_rdata(800) <= \<const0>\;
  s_axi_rdata(799) <= \<const0>\;
  s_axi_rdata(798) <= \<const0>\;
  s_axi_rdata(797) <= \<const0>\;
  s_axi_rdata(796) <= \<const0>\;
  s_axi_rdata(795) <= \<const0>\;
  s_axi_rdata(794) <= \<const0>\;
  s_axi_rdata(793) <= \<const0>\;
  s_axi_rdata(792) <= \<const0>\;
  s_axi_rdata(791) <= \<const0>\;
  s_axi_rdata(790) <= \<const0>\;
  s_axi_rdata(789) <= \<const0>\;
  s_axi_rdata(788) <= \<const0>\;
  s_axi_rdata(787) <= \<const0>\;
  s_axi_rdata(786) <= \<const0>\;
  s_axi_rdata(785) <= \<const0>\;
  s_axi_rdata(784) <= \<const0>\;
  s_axi_rdata(783) <= \<const0>\;
  s_axi_rdata(782) <= \<const0>\;
  s_axi_rdata(781) <= \<const0>\;
  s_axi_rdata(780) <= \<const0>\;
  s_axi_rdata(779) <= \<const0>\;
  s_axi_rdata(778) <= \<const0>\;
  s_axi_rdata(777) <= \<const0>\;
  s_axi_rdata(776) <= \<const0>\;
  s_axi_rdata(775) <= \<const0>\;
  s_axi_rdata(774) <= \<const0>\;
  s_axi_rdata(773) <= \<const0>\;
  s_axi_rdata(772) <= \<const0>\;
  s_axi_rdata(771) <= \<const0>\;
  s_axi_rdata(770) <= \<const0>\;
  s_axi_rdata(769) <= \<const0>\;
  s_axi_rdata(768) <= \<const0>\;
  s_axi_rdata(767) <= \<const0>\;
  s_axi_rdata(766) <= \<const0>\;
  s_axi_rdata(765) <= \<const0>\;
  s_axi_rdata(764) <= \<const0>\;
  s_axi_rdata(763) <= \<const0>\;
  s_axi_rdata(762) <= \<const0>\;
  s_axi_rdata(761) <= \<const0>\;
  s_axi_rdata(760) <= \<const0>\;
  s_axi_rdata(759) <= \<const0>\;
  s_axi_rdata(758) <= \<const0>\;
  s_axi_rdata(757) <= \<const0>\;
  s_axi_rdata(756) <= \<const0>\;
  s_axi_rdata(755) <= \<const0>\;
  s_axi_rdata(754) <= \<const0>\;
  s_axi_rdata(753) <= \<const0>\;
  s_axi_rdata(752) <= \<const0>\;
  s_axi_rdata(751) <= \<const0>\;
  s_axi_rdata(750) <= \<const0>\;
  s_axi_rdata(749) <= \<const0>\;
  s_axi_rdata(748) <= \<const0>\;
  s_axi_rdata(747) <= \<const0>\;
  s_axi_rdata(746) <= \<const0>\;
  s_axi_rdata(745) <= \<const0>\;
  s_axi_rdata(744) <= \<const0>\;
  s_axi_rdata(743) <= \<const0>\;
  s_axi_rdata(742) <= \<const0>\;
  s_axi_rdata(741) <= \<const0>\;
  s_axi_rdata(740) <= \<const0>\;
  s_axi_rdata(739) <= \<const0>\;
  s_axi_rdata(738) <= \<const0>\;
  s_axi_rdata(737) <= \<const0>\;
  s_axi_rdata(736) <= \<const0>\;
  s_axi_rdata(735) <= \<const0>\;
  s_axi_rdata(734) <= \<const0>\;
  s_axi_rdata(733) <= \<const0>\;
  s_axi_rdata(732) <= \<const0>\;
  s_axi_rdata(731) <= \<const0>\;
  s_axi_rdata(730) <= \<const0>\;
  s_axi_rdata(729) <= \<const0>\;
  s_axi_rdata(728) <= \<const0>\;
  s_axi_rdata(727) <= \<const0>\;
  s_axi_rdata(726) <= \<const0>\;
  s_axi_rdata(725) <= \<const0>\;
  s_axi_rdata(724) <= \<const0>\;
  s_axi_rdata(723) <= \<const0>\;
  s_axi_rdata(722) <= \<const0>\;
  s_axi_rdata(721) <= \<const0>\;
  s_axi_rdata(720) <= \<const0>\;
  s_axi_rdata(719) <= \<const0>\;
  s_axi_rdata(718) <= \<const0>\;
  s_axi_rdata(717) <= \<const0>\;
  s_axi_rdata(716) <= \<const0>\;
  s_axi_rdata(715) <= \<const0>\;
  s_axi_rdata(714) <= \<const0>\;
  s_axi_rdata(713) <= \<const0>\;
  s_axi_rdata(712) <= \<const0>\;
  s_axi_rdata(711) <= \<const0>\;
  s_axi_rdata(710) <= \<const0>\;
  s_axi_rdata(709) <= \<const0>\;
  s_axi_rdata(708) <= \<const0>\;
  s_axi_rdata(707) <= \<const0>\;
  s_axi_rdata(706) <= \<const0>\;
  s_axi_rdata(705) <= \<const0>\;
  s_axi_rdata(704) <= \<const0>\;
  s_axi_rdata(703) <= \<const0>\;
  s_axi_rdata(702) <= \<const0>\;
  s_axi_rdata(701) <= \<const0>\;
  s_axi_rdata(700) <= \<const0>\;
  s_axi_rdata(699) <= \<const0>\;
  s_axi_rdata(698) <= \<const0>\;
  s_axi_rdata(697) <= \<const0>\;
  s_axi_rdata(696) <= \<const0>\;
  s_axi_rdata(695) <= \<const0>\;
  s_axi_rdata(694) <= \<const0>\;
  s_axi_rdata(693) <= \<const0>\;
  s_axi_rdata(692) <= \<const0>\;
  s_axi_rdata(691) <= \<const0>\;
  s_axi_rdata(690) <= \<const0>\;
  s_axi_rdata(689) <= \<const0>\;
  s_axi_rdata(688) <= \<const0>\;
  s_axi_rdata(687) <= \<const0>\;
  s_axi_rdata(686) <= \<const0>\;
  s_axi_rdata(685) <= \<const0>\;
  s_axi_rdata(684) <= \<const0>\;
  s_axi_rdata(683) <= \<const0>\;
  s_axi_rdata(682) <= \<const0>\;
  s_axi_rdata(681) <= \<const0>\;
  s_axi_rdata(680) <= \<const0>\;
  s_axi_rdata(679) <= \<const0>\;
  s_axi_rdata(678) <= \<const0>\;
  s_axi_rdata(677) <= \<const0>\;
  s_axi_rdata(676) <= \<const0>\;
  s_axi_rdata(675) <= \<const0>\;
  s_axi_rdata(674) <= \<const0>\;
  s_axi_rdata(673) <= \<const0>\;
  s_axi_rdata(672) <= \<const0>\;
  s_axi_rdata(671) <= \<const0>\;
  s_axi_rdata(670) <= \<const0>\;
  s_axi_rdata(669) <= \<const0>\;
  s_axi_rdata(668) <= \<const0>\;
  s_axi_rdata(667) <= \<const0>\;
  s_axi_rdata(666) <= \<const0>\;
  s_axi_rdata(665) <= \<const0>\;
  s_axi_rdata(664) <= \<const0>\;
  s_axi_rdata(663) <= \<const0>\;
  s_axi_rdata(662) <= \<const0>\;
  s_axi_rdata(661) <= \<const0>\;
  s_axi_rdata(660) <= \<const0>\;
  s_axi_rdata(659) <= \<const0>\;
  s_axi_rdata(658) <= \<const0>\;
  s_axi_rdata(657) <= \<const0>\;
  s_axi_rdata(656) <= \<const0>\;
  s_axi_rdata(655) <= \<const0>\;
  s_axi_rdata(654) <= \<const0>\;
  s_axi_rdata(653) <= \<const0>\;
  s_axi_rdata(652) <= \<const0>\;
  s_axi_rdata(651) <= \<const0>\;
  s_axi_rdata(650) <= \<const0>\;
  s_axi_rdata(649) <= \<const0>\;
  s_axi_rdata(648) <= \<const0>\;
  s_axi_rdata(647) <= \<const0>\;
  s_axi_rdata(646) <= \<const0>\;
  s_axi_rdata(645) <= \<const0>\;
  s_axi_rdata(644) <= \<const0>\;
  s_axi_rdata(643) <= \<const0>\;
  s_axi_rdata(642) <= \<const0>\;
  s_axi_rdata(641) <= \<const0>\;
  s_axi_rdata(640) <= \<const0>\;
  s_axi_rdata(639) <= \<const0>\;
  s_axi_rdata(638) <= \<const0>\;
  s_axi_rdata(637) <= \<const0>\;
  s_axi_rdata(636) <= \<const0>\;
  s_axi_rdata(635) <= \<const0>\;
  s_axi_rdata(634) <= \<const0>\;
  s_axi_rdata(633) <= \<const0>\;
  s_axi_rdata(632) <= \<const0>\;
  s_axi_rdata(631) <= \<const0>\;
  s_axi_rdata(630) <= \<const0>\;
  s_axi_rdata(629) <= \<const0>\;
  s_axi_rdata(628) <= \<const0>\;
  s_axi_rdata(627) <= \<const0>\;
  s_axi_rdata(626) <= \<const0>\;
  s_axi_rdata(625) <= \<const0>\;
  s_axi_rdata(624) <= \<const0>\;
  s_axi_rdata(623) <= \<const0>\;
  s_axi_rdata(622) <= \<const0>\;
  s_axi_rdata(621) <= \<const0>\;
  s_axi_rdata(620) <= \<const0>\;
  s_axi_rdata(619) <= \<const0>\;
  s_axi_rdata(618) <= \<const0>\;
  s_axi_rdata(617) <= \<const0>\;
  s_axi_rdata(616) <= \<const0>\;
  s_axi_rdata(615) <= \<const0>\;
  s_axi_rdata(614) <= \<const0>\;
  s_axi_rdata(613) <= \<const0>\;
  s_axi_rdata(612) <= \<const0>\;
  s_axi_rdata(611) <= \<const0>\;
  s_axi_rdata(610) <= \<const0>\;
  s_axi_rdata(609) <= \<const0>\;
  s_axi_rdata(608) <= \<const0>\;
  s_axi_rdata(607) <= \<const0>\;
  s_axi_rdata(606) <= \<const0>\;
  s_axi_rdata(605) <= \<const0>\;
  s_axi_rdata(604) <= \<const0>\;
  s_axi_rdata(603) <= \<const0>\;
  s_axi_rdata(602) <= \<const0>\;
  s_axi_rdata(601) <= \<const0>\;
  s_axi_rdata(600) <= \<const0>\;
  s_axi_rdata(599) <= \<const0>\;
  s_axi_rdata(598) <= \<const0>\;
  s_axi_rdata(597) <= \<const0>\;
  s_axi_rdata(596) <= \<const0>\;
  s_axi_rdata(595) <= \<const0>\;
  s_axi_rdata(594) <= \<const0>\;
  s_axi_rdata(593) <= \<const0>\;
  s_axi_rdata(592) <= \<const0>\;
  s_axi_rdata(591) <= \<const0>\;
  s_axi_rdata(590) <= \<const0>\;
  s_axi_rdata(589) <= \<const0>\;
  s_axi_rdata(588) <= \<const0>\;
  s_axi_rdata(587) <= \<const0>\;
  s_axi_rdata(586) <= \<const0>\;
  s_axi_rdata(585) <= \<const0>\;
  s_axi_rdata(584) <= \<const0>\;
  s_axi_rdata(583) <= \<const0>\;
  s_axi_rdata(582) <= \<const0>\;
  s_axi_rdata(581) <= \<const0>\;
  s_axi_rdata(580) <= \<const0>\;
  s_axi_rdata(579) <= \<const0>\;
  s_axi_rdata(578) <= \<const0>\;
  s_axi_rdata(577) <= \<const0>\;
  s_axi_rdata(576) <= \<const0>\;
  s_axi_rdata(575) <= \<const0>\;
  s_axi_rdata(574) <= \<const0>\;
  s_axi_rdata(573) <= \<const0>\;
  s_axi_rdata(572) <= \<const0>\;
  s_axi_rdata(571) <= \<const0>\;
  s_axi_rdata(570) <= \<const0>\;
  s_axi_rdata(569) <= \<const0>\;
  s_axi_rdata(568) <= \<const0>\;
  s_axi_rdata(567) <= \<const0>\;
  s_axi_rdata(566) <= \<const0>\;
  s_axi_rdata(565) <= \<const0>\;
  s_axi_rdata(564) <= \<const0>\;
  s_axi_rdata(563) <= \<const0>\;
  s_axi_rdata(562) <= \<const0>\;
  s_axi_rdata(561) <= \<const0>\;
  s_axi_rdata(560) <= \<const0>\;
  s_axi_rdata(559) <= \<const0>\;
  s_axi_rdata(558) <= \<const0>\;
  s_axi_rdata(557) <= \<const0>\;
  s_axi_rdata(556) <= \<const0>\;
  s_axi_rdata(555) <= \<const0>\;
  s_axi_rdata(554) <= \<const0>\;
  s_axi_rdata(553) <= \<const0>\;
  s_axi_rdata(552) <= \<const0>\;
  s_axi_rdata(551) <= \<const0>\;
  s_axi_rdata(550) <= \<const0>\;
  s_axi_rdata(549) <= \<const0>\;
  s_axi_rdata(548) <= \<const0>\;
  s_axi_rdata(547) <= \<const0>\;
  s_axi_rdata(546) <= \<const0>\;
  s_axi_rdata(545) <= \<const0>\;
  s_axi_rdata(544) <= \<const0>\;
  s_axi_rdata(543) <= \<const0>\;
  s_axi_rdata(542) <= \<const0>\;
  s_axi_rdata(541) <= \<const0>\;
  s_axi_rdata(540) <= \<const0>\;
  s_axi_rdata(539) <= \<const0>\;
  s_axi_rdata(538) <= \<const0>\;
  s_axi_rdata(537) <= \<const0>\;
  s_axi_rdata(536) <= \<const0>\;
  s_axi_rdata(535) <= \<const0>\;
  s_axi_rdata(534) <= \<const0>\;
  s_axi_rdata(533) <= \<const0>\;
  s_axi_rdata(532) <= \<const0>\;
  s_axi_rdata(531) <= \<const0>\;
  s_axi_rdata(530) <= \<const0>\;
  s_axi_rdata(529) <= \<const0>\;
  s_axi_rdata(528) <= \<const0>\;
  s_axi_rdata(527) <= \<const0>\;
  s_axi_rdata(526) <= \<const0>\;
  s_axi_rdata(525) <= \<const0>\;
  s_axi_rdata(524) <= \<const0>\;
  s_axi_rdata(523) <= \<const0>\;
  s_axi_rdata(522) <= \<const0>\;
  s_axi_rdata(521) <= \<const0>\;
  s_axi_rdata(520) <= \<const0>\;
  s_axi_rdata(519) <= \<const0>\;
  s_axi_rdata(518) <= \<const0>\;
  s_axi_rdata(517) <= \<const0>\;
  s_axi_rdata(516) <= \<const0>\;
  s_axi_rdata(515) <= \<const0>\;
  s_axi_rdata(514) <= \<const0>\;
  s_axi_rdata(513) <= \<const0>\;
  s_axi_rdata(512) <= \<const0>\;
  s_axi_rdata(511) <= \<const0>\;
  s_axi_rdata(510) <= \<const0>\;
  s_axi_rdata(509) <= \<const0>\;
  s_axi_rdata(508) <= \<const0>\;
  s_axi_rdata(507) <= \<const0>\;
  s_axi_rdata(506) <= \<const0>\;
  s_axi_rdata(505) <= \<const0>\;
  s_axi_rdata(504) <= \<const0>\;
  s_axi_rdata(503) <= \<const0>\;
  s_axi_rdata(502) <= \<const0>\;
  s_axi_rdata(501) <= \<const0>\;
  s_axi_rdata(500) <= \<const0>\;
  s_axi_rdata(499) <= \<const0>\;
  s_axi_rdata(498) <= \<const0>\;
  s_axi_rdata(497) <= \<const0>\;
  s_axi_rdata(496) <= \<const0>\;
  s_axi_rdata(495) <= \<const0>\;
  s_axi_rdata(494) <= \<const0>\;
  s_axi_rdata(493) <= \<const0>\;
  s_axi_rdata(492) <= \<const0>\;
  s_axi_rdata(491) <= \<const0>\;
  s_axi_rdata(490) <= \<const0>\;
  s_axi_rdata(489) <= \<const0>\;
  s_axi_rdata(488) <= \<const0>\;
  s_axi_rdata(487) <= \<const0>\;
  s_axi_rdata(486) <= \<const0>\;
  s_axi_rdata(485) <= \<const0>\;
  s_axi_rdata(484) <= \<const0>\;
  s_axi_rdata(483) <= \<const0>\;
  s_axi_rdata(482) <= \<const0>\;
  s_axi_rdata(481) <= \<const0>\;
  s_axi_rdata(480) <= \<const0>\;
  s_axi_rdata(479) <= \<const0>\;
  s_axi_rdata(478) <= \<const0>\;
  s_axi_rdata(477) <= \<const0>\;
  s_axi_rdata(476) <= \<const0>\;
  s_axi_rdata(475) <= \<const0>\;
  s_axi_rdata(474) <= \<const0>\;
  s_axi_rdata(473) <= \<const0>\;
  s_axi_rdata(472) <= \<const0>\;
  s_axi_rdata(471) <= \<const0>\;
  s_axi_rdata(470) <= \<const0>\;
  s_axi_rdata(469) <= \<const0>\;
  s_axi_rdata(468) <= \<const0>\;
  s_axi_rdata(467) <= \<const0>\;
  s_axi_rdata(466) <= \<const0>\;
  s_axi_rdata(465) <= \<const0>\;
  s_axi_rdata(464) <= \<const0>\;
  s_axi_rdata(463) <= \<const0>\;
  s_axi_rdata(462) <= \<const0>\;
  s_axi_rdata(461) <= \<const0>\;
  s_axi_rdata(460) <= \<const0>\;
  s_axi_rdata(459) <= \<const0>\;
  s_axi_rdata(458) <= \<const0>\;
  s_axi_rdata(457) <= \<const0>\;
  s_axi_rdata(456) <= \<const0>\;
  s_axi_rdata(455) <= \<const0>\;
  s_axi_rdata(454) <= \<const0>\;
  s_axi_rdata(453) <= \<const0>\;
  s_axi_rdata(452) <= \<const0>\;
  s_axi_rdata(451) <= \<const0>\;
  s_axi_rdata(450) <= \<const0>\;
  s_axi_rdata(449) <= \<const0>\;
  s_axi_rdata(448) <= \<const0>\;
  s_axi_rdata(447) <= \<const0>\;
  s_axi_rdata(446) <= \<const0>\;
  s_axi_rdata(445) <= \<const0>\;
  s_axi_rdata(444) <= \<const0>\;
  s_axi_rdata(443) <= \<const0>\;
  s_axi_rdata(442) <= \<const0>\;
  s_axi_rdata(441) <= \<const0>\;
  s_axi_rdata(440) <= \<const0>\;
  s_axi_rdata(439) <= \<const0>\;
  s_axi_rdata(438) <= \<const0>\;
  s_axi_rdata(437) <= \<const0>\;
  s_axi_rdata(436) <= \<const0>\;
  s_axi_rdata(435) <= \<const0>\;
  s_axi_rdata(434) <= \<const0>\;
  s_axi_rdata(433) <= \<const0>\;
  s_axi_rdata(432) <= \<const0>\;
  s_axi_rdata(431) <= \<const0>\;
  s_axi_rdata(430) <= \<const0>\;
  s_axi_rdata(429) <= \<const0>\;
  s_axi_rdata(428) <= \<const0>\;
  s_axi_rdata(427) <= \<const0>\;
  s_axi_rdata(426) <= \<const0>\;
  s_axi_rdata(425) <= \<const0>\;
  s_axi_rdata(424) <= \<const0>\;
  s_axi_rdata(423) <= \<const0>\;
  s_axi_rdata(422) <= \<const0>\;
  s_axi_rdata(421) <= \<const0>\;
  s_axi_rdata(420) <= \<const0>\;
  s_axi_rdata(419) <= \<const0>\;
  s_axi_rdata(418) <= \<const0>\;
  s_axi_rdata(417) <= \<const0>\;
  s_axi_rdata(416) <= \<const0>\;
  s_axi_rdata(415) <= \<const0>\;
  s_axi_rdata(414) <= \<const0>\;
  s_axi_rdata(413) <= \<const0>\;
  s_axi_rdata(412) <= \<const0>\;
  s_axi_rdata(411) <= \<const0>\;
  s_axi_rdata(410) <= \<const0>\;
  s_axi_rdata(409) <= \<const0>\;
  s_axi_rdata(408) <= \<const0>\;
  s_axi_rdata(407) <= \<const0>\;
  s_axi_rdata(406) <= \<const0>\;
  s_axi_rdata(405) <= \<const0>\;
  s_axi_rdata(404) <= \<const0>\;
  s_axi_rdata(403) <= \<const0>\;
  s_axi_rdata(402) <= \<const0>\;
  s_axi_rdata(401) <= \<const0>\;
  s_axi_rdata(400) <= \<const0>\;
  s_axi_rdata(399) <= \<const0>\;
  s_axi_rdata(398) <= \<const0>\;
  s_axi_rdata(397) <= \<const0>\;
  s_axi_rdata(396) <= \<const0>\;
  s_axi_rdata(395) <= \<const0>\;
  s_axi_rdata(394) <= \<const0>\;
  s_axi_rdata(393) <= \<const0>\;
  s_axi_rdata(392) <= \<const0>\;
  s_axi_rdata(391) <= \<const0>\;
  s_axi_rdata(390) <= \<const0>\;
  s_axi_rdata(389) <= \<const0>\;
  s_axi_rdata(388) <= \<const0>\;
  s_axi_rdata(387) <= \<const0>\;
  s_axi_rdata(386) <= \<const0>\;
  s_axi_rdata(385) <= \<const0>\;
  s_axi_rdata(384) <= \<const0>\;
  s_axi_rdata(383) <= \<const0>\;
  s_axi_rdata(382) <= \<const0>\;
  s_axi_rdata(381) <= \<const0>\;
  s_axi_rdata(380) <= \<const0>\;
  s_axi_rdata(379) <= \<const0>\;
  s_axi_rdata(378) <= \<const0>\;
  s_axi_rdata(377) <= \<const0>\;
  s_axi_rdata(376) <= \<const0>\;
  s_axi_rdata(375) <= \<const0>\;
  s_axi_rdata(374) <= \<const0>\;
  s_axi_rdata(373) <= \<const0>\;
  s_axi_rdata(372) <= \<const0>\;
  s_axi_rdata(371) <= \<const0>\;
  s_axi_rdata(370) <= \<const0>\;
  s_axi_rdata(369) <= \<const0>\;
  s_axi_rdata(368) <= \<const0>\;
  s_axi_rdata(367) <= \<const0>\;
  s_axi_rdata(366) <= \<const0>\;
  s_axi_rdata(365) <= \<const0>\;
  s_axi_rdata(364) <= \<const0>\;
  s_axi_rdata(363) <= \<const0>\;
  s_axi_rdata(362) <= \<const0>\;
  s_axi_rdata(361) <= \<const0>\;
  s_axi_rdata(360) <= \<const0>\;
  s_axi_rdata(359) <= \<const0>\;
  s_axi_rdata(358) <= \<const0>\;
  s_axi_rdata(357) <= \<const0>\;
  s_axi_rdata(356) <= \<const0>\;
  s_axi_rdata(355) <= \<const0>\;
  s_axi_rdata(354) <= \<const0>\;
  s_axi_rdata(353) <= \<const0>\;
  s_axi_rdata(352) <= \<const0>\;
  s_axi_rdata(351) <= \<const0>\;
  s_axi_rdata(350) <= \<const0>\;
  s_axi_rdata(349) <= \<const0>\;
  s_axi_rdata(348) <= \<const0>\;
  s_axi_rdata(347) <= \<const0>\;
  s_axi_rdata(346) <= \<const0>\;
  s_axi_rdata(345) <= \<const0>\;
  s_axi_rdata(344) <= \<const0>\;
  s_axi_rdata(343) <= \<const0>\;
  s_axi_rdata(342) <= \<const0>\;
  s_axi_rdata(341) <= \<const0>\;
  s_axi_rdata(340) <= \<const0>\;
  s_axi_rdata(339) <= \<const0>\;
  s_axi_rdata(338) <= \<const0>\;
  s_axi_rdata(337) <= \<const0>\;
  s_axi_rdata(336) <= \<const0>\;
  s_axi_rdata(335) <= \<const0>\;
  s_axi_rdata(334) <= \<const0>\;
  s_axi_rdata(333) <= \<const0>\;
  s_axi_rdata(332) <= \<const0>\;
  s_axi_rdata(331) <= \<const0>\;
  s_axi_rdata(330) <= \<const0>\;
  s_axi_rdata(329) <= \<const0>\;
  s_axi_rdata(328) <= \<const0>\;
  s_axi_rdata(327) <= \<const0>\;
  s_axi_rdata(326) <= \<const0>\;
  s_axi_rdata(325) <= \<const0>\;
  s_axi_rdata(324) <= \<const0>\;
  s_axi_rdata(323) <= \<const0>\;
  s_axi_rdata(322) <= \<const0>\;
  s_axi_rdata(321) <= \<const0>\;
  s_axi_rdata(320) <= \<const0>\;
  s_axi_rdata(319) <= \<const0>\;
  s_axi_rdata(318) <= \<const0>\;
  s_axi_rdata(317) <= \<const0>\;
  s_axi_rdata(316) <= \<const0>\;
  s_axi_rdata(315) <= \<const0>\;
  s_axi_rdata(314) <= \<const0>\;
  s_axi_rdata(313) <= \<const0>\;
  s_axi_rdata(312) <= \<const0>\;
  s_axi_rdata(311) <= \<const0>\;
  s_axi_rdata(310) <= \<const0>\;
  s_axi_rdata(309) <= \<const0>\;
  s_axi_rdata(308) <= \<const0>\;
  s_axi_rdata(307) <= \<const0>\;
  s_axi_rdata(306) <= \<const0>\;
  s_axi_rdata(305) <= \<const0>\;
  s_axi_rdata(304) <= \<const0>\;
  s_axi_rdata(303) <= \<const0>\;
  s_axi_rdata(302) <= \<const0>\;
  s_axi_rdata(301) <= \<const0>\;
  s_axi_rdata(300) <= \<const0>\;
  s_axi_rdata(299) <= \<const0>\;
  s_axi_rdata(298) <= \<const0>\;
  s_axi_rdata(297) <= \<const0>\;
  s_axi_rdata(296) <= \<const0>\;
  s_axi_rdata(295) <= \<const0>\;
  s_axi_rdata(294) <= \<const0>\;
  s_axi_rdata(293) <= \<const0>\;
  s_axi_rdata(292) <= \<const0>\;
  s_axi_rdata(291) <= \<const0>\;
  s_axi_rdata(290) <= \<const0>\;
  s_axi_rdata(289) <= \<const0>\;
  s_axi_rdata(288) <= \<const0>\;
  s_axi_rdata(287) <= \<const0>\;
  s_axi_rdata(286) <= \<const0>\;
  s_axi_rdata(285) <= \<const0>\;
  s_axi_rdata(284) <= \<const0>\;
  s_axi_rdata(283) <= \<const0>\;
  s_axi_rdata(282) <= \<const0>\;
  s_axi_rdata(281) <= \<const0>\;
  s_axi_rdata(280) <= \<const0>\;
  s_axi_rdata(279) <= \<const0>\;
  s_axi_rdata(278) <= \<const0>\;
  s_axi_rdata(277) <= \<const0>\;
  s_axi_rdata(276) <= \<const0>\;
  s_axi_rdata(275) <= \<const0>\;
  s_axi_rdata(274) <= \<const0>\;
  s_axi_rdata(273) <= \<const0>\;
  s_axi_rdata(272) <= \<const0>\;
  s_axi_rdata(271) <= \<const0>\;
  s_axi_rdata(270) <= \<const0>\;
  s_axi_rdata(269) <= \<const0>\;
  s_axi_rdata(268) <= \<const0>\;
  s_axi_rdata(267) <= \<const0>\;
  s_axi_rdata(266) <= \<const0>\;
  s_axi_rdata(265) <= \<const0>\;
  s_axi_rdata(264) <= \<const0>\;
  s_axi_rdata(263) <= \<const0>\;
  s_axi_rdata(262) <= \<const0>\;
  s_axi_rdata(261) <= \<const0>\;
  s_axi_rdata(260) <= \<const0>\;
  s_axi_rdata(259) <= \<const0>\;
  s_axi_rdata(258) <= \<const0>\;
  s_axi_rdata(257) <= \<const0>\;
  s_axi_rdata(256) <= \<const0>\;
  s_axi_rdata(255) <= \<const0>\;
  s_axi_rdata(254) <= \<const0>\;
  s_axi_rdata(253) <= \<const0>\;
  s_axi_rdata(252) <= \<const0>\;
  s_axi_rdata(251) <= \<const0>\;
  s_axi_rdata(250) <= \<const0>\;
  s_axi_rdata(249) <= \<const0>\;
  s_axi_rdata(248) <= \<const0>\;
  s_axi_rdata(247) <= \<const0>\;
  s_axi_rdata(246) <= \<const0>\;
  s_axi_rdata(245) <= \<const0>\;
  s_axi_rdata(244) <= \<const0>\;
  s_axi_rdata(243) <= \<const0>\;
  s_axi_rdata(242) <= \<const0>\;
  s_axi_rdata(241) <= \<const0>\;
  s_axi_rdata(240) <= \<const0>\;
  s_axi_rdata(239) <= \<const0>\;
  s_axi_rdata(238) <= \<const0>\;
  s_axi_rdata(237) <= \<const0>\;
  s_axi_rdata(236) <= \<const0>\;
  s_axi_rdata(235) <= \<const0>\;
  s_axi_rdata(234) <= \<const0>\;
  s_axi_rdata(233) <= \<const0>\;
  s_axi_rdata(232) <= \<const0>\;
  s_axi_rdata(231) <= \<const0>\;
  s_axi_rdata(230) <= \<const0>\;
  s_axi_rdata(229) <= \<const0>\;
  s_axi_rdata(228) <= \<const0>\;
  s_axi_rdata(227) <= \<const0>\;
  s_axi_rdata(226) <= \<const0>\;
  s_axi_rdata(225) <= \<const0>\;
  s_axi_rdata(224) <= \<const0>\;
  s_axi_rdata(223) <= \<const0>\;
  s_axi_rdata(222) <= \<const0>\;
  s_axi_rdata(221) <= \<const0>\;
  s_axi_rdata(220) <= \<const0>\;
  s_axi_rdata(219) <= \<const0>\;
  s_axi_rdata(218) <= \<const0>\;
  s_axi_rdata(217) <= \<const0>\;
  s_axi_rdata(216) <= \<const0>\;
  s_axi_rdata(215) <= \<const0>\;
  s_axi_rdata(214) <= \<const0>\;
  s_axi_rdata(213) <= \<const0>\;
  s_axi_rdata(212) <= \<const0>\;
  s_axi_rdata(211) <= \<const0>\;
  s_axi_rdata(210) <= \<const0>\;
  s_axi_rdata(209) <= \<const0>\;
  s_axi_rdata(208) <= \<const0>\;
  s_axi_rdata(207) <= \<const0>\;
  s_axi_rdata(206) <= \<const0>\;
  s_axi_rdata(205) <= \<const0>\;
  s_axi_rdata(204) <= \<const0>\;
  s_axi_rdata(203) <= \<const0>\;
  s_axi_rdata(202) <= \<const0>\;
  s_axi_rdata(201) <= \<const0>\;
  s_axi_rdata(200) <= \<const0>\;
  s_axi_rdata(199) <= \<const0>\;
  s_axi_rdata(198) <= \<const0>\;
  s_axi_rdata(197) <= \<const0>\;
  s_axi_rdata(196) <= \<const0>\;
  s_axi_rdata(195) <= \<const0>\;
  s_axi_rdata(194) <= \<const0>\;
  s_axi_rdata(193) <= \<const0>\;
  s_axi_rdata(192) <= \<const0>\;
  s_axi_rdata(191) <= \<const0>\;
  s_axi_rdata(190) <= \<const0>\;
  s_axi_rdata(189) <= \<const0>\;
  s_axi_rdata(188) <= \<const0>\;
  s_axi_rdata(187) <= \<const0>\;
  s_axi_rdata(186) <= \<const0>\;
  s_axi_rdata(185) <= \<const0>\;
  s_axi_rdata(184) <= \<const0>\;
  s_axi_rdata(183) <= \<const0>\;
  s_axi_rdata(182) <= \<const0>\;
  s_axi_rdata(181) <= \<const0>\;
  s_axi_rdata(180) <= \<const0>\;
  s_axi_rdata(179) <= \<const0>\;
  s_axi_rdata(178) <= \<const0>\;
  s_axi_rdata(177) <= \<const0>\;
  s_axi_rdata(176) <= \<const0>\;
  s_axi_rdata(175) <= \<const0>\;
  s_axi_rdata(174) <= \<const0>\;
  s_axi_rdata(173) <= \<const0>\;
  s_axi_rdata(172) <= \<const0>\;
  s_axi_rdata(171) <= \<const0>\;
  s_axi_rdata(170) <= \<const0>\;
  s_axi_rdata(169) <= \<const0>\;
  s_axi_rdata(168) <= \<const0>\;
  s_axi_rdata(167) <= \<const0>\;
  s_axi_rdata(166) <= \<const0>\;
  s_axi_rdata(165) <= \<const0>\;
  s_axi_rdata(164) <= \<const0>\;
  s_axi_rdata(163) <= \<const0>\;
  s_axi_rdata(162) <= \<const0>\;
  s_axi_rdata(161) <= \<const0>\;
  s_axi_rdata(160) <= \<const0>\;
  s_axi_rdata(159) <= \<const0>\;
  s_axi_rdata(158) <= \<const0>\;
  s_axi_rdata(157) <= \<const0>\;
  s_axi_rdata(156) <= \<const0>\;
  s_axi_rdata(155) <= \<const0>\;
  s_axi_rdata(154) <= \<const0>\;
  s_axi_rdata(153) <= \<const0>\;
  s_axi_rdata(152) <= \<const0>\;
  s_axi_rdata(151) <= \<const0>\;
  s_axi_rdata(150) <= \<const0>\;
  s_axi_rdata(149) <= \<const0>\;
  s_axi_rdata(148) <= \<const0>\;
  s_axi_rdata(147) <= \<const0>\;
  s_axi_rdata(146) <= \<const0>\;
  s_axi_rdata(145) <= \<const0>\;
  s_axi_rdata(144) <= \<const0>\;
  s_axi_rdata(143) <= \<const0>\;
  s_axi_rdata(142) <= \<const0>\;
  s_axi_rdata(141) <= \<const0>\;
  s_axi_rdata(140) <= \<const0>\;
  s_axi_rdata(139) <= \<const0>\;
  s_axi_rdata(138) <= \<const0>\;
  s_axi_rdata(137) <= \<const0>\;
  s_axi_rdata(136) <= \<const0>\;
  s_axi_rdata(135) <= \<const0>\;
  s_axi_rdata(134) <= \<const0>\;
  s_axi_rdata(133) <= \<const0>\;
  s_axi_rdata(132) <= \<const0>\;
  s_axi_rdata(131) <= \<const0>\;
  s_axi_rdata(130) <= \<const0>\;
  s_axi_rdata(129) <= \<const0>\;
  s_axi_rdata(128) <= \<const0>\;
  s_axi_rdata(127) <= \<const0>\;
  s_axi_rdata(126) <= \<const0>\;
  s_axi_rdata(125) <= \<const0>\;
  s_axi_rdata(124) <= \<const0>\;
  s_axi_rdata(123) <= \<const0>\;
  s_axi_rdata(122) <= \<const0>\;
  s_axi_rdata(121) <= \<const0>\;
  s_axi_rdata(120) <= \<const0>\;
  s_axi_rdata(119) <= \<const0>\;
  s_axi_rdata(118) <= \<const0>\;
  s_axi_rdata(117) <= \<const0>\;
  s_axi_rdata(116) <= \<const0>\;
  s_axi_rdata(115) <= \<const0>\;
  s_axi_rdata(114) <= \<const0>\;
  s_axi_rdata(113) <= \<const0>\;
  s_axi_rdata(112) <= \<const0>\;
  s_axi_rdata(111) <= \<const0>\;
  s_axi_rdata(110) <= \<const0>\;
  s_axi_rdata(109) <= \<const0>\;
  s_axi_rdata(108) <= \<const0>\;
  s_axi_rdata(107) <= \<const0>\;
  s_axi_rdata(106) <= \<const0>\;
  s_axi_rdata(105) <= \<const0>\;
  s_axi_rdata(104) <= \<const0>\;
  s_axi_rdata(103) <= \<const0>\;
  s_axi_rdata(102) <= \<const0>\;
  s_axi_rdata(101) <= \<const0>\;
  s_axi_rdata(100) <= \<const0>\;
  s_axi_rdata(99) <= \<const0>\;
  s_axi_rdata(98) <= \<const0>\;
  s_axi_rdata(97) <= \<const0>\;
  s_axi_rdata(96) <= \<const0>\;
  s_axi_rdata(95) <= \<const0>\;
  s_axi_rdata(94) <= \<const0>\;
  s_axi_rdata(93) <= \<const0>\;
  s_axi_rdata(92) <= \<const0>\;
  s_axi_rdata(91) <= \<const0>\;
  s_axi_rdata(90) <= \<const0>\;
  s_axi_rdata(89) <= \<const0>\;
  s_axi_rdata(88) <= \<const0>\;
  s_axi_rdata(87) <= \<const0>\;
  s_axi_rdata(86) <= \<const0>\;
  s_axi_rdata(85) <= \<const0>\;
  s_axi_rdata(84) <= \<const0>\;
  s_axi_rdata(83) <= \<const0>\;
  s_axi_rdata(82) <= \<const0>\;
  s_axi_rdata(81) <= \<const0>\;
  s_axi_rdata(80) <= \<const0>\;
  s_axi_rdata(79) <= \<const0>\;
  s_axi_rdata(78) <= \<const0>\;
  s_axi_rdata(77) <= \<const0>\;
  s_axi_rdata(76) <= \<const0>\;
  s_axi_rdata(75) <= \<const0>\;
  s_axi_rdata(74) <= \<const0>\;
  s_axi_rdata(73) <= \<const0>\;
  s_axi_rdata(72) <= \<const0>\;
  s_axi_rdata(71) <= \<const0>\;
  s_axi_rdata(70) <= \<const0>\;
  s_axi_rdata(69) <= \<const0>\;
  s_axi_rdata(68) <= \<const0>\;
  s_axi_rdata(67) <= \<const0>\;
  s_axi_rdata(66) <= \<const0>\;
  s_axi_rdata(65) <= \<const0>\;
  s_axi_rdata(64) <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      clka => clka,
      dina(1343 downto 0) => dina(1343 downto 0),
      douta(1343 downto 0) => douta(1343 downto 0),
      ena => ena,
      sleep => sleep,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1343 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 1343 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "fc1_weights_bram,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 1343 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 1343 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 7;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 7;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "19";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     120.279688 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "fc1_weights_bram.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "fc1_weights_bram.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 120;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 120;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 1344;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 1344;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 120;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 120;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 1344;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 1344;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynquplus";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4
     port map (
      addra(6 downto 0) => addra(6 downto 0),
      addrb(6 downto 0) => B"0000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(1343 downto 0) => dina(1343 downto 0),
      dinb(1343 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(1343 downto 0) => douta(1343 downto 0),
      doutb(1343 downto 0) => NLW_U0_doutb_UNCONNECTED(1343 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(6 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(6 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(6 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(6 downto 0),
      s_axi_rdata(1343 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(1343 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(1343 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
