
CB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006820  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000012c  080069b0  080069b0  000079b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006adc  08006adc  0000805c  2**0
                  CONTENTS
  4 .ARM          00000008  08006adc  08006adc  00007adc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006ae4  08006ae4  0000805c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006ae4  08006ae4  00007ae4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006ae8  08006ae8  00007ae8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08006aec  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000042c  2000005c  08006b48  0000805c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000488  08006b48  00008488  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000805c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010936  00000000  00000000  0000808c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000240d  00000000  00000000  000189c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000de0  00000000  00000000  0001add0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ab1  00000000  00000000  0001bbb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027b9f  00000000  00000000  0001c661  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ff33  00000000  00000000  00044200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fb02a  00000000  00000000  00054133  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014f15d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f28  00000000  00000000  0014f1a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  001530c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006998 	.word	0x08006998

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08006998 	.word	0x08006998

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <main>:
static void MX_USART3_UART_Init(void);
static void MX_ADC1_Init(void);
void ProcessCommand(char *cmd); // 处理处理板通过 USART3 发送的命令

/* Main Program --------------------------------------------------------------*/
int main(void) {
 8000570:	b5b0      	push	{r4, r5, r7, lr}
 8000572:	b09c      	sub	sp, #112	@ 0x70
 8000574:	af00      	add	r7, sp, #0
    HAL_Init();
 8000576:	f000 fce8 	bl	8000f4a <HAL_Init>
    SystemClock_Config();
 800057a:	f000 f923 	bl	80007c4 <SystemClock_Config>
    MX_GPIO_Init();
 800057e:	f000 f9d7 	bl	8000930 <MX_GPIO_Init>
    MX_USART1_UART_Init();
 8000582:	f000 fa05 	bl	8000990 <MX_USART1_UART_Init>
    MX_USART2_UART_Init();
 8000586:	f000 fa2d 	bl	80009e4 <MX_USART2_UART_Init>
    MX_USART3_UART_Init();
 800058a:	f000 fa5b 	bl	8000a44 <MX_USART3_UART_Init>
    MX_ADC1_Init();
 800058e:	f000 f96b 	bl	8000868 <MX_ADC1_Init>

    // 初始化完成，打印信息
    char initMsg[] = "Collector Board Initialized. Ready to Work.\r\n";
 8000592:	4b33      	ldr	r3, [pc, #204]	@ (8000660 <main+0xf0>)
 8000594:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 8000598:	461d      	mov	r5, r3
 800059a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800059c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800059e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005a2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80005a6:	c407      	stmia	r4!, {r0, r1, r2}
 80005a8:	8023      	strh	r3, [r4, #0]
    HAL_UART_Transmit(&huart2, (uint8_t *)initMsg, strlen(initMsg), HAL_MAX_DELAY);
 80005aa:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80005ae:	4618      	mov	r0, r3
 80005b0:	f7ff fe0e 	bl	80001d0 <strlen>
 80005b4:	4603      	mov	r3, r0
 80005b6:	b29a      	uxth	r2, r3
 80005b8:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 80005bc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80005c0:	4828      	ldr	r0, [pc, #160]	@ (8000664 <main+0xf4>)
 80005c2:	f004 f99b 	bl	80048fc <HAL_UART_Transmit>

    // 启动 USART3 接收中断
    HAL_UART_Receive_IT(&huart3, (uint8_t *)rxBuffer3, sizeof(rxBuffer3) - 1);
 80005c6:	223f      	movs	r2, #63	@ 0x3f
 80005c8:	4927      	ldr	r1, [pc, #156]	@ (8000668 <main+0xf8>)
 80005ca:	4828      	ldr	r0, [pc, #160]	@ (800066c <main+0xfc>)
 80005cc:	f004 fa20 	bl	8004a10 <HAL_UART_Receive_IT>

    while (1) {
        if (isWorking) {
 80005d0:	4b27      	ldr	r3, [pc, #156]	@ (8000670 <main+0x100>)
 80005d2:	781b      	ldrb	r3, [r3, #0]
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d0fb      	beq.n	80005d0 <main+0x60>
            // 开始采集数据
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET); // 启动 RED LED
 80005d8:	2201      	movs	r2, #1
 80005da:	2101      	movs	r1, #1
 80005dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005e0:	f002 fdec 	bl	80031bc <HAL_GPIO_WritePin>
            HAL_ADC_Start(&hadc1);
 80005e4:	4823      	ldr	r0, [pc, #140]	@ (8000674 <main+0x104>)
 80005e6:	f001 f8dd 	bl	80017a4 <HAL_ADC_Start>
            if (HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) == HAL_OK) {
 80005ea:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80005ee:	4821      	ldr	r0, [pc, #132]	@ (8000674 <main+0x104>)
 80005f0:	f001 f9c6 	bl	8001980 <HAL_ADC_PollForConversion>
 80005f4:	4603      	mov	r3, r0
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d12a      	bne.n	8000650 <main+0xe0>
                uint16_t adc_value = HAL_ADC_GetValue(&hadc1);
 80005fa:	481e      	ldr	r0, [pc, #120]	@ (8000674 <main+0x104>)
 80005fc:	f001 fa98 	bl	8001b30 <HAL_ADC_GetValue>
 8000600:	4603      	mov	r3, r0
 8000602:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
                char data_packet[64];
                sprintf(data_packet, "DATA,%u\r\n", adc_value);
 8000606:	f8b7 206e 	ldrh.w	r2, [r7, #110]	@ 0x6e
 800060a:	463b      	mov	r3, r7
 800060c:	491a      	ldr	r1, [pc, #104]	@ (8000678 <main+0x108>)
 800060e:	4618      	mov	r0, r3
 8000610:	f005 fd10 	bl	8006034 <siprintf>
                HAL_UART_Transmit(&huart1, (uint8_t *)data_packet, strlen(data_packet), HAL_MAX_DELAY);
 8000614:	463b      	mov	r3, r7
 8000616:	4618      	mov	r0, r3
 8000618:	f7ff fdda 	bl	80001d0 <strlen>
 800061c:	4603      	mov	r3, r0
 800061e:	b29a      	uxth	r2, r3
 8000620:	4639      	mov	r1, r7
 8000622:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000626:	4815      	ldr	r0, [pc, #84]	@ (800067c <main+0x10c>)
 8000628:	f004 f968 	bl	80048fc <HAL_UART_Transmit>

                // 在调试串口打印
                sprintf(dbg, "Collected Data: ADC=%u\r\n", adc_value);
 800062c:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8000630:	461a      	mov	r2, r3
 8000632:	4913      	ldr	r1, [pc, #76]	@ (8000680 <main+0x110>)
 8000634:	4813      	ldr	r0, [pc, #76]	@ (8000684 <main+0x114>)
 8000636:	f005 fcfd 	bl	8006034 <siprintf>
                HAL_UART_Transmit(&huart2, (uint8_t *)dbg, strlen(dbg), HAL_MAX_DELAY);
 800063a:	4812      	ldr	r0, [pc, #72]	@ (8000684 <main+0x114>)
 800063c:	f7ff fdc8 	bl	80001d0 <strlen>
 8000640:	4603      	mov	r3, r0
 8000642:	b29a      	uxth	r2, r3
 8000644:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000648:	490e      	ldr	r1, [pc, #56]	@ (8000684 <main+0x114>)
 800064a:	4806      	ldr	r0, [pc, #24]	@ (8000664 <main+0xf4>)
 800064c:	f004 f956 	bl	80048fc <HAL_UART_Transmit>
            }
            HAL_ADC_Stop(&hadc1);
 8000650:	4808      	ldr	r0, [pc, #32]	@ (8000674 <main+0x104>)
 8000652:	f001 f961 	bl	8001918 <HAL_ADC_Stop>
            HAL_Delay(500);
 8000656:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800065a:	f000 fceb 	bl	8001034 <HAL_Delay>
        if (isWorking) {
 800065e:	e7b7      	b.n	80005d0 <main+0x60>
 8000660:	080069d8 	.word	0x080069d8
 8000664:	20000100 	.word	0x20000100
 8000668:	20000274 	.word	0x20000274
 800066c:	20000188 	.word	0x20000188
 8000670:	200002b4 	.word	0x200002b4
 8000674:	20000210 	.word	0x20000210
 8000678:	080069b0 	.word	0x080069b0
 800067c:	20000078 	.word	0x20000078
 8000680:	080069bc 	.word	0x080069bc
 8000684:	200002b8 	.word	0x200002b8

08000688 <HAL_UART_RxCpltCallback>:
        }
    }
}

/* USART3 中断回调：接收处理板命令 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000688:	b580      	push	{r7, lr}
 800068a:	b082      	sub	sp, #8
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3) {
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	4a0b      	ldr	r2, [pc, #44]	@ (80006c4 <HAL_UART_RxCpltCallback+0x3c>)
 8000696:	4293      	cmp	r3, r2
 8000698:	d110      	bne.n	80006bc <HAL_UART_RxCpltCallback+0x34>
        rxBuffer3[63] = '\0';
 800069a:	4b0b      	ldr	r3, [pc, #44]	@ (80006c8 <HAL_UART_RxCpltCallback+0x40>)
 800069c:	2200      	movs	r2, #0
 800069e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
        ProcessCommand(rxBuffer3); // 处理命令
 80006a2:	4809      	ldr	r0, [pc, #36]	@ (80006c8 <HAL_UART_RxCpltCallback+0x40>)
 80006a4:	f000 f814 	bl	80006d0 <ProcessCommand>
        memset(rxBuffer3, 0, sizeof(rxBuffer3));
 80006a8:	2240      	movs	r2, #64	@ 0x40
 80006aa:	2100      	movs	r1, #0
 80006ac:	4806      	ldr	r0, [pc, #24]	@ (80006c8 <HAL_UART_RxCpltCallback+0x40>)
 80006ae:	f005 fcf3 	bl	8006098 <memset>
        HAL_UART_Receive_IT(&huart3, (uint8_t *)rxBuffer3, sizeof(rxBuffer3) - 1);
 80006b2:	223f      	movs	r2, #63	@ 0x3f
 80006b4:	4904      	ldr	r1, [pc, #16]	@ (80006c8 <HAL_UART_RxCpltCallback+0x40>)
 80006b6:	4805      	ldr	r0, [pc, #20]	@ (80006cc <HAL_UART_RxCpltCallback+0x44>)
 80006b8:	f004 f9aa 	bl	8004a10 <HAL_UART_Receive_IT>
    }
}
 80006bc:	bf00      	nop
 80006be:	3708      	adds	r7, #8
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	40004800 	.word	0x40004800
 80006c8:	20000274 	.word	0x20000274
 80006cc:	20000188 	.word	0x20000188

080006d0 <ProcessCommand>:

/* 处理接收到的命令 */
void ProcessCommand(char *cmd) {
 80006d0:	b5b0      	push	{r4, r5, r7, lr}
 80006d2:	b092      	sub	sp, #72	@ 0x48
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
    if (strncmp(cmd, "CMD:START", 9) == 0) {
 80006d8:	2209      	movs	r2, #9
 80006da:	4933      	ldr	r1, [pc, #204]	@ (80007a8 <ProcessCommand+0xd8>)
 80006dc:	6878      	ldr	r0, [r7, #4]
 80006de:	f005 fcc9 	bl	8006074 <strncmp>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d119      	bne.n	800071c <ProcessCommand+0x4c>
        isWorking = 1;
 80006e8:	4b30      	ldr	r3, [pc, #192]	@ (80007ac <ProcessCommand+0xdc>)
 80006ea:	2201      	movs	r2, #1
 80006ec:	701a      	strb	r2, [r3, #0]
        char dbg[] = "Command: START\r\n";
 80006ee:	4b30      	ldr	r3, [pc, #192]	@ (80007b0 <ProcessCommand+0xe0>)
 80006f0:	f107 0434 	add.w	r4, r7, #52	@ 0x34
 80006f4:	461d      	mov	r5, r3
 80006f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006fa:	682b      	ldr	r3, [r5, #0]
 80006fc:	7023      	strb	r3, [r4, #0]
        HAL_UART_Transmit(&huart2, (uint8_t *)dbg, strlen(dbg), HAL_MAX_DELAY);
 80006fe:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000702:	4618      	mov	r0, r3
 8000704:	f7ff fd64 	bl	80001d0 <strlen>
 8000708:	4603      	mov	r3, r0
 800070a:	b29a      	uxth	r2, r3
 800070c:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8000710:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000714:	4827      	ldr	r0, [pc, #156]	@ (80007b4 <ProcessCommand+0xe4>)
 8000716:	f004 f8f1 	bl	80048fc <HAL_UART_Transmit>
        HAL_UART_Transmit(&huart2, (uint8_t *)dbg, strlen(dbg), HAL_MAX_DELAY);
    } else {
        char dbg[] = "Unknown Command Received\r\n";
        HAL_UART_Transmit(&huart2, (uint8_t *)dbg, strlen(dbg), HAL_MAX_DELAY);
    }
}
 800071a:	e040      	b.n	800079e <ProcessCommand+0xce>
    } else if (strncmp(cmd, "CMD:STOP", 8) == 0) {
 800071c:	2208      	movs	r2, #8
 800071e:	4926      	ldr	r1, [pc, #152]	@ (80007b8 <ProcessCommand+0xe8>)
 8000720:	6878      	ldr	r0, [r7, #4]
 8000722:	f005 fca7 	bl	8006074 <strncmp>
 8000726:	4603      	mov	r3, r0
 8000728:	2b00      	cmp	r3, #0
 800072a:	d11d      	bne.n	8000768 <ProcessCommand+0x98>
        isWorking = 0;
 800072c:	4b1f      	ldr	r3, [pc, #124]	@ (80007ac <ProcessCommand+0xdc>)
 800072e:	2200      	movs	r2, #0
 8000730:	701a      	strb	r2, [r3, #0]
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET); // 关闭 RED LED
 8000732:	2200      	movs	r2, #0
 8000734:	2101      	movs	r1, #1
 8000736:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800073a:	f002 fd3f 	bl	80031bc <HAL_GPIO_WritePin>
        char dbg[] = "Command: STOP\r\n";
 800073e:	4b1f      	ldr	r3, [pc, #124]	@ (80007bc <ProcessCommand+0xec>)
 8000740:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8000744:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000746:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        HAL_UART_Transmit(&huart2, (uint8_t *)dbg, strlen(dbg), HAL_MAX_DELAY);
 800074a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800074e:	4618      	mov	r0, r3
 8000750:	f7ff fd3e 	bl	80001d0 <strlen>
 8000754:	4603      	mov	r3, r0
 8000756:	b29a      	uxth	r2, r3
 8000758:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 800075c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000760:	4814      	ldr	r0, [pc, #80]	@ (80007b4 <ProcessCommand+0xe4>)
 8000762:	f004 f8cb 	bl	80048fc <HAL_UART_Transmit>
}
 8000766:	e01a      	b.n	800079e <ProcessCommand+0xce>
        char dbg[] = "Unknown Command Received\r\n";
 8000768:	4b15      	ldr	r3, [pc, #84]	@ (80007c0 <ProcessCommand+0xf0>)
 800076a:	f107 0408 	add.w	r4, r7, #8
 800076e:	461d      	mov	r5, r3
 8000770:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000772:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000774:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000778:	c403      	stmia	r4!, {r0, r1}
 800077a:	8022      	strh	r2, [r4, #0]
 800077c:	3402      	adds	r4, #2
 800077e:	0c13      	lsrs	r3, r2, #16
 8000780:	7023      	strb	r3, [r4, #0]
        HAL_UART_Transmit(&huart2, (uint8_t *)dbg, strlen(dbg), HAL_MAX_DELAY);
 8000782:	f107 0308 	add.w	r3, r7, #8
 8000786:	4618      	mov	r0, r3
 8000788:	f7ff fd22 	bl	80001d0 <strlen>
 800078c:	4603      	mov	r3, r0
 800078e:	b29a      	uxth	r2, r3
 8000790:	f107 0108 	add.w	r1, r7, #8
 8000794:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000798:	4806      	ldr	r0, [pc, #24]	@ (80007b4 <ProcessCommand+0xe4>)
 800079a:	f004 f8af 	bl	80048fc <HAL_UART_Transmit>
}
 800079e:	bf00      	nop
 80007a0:	3748      	adds	r7, #72	@ 0x48
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bdb0      	pop	{r4, r5, r7, pc}
 80007a6:	bf00      	nop
 80007a8:	08006a08 	.word	0x08006a08
 80007ac:	200002b4 	.word	0x200002b4
 80007b0:	08006a20 	.word	0x08006a20
 80007b4:	20000100 	.word	0x20000100
 80007b8:	08006a14 	.word	0x08006a14
 80007bc:	08006a34 	.word	0x08006a34
 80007c0:	08006a44 	.word	0x08006a44

080007c4 <SystemClock_Config>:

/* System Clock Configuration */
void SystemClock_Config(void) {
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b096      	sub	sp, #88	@ 0x58
 80007c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ca:	f107 0314 	add.w	r3, r7, #20
 80007ce:	2244      	movs	r2, #68	@ 0x44
 80007d0:	2100      	movs	r1, #0
 80007d2:	4618      	mov	r0, r3
 80007d4:	f005 fc60 	bl	8006098 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007d8:	463b      	mov	r3, r7
 80007da:	2200      	movs	r2, #0
 80007dc:	601a      	str	r2, [r3, #0]
 80007de:	605a      	str	r2, [r3, #4]
 80007e0:	609a      	str	r2, [r3, #8]
 80007e2:	60da      	str	r2, [r3, #12]
 80007e4:	611a      	str	r2, [r3, #16]
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK) {
 80007e6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80007ea:	f002 fd27 	bl	800323c <HAL_PWREx_ControlVoltageScaling>
 80007ee:	4603      	mov	r3, r0
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d001      	beq.n	80007f8 <SystemClock_Config+0x34>
    Error_Handler();
 80007f4:	f000 f950 	bl	8000a98 <Error_Handler>
  }
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80007f8:	2310      	movs	r3, #16
 80007fa:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80007fc:	2301      	movs	r3, #1
 80007fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000800:	2300      	movs	r3, #0
 8000802:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000804:	2360      	movs	r3, #96	@ 0x60
 8000806:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000808:	2302      	movs	r3, #2
 800080a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800080c:	2301      	movs	r3, #1
 800080e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000810:	2301      	movs	r3, #1
 8000812:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000814:	2328      	movs	r3, #40	@ 0x28
 8000816:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000818:	2307      	movs	r3, #7
 800081a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800081c:	2302      	movs	r3, #2
 800081e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000820:	2302      	movs	r3, #2
 8000822:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000824:	f107 0314 	add.w	r3, r7, #20
 8000828:	4618      	mov	r0, r3
 800082a:	f002 fd5d 	bl	80032e8 <HAL_RCC_OscConfig>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d001      	beq.n	8000838 <SystemClock_Config+0x74>
    Error_Handler();
 8000834:	f000 f930 	bl	8000a98 <Error_Handler>
  }
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000838:	230f      	movs	r3, #15
 800083a:	603b      	str	r3, [r7, #0]
                              | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800083c:	2303      	movs	r3, #3
 800083e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000840:	2300      	movs	r3, #0
 8000842:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000844:	2300      	movs	r3, #0
 8000846:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000848:	2300      	movs	r3, #0
 800084a:	613b      	str	r3, [r7, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 800084c:	463b      	mov	r3, r7
 800084e:	2104      	movs	r1, #4
 8000850:	4618      	mov	r0, r3
 8000852:	f003 f925 	bl	8003aa0 <HAL_RCC_ClockConfig>
 8000856:	4603      	mov	r3, r0
 8000858:	2b00      	cmp	r3, #0
 800085a:	d001      	beq.n	8000860 <SystemClock_Config+0x9c>
    Error_Handler();
 800085c:	f000 f91c 	bl	8000a98 <Error_Handler>
  }
}
 8000860:	bf00      	nop
 8000862:	3758      	adds	r7, #88	@ 0x58
 8000864:	46bd      	mov	sp, r7
 8000866:	bd80      	pop	{r7, pc}

08000868 <MX_ADC1_Init>:

/* ADC1 Initialization */
static void MX_ADC1_Init(void) {
 8000868:	b580      	push	{r7, lr}
 800086a:	b086      	sub	sp, #24
 800086c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 800086e:	463b      	mov	r3, r7
 8000870:	2200      	movs	r2, #0
 8000872:	601a      	str	r2, [r3, #0]
 8000874:	605a      	str	r2, [r3, #4]
 8000876:	609a      	str	r2, [r3, #8]
 8000878:	60da      	str	r2, [r3, #12]
 800087a:	611a      	str	r2, [r3, #16]
 800087c:	615a      	str	r2, [r3, #20]
  hadc1.Instance = ADC1;
 800087e:	4b29      	ldr	r3, [pc, #164]	@ (8000924 <MX_ADC1_Init+0xbc>)
 8000880:	4a29      	ldr	r2, [pc, #164]	@ (8000928 <MX_ADC1_Init+0xc0>)
 8000882:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000884:	4b27      	ldr	r3, [pc, #156]	@ (8000924 <MX_ADC1_Init+0xbc>)
 8000886:	2200      	movs	r2, #0
 8000888:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800088a:	4b26      	ldr	r3, [pc, #152]	@ (8000924 <MX_ADC1_Init+0xbc>)
 800088c:	2200      	movs	r2, #0
 800088e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000890:	4b24      	ldr	r3, [pc, #144]	@ (8000924 <MX_ADC1_Init+0xbc>)
 8000892:	2200      	movs	r2, #0
 8000894:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000896:	4b23      	ldr	r3, [pc, #140]	@ (8000924 <MX_ADC1_Init+0xbc>)
 8000898:	2200      	movs	r2, #0
 800089a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800089c:	4b21      	ldr	r3, [pc, #132]	@ (8000924 <MX_ADC1_Init+0xbc>)
 800089e:	2204      	movs	r2, #4
 80008a0:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80008a2:	4b20      	ldr	r3, [pc, #128]	@ (8000924 <MX_ADC1_Init+0xbc>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80008a8:	4b1e      	ldr	r3, [pc, #120]	@ (8000924 <MX_ADC1_Init+0xbc>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80008ae:	4b1d      	ldr	r3, [pc, #116]	@ (8000924 <MX_ADC1_Init+0xbc>)
 80008b0:	2201      	movs	r2, #1
 80008b2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80008b4:	4b1b      	ldr	r3, [pc, #108]	@ (8000924 <MX_ADC1_Init+0xbc>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80008bc:	4b19      	ldr	r3, [pc, #100]	@ (8000924 <MX_ADC1_Init+0xbc>)
 80008be:	2200      	movs	r2, #0
 80008c0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80008c2:	4b18      	ldr	r3, [pc, #96]	@ (8000924 <MX_ADC1_Init+0xbc>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80008c8:	4b16      	ldr	r3, [pc, #88]	@ (8000924 <MX_ADC1_Init+0xbc>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80008d0:	4b14      	ldr	r3, [pc, #80]	@ (8000924 <MX_ADC1_Init+0xbc>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80008d6:	4b13      	ldr	r3, [pc, #76]	@ (8000924 <MX_ADC1_Init+0xbc>)
 80008d8:	2200      	movs	r2, #0
 80008da:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 80008de:	4811      	ldr	r0, [pc, #68]	@ (8000924 <MX_ADC1_Init+0xbc>)
 80008e0:	f000 fe10 	bl	8001504 <HAL_ADC_Init>
 80008e4:	4603      	mov	r3, r0
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d001      	beq.n	80008ee <MX_ADC1_Init+0x86>
    Error_Handler();
 80008ea:	f000 f8d5 	bl	8000a98 <Error_Handler>
  }
  sConfig.Channel = ADC_CHANNEL_10;
 80008ee:	4b0f      	ldr	r3, [pc, #60]	@ (800092c <MX_ADC1_Init+0xc4>)
 80008f0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80008f2:	2306      	movs	r3, #6
 80008f4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 80008f6:	2301      	movs	r3, #1
 80008f8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80008fa:	237f      	movs	r3, #127	@ 0x7f
 80008fc:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80008fe:	2304      	movs	r3, #4
 8000900:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000902:	2300      	movs	r3, #0
 8000904:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8000906:	463b      	mov	r3, r7
 8000908:	4619      	mov	r1, r3
 800090a:	4806      	ldr	r0, [pc, #24]	@ (8000924 <MX_ADC1_Init+0xbc>)
 800090c:	f001 fb56 	bl	8001fbc <HAL_ADC_ConfigChannel>
 8000910:	4603      	mov	r3, r0
 8000912:	2b00      	cmp	r3, #0
 8000914:	d001      	beq.n	800091a <MX_ADC1_Init+0xb2>
    Error_Handler();
 8000916:	f000 f8bf 	bl	8000a98 <Error_Handler>
  }
}
 800091a:	bf00      	nop
 800091c:	3718      	adds	r7, #24
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	20000210 	.word	0x20000210
 8000928:	50040000 	.word	0x50040000
 800092c:	2a000400 	.word	0x2a000400

08000930 <MX_GPIO_Init>:

/* GPIO Initialization */
static void MX_GPIO_Init(void) {
 8000930:	b580      	push	{r7, lr}
 8000932:	b086      	sub	sp, #24
 8000934:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000936:	1d3b      	adds	r3, r7, #4
 8000938:	2200      	movs	r2, #0
 800093a:	601a      	str	r2, [r3, #0]
 800093c:	605a      	str	r2, [r3, #4]
 800093e:	609a      	str	r2, [r3, #8]
 8000940:	60da      	str	r2, [r3, #12]
 8000942:	611a      	str	r2, [r3, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000944:	4b11      	ldr	r3, [pc, #68]	@ (800098c <MX_GPIO_Init+0x5c>)
 8000946:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000948:	4a10      	ldr	r2, [pc, #64]	@ (800098c <MX_GPIO_Init+0x5c>)
 800094a:	f043 0301 	orr.w	r3, r3, #1
 800094e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000950:	4b0e      	ldr	r3, [pc, #56]	@ (800098c <MX_GPIO_Init+0x5c>)
 8000952:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000954:	f003 0301 	and.w	r3, r3, #1
 8000958:	603b      	str	r3, [r7, #0]
 800095a:	683b      	ldr	r3, [r7, #0]
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET); // RED LED
 800095c:	2200      	movs	r2, #0
 800095e:	2101      	movs	r1, #1
 8000960:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000964:	f002 fc2a 	bl	80031bc <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000968:	2301      	movs	r3, #1
 800096a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800096c:	2301      	movs	r3, #1
 800096e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000970:	2300      	movs	r3, #0
 8000972:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000974:	2300      	movs	r3, #0
 8000976:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000978:	1d3b      	adds	r3, r7, #4
 800097a:	4619      	mov	r1, r3
 800097c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000980:	f002 fa72 	bl	8002e68 <HAL_GPIO_Init>
}
 8000984:	bf00      	nop
 8000986:	3718      	adds	r7, #24
 8000988:	46bd      	mov	sp, r7
 800098a:	bd80      	pop	{r7, pc}
 800098c:	40021000 	.word	0x40021000

08000990 <MX_USART1_UART_Init>:

/* USART1 Initialization */
static void MX_USART1_UART_Init(void) {
 8000990:	b580      	push	{r7, lr}
 8000992:	af00      	add	r7, sp, #0
  huart1.Instance = USART1;
 8000994:	4b11      	ldr	r3, [pc, #68]	@ (80009dc <MX_USART1_UART_Init+0x4c>)
 8000996:	4a12      	ldr	r2, [pc, #72]	@ (80009e0 <MX_USART1_UART_Init+0x50>)
 8000998:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800099a:	4b10      	ldr	r3, [pc, #64]	@ (80009dc <MX_USART1_UART_Init+0x4c>)
 800099c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009a0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009a2:	4b0e      	ldr	r3, [pc, #56]	@ (80009dc <MX_USART1_UART_Init+0x4c>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80009a8:	4b0c      	ldr	r3, [pc, #48]	@ (80009dc <MX_USART1_UART_Init+0x4c>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80009ae:	4b0b      	ldr	r3, [pc, #44]	@ (80009dc <MX_USART1_UART_Init+0x4c>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80009b4:	4b09      	ldr	r3, [pc, #36]	@ (80009dc <MX_USART1_UART_Init+0x4c>)
 80009b6:	220c      	movs	r2, #12
 80009b8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009ba:	4b08      	ldr	r3, [pc, #32]	@ (80009dc <MX_USART1_UART_Init+0x4c>)
 80009bc:	2200      	movs	r2, #0
 80009be:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80009c0:	4b06      	ldr	r3, [pc, #24]	@ (80009dc <MX_USART1_UART_Init+0x4c>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK) {
 80009c6:	4805      	ldr	r0, [pc, #20]	@ (80009dc <MX_USART1_UART_Init+0x4c>)
 80009c8:	f003 ff4a 	bl	8004860 <HAL_UART_Init>
 80009cc:	4603      	mov	r3, r0
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d001      	beq.n	80009d6 <MX_USART1_UART_Init+0x46>
    Error_Handler();
 80009d2:	f000 f861 	bl	8000a98 <Error_Handler>
  }
}
 80009d6:	bf00      	nop
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	20000078 	.word	0x20000078
 80009e0:	40013800 	.word	0x40013800

080009e4 <MX_USART2_UART_Init>:

static void MX_USART2_UART_Init(void)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	af00      	add	r7, sp, #0
    huart2.Instance = USART2;
 80009e8:	4b14      	ldr	r3, [pc, #80]	@ (8000a3c <MX_USART2_UART_Init+0x58>)
 80009ea:	4a15      	ldr	r2, [pc, #84]	@ (8000a40 <MX_USART2_UART_Init+0x5c>)
 80009ec:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 115200;
 80009ee:	4b13      	ldr	r3, [pc, #76]	@ (8000a3c <MX_USART2_UART_Init+0x58>)
 80009f0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009f4:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009f6:	4b11      	ldr	r3, [pc, #68]	@ (8000a3c <MX_USART2_UART_Init+0x58>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 80009fc:	4b0f      	ldr	r3, [pc, #60]	@ (8000a3c <MX_USART2_UART_Init+0x58>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 8000a02:	4b0e      	ldr	r3, [pc, #56]	@ (8000a3c <MX_USART2_UART_Init+0x58>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode = UART_MODE_TX_RX;
 8000a08:	4b0c      	ldr	r3, [pc, #48]	@ (8000a3c <MX_USART2_UART_Init+0x58>)
 8000a0a:	220c      	movs	r2, #12
 8000a0c:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a0e:	4b0b      	ldr	r3, [pc, #44]	@ (8000a3c <MX_USART2_UART_Init+0x58>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a14:	4b09      	ldr	r3, [pc, #36]	@ (8000a3c <MX_USART2_UART_Init+0x58>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	61da      	str	r2, [r3, #28]
    huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a1a:	4b08      	ldr	r3, [pc, #32]	@ (8000a3c <MX_USART2_UART_Init+0x58>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	621a      	str	r2, [r3, #32]
    huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a20:	4b06      	ldr	r3, [pc, #24]	@ (8000a3c <MX_USART2_UART_Init+0x58>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a26:	4805      	ldr	r0, [pc, #20]	@ (8000a3c <MX_USART2_UART_Init+0x58>)
 8000a28:	f003 ff1a 	bl	8004860 <HAL_UART_Init>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d001      	beq.n	8000a36 <MX_USART2_UART_Init+0x52>
    {
        Error_Handler();
 8000a32:	f000 f831 	bl	8000a98 <Error_Handler>
    }
}
 8000a36:	bf00      	nop
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	bf00      	nop
 8000a3c:	20000100 	.word	0x20000100
 8000a40:	40004400 	.word	0x40004400

08000a44 <MX_USART3_UART_Init>:

/* USART3 Initialization */
static void MX_USART3_UART_Init(void) {
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0
  huart3.Instance = USART3;
 8000a48:	4b11      	ldr	r3, [pc, #68]	@ (8000a90 <MX_USART3_UART_Init+0x4c>)
 8000a4a:	4a12      	ldr	r2, [pc, #72]	@ (8000a94 <MX_USART3_UART_Init+0x50>)
 8000a4c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000a4e:	4b10      	ldr	r3, [pc, #64]	@ (8000a90 <MX_USART3_UART_Init+0x4c>)
 8000a50:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a54:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000a56:	4b0e      	ldr	r3, [pc, #56]	@ (8000a90 <MX_USART3_UART_Init+0x4c>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000a5c:	4b0c      	ldr	r3, [pc, #48]	@ (8000a90 <MX_USART3_UART_Init+0x4c>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000a62:	4b0b      	ldr	r3, [pc, #44]	@ (8000a90 <MX_USART3_UART_Init+0x4c>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000a68:	4b09      	ldr	r3, [pc, #36]	@ (8000a90 <MX_USART3_UART_Init+0x4c>)
 8000a6a:	220c      	movs	r2, #12
 8000a6c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a6e:	4b08      	ldr	r3, [pc, #32]	@ (8000a90 <MX_USART3_UART_Init+0x4c>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a74:	4b06      	ldr	r3, [pc, #24]	@ (8000a90 <MX_USART3_UART_Init+0x4c>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK) {
 8000a7a:	4805      	ldr	r0, [pc, #20]	@ (8000a90 <MX_USART3_UART_Init+0x4c>)
 8000a7c:	f003 fef0 	bl	8004860 <HAL_UART_Init>
 8000a80:	4603      	mov	r3, r0
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d001      	beq.n	8000a8a <MX_USART3_UART_Init+0x46>
    Error_Handler();
 8000a86:	f000 f807 	bl	8000a98 <Error_Handler>
  }
}
 8000a8a:	bf00      	nop
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	20000188 	.word	0x20000188
 8000a94:	40004800 	.word	0x40004800

08000a98 <Error_Handler>:

void Error_Handler(void) {
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a9c:	b672      	cpsid	i
}
 8000a9e:	bf00      	nop
  /* User can add their own implementation to report the HAL error return state */
  __disable_irq(); // 禁用中断，防止错误扩散
  while (1) {
    // 错误指示：闪烁板载 LED (PA5)
    HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000aa0:	2120      	movs	r1, #32
 8000aa2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000aa6:	f002 fba1 	bl	80031ec <HAL_GPIO_TogglePin>
    HAL_Delay(500); // 500 毫秒闪烁
 8000aaa:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000aae:	f000 fac1 	bl	8001034 <HAL_Delay>
    HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000ab2:	bf00      	nop
 8000ab4:	e7f4      	b.n	8000aa0 <Error_Handler+0x8>
	...

08000ab8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	b083      	sub	sp, #12
 8000abc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000abe:	4b0f      	ldr	r3, [pc, #60]	@ (8000afc <HAL_MspInit+0x44>)
 8000ac0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ac2:	4a0e      	ldr	r2, [pc, #56]	@ (8000afc <HAL_MspInit+0x44>)
 8000ac4:	f043 0301 	orr.w	r3, r3, #1
 8000ac8:	6613      	str	r3, [r2, #96]	@ 0x60
 8000aca:	4b0c      	ldr	r3, [pc, #48]	@ (8000afc <HAL_MspInit+0x44>)
 8000acc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ace:	f003 0301 	and.w	r3, r3, #1
 8000ad2:	607b      	str	r3, [r7, #4]
 8000ad4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ad6:	4b09      	ldr	r3, [pc, #36]	@ (8000afc <HAL_MspInit+0x44>)
 8000ad8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ada:	4a08      	ldr	r2, [pc, #32]	@ (8000afc <HAL_MspInit+0x44>)
 8000adc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ae0:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ae2:	4b06      	ldr	r3, [pc, #24]	@ (8000afc <HAL_MspInit+0x44>)
 8000ae4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ae6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000aea:	603b      	str	r3, [r7, #0]
 8000aec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aee:	bf00      	nop
 8000af0:	370c      	adds	r7, #12
 8000af2:	46bd      	mov	sp, r7
 8000af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop
 8000afc:	40021000 	.word	0x40021000

08000b00 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b0ac      	sub	sp, #176	@ 0xb0
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b08:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	601a      	str	r2, [r3, #0]
 8000b10:	605a      	str	r2, [r3, #4]
 8000b12:	609a      	str	r2, [r3, #8]
 8000b14:	60da      	str	r2, [r3, #12]
 8000b16:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b18:	f107 0314 	add.w	r3, r7, #20
 8000b1c:	2288      	movs	r2, #136	@ 0x88
 8000b1e:	2100      	movs	r1, #0
 8000b20:	4618      	mov	r0, r3
 8000b22:	f005 fab9 	bl	8006098 <memset>
  if(hadc->Instance==ADC1)
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	4a2b      	ldr	r2, [pc, #172]	@ (8000bd8 <HAL_ADC_MspInit+0xd8>)
 8000b2c:	4293      	cmp	r3, r2
 8000b2e:	d14f      	bne.n	8000bd0 <HAL_ADC_MspInit+0xd0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000b30:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000b34:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000b36:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000b3a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000b3e:	2301      	movs	r3, #1
 8000b40:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000b42:	2301      	movs	r3, #1
 8000b44:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8000b46:	2310      	movs	r3, #16
 8000b48:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000b4a:	2307      	movs	r3, #7
 8000b4c:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000b4e:	2302      	movs	r3, #2
 8000b50:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000b52:	2302      	movs	r3, #2
 8000b54:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000b56:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000b5a:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b5c:	f107 0314 	add.w	r3, r7, #20
 8000b60:	4618      	mov	r0, r3
 8000b62:	f003 f9c1 	bl	8003ee8 <HAL_RCCEx_PeriphCLKConfig>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d001      	beq.n	8000b70 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8000b6c:	f7ff ff94 	bl	8000a98 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000b70:	4b1a      	ldr	r3, [pc, #104]	@ (8000bdc <HAL_ADC_MspInit+0xdc>)
 8000b72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b74:	4a19      	ldr	r2, [pc, #100]	@ (8000bdc <HAL_ADC_MspInit+0xdc>)
 8000b76:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000b7a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b7c:	4b17      	ldr	r3, [pc, #92]	@ (8000bdc <HAL_ADC_MspInit+0xdc>)
 8000b7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b80:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000b84:	613b      	str	r3, [r7, #16]
 8000b86:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b88:	4b14      	ldr	r3, [pc, #80]	@ (8000bdc <HAL_ADC_MspInit+0xdc>)
 8000b8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b8c:	4a13      	ldr	r2, [pc, #76]	@ (8000bdc <HAL_ADC_MspInit+0xdc>)
 8000b8e:	f043 0301 	orr.w	r3, r3, #1
 8000b92:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b94:	4b11      	ldr	r3, [pc, #68]	@ (8000bdc <HAL_ADC_MspInit+0xdc>)
 8000b96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b98:	f003 0301 	and.w	r3, r3, #1
 8000b9c:	60fb      	str	r3, [r7, #12]
 8000b9e:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = Analog_Output_Pin;
 8000ba0:	2320      	movs	r3, #32
 8000ba2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000ba6:	230b      	movs	r3, #11
 8000ba8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bac:	2300      	movs	r3, #0
 8000bae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(Analog_Output_GPIO_Port, &GPIO_InitStruct);
 8000bb2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bbc:	f002 f954 	bl	8002e68 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	2100      	movs	r1, #0
 8000bc4:	2012      	movs	r0, #18
 8000bc6:	f002 f89a 	bl	8002cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000bca:	2012      	movs	r0, #18
 8000bcc:	f002 f8b3 	bl	8002d36 <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000bd0:	bf00      	nop
 8000bd2:	37b0      	adds	r7, #176	@ 0xb0
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}
 8000bd8:	50040000 	.word	0x50040000
 8000bdc:	40021000 	.word	0x40021000

08000be0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b0b0      	sub	sp, #192	@ 0xc0
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be8:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000bec:	2200      	movs	r2, #0
 8000bee:	601a      	str	r2, [r3, #0]
 8000bf0:	605a      	str	r2, [r3, #4]
 8000bf2:	609a      	str	r2, [r3, #8]
 8000bf4:	60da      	str	r2, [r3, #12]
 8000bf6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000bf8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bfc:	2288      	movs	r2, #136	@ 0x88
 8000bfe:	2100      	movs	r1, #0
 8000c00:	4618      	mov	r0, r3
 8000c02:	f005 fa49 	bl	8006098 <memset>
  if(huart->Instance==USART1)
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	4a6b      	ldr	r2, [pc, #428]	@ (8000db8 <HAL_UART_MspInit+0x1d8>)
 8000c0c:	4293      	cmp	r3, r2
 8000c0e:	d145      	bne.n	8000c9c <HAL_UART_MspInit+0xbc>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000c10:	2301      	movs	r3, #1
 8000c12:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000c14:	2300      	movs	r3, #0
 8000c16:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c18:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	f003 f963 	bl	8003ee8 <HAL_RCCEx_PeriphCLKConfig>
 8000c22:	4603      	mov	r3, r0
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d001      	beq.n	8000c2c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000c28:	f7ff ff36 	bl	8000a98 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c2c:	4b63      	ldr	r3, [pc, #396]	@ (8000dbc <HAL_UART_MspInit+0x1dc>)
 8000c2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c30:	4a62      	ldr	r2, [pc, #392]	@ (8000dbc <HAL_UART_MspInit+0x1dc>)
 8000c32:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c36:	6613      	str	r3, [r2, #96]	@ 0x60
 8000c38:	4b60      	ldr	r3, [pc, #384]	@ (8000dbc <HAL_UART_MspInit+0x1dc>)
 8000c3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c3c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c40:	623b      	str	r3, [r7, #32]
 8000c42:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c44:	4b5d      	ldr	r3, [pc, #372]	@ (8000dbc <HAL_UART_MspInit+0x1dc>)
 8000c46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c48:	4a5c      	ldr	r2, [pc, #368]	@ (8000dbc <HAL_UART_MspInit+0x1dc>)
 8000c4a:	f043 0301 	orr.w	r3, r3, #1
 8000c4e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c50:	4b5a      	ldr	r3, [pc, #360]	@ (8000dbc <HAL_UART_MspInit+0x1dc>)
 8000c52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c54:	f003 0301 	and.w	r3, r3, #1
 8000c58:	61fb      	str	r3, [r7, #28]
 8000c5a:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000c5c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000c60:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c64:	2302      	movs	r3, #2
 8000c66:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c70:	2303      	movs	r3, #3
 8000c72:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000c76:	2307      	movs	r3, #7
 8000c78:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c7c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000c80:	4619      	mov	r1, r3
 8000c82:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c86:	f002 f8ef 	bl	8002e68 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	2101      	movs	r1, #1
 8000c8e:	2025      	movs	r0, #37	@ 0x25
 8000c90:	f002 f835 	bl	8002cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000c94:	2025      	movs	r0, #37	@ 0x25
 8000c96:	f002 f84e 	bl	8002d36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000c9a:	e089      	b.n	8000db0 <HAL_UART_MspInit+0x1d0>
  else if(huart->Instance==USART2)
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	4a47      	ldr	r2, [pc, #284]	@ (8000dc0 <HAL_UART_MspInit+0x1e0>)
 8000ca2:	4293      	cmp	r3, r2
 8000ca4:	d13c      	bne.n	8000d20 <HAL_UART_MspInit+0x140>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000ca6:	2302      	movs	r3, #2
 8000ca8:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000caa:	2300      	movs	r3, #0
 8000cac:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f003 f918 	bl	8003ee8 <HAL_RCCEx_PeriphCLKConfig>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d001      	beq.n	8000cc2 <HAL_UART_MspInit+0xe2>
      Error_Handler();
 8000cbe:	f7ff feeb 	bl	8000a98 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000cc2:	4b3e      	ldr	r3, [pc, #248]	@ (8000dbc <HAL_UART_MspInit+0x1dc>)
 8000cc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cc6:	4a3d      	ldr	r2, [pc, #244]	@ (8000dbc <HAL_UART_MspInit+0x1dc>)
 8000cc8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ccc:	6593      	str	r3, [r2, #88]	@ 0x58
 8000cce:	4b3b      	ldr	r3, [pc, #236]	@ (8000dbc <HAL_UART_MspInit+0x1dc>)
 8000cd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cd6:	61bb      	str	r3, [r7, #24]
 8000cd8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cda:	4b38      	ldr	r3, [pc, #224]	@ (8000dbc <HAL_UART_MspInit+0x1dc>)
 8000cdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cde:	4a37      	ldr	r2, [pc, #220]	@ (8000dbc <HAL_UART_MspInit+0x1dc>)
 8000ce0:	f043 0301 	orr.w	r3, r3, #1
 8000ce4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ce6:	4b35      	ldr	r3, [pc, #212]	@ (8000dbc <HAL_UART_MspInit+0x1dc>)
 8000ce8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cea:	f003 0301 	and.w	r3, r3, #1
 8000cee:	617b      	str	r3, [r7, #20]
 8000cf0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000cf2:	230c      	movs	r3, #12
 8000cf4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cf8:	2302      	movs	r3, #2
 8000cfa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d04:	2303      	movs	r3, #3
 8000d06:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000d0a:	2307      	movs	r3, #7
 8000d0c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d10:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000d14:	4619      	mov	r1, r3
 8000d16:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d1a:	f002 f8a5 	bl	8002e68 <HAL_GPIO_Init>
}
 8000d1e:	e047      	b.n	8000db0 <HAL_UART_MspInit+0x1d0>
  else if(huart->Instance==USART3)
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	4a27      	ldr	r2, [pc, #156]	@ (8000dc4 <HAL_UART_MspInit+0x1e4>)
 8000d26:	4293      	cmp	r3, r2
 8000d28:	d142      	bne.n	8000db0 <HAL_UART_MspInit+0x1d0>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000d2a:	2304      	movs	r3, #4
 8000d2c:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d32:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d36:	4618      	mov	r0, r3
 8000d38:	f003 f8d6 	bl	8003ee8 <HAL_RCCEx_PeriphCLKConfig>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d001      	beq.n	8000d46 <HAL_UART_MspInit+0x166>
      Error_Handler();
 8000d42:	f7ff fea9 	bl	8000a98 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000d46:	4b1d      	ldr	r3, [pc, #116]	@ (8000dbc <HAL_UART_MspInit+0x1dc>)
 8000d48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d4a:	4a1c      	ldr	r2, [pc, #112]	@ (8000dbc <HAL_UART_MspInit+0x1dc>)
 8000d4c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000d50:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d52:	4b1a      	ldr	r3, [pc, #104]	@ (8000dbc <HAL_UART_MspInit+0x1dc>)
 8000d54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d56:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000d5a:	613b      	str	r3, [r7, #16]
 8000d5c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d5e:	4b17      	ldr	r3, [pc, #92]	@ (8000dbc <HAL_UART_MspInit+0x1dc>)
 8000d60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d62:	4a16      	ldr	r2, [pc, #88]	@ (8000dbc <HAL_UART_MspInit+0x1dc>)
 8000d64:	f043 0304 	orr.w	r3, r3, #4
 8000d68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d6a:	4b14      	ldr	r3, [pc, #80]	@ (8000dbc <HAL_UART_MspInit+0x1dc>)
 8000d6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d6e:	f003 0304 	and.w	r3, r3, #4
 8000d72:	60fb      	str	r3, [r7, #12]
 8000d74:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000d76:	2330      	movs	r3, #48	@ 0x30
 8000d78:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d7c:	2302      	movs	r3, #2
 8000d7e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d82:	2300      	movs	r3, #0
 8000d84:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d88:	2303      	movs	r3, #3
 8000d8a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000d8e:	2307      	movs	r3, #7
 8000d90:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d94:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000d98:	4619      	mov	r1, r3
 8000d9a:	480b      	ldr	r0, [pc, #44]	@ (8000dc8 <HAL_UART_MspInit+0x1e8>)
 8000d9c:	f002 f864 	bl	8002e68 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000da0:	2200      	movs	r2, #0
 8000da2:	2100      	movs	r1, #0
 8000da4:	2027      	movs	r0, #39	@ 0x27
 8000da6:	f001 ffaa 	bl	8002cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000daa:	2027      	movs	r0, #39	@ 0x27
 8000dac:	f001 ffc3 	bl	8002d36 <HAL_NVIC_EnableIRQ>
}
 8000db0:	bf00      	nop
 8000db2:	37c0      	adds	r7, #192	@ 0xc0
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	40013800 	.word	0x40013800
 8000dbc:	40021000 	.word	0x40021000
 8000dc0:	40004400 	.word	0x40004400
 8000dc4:	40004800 	.word	0x40004800
 8000dc8:	48000800 	.word	0x48000800

08000dcc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000dd0:	bf00      	nop
 8000dd2:	e7fd      	b.n	8000dd0 <NMI_Handler+0x4>

08000dd4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000dd8:	bf00      	nop
 8000dda:	e7fd      	b.n	8000dd8 <HardFault_Handler+0x4>

08000ddc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000de0:	bf00      	nop
 8000de2:	e7fd      	b.n	8000de0 <MemManage_Handler+0x4>

08000de4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000de4:	b480      	push	{r7}
 8000de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000de8:	bf00      	nop
 8000dea:	e7fd      	b.n	8000de8 <BusFault_Handler+0x4>

08000dec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000df0:	bf00      	nop
 8000df2:	e7fd      	b.n	8000df0 <UsageFault_Handler+0x4>

08000df4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000df4:	b480      	push	{r7}
 8000df6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000df8:	bf00      	nop
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e00:	4770      	bx	lr

08000e02 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e02:	b480      	push	{r7}
 8000e04:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e06:	bf00      	nop
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0e:	4770      	bx	lr

08000e10 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e10:	b480      	push	{r7}
 8000e12:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e14:	bf00      	nop
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr

08000e1e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e1e:	b580      	push	{r7, lr}
 8000e20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e22:	f000 f8e7 	bl	8000ff4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e26:	bf00      	nop
 8000e28:	bd80      	pop	{r7, pc}
	...

08000e2c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000e30:	4802      	ldr	r0, [pc, #8]	@ (8000e3c <ADC1_2_IRQHandler+0x10>)
 8000e32:	f000 fe8b 	bl	8001b4c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8000e36:	bf00      	nop
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	20000210 	.word	0x20000210

08000e40 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000e44:	4802      	ldr	r0, [pc, #8]	@ (8000e50 <USART1_IRQHandler+0x10>)
 8000e46:	f003 fe2f 	bl	8004aa8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000e4a:	bf00      	nop
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	20000078 	.word	0x20000078

08000e54 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000e58:	4802      	ldr	r0, [pc, #8]	@ (8000e64 <USART3_IRQHandler+0x10>)
 8000e5a:	f003 fe25 	bl	8004aa8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000e5e:	bf00      	nop
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	20000188 	.word	0x20000188

08000e68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b086      	sub	sp, #24
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e70:	4a14      	ldr	r2, [pc, #80]	@ (8000ec4 <_sbrk+0x5c>)
 8000e72:	4b15      	ldr	r3, [pc, #84]	@ (8000ec8 <_sbrk+0x60>)
 8000e74:	1ad3      	subs	r3, r2, r3
 8000e76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e78:	697b      	ldr	r3, [r7, #20]
 8000e7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e7c:	4b13      	ldr	r3, [pc, #76]	@ (8000ecc <_sbrk+0x64>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d102      	bne.n	8000e8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e84:	4b11      	ldr	r3, [pc, #68]	@ (8000ecc <_sbrk+0x64>)
 8000e86:	4a12      	ldr	r2, [pc, #72]	@ (8000ed0 <_sbrk+0x68>)
 8000e88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e8a:	4b10      	ldr	r3, [pc, #64]	@ (8000ecc <_sbrk+0x64>)
 8000e8c:	681a      	ldr	r2, [r3, #0]
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	4413      	add	r3, r2
 8000e92:	693a      	ldr	r2, [r7, #16]
 8000e94:	429a      	cmp	r2, r3
 8000e96:	d207      	bcs.n	8000ea8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e98:	f005 f906 	bl	80060a8 <__errno>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	220c      	movs	r2, #12
 8000ea0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ea2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000ea6:	e009      	b.n	8000ebc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ea8:	4b08      	ldr	r3, [pc, #32]	@ (8000ecc <_sbrk+0x64>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000eae:	4b07      	ldr	r3, [pc, #28]	@ (8000ecc <_sbrk+0x64>)
 8000eb0:	681a      	ldr	r2, [r3, #0]
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	4413      	add	r3, r2
 8000eb6:	4a05      	ldr	r2, [pc, #20]	@ (8000ecc <_sbrk+0x64>)
 8000eb8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000eba:	68fb      	ldr	r3, [r7, #12]
}
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	3718      	adds	r7, #24
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	20018000 	.word	0x20018000
 8000ec8:	00000400 	.word	0x00000400
 8000ecc:	20000338 	.word	0x20000338
 8000ed0:	20000488 	.word	0x20000488

08000ed4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000ed8:	4b06      	ldr	r3, [pc, #24]	@ (8000ef4 <SystemInit+0x20>)
 8000eda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ede:	4a05      	ldr	r2, [pc, #20]	@ (8000ef4 <SystemInit+0x20>)
 8000ee0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ee4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000ee8:	bf00      	nop
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop
 8000ef4:	e000ed00 	.word	0xe000ed00

08000ef8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000ef8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f30 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000efc:	f7ff ffea 	bl	8000ed4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f00:	480c      	ldr	r0, [pc, #48]	@ (8000f34 <LoopForever+0x6>)
  ldr r1, =_edata
 8000f02:	490d      	ldr	r1, [pc, #52]	@ (8000f38 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f04:	4a0d      	ldr	r2, [pc, #52]	@ (8000f3c <LoopForever+0xe>)
  movs r3, #0
 8000f06:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f08:	e002      	b.n	8000f10 <LoopCopyDataInit>

08000f0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f0e:	3304      	adds	r3, #4

08000f10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f14:	d3f9      	bcc.n	8000f0a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f16:	4a0a      	ldr	r2, [pc, #40]	@ (8000f40 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f18:	4c0a      	ldr	r4, [pc, #40]	@ (8000f44 <LoopForever+0x16>)
  movs r3, #0
 8000f1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f1c:	e001      	b.n	8000f22 <LoopFillZerobss>

08000f1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f20:	3204      	adds	r2, #4

08000f22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f24:	d3fb      	bcc.n	8000f1e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f26:	f005 f8c5 	bl	80060b4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000f2a:	f7ff fb21 	bl	8000570 <main>

08000f2e <LoopForever>:

LoopForever:
    b LoopForever
 8000f2e:	e7fe      	b.n	8000f2e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000f30:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000f34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f38:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000f3c:	08006aec 	.word	0x08006aec
  ldr r2, =_sbss
 8000f40:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000f44:	20000488 	.word	0x20000488

08000f48 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000f48:	e7fe      	b.n	8000f48 <ADC3_IRQHandler>

08000f4a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f4a:	b580      	push	{r7, lr}
 8000f4c:	b082      	sub	sp, #8
 8000f4e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000f50:	2300      	movs	r3, #0
 8000f52:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f54:	2003      	movs	r0, #3
 8000f56:	f001 fec7 	bl	8002ce8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f5a:	200f      	movs	r0, #15
 8000f5c:	f000 f80e 	bl	8000f7c <HAL_InitTick>
 8000f60:	4603      	mov	r3, r0
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d002      	beq.n	8000f6c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000f66:	2301      	movs	r3, #1
 8000f68:	71fb      	strb	r3, [r7, #7]
 8000f6a:	e001      	b.n	8000f70 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000f6c:	f7ff fda4 	bl	8000ab8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000f70:	79fb      	ldrb	r3, [r7, #7]
}
 8000f72:	4618      	mov	r0, r3
 8000f74:	3708      	adds	r7, #8
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
	...

08000f7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b084      	sub	sp, #16
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000f84:	2300      	movs	r3, #0
 8000f86:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000f88:	4b17      	ldr	r3, [pc, #92]	@ (8000fe8 <HAL_InitTick+0x6c>)
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d023      	beq.n	8000fd8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000f90:	4b16      	ldr	r3, [pc, #88]	@ (8000fec <HAL_InitTick+0x70>)
 8000f92:	681a      	ldr	r2, [r3, #0]
 8000f94:	4b14      	ldr	r3, [pc, #80]	@ (8000fe8 <HAL_InitTick+0x6c>)
 8000f96:	781b      	ldrb	r3, [r3, #0]
 8000f98:	4619      	mov	r1, r3
 8000f9a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f9e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f001 fed3 	bl	8002d52 <HAL_SYSTICK_Config>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d10f      	bne.n	8000fd2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	2b0f      	cmp	r3, #15
 8000fb6:	d809      	bhi.n	8000fcc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fb8:	2200      	movs	r2, #0
 8000fba:	6879      	ldr	r1, [r7, #4]
 8000fbc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000fc0:	f001 fe9d 	bl	8002cfe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000fc4:	4a0a      	ldr	r2, [pc, #40]	@ (8000ff0 <HAL_InitTick+0x74>)
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	6013      	str	r3, [r2, #0]
 8000fca:	e007      	b.n	8000fdc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000fcc:	2301      	movs	r3, #1
 8000fce:	73fb      	strb	r3, [r7, #15]
 8000fd0:	e004      	b.n	8000fdc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	73fb      	strb	r3, [r7, #15]
 8000fd6:	e001      	b.n	8000fdc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000fd8:	2301      	movs	r3, #1
 8000fda:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000fdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fde:	4618      	mov	r0, r3
 8000fe0:	3710      	adds	r7, #16
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	20000008 	.word	0x20000008
 8000fec:	20000000 	.word	0x20000000
 8000ff0:	20000004 	.word	0x20000004

08000ff4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ff8:	4b06      	ldr	r3, [pc, #24]	@ (8001014 <HAL_IncTick+0x20>)
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	461a      	mov	r2, r3
 8000ffe:	4b06      	ldr	r3, [pc, #24]	@ (8001018 <HAL_IncTick+0x24>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	4413      	add	r3, r2
 8001004:	4a04      	ldr	r2, [pc, #16]	@ (8001018 <HAL_IncTick+0x24>)
 8001006:	6013      	str	r3, [r2, #0]
}
 8001008:	bf00      	nop
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr
 8001012:	bf00      	nop
 8001014:	20000008 	.word	0x20000008
 8001018:	2000033c 	.word	0x2000033c

0800101c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
  return uwTick;
 8001020:	4b03      	ldr	r3, [pc, #12]	@ (8001030 <HAL_GetTick+0x14>)
 8001022:	681b      	ldr	r3, [r3, #0]
}
 8001024:	4618      	mov	r0, r3
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop
 8001030:	2000033c 	.word	0x2000033c

08001034 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b084      	sub	sp, #16
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800103c:	f7ff ffee 	bl	800101c <HAL_GetTick>
 8001040:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800104c:	d005      	beq.n	800105a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800104e:	4b0a      	ldr	r3, [pc, #40]	@ (8001078 <HAL_Delay+0x44>)
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	461a      	mov	r2, r3
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	4413      	add	r3, r2
 8001058:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800105a:	bf00      	nop
 800105c:	f7ff ffde 	bl	800101c <HAL_GetTick>
 8001060:	4602      	mov	r2, r0
 8001062:	68bb      	ldr	r3, [r7, #8]
 8001064:	1ad3      	subs	r3, r2, r3
 8001066:	68fa      	ldr	r2, [r7, #12]
 8001068:	429a      	cmp	r2, r3
 800106a:	d8f7      	bhi.n	800105c <HAL_Delay+0x28>
  {
  }
}
 800106c:	bf00      	nop
 800106e:	bf00      	nop
 8001070:	3710      	adds	r7, #16
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	20000008 	.word	0x20000008

0800107c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800107c:	b480      	push	{r7}
 800107e:	b083      	sub	sp, #12
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
 8001084:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	689b      	ldr	r3, [r3, #8]
 800108a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	431a      	orrs	r2, r3
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	609a      	str	r2, [r3, #8]
}
 8001096:	bf00      	nop
 8001098:	370c      	adds	r7, #12
 800109a:	46bd      	mov	sp, r7
 800109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a0:	4770      	bx	lr

080010a2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80010a2:	b480      	push	{r7}
 80010a4:	b083      	sub	sp, #12
 80010a6:	af00      	add	r7, sp, #0
 80010a8:	6078      	str	r0, [r7, #4]
 80010aa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	689b      	ldr	r3, [r3, #8]
 80010b0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	431a      	orrs	r2, r3
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	609a      	str	r2, [r3, #8]
}
 80010bc:	bf00      	nop
 80010be:	370c      	adds	r7, #12
 80010c0:	46bd      	mov	sp, r7
 80010c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c6:	4770      	bx	lr

080010c8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80010c8:	b480      	push	{r7}
 80010ca:	b083      	sub	sp, #12
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	689b      	ldr	r3, [r3, #8]
 80010d4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80010d8:	4618      	mov	r0, r3
 80010da:	370c      	adds	r7, #12
 80010dc:	46bd      	mov	sp, r7
 80010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e2:	4770      	bx	lr

080010e4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b087      	sub	sp, #28
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	60f8      	str	r0, [r7, #12]
 80010ec:	60b9      	str	r1, [r7, #8]
 80010ee:	607a      	str	r2, [r7, #4]
 80010f0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	3360      	adds	r3, #96	@ 0x60
 80010f6:	461a      	mov	r2, r3
 80010f8:	68bb      	ldr	r3, [r7, #8]
 80010fa:	009b      	lsls	r3, r3, #2
 80010fc:	4413      	add	r3, r2
 80010fe:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001100:	697b      	ldr	r3, [r7, #20]
 8001102:	681a      	ldr	r2, [r3, #0]
 8001104:	4b08      	ldr	r3, [pc, #32]	@ (8001128 <LL_ADC_SetOffset+0x44>)
 8001106:	4013      	ands	r3, r2
 8001108:	687a      	ldr	r2, [r7, #4]
 800110a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800110e:	683a      	ldr	r2, [r7, #0]
 8001110:	430a      	orrs	r2, r1
 8001112:	4313      	orrs	r3, r2
 8001114:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001118:	697b      	ldr	r3, [r7, #20]
 800111a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800111c:	bf00      	nop
 800111e:	371c      	adds	r7, #28
 8001120:	46bd      	mov	sp, r7
 8001122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001126:	4770      	bx	lr
 8001128:	03fff000 	.word	0x03fff000

0800112c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800112c:	b480      	push	{r7}
 800112e:	b085      	sub	sp, #20
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
 8001134:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	3360      	adds	r3, #96	@ 0x60
 800113a:	461a      	mov	r2, r3
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	009b      	lsls	r3, r3, #2
 8001140:	4413      	add	r3, r2
 8001142:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800114c:	4618      	mov	r0, r3
 800114e:	3714      	adds	r7, #20
 8001150:	46bd      	mov	sp, r7
 8001152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001156:	4770      	bx	lr

08001158 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001158:	b480      	push	{r7}
 800115a:	b087      	sub	sp, #28
 800115c:	af00      	add	r7, sp, #0
 800115e:	60f8      	str	r0, [r7, #12]
 8001160:	60b9      	str	r1, [r7, #8]
 8001162:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	3360      	adds	r3, #96	@ 0x60
 8001168:	461a      	mov	r2, r3
 800116a:	68bb      	ldr	r3, [r7, #8]
 800116c:	009b      	lsls	r3, r3, #2
 800116e:	4413      	add	r3, r2
 8001170:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001172:	697b      	ldr	r3, [r7, #20]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	431a      	orrs	r2, r3
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001182:	bf00      	nop
 8001184:	371c      	adds	r7, #28
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr

0800118e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800118e:	b480      	push	{r7}
 8001190:	b083      	sub	sp, #12
 8001192:	af00      	add	r7, sp, #0
 8001194:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	68db      	ldr	r3, [r3, #12]
 800119a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d101      	bne.n	80011a6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80011a2:	2301      	movs	r3, #1
 80011a4:	e000      	b.n	80011a8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80011a6:	2300      	movs	r3, #0
}
 80011a8:	4618      	mov	r0, r3
 80011aa:	370c      	adds	r7, #12
 80011ac:	46bd      	mov	sp, r7
 80011ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b2:	4770      	bx	lr

080011b4 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80011b4:	b480      	push	{r7}
 80011b6:	b087      	sub	sp, #28
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	60f8      	str	r0, [r7, #12]
 80011bc:	60b9      	str	r1, [r7, #8]
 80011be:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	3330      	adds	r3, #48	@ 0x30
 80011c4:	461a      	mov	r2, r3
 80011c6:	68bb      	ldr	r3, [r7, #8]
 80011c8:	0a1b      	lsrs	r3, r3, #8
 80011ca:	009b      	lsls	r3, r3, #2
 80011cc:	f003 030c 	and.w	r3, r3, #12
 80011d0:	4413      	add	r3, r2
 80011d2:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80011d4:	697b      	ldr	r3, [r7, #20]
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	68bb      	ldr	r3, [r7, #8]
 80011da:	f003 031f 	and.w	r3, r3, #31
 80011de:	211f      	movs	r1, #31
 80011e0:	fa01 f303 	lsl.w	r3, r1, r3
 80011e4:	43db      	mvns	r3, r3
 80011e6:	401a      	ands	r2, r3
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	0e9b      	lsrs	r3, r3, #26
 80011ec:	f003 011f 	and.w	r1, r3, #31
 80011f0:	68bb      	ldr	r3, [r7, #8]
 80011f2:	f003 031f 	and.w	r3, r3, #31
 80011f6:	fa01 f303 	lsl.w	r3, r1, r3
 80011fa:	431a      	orrs	r2, r3
 80011fc:	697b      	ldr	r3, [r7, #20]
 80011fe:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001200:	bf00      	nop
 8001202:	371c      	adds	r7, #28
 8001204:	46bd      	mov	sp, r7
 8001206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120a:	4770      	bx	lr

0800120c <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800120c:	b480      	push	{r7}
 800120e:	b083      	sub	sp, #12
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001218:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800121c:	2b00      	cmp	r3, #0
 800121e:	d101      	bne.n	8001224 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8001220:	2301      	movs	r3, #1
 8001222:	e000      	b.n	8001226 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8001224:	2300      	movs	r3, #0
}
 8001226:	4618      	mov	r0, r3
 8001228:	370c      	adds	r7, #12
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr

08001232 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001232:	b480      	push	{r7}
 8001234:	b087      	sub	sp, #28
 8001236:	af00      	add	r7, sp, #0
 8001238:	60f8      	str	r0, [r7, #12]
 800123a:	60b9      	str	r1, [r7, #8]
 800123c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	3314      	adds	r3, #20
 8001242:	461a      	mov	r2, r3
 8001244:	68bb      	ldr	r3, [r7, #8]
 8001246:	0e5b      	lsrs	r3, r3, #25
 8001248:	009b      	lsls	r3, r3, #2
 800124a:	f003 0304 	and.w	r3, r3, #4
 800124e:	4413      	add	r3, r2
 8001250:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001252:	697b      	ldr	r3, [r7, #20]
 8001254:	681a      	ldr	r2, [r3, #0]
 8001256:	68bb      	ldr	r3, [r7, #8]
 8001258:	0d1b      	lsrs	r3, r3, #20
 800125a:	f003 031f 	and.w	r3, r3, #31
 800125e:	2107      	movs	r1, #7
 8001260:	fa01 f303 	lsl.w	r3, r1, r3
 8001264:	43db      	mvns	r3, r3
 8001266:	401a      	ands	r2, r3
 8001268:	68bb      	ldr	r3, [r7, #8]
 800126a:	0d1b      	lsrs	r3, r3, #20
 800126c:	f003 031f 	and.w	r3, r3, #31
 8001270:	6879      	ldr	r1, [r7, #4]
 8001272:	fa01 f303 	lsl.w	r3, r1, r3
 8001276:	431a      	orrs	r2, r3
 8001278:	697b      	ldr	r3, [r7, #20]
 800127a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800127c:	bf00      	nop
 800127e:	371c      	adds	r7, #28
 8001280:	46bd      	mov	sp, r7
 8001282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001286:	4770      	bx	lr

08001288 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001288:	b480      	push	{r7}
 800128a:	b085      	sub	sp, #20
 800128c:	af00      	add	r7, sp, #0
 800128e:	60f8      	str	r0, [r7, #12]
 8001290:	60b9      	str	r1, [r7, #8]
 8001292:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800129a:	68bb      	ldr	r3, [r7, #8]
 800129c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80012a0:	43db      	mvns	r3, r3
 80012a2:	401a      	ands	r2, r3
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	f003 0318 	and.w	r3, r3, #24
 80012aa:	4908      	ldr	r1, [pc, #32]	@ (80012cc <LL_ADC_SetChannelSingleDiff+0x44>)
 80012ac:	40d9      	lsrs	r1, r3
 80012ae:	68bb      	ldr	r3, [r7, #8]
 80012b0:	400b      	ands	r3, r1
 80012b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80012b6:	431a      	orrs	r2, r3
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80012be:	bf00      	nop
 80012c0:	3714      	adds	r7, #20
 80012c2:	46bd      	mov	sp, r7
 80012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c8:	4770      	bx	lr
 80012ca:	bf00      	nop
 80012cc:	0007ffff 	.word	0x0007ffff

080012d0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b083      	sub	sp, #12
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	689b      	ldr	r3, [r3, #8]
 80012dc:	f003 031f 	and.w	r3, r3, #31
}
 80012e0:	4618      	mov	r0, r3
 80012e2:	370c      	adds	r7, #12
 80012e4:	46bd      	mov	sp, r7
 80012e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ea:	4770      	bx	lr

080012ec <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b083      	sub	sp, #12
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	689b      	ldr	r3, [r3, #8]
 80012f8:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80012fc:	4618      	mov	r0, r3
 80012fe:	370c      	adds	r7, #12
 8001300:	46bd      	mov	sp, r7
 8001302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001306:	4770      	bx	lr

08001308 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001308:	b480      	push	{r7}
 800130a:	b083      	sub	sp, #12
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	689b      	ldr	r3, [r3, #8]
 8001314:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001318:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800131c:	687a      	ldr	r2, [r7, #4]
 800131e:	6093      	str	r3, [r2, #8]
}
 8001320:	bf00      	nop
 8001322:	370c      	adds	r7, #12
 8001324:	46bd      	mov	sp, r7
 8001326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132a:	4770      	bx	lr

0800132c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800132c:	b480      	push	{r7}
 800132e:	b083      	sub	sp, #12
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	689b      	ldr	r3, [r3, #8]
 8001338:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800133c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001340:	d101      	bne.n	8001346 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001342:	2301      	movs	r3, #1
 8001344:	e000      	b.n	8001348 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001346:	2300      	movs	r3, #0
}
 8001348:	4618      	mov	r0, r3
 800134a:	370c      	adds	r7, #12
 800134c:	46bd      	mov	sp, r7
 800134e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001352:	4770      	bx	lr

08001354 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001354:	b480      	push	{r7}
 8001356:	b083      	sub	sp, #12
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	689b      	ldr	r3, [r3, #8]
 8001360:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001364:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001368:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001370:	bf00      	nop
 8001372:	370c      	adds	r7, #12
 8001374:	46bd      	mov	sp, r7
 8001376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137a:	4770      	bx	lr

0800137c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800137c:	b480      	push	{r7}
 800137e:	b083      	sub	sp, #12
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	689b      	ldr	r3, [r3, #8]
 8001388:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800138c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001390:	d101      	bne.n	8001396 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001392:	2301      	movs	r3, #1
 8001394:	e000      	b.n	8001398 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001396:	2300      	movs	r3, #0
}
 8001398:	4618      	mov	r0, r3
 800139a:	370c      	adds	r7, #12
 800139c:	46bd      	mov	sp, r7
 800139e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a2:	4770      	bx	lr

080013a4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b083      	sub	sp, #12
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	689b      	ldr	r3, [r3, #8]
 80013b0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80013b4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80013b8:	f043 0201 	orr.w	r2, r3, #1
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80013c0:	bf00      	nop
 80013c2:	370c      	adds	r7, #12
 80013c4:	46bd      	mov	sp, r7
 80013c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ca:	4770      	bx	lr

080013cc <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80013cc:	b480      	push	{r7}
 80013ce:	b083      	sub	sp, #12
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	689b      	ldr	r3, [r3, #8]
 80013d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80013dc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80013e0:	f043 0202 	orr.w	r2, r3, #2
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80013e8:	bf00      	nop
 80013ea:	370c      	adds	r7, #12
 80013ec:	46bd      	mov	sp, r7
 80013ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f2:	4770      	bx	lr

080013f4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80013f4:	b480      	push	{r7}
 80013f6:	b083      	sub	sp, #12
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	689b      	ldr	r3, [r3, #8]
 8001400:	f003 0301 	and.w	r3, r3, #1
 8001404:	2b01      	cmp	r3, #1
 8001406:	d101      	bne.n	800140c <LL_ADC_IsEnabled+0x18>
 8001408:	2301      	movs	r3, #1
 800140a:	e000      	b.n	800140e <LL_ADC_IsEnabled+0x1a>
 800140c:	2300      	movs	r3, #0
}
 800140e:	4618      	mov	r0, r3
 8001410:	370c      	adds	r7, #12
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr

0800141a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800141a:	b480      	push	{r7}
 800141c:	b083      	sub	sp, #12
 800141e:	af00      	add	r7, sp, #0
 8001420:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	689b      	ldr	r3, [r3, #8]
 8001426:	f003 0302 	and.w	r3, r3, #2
 800142a:	2b02      	cmp	r3, #2
 800142c:	d101      	bne.n	8001432 <LL_ADC_IsDisableOngoing+0x18>
 800142e:	2301      	movs	r3, #1
 8001430:	e000      	b.n	8001434 <LL_ADC_IsDisableOngoing+0x1a>
 8001432:	2300      	movs	r3, #0
}
 8001434:	4618      	mov	r0, r3
 8001436:	370c      	adds	r7, #12
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr

08001440 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001440:	b480      	push	{r7}
 8001442:	b083      	sub	sp, #12
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	689b      	ldr	r3, [r3, #8]
 800144c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001450:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001454:	f043 0204 	orr.w	r2, r3, #4
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800145c:	bf00      	nop
 800145e:	370c      	adds	r7, #12
 8001460:	46bd      	mov	sp, r7
 8001462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001466:	4770      	bx	lr

08001468 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8001468:	b480      	push	{r7}
 800146a:	b083      	sub	sp, #12
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	689b      	ldr	r3, [r3, #8]
 8001474:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001478:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800147c:	f043 0210 	orr.w	r2, r3, #16
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8001484:	bf00      	nop
 8001486:	370c      	adds	r7, #12
 8001488:	46bd      	mov	sp, r7
 800148a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148e:	4770      	bx	lr

08001490 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001490:	b480      	push	{r7}
 8001492:	b083      	sub	sp, #12
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	689b      	ldr	r3, [r3, #8]
 800149c:	f003 0304 	and.w	r3, r3, #4
 80014a0:	2b04      	cmp	r3, #4
 80014a2:	d101      	bne.n	80014a8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80014a4:	2301      	movs	r3, #1
 80014a6:	e000      	b.n	80014aa <LL_ADC_REG_IsConversionOngoing+0x1a>
 80014a8:	2300      	movs	r3, #0
}
 80014aa:	4618      	mov	r0, r3
 80014ac:	370c      	adds	r7, #12
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr

080014b6 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80014b6:	b480      	push	{r7}
 80014b8:	b083      	sub	sp, #12
 80014ba:	af00      	add	r7, sp, #0
 80014bc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	689b      	ldr	r3, [r3, #8]
 80014c2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80014c6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80014ca:	f043 0220 	orr.w	r2, r3, #32
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80014d2:	bf00      	nop
 80014d4:	370c      	adds	r7, #12
 80014d6:	46bd      	mov	sp, r7
 80014d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014dc:	4770      	bx	lr

080014de <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80014de:	b480      	push	{r7}
 80014e0:	b083      	sub	sp, #12
 80014e2:	af00      	add	r7, sp, #0
 80014e4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	689b      	ldr	r3, [r3, #8]
 80014ea:	f003 0308 	and.w	r3, r3, #8
 80014ee:	2b08      	cmp	r3, #8
 80014f0:	d101      	bne.n	80014f6 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80014f2:	2301      	movs	r3, #1
 80014f4:	e000      	b.n	80014f8 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80014f6:	2300      	movs	r3, #0
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	370c      	adds	r7, #12
 80014fc:	46bd      	mov	sp, r7
 80014fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001502:	4770      	bx	lr

08001504 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001504:	b590      	push	{r4, r7, lr}
 8001506:	b089      	sub	sp, #36	@ 0x24
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800150c:	2300      	movs	r3, #0
 800150e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001510:	2300      	movs	r3, #0
 8001512:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d101      	bne.n	800151e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800151a:	2301      	movs	r3, #1
 800151c:	e130      	b.n	8001780 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	691b      	ldr	r3, [r3, #16]
 8001522:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001528:	2b00      	cmp	r3, #0
 800152a:	d109      	bne.n	8001540 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800152c:	6878      	ldr	r0, [r7, #4]
 800152e:	f7ff fae7 	bl	8000b00 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	2200      	movs	r2, #0
 8001536:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	2200      	movs	r2, #0
 800153c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4618      	mov	r0, r3
 8001546:	f7ff fef1 	bl	800132c <LL_ADC_IsDeepPowerDownEnabled>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d004      	beq.n	800155a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4618      	mov	r0, r3
 8001556:	f7ff fed7 	bl	8001308 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4618      	mov	r0, r3
 8001560:	f7ff ff0c 	bl	800137c <LL_ADC_IsInternalRegulatorEnabled>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d115      	bne.n	8001596 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	4618      	mov	r0, r3
 8001570:	f7ff fef0 	bl	8001354 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001574:	4b84      	ldr	r3, [pc, #528]	@ (8001788 <HAL_ADC_Init+0x284>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	099b      	lsrs	r3, r3, #6
 800157a:	4a84      	ldr	r2, [pc, #528]	@ (800178c <HAL_ADC_Init+0x288>)
 800157c:	fba2 2303 	umull	r2, r3, r2, r3
 8001580:	099b      	lsrs	r3, r3, #6
 8001582:	3301      	adds	r3, #1
 8001584:	005b      	lsls	r3, r3, #1
 8001586:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001588:	e002      	b.n	8001590 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	3b01      	subs	r3, #1
 800158e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d1f9      	bne.n	800158a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	4618      	mov	r0, r3
 800159c:	f7ff feee 	bl	800137c <LL_ADC_IsInternalRegulatorEnabled>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d10d      	bne.n	80015c2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80015aa:	f043 0210 	orr.w	r2, r3, #16
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015b6:	f043 0201 	orr.w	r2, r3, #1
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80015be:	2301      	movs	r3, #1
 80015c0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	4618      	mov	r0, r3
 80015c8:	f7ff ff62 	bl	8001490 <LL_ADC_REG_IsConversionOngoing>
 80015cc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80015d2:	f003 0310 	and.w	r3, r3, #16
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	f040 80c9 	bne.w	800176e <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80015dc:	697b      	ldr	r3, [r7, #20]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	f040 80c5 	bne.w	800176e <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80015e8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80015ec:	f043 0202 	orr.w	r2, r3, #2
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4618      	mov	r0, r3
 80015fa:	f7ff fefb 	bl	80013f4 <LL_ADC_IsEnabled>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d115      	bne.n	8001630 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001604:	4862      	ldr	r0, [pc, #392]	@ (8001790 <HAL_ADC_Init+0x28c>)
 8001606:	f7ff fef5 	bl	80013f4 <LL_ADC_IsEnabled>
 800160a:	4604      	mov	r4, r0
 800160c:	4861      	ldr	r0, [pc, #388]	@ (8001794 <HAL_ADC_Init+0x290>)
 800160e:	f7ff fef1 	bl	80013f4 <LL_ADC_IsEnabled>
 8001612:	4603      	mov	r3, r0
 8001614:	431c      	orrs	r4, r3
 8001616:	4860      	ldr	r0, [pc, #384]	@ (8001798 <HAL_ADC_Init+0x294>)
 8001618:	f7ff feec 	bl	80013f4 <LL_ADC_IsEnabled>
 800161c:	4603      	mov	r3, r0
 800161e:	4323      	orrs	r3, r4
 8001620:	2b00      	cmp	r3, #0
 8001622:	d105      	bne.n	8001630 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	4619      	mov	r1, r3
 800162a:	485c      	ldr	r0, [pc, #368]	@ (800179c <HAL_ADC_Init+0x298>)
 800162c:	f7ff fd26 	bl	800107c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	7e5b      	ldrb	r3, [r3, #25]
 8001634:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800163a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001640:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001646:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800164e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001650:	4313      	orrs	r3, r2
 8001652:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	f893 3020 	ldrb.w	r3, [r3, #32]
 800165a:	2b01      	cmp	r3, #1
 800165c:	d106      	bne.n	800166c <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001662:	3b01      	subs	r3, #1
 8001664:	045b      	lsls	r3, r3, #17
 8001666:	69ba      	ldr	r2, [r7, #24]
 8001668:	4313      	orrs	r3, r2
 800166a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001670:	2b00      	cmp	r3, #0
 8001672:	d009      	beq.n	8001688 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001678:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001680:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001682:	69ba      	ldr	r2, [r7, #24]
 8001684:	4313      	orrs	r3, r2
 8001686:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	68da      	ldr	r2, [r3, #12]
 800168e:	4b44      	ldr	r3, [pc, #272]	@ (80017a0 <HAL_ADC_Init+0x29c>)
 8001690:	4013      	ands	r3, r2
 8001692:	687a      	ldr	r2, [r7, #4]
 8001694:	6812      	ldr	r2, [r2, #0]
 8001696:	69b9      	ldr	r1, [r7, #24]
 8001698:	430b      	orrs	r3, r1
 800169a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4618      	mov	r0, r3
 80016a2:	f7ff ff1c 	bl	80014de <LL_ADC_INJ_IsConversionOngoing>
 80016a6:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80016a8:	697b      	ldr	r3, [r7, #20]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d13d      	bne.n	800172a <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80016ae:	693b      	ldr	r3, [r7, #16]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d13a      	bne.n	800172a <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80016b8:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80016c0:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80016c2:	4313      	orrs	r3, r2
 80016c4:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	68db      	ldr	r3, [r3, #12]
 80016cc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80016d0:	f023 0302 	bic.w	r3, r3, #2
 80016d4:	687a      	ldr	r2, [r7, #4]
 80016d6:	6812      	ldr	r2, [r2, #0]
 80016d8:	69b9      	ldr	r1, [r7, #24]
 80016da:	430b      	orrs	r3, r1
 80016dc:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80016e4:	2b01      	cmp	r3, #1
 80016e6:	d118      	bne.n	800171a <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	691b      	ldr	r3, [r3, #16]
 80016ee:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80016f2:	f023 0304 	bic.w	r3, r3, #4
 80016f6:	687a      	ldr	r2, [r7, #4]
 80016f8:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80016fa:	687a      	ldr	r2, [r7, #4]
 80016fc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80016fe:	4311      	orrs	r1, r2
 8001700:	687a      	ldr	r2, [r7, #4]
 8001702:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001704:	4311      	orrs	r1, r2
 8001706:	687a      	ldr	r2, [r7, #4]
 8001708:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800170a:	430a      	orrs	r2, r1
 800170c:	431a      	orrs	r2, r3
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f042 0201 	orr.w	r2, r2, #1
 8001716:	611a      	str	r2, [r3, #16]
 8001718:	e007      	b.n	800172a <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	691a      	ldr	r2, [r3, #16]
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	f022 0201 	bic.w	r2, r2, #1
 8001728:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	691b      	ldr	r3, [r3, #16]
 800172e:	2b01      	cmp	r3, #1
 8001730:	d10c      	bne.n	800174c <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001738:	f023 010f 	bic.w	r1, r3, #15
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	69db      	ldr	r3, [r3, #28]
 8001740:	1e5a      	subs	r2, r3, #1
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	430a      	orrs	r2, r1
 8001748:	631a      	str	r2, [r3, #48]	@ 0x30
 800174a:	e007      	b.n	800175c <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f022 020f 	bic.w	r2, r2, #15
 800175a:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001760:	f023 0303 	bic.w	r3, r3, #3
 8001764:	f043 0201 	orr.w	r2, r3, #1
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	655a      	str	r2, [r3, #84]	@ 0x54
 800176c:	e007      	b.n	800177e <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001772:	f043 0210 	orr.w	r2, r3, #16
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800177a:	2301      	movs	r3, #1
 800177c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800177e:	7ffb      	ldrb	r3, [r7, #31]
}
 8001780:	4618      	mov	r0, r3
 8001782:	3724      	adds	r7, #36	@ 0x24
 8001784:	46bd      	mov	sp, r7
 8001786:	bd90      	pop	{r4, r7, pc}
 8001788:	20000000 	.word	0x20000000
 800178c:	053e2d63 	.word	0x053e2d63
 8001790:	50040000 	.word	0x50040000
 8001794:	50040100 	.word	0x50040100
 8001798:	50040200 	.word	0x50040200
 800179c:	50040300 	.word	0x50040300
 80017a0:	fff0c007 	.word	0xfff0c007

080017a4 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b086      	sub	sp, #24
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80017ac:	4857      	ldr	r0, [pc, #348]	@ (800190c <HAL_ADC_Start+0x168>)
 80017ae:	f7ff fd8f 	bl	80012d0 <LL_ADC_GetMultimode>
 80017b2:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4618      	mov	r0, r3
 80017ba:	f7ff fe69 	bl	8001490 <LL_ADC_REG_IsConversionOngoing>
 80017be:	4603      	mov	r3, r0
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	f040 809c 	bne.w	80018fe <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80017cc:	2b01      	cmp	r3, #1
 80017ce:	d101      	bne.n	80017d4 <HAL_ADC_Start+0x30>
 80017d0:	2302      	movs	r3, #2
 80017d2:	e097      	b.n	8001904 <HAL_ADC_Start+0x160>
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	2201      	movs	r2, #1
 80017d8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80017dc:	6878      	ldr	r0, [r7, #4]
 80017de:	f001 f89b 	bl	8002918 <ADC_Enable>
 80017e2:	4603      	mov	r3, r0
 80017e4:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80017e6:	7dfb      	ldrb	r3, [r7, #23]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	f040 8083 	bne.w	80018f4 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017f2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80017f6:	f023 0301 	bic.w	r3, r3, #1
 80017fa:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	4a42      	ldr	r2, [pc, #264]	@ (8001910 <HAL_ADC_Start+0x16c>)
 8001808:	4293      	cmp	r3, r2
 800180a:	d002      	beq.n	8001812 <HAL_ADC_Start+0x6e>
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	e000      	b.n	8001814 <HAL_ADC_Start+0x70>
 8001812:	4b40      	ldr	r3, [pc, #256]	@ (8001914 <HAL_ADC_Start+0x170>)
 8001814:	687a      	ldr	r2, [r7, #4]
 8001816:	6812      	ldr	r2, [r2, #0]
 8001818:	4293      	cmp	r3, r2
 800181a:	d002      	beq.n	8001822 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800181c:	693b      	ldr	r3, [r7, #16]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d105      	bne.n	800182e <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001826:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001832:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001836:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800183a:	d106      	bne.n	800184a <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001840:	f023 0206 	bic.w	r2, r3, #6
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	659a      	str	r2, [r3, #88]	@ 0x58
 8001848:	e002      	b.n	8001850 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	2200      	movs	r2, #0
 800184e:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	221c      	movs	r2, #28
 8001856:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	2200      	movs	r2, #0
 800185c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a2a      	ldr	r2, [pc, #168]	@ (8001910 <HAL_ADC_Start+0x16c>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d002      	beq.n	8001870 <HAL_ADC_Start+0xcc>
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	e000      	b.n	8001872 <HAL_ADC_Start+0xce>
 8001870:	4b28      	ldr	r3, [pc, #160]	@ (8001914 <HAL_ADC_Start+0x170>)
 8001872:	687a      	ldr	r2, [r7, #4]
 8001874:	6812      	ldr	r2, [r2, #0]
 8001876:	4293      	cmp	r3, r2
 8001878:	d008      	beq.n	800188c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800187a:	693b      	ldr	r3, [r7, #16]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d005      	beq.n	800188c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001880:	693b      	ldr	r3, [r7, #16]
 8001882:	2b05      	cmp	r3, #5
 8001884:	d002      	beq.n	800188c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001886:	693b      	ldr	r3, [r7, #16]
 8001888:	2b09      	cmp	r3, #9
 800188a:	d114      	bne.n	80018b6 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	68db      	ldr	r3, [r3, #12]
 8001892:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001896:	2b00      	cmp	r3, #0
 8001898:	d007      	beq.n	80018aa <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800189e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80018a2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	4618      	mov	r0, r3
 80018b0:	f7ff fdc6 	bl	8001440 <LL_ADC_REG_StartConversion>
 80018b4:	e025      	b.n	8001902 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018ba:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4a12      	ldr	r2, [pc, #72]	@ (8001910 <HAL_ADC_Start+0x16c>)
 80018c8:	4293      	cmp	r3, r2
 80018ca:	d002      	beq.n	80018d2 <HAL_ADC_Start+0x12e>
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	e000      	b.n	80018d4 <HAL_ADC_Start+0x130>
 80018d2:	4b10      	ldr	r3, [pc, #64]	@ (8001914 <HAL_ADC_Start+0x170>)
 80018d4:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	68db      	ldr	r3, [r3, #12]
 80018da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d00f      	beq.n	8001902 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018e6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80018ea:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	655a      	str	r2, [r3, #84]	@ 0x54
 80018f2:	e006      	b.n	8001902 <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2200      	movs	r2, #0
 80018f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 80018fc:	e001      	b.n	8001902 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80018fe:	2302      	movs	r3, #2
 8001900:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001902:	7dfb      	ldrb	r3, [r7, #23]
}
 8001904:	4618      	mov	r0, r3
 8001906:	3718      	adds	r7, #24
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}
 800190c:	50040300 	.word	0x50040300
 8001910:	50040100 	.word	0x50040100
 8001914:	50040000 	.word	0x50040000

08001918 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b084      	sub	sp, #16
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001926:	2b01      	cmp	r3, #1
 8001928:	d101      	bne.n	800192e <HAL_ADC_Stop+0x16>
 800192a:	2302      	movs	r3, #2
 800192c:	e023      	b.n	8001976 <HAL_ADC_Stop+0x5e>
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	2201      	movs	r2, #1
 8001932:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8001936:	2103      	movs	r1, #3
 8001938:	6878      	ldr	r0, [r7, #4]
 800193a:	f000 ff31 	bl	80027a0 <ADC_ConversionStop>
 800193e:	4603      	mov	r3, r0
 8001940:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8001942:	7bfb      	ldrb	r3, [r7, #15]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d111      	bne.n	800196c <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8001948:	6878      	ldr	r0, [r7, #4]
 800194a:	f001 f86b 	bl	8002a24 <ADC_Disable>
 800194e:	4603      	mov	r3, r0
 8001950:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8001952:	7bfb      	ldrb	r3, [r7, #15]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d109      	bne.n	800196c <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800195c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001960:	f023 0301 	bic.w	r3, r3, #1
 8001964:	f043 0201 	orr.w	r2, r3, #1
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2200      	movs	r2, #0
 8001970:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8001974:	7bfb      	ldrb	r3, [r7, #15]
}
 8001976:	4618      	mov	r0, r3
 8001978:	3710      	adds	r7, #16
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
	...

08001980 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b088      	sub	sp, #32
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
 8001988:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800198a:	4866      	ldr	r0, [pc, #408]	@ (8001b24 <HAL_ADC_PollForConversion+0x1a4>)
 800198c:	f7ff fca0 	bl	80012d0 <LL_ADC_GetMultimode>
 8001990:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	695b      	ldr	r3, [r3, #20]
 8001996:	2b08      	cmp	r3, #8
 8001998:	d102      	bne.n	80019a0 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800199a:	2308      	movs	r3, #8
 800199c:	61fb      	str	r3, [r7, #28]
 800199e:	e02a      	b.n	80019f6 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80019a0:	697b      	ldr	r3, [r7, #20]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d005      	beq.n	80019b2 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80019a6:	697b      	ldr	r3, [r7, #20]
 80019a8:	2b05      	cmp	r3, #5
 80019aa:	d002      	beq.n	80019b2 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	2b09      	cmp	r3, #9
 80019b0:	d111      	bne.n	80019d6 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	68db      	ldr	r3, [r3, #12]
 80019b8:	f003 0301 	and.w	r3, r3, #1
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d007      	beq.n	80019d0 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019c4:	f043 0220 	orr.w	r2, r3, #32
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 80019cc:	2301      	movs	r3, #1
 80019ce:	e0a4      	b.n	8001b1a <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80019d0:	2304      	movs	r3, #4
 80019d2:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80019d4:	e00f      	b.n	80019f6 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80019d6:	4853      	ldr	r0, [pc, #332]	@ (8001b24 <HAL_ADC_PollForConversion+0x1a4>)
 80019d8:	f7ff fc88 	bl	80012ec <LL_ADC_GetMultiDMATransfer>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d007      	beq.n	80019f2 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019e6:	f043 0220 	orr.w	r2, r3, #32
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 80019ee:	2301      	movs	r3, #1
 80019f0:	e093      	b.n	8001b1a <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80019f2:	2304      	movs	r3, #4
 80019f4:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80019f6:	f7ff fb11 	bl	800101c <HAL_GetTick>
 80019fa:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80019fc:	e021      	b.n	8001a42 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001a04:	d01d      	beq.n	8001a42 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001a06:	f7ff fb09 	bl	800101c <HAL_GetTick>
 8001a0a:	4602      	mov	r2, r0
 8001a0c:	693b      	ldr	r3, [r7, #16]
 8001a0e:	1ad3      	subs	r3, r2, r3
 8001a10:	683a      	ldr	r2, [r7, #0]
 8001a12:	429a      	cmp	r2, r3
 8001a14:	d302      	bcc.n	8001a1c <HAL_ADC_PollForConversion+0x9c>
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d112      	bne.n	8001a42 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	681a      	ldr	r2, [r3, #0]
 8001a22:	69fb      	ldr	r3, [r7, #28]
 8001a24:	4013      	ands	r3, r2
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d10b      	bne.n	8001a42 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a2e:	f043 0204 	orr.w	r2, r3, #4
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2200      	movs	r2, #0
 8001a3a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 8001a3e:	2303      	movs	r3, #3
 8001a40:	e06b      	b.n	8001b1a <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	681a      	ldr	r2, [r3, #0]
 8001a48:	69fb      	ldr	r3, [r7, #28]
 8001a4a:	4013      	ands	r3, r2
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d0d6      	beq.n	80019fe <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a54:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4618      	mov	r0, r3
 8001a62:	f7ff fb94 	bl	800118e <LL_ADC_REG_IsTriggerSourceSWStart>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d01c      	beq.n	8001aa6 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	7e5b      	ldrb	r3, [r3, #25]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d118      	bne.n	8001aa6 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f003 0308 	and.w	r3, r3, #8
 8001a7e:	2b08      	cmp	r3, #8
 8001a80:	d111      	bne.n	8001aa6 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a86:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a92:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d105      	bne.n	8001aa6 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a9e:	f043 0201 	orr.w	r2, r3, #1
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4a1f      	ldr	r2, [pc, #124]	@ (8001b28 <HAL_ADC_PollForConversion+0x1a8>)
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d002      	beq.n	8001ab6 <HAL_ADC_PollForConversion+0x136>
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	e000      	b.n	8001ab8 <HAL_ADC_PollForConversion+0x138>
 8001ab6:	4b1d      	ldr	r3, [pc, #116]	@ (8001b2c <HAL_ADC_PollForConversion+0x1ac>)
 8001ab8:	687a      	ldr	r2, [r7, #4]
 8001aba:	6812      	ldr	r2, [r2, #0]
 8001abc:	4293      	cmp	r3, r2
 8001abe:	d008      	beq.n	8001ad2 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d005      	beq.n	8001ad2 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001ac6:	697b      	ldr	r3, [r7, #20]
 8001ac8:	2b05      	cmp	r3, #5
 8001aca:	d002      	beq.n	8001ad2 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001acc:	697b      	ldr	r3, [r7, #20]
 8001ace:	2b09      	cmp	r3, #9
 8001ad0:	d104      	bne.n	8001adc <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	68db      	ldr	r3, [r3, #12]
 8001ad8:	61bb      	str	r3, [r7, #24]
 8001ada:	e00c      	b.n	8001af6 <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a11      	ldr	r2, [pc, #68]	@ (8001b28 <HAL_ADC_PollForConversion+0x1a8>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d002      	beq.n	8001aec <HAL_ADC_PollForConversion+0x16c>
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	e000      	b.n	8001aee <HAL_ADC_PollForConversion+0x16e>
 8001aec:	4b0f      	ldr	r3, [pc, #60]	@ (8001b2c <HAL_ADC_PollForConversion+0x1ac>)
 8001aee:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	68db      	ldr	r3, [r3, #12]
 8001af4:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8001af6:	69fb      	ldr	r3, [r7, #28]
 8001af8:	2b08      	cmp	r3, #8
 8001afa:	d104      	bne.n	8001b06 <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	2208      	movs	r2, #8
 8001b02:	601a      	str	r2, [r3, #0]
 8001b04:	e008      	b.n	8001b18 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8001b06:	69bb      	ldr	r3, [r7, #24]
 8001b08:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d103      	bne.n	8001b18 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	220c      	movs	r2, #12
 8001b16:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8001b18:	2300      	movs	r3, #0
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	3720      	adds	r7, #32
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	50040300 	.word	0x50040300
 8001b28:	50040100 	.word	0x50040100
 8001b2c:	50040000 	.word	0x50040000

08001b30 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b083      	sub	sp, #12
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	370c      	adds	r7, #12
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr
	...

08001b4c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b08a      	sub	sp, #40	@ 0x28
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8001b54:	2300      	movs	r3, #0
 8001b56:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001b68:	4882      	ldr	r0, [pc, #520]	@ (8001d74 <HAL_ADC_IRQHandler+0x228>)
 8001b6a:	f7ff fbb1 	bl	80012d0 <LL_ADC_GetMultimode>
 8001b6e:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001b70:	69fb      	ldr	r3, [r7, #28]
 8001b72:	f003 0302 	and.w	r3, r3, #2
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d017      	beq.n	8001baa <HAL_ADC_IRQHandler+0x5e>
 8001b7a:	69bb      	ldr	r3, [r7, #24]
 8001b7c:	f003 0302 	and.w	r3, r3, #2
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d012      	beq.n	8001baa <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b88:	f003 0310 	and.w	r3, r3, #16
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d105      	bne.n	8001b9c <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b94:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001b9c:	6878      	ldr	r0, [r7, #4]
 8001b9e:	f000 ffc8 	bl	8002b32 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	2202      	movs	r2, #2
 8001ba8:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001baa:	69fb      	ldr	r3, [r7, #28]
 8001bac:	f003 0304 	and.w	r3, r3, #4
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d004      	beq.n	8001bbe <HAL_ADC_IRQHandler+0x72>
 8001bb4:	69bb      	ldr	r3, [r7, #24]
 8001bb6:	f003 0304 	and.w	r3, r3, #4
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d10a      	bne.n	8001bd4 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001bbe:	69fb      	ldr	r3, [r7, #28]
 8001bc0:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	f000 8083 	beq.w	8001cd0 <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001bca:	69bb      	ldr	r3, [r7, #24]
 8001bcc:	f003 0308 	and.w	r3, r3, #8
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d07d      	beq.n	8001cd0 <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bd8:	f003 0310 	and.w	r3, r3, #16
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d105      	bne.n	8001bec <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001be4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f7ff facc 	bl	800118e <LL_ADC_REG_IsTriggerSourceSWStart>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d062      	beq.n	8001cc2 <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a5d      	ldr	r2, [pc, #372]	@ (8001d78 <HAL_ADC_IRQHandler+0x22c>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d002      	beq.n	8001c0c <HAL_ADC_IRQHandler+0xc0>
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	e000      	b.n	8001c0e <HAL_ADC_IRQHandler+0xc2>
 8001c0c:	4b5b      	ldr	r3, [pc, #364]	@ (8001d7c <HAL_ADC_IRQHandler+0x230>)
 8001c0e:	687a      	ldr	r2, [r7, #4]
 8001c10:	6812      	ldr	r2, [r2, #0]
 8001c12:	4293      	cmp	r3, r2
 8001c14:	d008      	beq.n	8001c28 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001c16:	697b      	ldr	r3, [r7, #20]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d005      	beq.n	8001c28 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001c1c:	697b      	ldr	r3, [r7, #20]
 8001c1e:	2b05      	cmp	r3, #5
 8001c20:	d002      	beq.n	8001c28 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001c22:	697b      	ldr	r3, [r7, #20]
 8001c24:	2b09      	cmp	r3, #9
 8001c26:	d104      	bne.n	8001c32 <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	68db      	ldr	r3, [r3, #12]
 8001c2e:	623b      	str	r3, [r7, #32]
 8001c30:	e00c      	b.n	8001c4c <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	4a50      	ldr	r2, [pc, #320]	@ (8001d78 <HAL_ADC_IRQHandler+0x22c>)
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d002      	beq.n	8001c42 <HAL_ADC_IRQHandler+0xf6>
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	e000      	b.n	8001c44 <HAL_ADC_IRQHandler+0xf8>
 8001c42:	4b4e      	ldr	r3, [pc, #312]	@ (8001d7c <HAL_ADC_IRQHandler+0x230>)
 8001c44:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001c46:	693b      	ldr	r3, [r7, #16]
 8001c48:	68db      	ldr	r3, [r3, #12]
 8001c4a:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8001c4c:	6a3b      	ldr	r3, [r7, #32]
 8001c4e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d135      	bne.n	8001cc2 <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f003 0308 	and.w	r3, r3, #8
 8001c60:	2b08      	cmp	r3, #8
 8001c62:	d12e      	bne.n	8001cc2 <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f7ff fc11 	bl	8001490 <LL_ADC_REG_IsConversionOngoing>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d11a      	bne.n	8001caa <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	685a      	ldr	r2, [r3, #4]
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f022 020c 	bic.w	r2, r2, #12
 8001c82:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c88:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	655a      	str	r2, [r3, #84]	@ 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c94:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d112      	bne.n	8001cc2 <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ca0:	f043 0201 	orr.w	r2, r3, #1
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	655a      	str	r2, [r3, #84]	@ 0x54
 8001ca8:	e00b      	b.n	8001cc2 <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cae:	f043 0210 	orr.w	r2, r3, #16
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cba:	f043 0201 	orr.w	r2, r3, #1
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	659a      	str	r2, [r3, #88]	@ 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001cc2:	6878      	ldr	r0, [r7, #4]
 8001cc4:	f000 f95c 	bl	8001f80 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	220c      	movs	r2, #12
 8001cce:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001cd0:	69fb      	ldr	r3, [r7, #28]
 8001cd2:	f003 0320 	and.w	r3, r3, #32
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d004      	beq.n	8001ce4 <HAL_ADC_IRQHandler+0x198>
 8001cda:	69bb      	ldr	r3, [r7, #24]
 8001cdc:	f003 0320 	and.w	r3, r3, #32
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d10b      	bne.n	8001cfc <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001ce4:	69fb      	ldr	r3, [r7, #28]
 8001ce6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	f000 809f 	beq.w	8001e2e <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001cf0:	69bb      	ldr	r3, [r7, #24]
 8001cf2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	f000 8099 	beq.w	8001e2e <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d00:	f003 0310 	and.w	r3, r3, #16
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d105      	bne.n	8001d14 <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d0c:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f7ff fa77 	bl	800120c <LL_ADC_INJ_IsTriggerSourceSWStart>
 8001d1e:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4618      	mov	r0, r3
 8001d26:	f7ff fa32 	bl	800118e <LL_ADC_REG_IsTriggerSourceSWStart>
 8001d2a:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a11      	ldr	r2, [pc, #68]	@ (8001d78 <HAL_ADC_IRQHandler+0x22c>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d002      	beq.n	8001d3c <HAL_ADC_IRQHandler+0x1f0>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	e000      	b.n	8001d3e <HAL_ADC_IRQHandler+0x1f2>
 8001d3c:	4b0f      	ldr	r3, [pc, #60]	@ (8001d7c <HAL_ADC_IRQHandler+0x230>)
 8001d3e:	687a      	ldr	r2, [r7, #4]
 8001d40:	6812      	ldr	r2, [r2, #0]
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d008      	beq.n	8001d58 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001d46:	697b      	ldr	r3, [r7, #20]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d005      	beq.n	8001d58 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8001d4c:	697b      	ldr	r3, [r7, #20]
 8001d4e:	2b06      	cmp	r3, #6
 8001d50:	d002      	beq.n	8001d58 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8001d52:	697b      	ldr	r3, [r7, #20]
 8001d54:	2b07      	cmp	r3, #7
 8001d56:	d104      	bne.n	8001d62 <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	68db      	ldr	r3, [r3, #12]
 8001d5e:	623b      	str	r3, [r7, #32]
 8001d60:	e013      	b.n	8001d8a <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4a04      	ldr	r2, [pc, #16]	@ (8001d78 <HAL_ADC_IRQHandler+0x22c>)
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d009      	beq.n	8001d80 <HAL_ADC_IRQHandler+0x234>
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	e007      	b.n	8001d82 <HAL_ADC_IRQHandler+0x236>
 8001d72:	bf00      	nop
 8001d74:	50040300 	.word	0x50040300
 8001d78:	50040100 	.word	0x50040100
 8001d7c:	50040000 	.word	0x50040000
 8001d80:	4b7d      	ldr	r3, [pc, #500]	@ (8001f78 <HAL_ADC_IRQHandler+0x42c>)
 8001d82:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001d84:	693b      	ldr	r3, [r7, #16]
 8001d86:	68db      	ldr	r3, [r3, #12]
 8001d88:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d047      	beq.n	8001e20 <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8001d90:	6a3b      	ldr	r3, [r7, #32]
 8001d92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d007      	beq.n	8001daa <HAL_ADC_IRQHandler+0x25e>
 8001d9a:	68bb      	ldr	r3, [r7, #8]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d03f      	beq.n	8001e20 <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8001da0:	6a3b      	ldr	r3, [r7, #32]
 8001da2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d13a      	bne.n	8001e20 <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001db4:	2b40      	cmp	r3, #64	@ 0x40
 8001db6:	d133      	bne.n	8001e20 <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8001db8:	6a3b      	ldr	r3, [r7, #32]
 8001dba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d12e      	bne.n	8001e20 <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f7ff fb89 	bl	80014de <LL_ADC_INJ_IsConversionOngoing>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d11a      	bne.n	8001e08 <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	685a      	ldr	r2, [r3, #4]
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001de0:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001de6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	655a      	str	r2, [r3, #84]	@ 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001df2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d112      	bne.n	8001e20 <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dfe:	f043 0201 	orr.w	r2, r3, #1
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	655a      	str	r2, [r3, #84]	@ 0x54
 8001e06:	e00b      	b.n	8001e20 <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e0c:	f043 0210 	orr.w	r2, r3, #16
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	655a      	str	r2, [r3, #84]	@ 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e18:	f043 0201 	orr.w	r2, r3, #1
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	659a      	str	r2, [r3, #88]	@ 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001e20:	6878      	ldr	r0, [r7, #4]
 8001e22:	f000 fe5e 	bl	8002ae2 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	2260      	movs	r2, #96	@ 0x60
 8001e2c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8001e2e:	69fb      	ldr	r3, [r7, #28]
 8001e30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d011      	beq.n	8001e5c <HAL_ADC_IRQHandler+0x310>
 8001e38:	69bb      	ldr	r3, [r7, #24]
 8001e3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d00c      	beq.n	8001e5c <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e46:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001e4e:	6878      	ldr	r0, [r7, #4]
 8001e50:	f000 f8a0 	bl	8001f94 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	2280      	movs	r2, #128	@ 0x80
 8001e5a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8001e5c:	69fb      	ldr	r3, [r7, #28]
 8001e5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d012      	beq.n	8001e8c <HAL_ADC_IRQHandler+0x340>
 8001e66:	69bb      	ldr	r3, [r7, #24]
 8001e68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d00d      	beq.n	8001e8c <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e74:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001e7c:	6878      	ldr	r0, [r7, #4]
 8001e7e:	f000 fe44 	bl	8002b0a <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001e8a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8001e8c:	69fb      	ldr	r3, [r7, #28]
 8001e8e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d012      	beq.n	8001ebc <HAL_ADC_IRQHandler+0x370>
 8001e96:	69bb      	ldr	r3, [r7, #24]
 8001e98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d00d      	beq.n	8001ebc <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ea4:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	f000 fe36 	bl	8002b1e <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001eba:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8001ebc:	69fb      	ldr	r3, [r7, #28]
 8001ebe:	f003 0310 	and.w	r3, r3, #16
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d036      	beq.n	8001f34 <HAL_ADC_IRQHandler+0x3e8>
 8001ec6:	69bb      	ldr	r3, [r7, #24]
 8001ec8:	f003 0310 	and.w	r3, r3, #16
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d031      	beq.n	8001f34 <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d102      	bne.n	8001ede <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	627b      	str	r3, [r7, #36]	@ 0x24
 8001edc:	e014      	b.n	8001f08 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8001ede:	697b      	ldr	r3, [r7, #20]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d008      	beq.n	8001ef6 <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001ee4:	4825      	ldr	r0, [pc, #148]	@ (8001f7c <HAL_ADC_IRQHandler+0x430>)
 8001ee6:	f7ff fa01 	bl	80012ec <LL_ADC_GetMultiDMATransfer>
 8001eea:	4603      	mov	r3, r0
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d00b      	beq.n	8001f08 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ef4:	e008      	b.n	8001f08 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	68db      	ldr	r3, [r3, #12]
 8001efc:	f003 0301 	and.w	r3, r3, #1
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d001      	beq.n	8001f08 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8001f04:	2301      	movs	r3, #1
 8001f06:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8001f08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f0a:	2b01      	cmp	r3, #1
 8001f0c:	d10e      	bne.n	8001f2c <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f12:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f1e:	f043 0202 	orr.w	r2, r3, #2
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	659a      	str	r2, [r3, #88]	@ 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001f26:	6878      	ldr	r0, [r7, #4]
 8001f28:	f000 f83e 	bl	8001fa8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	2210      	movs	r2, #16
 8001f32:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8001f34:	69fb      	ldr	r3, [r7, #28]
 8001f36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d018      	beq.n	8001f70 <HAL_ADC_IRQHandler+0x424>
 8001f3e:	69bb      	ldr	r3, [r7, #24]
 8001f40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d013      	beq.n	8001f70 <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f4c:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f58:	f043 0208 	orr.w	r2, r3, #8
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f68:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8001f6a:	6878      	ldr	r0, [r7, #4]
 8001f6c:	f000 fdc3 	bl	8002af6 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8001f70:	bf00      	nop
 8001f72:	3728      	adds	r7, #40	@ 0x28
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}
 8001f78:	50040000 	.word	0x50040000
 8001f7c:	50040300 	.word	0x50040300

08001f80 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001f80:	b480      	push	{r7}
 8001f82:	b083      	sub	sp, #12
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001f88:	bf00      	nop
 8001f8a:	370c      	adds	r7, #12
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f92:	4770      	bx	lr

08001f94 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b083      	sub	sp, #12
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001f9c:	bf00      	nop
 8001f9e:	370c      	adds	r7, #12
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa6:	4770      	bx	lr

08001fa8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b083      	sub	sp, #12
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001fb0:	bf00      	nop
 8001fb2:	370c      	adds	r7, #12
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fba:	4770      	bx	lr

08001fbc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b0b6      	sub	sp, #216	@ 0xd8
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
 8001fc4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001fd6:	2b01      	cmp	r3, #1
 8001fd8:	d101      	bne.n	8001fde <HAL_ADC_ConfigChannel+0x22>
 8001fda:	2302      	movs	r3, #2
 8001fdc:	e3c9      	b.n	8002772 <HAL_ADC_ConfigChannel+0x7b6>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4618      	mov	r0, r3
 8001fec:	f7ff fa50 	bl	8001490 <LL_ADC_REG_IsConversionOngoing>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	f040 83aa 	bne.w	800274c <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	2b05      	cmp	r3, #5
 8002006:	d824      	bhi.n	8002052 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	3b02      	subs	r3, #2
 800200e:	2b03      	cmp	r3, #3
 8002010:	d81b      	bhi.n	800204a <HAL_ADC_ConfigChannel+0x8e>
 8002012:	a201      	add	r2, pc, #4	@ (adr r2, 8002018 <HAL_ADC_ConfigChannel+0x5c>)
 8002014:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002018:	08002029 	.word	0x08002029
 800201c:	08002031 	.word	0x08002031
 8002020:	08002039 	.word	0x08002039
 8002024:	08002041 	.word	0x08002041
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002028:	230c      	movs	r3, #12
 800202a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800202e:	e010      	b.n	8002052 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002030:	2312      	movs	r3, #18
 8002032:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002036:	e00c      	b.n	8002052 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002038:	2318      	movs	r3, #24
 800203a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800203e:	e008      	b.n	8002052 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002040:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002044:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002048:	e003      	b.n	8002052 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 800204a:	2306      	movs	r3, #6
 800204c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002050:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6818      	ldr	r0, [r3, #0]
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	461a      	mov	r2, r3
 800205c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002060:	f7ff f8a8 	bl	80011b4 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4618      	mov	r0, r3
 800206a:	f7ff fa11 	bl	8001490 <LL_ADC_REG_IsConversionOngoing>
 800206e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4618      	mov	r0, r3
 8002078:	f7ff fa31 	bl	80014de <LL_ADC_INJ_IsConversionOngoing>
 800207c:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002080:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002084:	2b00      	cmp	r3, #0
 8002086:	f040 81a4 	bne.w	80023d2 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800208a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800208e:	2b00      	cmp	r3, #0
 8002090:	f040 819f 	bne.w	80023d2 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6818      	ldr	r0, [r3, #0]
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	6819      	ldr	r1, [r3, #0]
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	689b      	ldr	r3, [r3, #8]
 80020a0:	461a      	mov	r2, r3
 80020a2:	f7ff f8c6 	bl	8001232 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	695a      	ldr	r2, [r3, #20]
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	68db      	ldr	r3, [r3, #12]
 80020b0:	08db      	lsrs	r3, r3, #3
 80020b2:	f003 0303 	and.w	r3, r3, #3
 80020b6:	005b      	lsls	r3, r3, #1
 80020b8:	fa02 f303 	lsl.w	r3, r2, r3
 80020bc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	691b      	ldr	r3, [r3, #16]
 80020c4:	2b04      	cmp	r3, #4
 80020c6:	d00a      	beq.n	80020de <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6818      	ldr	r0, [r3, #0]
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	6919      	ldr	r1, [r3, #16]
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	681a      	ldr	r2, [r3, #0]
 80020d4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80020d8:	f7ff f804 	bl	80010e4 <LL_ADC_SetOffset>
 80020dc:	e179      	b.n	80023d2 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	2100      	movs	r1, #0
 80020e4:	4618      	mov	r0, r3
 80020e6:	f7ff f821 	bl	800112c <LL_ADC_GetOffsetChannel>
 80020ea:	4603      	mov	r3, r0
 80020ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d10a      	bne.n	800210a <HAL_ADC_ConfigChannel+0x14e>
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	2100      	movs	r1, #0
 80020fa:	4618      	mov	r0, r3
 80020fc:	f7ff f816 	bl	800112c <LL_ADC_GetOffsetChannel>
 8002100:	4603      	mov	r3, r0
 8002102:	0e9b      	lsrs	r3, r3, #26
 8002104:	f003 021f 	and.w	r2, r3, #31
 8002108:	e01e      	b.n	8002148 <HAL_ADC_ConfigChannel+0x18c>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	2100      	movs	r1, #0
 8002110:	4618      	mov	r0, r3
 8002112:	f7ff f80b 	bl	800112c <LL_ADC_GetOffsetChannel>
 8002116:	4603      	mov	r3, r0
 8002118:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800211c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002120:	fa93 f3a3 	rbit	r3, r3
 8002124:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002128:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800212c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002130:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002134:	2b00      	cmp	r3, #0
 8002136:	d101      	bne.n	800213c <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8002138:	2320      	movs	r3, #32
 800213a:	e004      	b.n	8002146 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 800213c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002140:	fab3 f383 	clz	r3, r3
 8002144:	b2db      	uxtb	r3, r3
 8002146:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002150:	2b00      	cmp	r3, #0
 8002152:	d105      	bne.n	8002160 <HAL_ADC_ConfigChannel+0x1a4>
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	0e9b      	lsrs	r3, r3, #26
 800215a:	f003 031f 	and.w	r3, r3, #31
 800215e:	e018      	b.n	8002192 <HAL_ADC_ConfigChannel+0x1d6>
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002168:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800216c:	fa93 f3a3 	rbit	r3, r3
 8002170:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8002174:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002178:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 800217c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002180:	2b00      	cmp	r3, #0
 8002182:	d101      	bne.n	8002188 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8002184:	2320      	movs	r3, #32
 8002186:	e004      	b.n	8002192 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8002188:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800218c:	fab3 f383 	clz	r3, r3
 8002190:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002192:	429a      	cmp	r2, r3
 8002194:	d106      	bne.n	80021a4 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	2200      	movs	r2, #0
 800219c:	2100      	movs	r1, #0
 800219e:	4618      	mov	r0, r3
 80021a0:	f7fe ffda 	bl	8001158 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	2101      	movs	r1, #1
 80021aa:	4618      	mov	r0, r3
 80021ac:	f7fe ffbe 	bl	800112c <LL_ADC_GetOffsetChannel>
 80021b0:	4603      	mov	r3, r0
 80021b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d10a      	bne.n	80021d0 <HAL_ADC_ConfigChannel+0x214>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	2101      	movs	r1, #1
 80021c0:	4618      	mov	r0, r3
 80021c2:	f7fe ffb3 	bl	800112c <LL_ADC_GetOffsetChannel>
 80021c6:	4603      	mov	r3, r0
 80021c8:	0e9b      	lsrs	r3, r3, #26
 80021ca:	f003 021f 	and.w	r2, r3, #31
 80021ce:	e01e      	b.n	800220e <HAL_ADC_ConfigChannel+0x252>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	2101      	movs	r1, #1
 80021d6:	4618      	mov	r0, r3
 80021d8:	f7fe ffa8 	bl	800112c <LL_ADC_GetOffsetChannel>
 80021dc:	4603      	mov	r3, r0
 80021de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80021e6:	fa93 f3a3 	rbit	r3, r3
 80021ea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 80021ee:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80021f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 80021f6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d101      	bne.n	8002202 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 80021fe:	2320      	movs	r3, #32
 8002200:	e004      	b.n	800220c <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8002202:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002206:	fab3 f383 	clz	r3, r3
 800220a:	b2db      	uxtb	r3, r3
 800220c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002216:	2b00      	cmp	r3, #0
 8002218:	d105      	bne.n	8002226 <HAL_ADC_ConfigChannel+0x26a>
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	0e9b      	lsrs	r3, r3, #26
 8002220:	f003 031f 	and.w	r3, r3, #31
 8002224:	e018      	b.n	8002258 <HAL_ADC_ConfigChannel+0x29c>
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800222e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002232:	fa93 f3a3 	rbit	r3, r3
 8002236:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800223a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800223e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8002242:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002246:	2b00      	cmp	r3, #0
 8002248:	d101      	bne.n	800224e <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 800224a:	2320      	movs	r3, #32
 800224c:	e004      	b.n	8002258 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 800224e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002252:	fab3 f383 	clz	r3, r3
 8002256:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002258:	429a      	cmp	r2, r3
 800225a:	d106      	bne.n	800226a <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	2200      	movs	r2, #0
 8002262:	2101      	movs	r1, #1
 8002264:	4618      	mov	r0, r3
 8002266:	f7fe ff77 	bl	8001158 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	2102      	movs	r1, #2
 8002270:	4618      	mov	r0, r3
 8002272:	f7fe ff5b 	bl	800112c <LL_ADC_GetOffsetChannel>
 8002276:	4603      	mov	r3, r0
 8002278:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800227c:	2b00      	cmp	r3, #0
 800227e:	d10a      	bne.n	8002296 <HAL_ADC_ConfigChannel+0x2da>
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	2102      	movs	r1, #2
 8002286:	4618      	mov	r0, r3
 8002288:	f7fe ff50 	bl	800112c <LL_ADC_GetOffsetChannel>
 800228c:	4603      	mov	r3, r0
 800228e:	0e9b      	lsrs	r3, r3, #26
 8002290:	f003 021f 	and.w	r2, r3, #31
 8002294:	e01e      	b.n	80022d4 <HAL_ADC_ConfigChannel+0x318>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	2102      	movs	r1, #2
 800229c:	4618      	mov	r0, r3
 800229e:	f7fe ff45 	bl	800112c <LL_ADC_GetOffsetChannel>
 80022a2:	4603      	mov	r3, r0
 80022a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022a8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80022ac:	fa93 f3a3 	rbit	r3, r3
 80022b0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80022b4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80022b8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80022bc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d101      	bne.n	80022c8 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 80022c4:	2320      	movs	r3, #32
 80022c6:	e004      	b.n	80022d2 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 80022c8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80022cc:	fab3 f383 	clz	r3, r3
 80022d0:	b2db      	uxtb	r3, r3
 80022d2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d105      	bne.n	80022ec <HAL_ADC_ConfigChannel+0x330>
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	0e9b      	lsrs	r3, r3, #26
 80022e6:	f003 031f 	and.w	r3, r3, #31
 80022ea:	e014      	b.n	8002316 <HAL_ADC_ConfigChannel+0x35a>
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022f2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80022f4:	fa93 f3a3 	rbit	r3, r3
 80022f8:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80022fa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80022fc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8002300:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002304:	2b00      	cmp	r3, #0
 8002306:	d101      	bne.n	800230c <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8002308:	2320      	movs	r3, #32
 800230a:	e004      	b.n	8002316 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 800230c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002310:	fab3 f383 	clz	r3, r3
 8002314:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002316:	429a      	cmp	r2, r3
 8002318:	d106      	bne.n	8002328 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	2200      	movs	r2, #0
 8002320:	2102      	movs	r1, #2
 8002322:	4618      	mov	r0, r3
 8002324:	f7fe ff18 	bl	8001158 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	2103      	movs	r1, #3
 800232e:	4618      	mov	r0, r3
 8002330:	f7fe fefc 	bl	800112c <LL_ADC_GetOffsetChannel>
 8002334:	4603      	mov	r3, r0
 8002336:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800233a:	2b00      	cmp	r3, #0
 800233c:	d10a      	bne.n	8002354 <HAL_ADC_ConfigChannel+0x398>
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	2103      	movs	r1, #3
 8002344:	4618      	mov	r0, r3
 8002346:	f7fe fef1 	bl	800112c <LL_ADC_GetOffsetChannel>
 800234a:	4603      	mov	r3, r0
 800234c:	0e9b      	lsrs	r3, r3, #26
 800234e:	f003 021f 	and.w	r2, r3, #31
 8002352:	e017      	b.n	8002384 <HAL_ADC_ConfigChannel+0x3c8>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	2103      	movs	r1, #3
 800235a:	4618      	mov	r0, r3
 800235c:	f7fe fee6 	bl	800112c <LL_ADC_GetOffsetChannel>
 8002360:	4603      	mov	r3, r0
 8002362:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002364:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002366:	fa93 f3a3 	rbit	r3, r3
 800236a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800236c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800236e:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8002370:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002372:	2b00      	cmp	r3, #0
 8002374:	d101      	bne.n	800237a <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8002376:	2320      	movs	r3, #32
 8002378:	e003      	b.n	8002382 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 800237a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800237c:	fab3 f383 	clz	r3, r3
 8002380:	b2db      	uxtb	r3, r3
 8002382:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800238c:	2b00      	cmp	r3, #0
 800238e:	d105      	bne.n	800239c <HAL_ADC_ConfigChannel+0x3e0>
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	0e9b      	lsrs	r3, r3, #26
 8002396:	f003 031f 	and.w	r3, r3, #31
 800239a:	e011      	b.n	80023c0 <HAL_ADC_ConfigChannel+0x404>
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023a2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80023a4:	fa93 f3a3 	rbit	r3, r3
 80023a8:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80023aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80023ac:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80023ae:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d101      	bne.n	80023b8 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 80023b4:	2320      	movs	r3, #32
 80023b6:	e003      	b.n	80023c0 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 80023b8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80023ba:	fab3 f383 	clz	r3, r3
 80023be:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80023c0:	429a      	cmp	r2, r3
 80023c2:	d106      	bne.n	80023d2 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	2200      	movs	r2, #0
 80023ca:	2103      	movs	r1, #3
 80023cc:	4618      	mov	r0, r3
 80023ce:	f7fe fec3 	bl	8001158 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4618      	mov	r0, r3
 80023d8:	f7ff f80c 	bl	80013f4 <LL_ADC_IsEnabled>
 80023dc:	4603      	mov	r3, r0
 80023de:	2b00      	cmp	r3, #0
 80023e0:	f040 8140 	bne.w	8002664 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6818      	ldr	r0, [r3, #0]
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	6819      	ldr	r1, [r3, #0]
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	68db      	ldr	r3, [r3, #12]
 80023f0:	461a      	mov	r2, r3
 80023f2:	f7fe ff49 	bl	8001288 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	68db      	ldr	r3, [r3, #12]
 80023fa:	4a8f      	ldr	r2, [pc, #572]	@ (8002638 <HAL_ADC_ConfigChannel+0x67c>)
 80023fc:	4293      	cmp	r3, r2
 80023fe:	f040 8131 	bne.w	8002664 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800240e:	2b00      	cmp	r3, #0
 8002410:	d10b      	bne.n	800242a <HAL_ADC_ConfigChannel+0x46e>
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	0e9b      	lsrs	r3, r3, #26
 8002418:	3301      	adds	r3, #1
 800241a:	f003 031f 	and.w	r3, r3, #31
 800241e:	2b09      	cmp	r3, #9
 8002420:	bf94      	ite	ls
 8002422:	2301      	movls	r3, #1
 8002424:	2300      	movhi	r3, #0
 8002426:	b2db      	uxtb	r3, r3
 8002428:	e019      	b.n	800245e <HAL_ADC_ConfigChannel+0x4a2>
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002430:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002432:	fa93 f3a3 	rbit	r3, r3
 8002436:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8002438:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800243a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800243c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800243e:	2b00      	cmp	r3, #0
 8002440:	d101      	bne.n	8002446 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8002442:	2320      	movs	r3, #32
 8002444:	e003      	b.n	800244e <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8002446:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002448:	fab3 f383 	clz	r3, r3
 800244c:	b2db      	uxtb	r3, r3
 800244e:	3301      	adds	r3, #1
 8002450:	f003 031f 	and.w	r3, r3, #31
 8002454:	2b09      	cmp	r3, #9
 8002456:	bf94      	ite	ls
 8002458:	2301      	movls	r3, #1
 800245a:	2300      	movhi	r3, #0
 800245c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800245e:	2b00      	cmp	r3, #0
 8002460:	d079      	beq.n	8002556 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800246a:	2b00      	cmp	r3, #0
 800246c:	d107      	bne.n	800247e <HAL_ADC_ConfigChannel+0x4c2>
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	0e9b      	lsrs	r3, r3, #26
 8002474:	3301      	adds	r3, #1
 8002476:	069b      	lsls	r3, r3, #26
 8002478:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800247c:	e015      	b.n	80024aa <HAL_ADC_ConfigChannel+0x4ee>
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002484:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002486:	fa93 f3a3 	rbit	r3, r3
 800248a:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800248c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800248e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8002490:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002492:	2b00      	cmp	r3, #0
 8002494:	d101      	bne.n	800249a <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8002496:	2320      	movs	r3, #32
 8002498:	e003      	b.n	80024a2 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 800249a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800249c:	fab3 f383 	clz	r3, r3
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	3301      	adds	r3, #1
 80024a4:	069b      	lsls	r3, r3, #26
 80024a6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d109      	bne.n	80024ca <HAL_ADC_ConfigChannel+0x50e>
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	0e9b      	lsrs	r3, r3, #26
 80024bc:	3301      	adds	r3, #1
 80024be:	f003 031f 	and.w	r3, r3, #31
 80024c2:	2101      	movs	r1, #1
 80024c4:	fa01 f303 	lsl.w	r3, r1, r3
 80024c8:	e017      	b.n	80024fa <HAL_ADC_ConfigChannel+0x53e>
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80024d2:	fa93 f3a3 	rbit	r3, r3
 80024d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80024d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80024da:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80024dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d101      	bne.n	80024e6 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 80024e2:	2320      	movs	r3, #32
 80024e4:	e003      	b.n	80024ee <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 80024e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80024e8:	fab3 f383 	clz	r3, r3
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	3301      	adds	r3, #1
 80024f0:	f003 031f 	and.w	r3, r3, #31
 80024f4:	2101      	movs	r1, #1
 80024f6:	fa01 f303 	lsl.w	r3, r1, r3
 80024fa:	ea42 0103 	orr.w	r1, r2, r3
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002506:	2b00      	cmp	r3, #0
 8002508:	d10a      	bne.n	8002520 <HAL_ADC_ConfigChannel+0x564>
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	0e9b      	lsrs	r3, r3, #26
 8002510:	3301      	adds	r3, #1
 8002512:	f003 021f 	and.w	r2, r3, #31
 8002516:	4613      	mov	r3, r2
 8002518:	005b      	lsls	r3, r3, #1
 800251a:	4413      	add	r3, r2
 800251c:	051b      	lsls	r3, r3, #20
 800251e:	e018      	b.n	8002552 <HAL_ADC_ConfigChannel+0x596>
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002526:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002528:	fa93 f3a3 	rbit	r3, r3
 800252c:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 800252e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002530:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8002532:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002534:	2b00      	cmp	r3, #0
 8002536:	d101      	bne.n	800253c <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8002538:	2320      	movs	r3, #32
 800253a:	e003      	b.n	8002544 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 800253c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800253e:	fab3 f383 	clz	r3, r3
 8002542:	b2db      	uxtb	r3, r3
 8002544:	3301      	adds	r3, #1
 8002546:	f003 021f 	and.w	r2, r3, #31
 800254a:	4613      	mov	r3, r2
 800254c:	005b      	lsls	r3, r3, #1
 800254e:	4413      	add	r3, r2
 8002550:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002552:	430b      	orrs	r3, r1
 8002554:	e081      	b.n	800265a <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800255e:	2b00      	cmp	r3, #0
 8002560:	d107      	bne.n	8002572 <HAL_ADC_ConfigChannel+0x5b6>
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	0e9b      	lsrs	r3, r3, #26
 8002568:	3301      	adds	r3, #1
 800256a:	069b      	lsls	r3, r3, #26
 800256c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002570:	e015      	b.n	800259e <HAL_ADC_ConfigChannel+0x5e2>
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002578:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800257a:	fa93 f3a3 	rbit	r3, r3
 800257e:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8002580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002582:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8002584:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002586:	2b00      	cmp	r3, #0
 8002588:	d101      	bne.n	800258e <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 800258a:	2320      	movs	r3, #32
 800258c:	e003      	b.n	8002596 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 800258e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002590:	fab3 f383 	clz	r3, r3
 8002594:	b2db      	uxtb	r3, r3
 8002596:	3301      	adds	r3, #1
 8002598:	069b      	lsls	r3, r3, #26
 800259a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d109      	bne.n	80025be <HAL_ADC_ConfigChannel+0x602>
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	0e9b      	lsrs	r3, r3, #26
 80025b0:	3301      	adds	r3, #1
 80025b2:	f003 031f 	and.w	r3, r3, #31
 80025b6:	2101      	movs	r1, #1
 80025b8:	fa01 f303 	lsl.w	r3, r1, r3
 80025bc:	e017      	b.n	80025ee <HAL_ADC_ConfigChannel+0x632>
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025c4:	69fb      	ldr	r3, [r7, #28]
 80025c6:	fa93 f3a3 	rbit	r3, r3
 80025ca:	61bb      	str	r3, [r7, #24]
  return result;
 80025cc:	69bb      	ldr	r3, [r7, #24]
 80025ce:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80025d0:	6a3b      	ldr	r3, [r7, #32]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d101      	bne.n	80025da <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 80025d6:	2320      	movs	r3, #32
 80025d8:	e003      	b.n	80025e2 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 80025da:	6a3b      	ldr	r3, [r7, #32]
 80025dc:	fab3 f383 	clz	r3, r3
 80025e0:	b2db      	uxtb	r3, r3
 80025e2:	3301      	adds	r3, #1
 80025e4:	f003 031f 	and.w	r3, r3, #31
 80025e8:	2101      	movs	r1, #1
 80025ea:	fa01 f303 	lsl.w	r3, r1, r3
 80025ee:	ea42 0103 	orr.w	r1, r2, r3
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d10d      	bne.n	800261a <HAL_ADC_ConfigChannel+0x65e>
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	0e9b      	lsrs	r3, r3, #26
 8002604:	3301      	adds	r3, #1
 8002606:	f003 021f 	and.w	r2, r3, #31
 800260a:	4613      	mov	r3, r2
 800260c:	005b      	lsls	r3, r3, #1
 800260e:	4413      	add	r3, r2
 8002610:	3b1e      	subs	r3, #30
 8002612:	051b      	lsls	r3, r3, #20
 8002614:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002618:	e01e      	b.n	8002658 <HAL_ADC_ConfigChannel+0x69c>
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002620:	693b      	ldr	r3, [r7, #16]
 8002622:	fa93 f3a3 	rbit	r3, r3
 8002626:	60fb      	str	r3, [r7, #12]
  return result;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d104      	bne.n	800263c <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8002632:	2320      	movs	r3, #32
 8002634:	e006      	b.n	8002644 <HAL_ADC_ConfigChannel+0x688>
 8002636:	bf00      	nop
 8002638:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800263c:	697b      	ldr	r3, [r7, #20]
 800263e:	fab3 f383 	clz	r3, r3
 8002642:	b2db      	uxtb	r3, r3
 8002644:	3301      	adds	r3, #1
 8002646:	f003 021f 	and.w	r2, r3, #31
 800264a:	4613      	mov	r3, r2
 800264c:	005b      	lsls	r3, r3, #1
 800264e:	4413      	add	r3, r2
 8002650:	3b1e      	subs	r3, #30
 8002652:	051b      	lsls	r3, r3, #20
 8002654:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002658:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800265a:	683a      	ldr	r2, [r7, #0]
 800265c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800265e:	4619      	mov	r1, r3
 8002660:	f7fe fde7 	bl	8001232 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	681a      	ldr	r2, [r3, #0]
 8002668:	4b44      	ldr	r3, [pc, #272]	@ (800277c <HAL_ADC_ConfigChannel+0x7c0>)
 800266a:	4013      	ands	r3, r2
 800266c:	2b00      	cmp	r3, #0
 800266e:	d07a      	beq.n	8002766 <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002670:	4843      	ldr	r0, [pc, #268]	@ (8002780 <HAL_ADC_ConfigChannel+0x7c4>)
 8002672:	f7fe fd29 	bl	80010c8 <LL_ADC_GetCommonPathInternalCh>
 8002676:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4a41      	ldr	r2, [pc, #260]	@ (8002784 <HAL_ADC_ConfigChannel+0x7c8>)
 8002680:	4293      	cmp	r3, r2
 8002682:	d12c      	bne.n	80026de <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002684:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002688:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800268c:	2b00      	cmp	r3, #0
 800268e:	d126      	bne.n	80026de <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a3c      	ldr	r2, [pc, #240]	@ (8002788 <HAL_ADC_ConfigChannel+0x7cc>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d004      	beq.n	80026a4 <HAL_ADC_ConfigChannel+0x6e8>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4a3b      	ldr	r2, [pc, #236]	@ (800278c <HAL_ADC_ConfigChannel+0x7d0>)
 80026a0:	4293      	cmp	r3, r2
 80026a2:	d15d      	bne.n	8002760 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80026a4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80026a8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80026ac:	4619      	mov	r1, r3
 80026ae:	4834      	ldr	r0, [pc, #208]	@ (8002780 <HAL_ADC_ConfigChannel+0x7c4>)
 80026b0:	f7fe fcf7 	bl	80010a2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80026b4:	4b36      	ldr	r3, [pc, #216]	@ (8002790 <HAL_ADC_ConfigChannel+0x7d4>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	099b      	lsrs	r3, r3, #6
 80026ba:	4a36      	ldr	r2, [pc, #216]	@ (8002794 <HAL_ADC_ConfigChannel+0x7d8>)
 80026bc:	fba2 2303 	umull	r2, r3, r2, r3
 80026c0:	099b      	lsrs	r3, r3, #6
 80026c2:	1c5a      	adds	r2, r3, #1
 80026c4:	4613      	mov	r3, r2
 80026c6:	005b      	lsls	r3, r3, #1
 80026c8:	4413      	add	r3, r2
 80026ca:	009b      	lsls	r3, r3, #2
 80026cc:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80026ce:	e002      	b.n	80026d6 <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	3b01      	subs	r3, #1
 80026d4:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80026d6:	68bb      	ldr	r3, [r7, #8]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d1f9      	bne.n	80026d0 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80026dc:	e040      	b.n	8002760 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4a2d      	ldr	r2, [pc, #180]	@ (8002798 <HAL_ADC_ConfigChannel+0x7dc>)
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d118      	bne.n	800271a <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80026e8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80026ec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d112      	bne.n	800271a <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a23      	ldr	r2, [pc, #140]	@ (8002788 <HAL_ADC_ConfigChannel+0x7cc>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d004      	beq.n	8002708 <HAL_ADC_ConfigChannel+0x74c>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4a22      	ldr	r2, [pc, #136]	@ (800278c <HAL_ADC_ConfigChannel+0x7d0>)
 8002704:	4293      	cmp	r3, r2
 8002706:	d12d      	bne.n	8002764 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002708:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800270c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002710:	4619      	mov	r1, r3
 8002712:	481b      	ldr	r0, [pc, #108]	@ (8002780 <HAL_ADC_ConfigChannel+0x7c4>)
 8002714:	f7fe fcc5 	bl	80010a2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002718:	e024      	b.n	8002764 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4a1f      	ldr	r2, [pc, #124]	@ (800279c <HAL_ADC_ConfigChannel+0x7e0>)
 8002720:	4293      	cmp	r3, r2
 8002722:	d120      	bne.n	8002766 <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002724:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002728:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800272c:	2b00      	cmp	r3, #0
 800272e:	d11a      	bne.n	8002766 <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a14      	ldr	r2, [pc, #80]	@ (8002788 <HAL_ADC_ConfigChannel+0x7cc>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d115      	bne.n	8002766 <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800273a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800273e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002742:	4619      	mov	r1, r3
 8002744:	480e      	ldr	r0, [pc, #56]	@ (8002780 <HAL_ADC_ConfigChannel+0x7c4>)
 8002746:	f7fe fcac 	bl	80010a2 <LL_ADC_SetCommonPathInternalCh>
 800274a:	e00c      	b.n	8002766 <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002750:	f043 0220 	orr.w	r2, r3, #32
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002758:	2301      	movs	r3, #1
 800275a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800275e:	e002      	b.n	8002766 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002760:	bf00      	nop
 8002762:	e000      	b.n	8002766 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002764:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2200      	movs	r2, #0
 800276a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800276e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002772:	4618      	mov	r0, r3
 8002774:	37d8      	adds	r7, #216	@ 0xd8
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}
 800277a:	bf00      	nop
 800277c:	80080000 	.word	0x80080000
 8002780:	50040300 	.word	0x50040300
 8002784:	c7520000 	.word	0xc7520000
 8002788:	50040000 	.word	0x50040000
 800278c:	50040200 	.word	0x50040200
 8002790:	20000000 	.word	0x20000000
 8002794:	053e2d63 	.word	0x053e2d63
 8002798:	cb840000 	.word	0xcb840000
 800279c:	80000001 	.word	0x80000001

080027a0 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b088      	sub	sp, #32
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
 80027a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80027aa:	2300      	movs	r3, #0
 80027ac:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4618      	mov	r0, r3
 80027b8:	f7fe fe6a 	bl	8001490 <LL_ADC_REG_IsConversionOngoing>
 80027bc:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4618      	mov	r0, r3
 80027c4:	f7fe fe8b 	bl	80014de <LL_ADC_INJ_IsConversionOngoing>
 80027c8:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d103      	bne.n	80027d8 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	f000 8098 	beq.w	8002908 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	68db      	ldr	r3, [r3, #12]
 80027de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d02a      	beq.n	800283c <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	7e5b      	ldrb	r3, [r3, #25]
 80027ea:	2b01      	cmp	r3, #1
 80027ec:	d126      	bne.n	800283c <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	7e1b      	ldrb	r3, [r3, #24]
 80027f2:	2b01      	cmp	r3, #1
 80027f4:	d122      	bne.n	800283c <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80027f6:	2301      	movs	r3, #1
 80027f8:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80027fa:	e014      	b.n	8002826 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80027fc:	69fb      	ldr	r3, [r7, #28]
 80027fe:	4a45      	ldr	r2, [pc, #276]	@ (8002914 <ADC_ConversionStop+0x174>)
 8002800:	4293      	cmp	r3, r2
 8002802:	d90d      	bls.n	8002820 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002808:	f043 0210 	orr.w	r2, r3, #16
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002814:	f043 0201 	orr.w	r2, r3, #1
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800281c:	2301      	movs	r3, #1
 800281e:	e074      	b.n	800290a <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8002820:	69fb      	ldr	r3, [r7, #28]
 8002822:	3301      	adds	r3, #1
 8002824:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002830:	2b40      	cmp	r3, #64	@ 0x40
 8002832:	d1e3      	bne.n	80027fc <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	2240      	movs	r2, #64	@ 0x40
 800283a:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800283c:	69bb      	ldr	r3, [r7, #24]
 800283e:	2b02      	cmp	r3, #2
 8002840:	d014      	beq.n	800286c <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4618      	mov	r0, r3
 8002848:	f7fe fe22 	bl	8001490 <LL_ADC_REG_IsConversionOngoing>
 800284c:	4603      	mov	r3, r0
 800284e:	2b00      	cmp	r3, #0
 8002850:	d00c      	beq.n	800286c <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4618      	mov	r0, r3
 8002858:	f7fe fddf 	bl	800141a <LL_ADC_IsDisableOngoing>
 800285c:	4603      	mov	r3, r0
 800285e:	2b00      	cmp	r3, #0
 8002860:	d104      	bne.n	800286c <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4618      	mov	r0, r3
 8002868:	f7fe fdfe 	bl	8001468 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800286c:	69bb      	ldr	r3, [r7, #24]
 800286e:	2b01      	cmp	r3, #1
 8002870:	d014      	beq.n	800289c <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4618      	mov	r0, r3
 8002878:	f7fe fe31 	bl	80014de <LL_ADC_INJ_IsConversionOngoing>
 800287c:	4603      	mov	r3, r0
 800287e:	2b00      	cmp	r3, #0
 8002880:	d00c      	beq.n	800289c <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4618      	mov	r0, r3
 8002888:	f7fe fdc7 	bl	800141a <LL_ADC_IsDisableOngoing>
 800288c:	4603      	mov	r3, r0
 800288e:	2b00      	cmp	r3, #0
 8002890:	d104      	bne.n	800289c <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4618      	mov	r0, r3
 8002898:	f7fe fe0d 	bl	80014b6 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800289c:	69bb      	ldr	r3, [r7, #24]
 800289e:	2b02      	cmp	r3, #2
 80028a0:	d005      	beq.n	80028ae <ADC_ConversionStop+0x10e>
 80028a2:	69bb      	ldr	r3, [r7, #24]
 80028a4:	2b03      	cmp	r3, #3
 80028a6:	d105      	bne.n	80028b4 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80028a8:	230c      	movs	r3, #12
 80028aa:	617b      	str	r3, [r7, #20]
        break;
 80028ac:	e005      	b.n	80028ba <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80028ae:	2308      	movs	r3, #8
 80028b0:	617b      	str	r3, [r7, #20]
        break;
 80028b2:	e002      	b.n	80028ba <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80028b4:	2304      	movs	r3, #4
 80028b6:	617b      	str	r3, [r7, #20]
        break;
 80028b8:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80028ba:	f7fe fbaf 	bl	800101c <HAL_GetTick>
 80028be:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80028c0:	e01b      	b.n	80028fa <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80028c2:	f7fe fbab 	bl	800101c <HAL_GetTick>
 80028c6:	4602      	mov	r2, r0
 80028c8:	68bb      	ldr	r3, [r7, #8]
 80028ca:	1ad3      	subs	r3, r2, r3
 80028cc:	2b05      	cmp	r3, #5
 80028ce:	d914      	bls.n	80028fa <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	689a      	ldr	r2, [r3, #8]
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	4013      	ands	r3, r2
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d00d      	beq.n	80028fa <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028e2:	f043 0210 	orr.w	r2, r3, #16
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028ee:	f043 0201 	orr.w	r2, r3, #1
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80028f6:	2301      	movs	r3, #1
 80028f8:	e007      	b.n	800290a <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	689a      	ldr	r2, [r3, #8]
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	4013      	ands	r3, r2
 8002904:	2b00      	cmp	r3, #0
 8002906:	d1dc      	bne.n	80028c2 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8002908:	2300      	movs	r3, #0
}
 800290a:	4618      	mov	r0, r3
 800290c:	3720      	adds	r7, #32
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	a33fffff 	.word	0xa33fffff

08002918 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b084      	sub	sp, #16
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002920:	2300      	movs	r3, #0
 8002922:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4618      	mov	r0, r3
 800292a:	f7fe fd63 	bl	80013f4 <LL_ADC_IsEnabled>
 800292e:	4603      	mov	r3, r0
 8002930:	2b00      	cmp	r3, #0
 8002932:	d169      	bne.n	8002a08 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	689a      	ldr	r2, [r3, #8]
 800293a:	4b36      	ldr	r3, [pc, #216]	@ (8002a14 <ADC_Enable+0xfc>)
 800293c:	4013      	ands	r3, r2
 800293e:	2b00      	cmp	r3, #0
 8002940:	d00d      	beq.n	800295e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002946:	f043 0210 	orr.w	r2, r3, #16
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002952:	f043 0201 	orr.w	r2, r3, #1
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800295a:	2301      	movs	r3, #1
 800295c:	e055      	b.n	8002a0a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4618      	mov	r0, r3
 8002964:	f7fe fd1e 	bl	80013a4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002968:	482b      	ldr	r0, [pc, #172]	@ (8002a18 <ADC_Enable+0x100>)
 800296a:	f7fe fbad 	bl	80010c8 <LL_ADC_GetCommonPathInternalCh>
 800296e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002970:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002974:	2b00      	cmp	r3, #0
 8002976:	d013      	beq.n	80029a0 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002978:	4b28      	ldr	r3, [pc, #160]	@ (8002a1c <ADC_Enable+0x104>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	099b      	lsrs	r3, r3, #6
 800297e:	4a28      	ldr	r2, [pc, #160]	@ (8002a20 <ADC_Enable+0x108>)
 8002980:	fba2 2303 	umull	r2, r3, r2, r3
 8002984:	099b      	lsrs	r3, r3, #6
 8002986:	1c5a      	adds	r2, r3, #1
 8002988:	4613      	mov	r3, r2
 800298a:	005b      	lsls	r3, r3, #1
 800298c:	4413      	add	r3, r2
 800298e:	009b      	lsls	r3, r3, #2
 8002990:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002992:	e002      	b.n	800299a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002994:	68bb      	ldr	r3, [r7, #8]
 8002996:	3b01      	subs	r3, #1
 8002998:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d1f9      	bne.n	8002994 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80029a0:	f7fe fb3c 	bl	800101c <HAL_GetTick>
 80029a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80029a6:	e028      	b.n	80029fa <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4618      	mov	r0, r3
 80029ae:	f7fe fd21 	bl	80013f4 <LL_ADC_IsEnabled>
 80029b2:	4603      	mov	r3, r0
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d104      	bne.n	80029c2 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4618      	mov	r0, r3
 80029be:	f7fe fcf1 	bl	80013a4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80029c2:	f7fe fb2b 	bl	800101c <HAL_GetTick>
 80029c6:	4602      	mov	r2, r0
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	1ad3      	subs	r3, r2, r3
 80029cc:	2b02      	cmp	r3, #2
 80029ce:	d914      	bls.n	80029fa <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f003 0301 	and.w	r3, r3, #1
 80029da:	2b01      	cmp	r3, #1
 80029dc:	d00d      	beq.n	80029fa <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029e2:	f043 0210 	orr.w	r2, r3, #16
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029ee:	f043 0201 	orr.w	r2, r3, #1
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80029f6:	2301      	movs	r3, #1
 80029f8:	e007      	b.n	8002a0a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f003 0301 	and.w	r3, r3, #1
 8002a04:	2b01      	cmp	r3, #1
 8002a06:	d1cf      	bne.n	80029a8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002a08:	2300      	movs	r3, #0
}
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	3710      	adds	r7, #16
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	bf00      	nop
 8002a14:	8000003f 	.word	0x8000003f
 8002a18:	50040300 	.word	0x50040300
 8002a1c:	20000000 	.word	0x20000000
 8002a20:	053e2d63 	.word	0x053e2d63

08002a24 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b084      	sub	sp, #16
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4618      	mov	r0, r3
 8002a32:	f7fe fcf2 	bl	800141a <LL_ADC_IsDisableOngoing>
 8002a36:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	f7fe fcd9 	bl	80013f4 <LL_ADC_IsEnabled>
 8002a42:	4603      	mov	r3, r0
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d047      	beq.n	8002ad8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d144      	bne.n	8002ad8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	689b      	ldr	r3, [r3, #8]
 8002a54:	f003 030d 	and.w	r3, r3, #13
 8002a58:	2b01      	cmp	r3, #1
 8002a5a:	d10c      	bne.n	8002a76 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4618      	mov	r0, r3
 8002a62:	f7fe fcb3 	bl	80013cc <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	2203      	movs	r2, #3
 8002a6c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002a6e:	f7fe fad5 	bl	800101c <HAL_GetTick>
 8002a72:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002a74:	e029      	b.n	8002aca <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a7a:	f043 0210 	orr.w	r2, r3, #16
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a86:	f043 0201 	orr.w	r2, r3, #1
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	e023      	b.n	8002ada <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002a92:	f7fe fac3 	bl	800101c <HAL_GetTick>
 8002a96:	4602      	mov	r2, r0
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	1ad3      	subs	r3, r2, r3
 8002a9c:	2b02      	cmp	r3, #2
 8002a9e:	d914      	bls.n	8002aca <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	f003 0301 	and.w	r3, r3, #1
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d00d      	beq.n	8002aca <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ab2:	f043 0210 	orr.w	r2, r3, #16
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002abe:	f043 0201 	orr.w	r2, r3, #1
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	e007      	b.n	8002ada <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	f003 0301 	and.w	r3, r3, #1
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d1dc      	bne.n	8002a92 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002ad8:	2300      	movs	r3, #0
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	3710      	adds	r7, #16
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}

08002ae2 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002ae2:	b480      	push	{r7}
 8002ae4:	b083      	sub	sp, #12
 8002ae6:	af00      	add	r7, sp, #0
 8002ae8:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8002aea:	bf00      	nop
 8002aec:	370c      	adds	r7, #12
 8002aee:	46bd      	mov	sp, r7
 8002af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af4:	4770      	bx	lr

08002af6 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8002af6:	b480      	push	{r7}
 8002af8:	b083      	sub	sp, #12
 8002afa:	af00      	add	r7, sp, #0
 8002afc:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8002afe:	bf00      	nop
 8002b00:	370c      	adds	r7, #12
 8002b02:	46bd      	mov	sp, r7
 8002b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b08:	4770      	bx	lr

08002b0a <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8002b0a:	b480      	push	{r7}
 8002b0c:	b083      	sub	sp, #12
 8002b0e:	af00      	add	r7, sp, #0
 8002b10:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002b12:	bf00      	nop
 8002b14:	370c      	adds	r7, #12
 8002b16:	46bd      	mov	sp, r7
 8002b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1c:	4770      	bx	lr

08002b1e <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8002b1e:	b480      	push	{r7}
 8002b20:	b083      	sub	sp, #12
 8002b22:	af00      	add	r7, sp, #0
 8002b24:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002b26:	bf00      	nop
 8002b28:	370c      	adds	r7, #12
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b30:	4770      	bx	lr

08002b32 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8002b32:	b480      	push	{r7}
 8002b34:	b083      	sub	sp, #12
 8002b36:	af00      	add	r7, sp, #0
 8002b38:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8002b3a:	bf00      	nop
 8002b3c:	370c      	adds	r7, #12
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b44:	4770      	bx	lr
	...

08002b48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b085      	sub	sp, #20
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	f003 0307 	and.w	r3, r3, #7
 8002b56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b58:	4b0c      	ldr	r3, [pc, #48]	@ (8002b8c <__NVIC_SetPriorityGrouping+0x44>)
 8002b5a:	68db      	ldr	r3, [r3, #12]
 8002b5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b5e:	68ba      	ldr	r2, [r7, #8]
 8002b60:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002b64:	4013      	ands	r3, r2
 8002b66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b70:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002b74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b7a:	4a04      	ldr	r2, [pc, #16]	@ (8002b8c <__NVIC_SetPriorityGrouping+0x44>)
 8002b7c:	68bb      	ldr	r3, [r7, #8]
 8002b7e:	60d3      	str	r3, [r2, #12]
}
 8002b80:	bf00      	nop
 8002b82:	3714      	adds	r7, #20
 8002b84:	46bd      	mov	sp, r7
 8002b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8a:	4770      	bx	lr
 8002b8c:	e000ed00 	.word	0xe000ed00

08002b90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b90:	b480      	push	{r7}
 8002b92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b94:	4b04      	ldr	r3, [pc, #16]	@ (8002ba8 <__NVIC_GetPriorityGrouping+0x18>)
 8002b96:	68db      	ldr	r3, [r3, #12]
 8002b98:	0a1b      	lsrs	r3, r3, #8
 8002b9a:	f003 0307 	and.w	r3, r3, #7
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba6:	4770      	bx	lr
 8002ba8:	e000ed00 	.word	0xe000ed00

08002bac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bac:	b480      	push	{r7}
 8002bae:	b083      	sub	sp, #12
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	db0b      	blt.n	8002bd6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002bbe:	79fb      	ldrb	r3, [r7, #7]
 8002bc0:	f003 021f 	and.w	r2, r3, #31
 8002bc4:	4907      	ldr	r1, [pc, #28]	@ (8002be4 <__NVIC_EnableIRQ+0x38>)
 8002bc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bca:	095b      	lsrs	r3, r3, #5
 8002bcc:	2001      	movs	r0, #1
 8002bce:	fa00 f202 	lsl.w	r2, r0, r2
 8002bd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002bd6:	bf00      	nop
 8002bd8:	370c      	adds	r7, #12
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be0:	4770      	bx	lr
 8002be2:	bf00      	nop
 8002be4:	e000e100 	.word	0xe000e100

08002be8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002be8:	b480      	push	{r7}
 8002bea:	b083      	sub	sp, #12
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	4603      	mov	r3, r0
 8002bf0:	6039      	str	r1, [r7, #0]
 8002bf2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bf4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	db0a      	blt.n	8002c12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	b2da      	uxtb	r2, r3
 8002c00:	490c      	ldr	r1, [pc, #48]	@ (8002c34 <__NVIC_SetPriority+0x4c>)
 8002c02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c06:	0112      	lsls	r2, r2, #4
 8002c08:	b2d2      	uxtb	r2, r2
 8002c0a:	440b      	add	r3, r1
 8002c0c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c10:	e00a      	b.n	8002c28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	b2da      	uxtb	r2, r3
 8002c16:	4908      	ldr	r1, [pc, #32]	@ (8002c38 <__NVIC_SetPriority+0x50>)
 8002c18:	79fb      	ldrb	r3, [r7, #7]
 8002c1a:	f003 030f 	and.w	r3, r3, #15
 8002c1e:	3b04      	subs	r3, #4
 8002c20:	0112      	lsls	r2, r2, #4
 8002c22:	b2d2      	uxtb	r2, r2
 8002c24:	440b      	add	r3, r1
 8002c26:	761a      	strb	r2, [r3, #24]
}
 8002c28:	bf00      	nop
 8002c2a:	370c      	adds	r7, #12
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c32:	4770      	bx	lr
 8002c34:	e000e100 	.word	0xe000e100
 8002c38:	e000ed00 	.word	0xe000ed00

08002c3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b089      	sub	sp, #36	@ 0x24
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	60f8      	str	r0, [r7, #12]
 8002c44:	60b9      	str	r1, [r7, #8]
 8002c46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	f003 0307 	and.w	r3, r3, #7
 8002c4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c50:	69fb      	ldr	r3, [r7, #28]
 8002c52:	f1c3 0307 	rsb	r3, r3, #7
 8002c56:	2b04      	cmp	r3, #4
 8002c58:	bf28      	it	cs
 8002c5a:	2304      	movcs	r3, #4
 8002c5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c5e:	69fb      	ldr	r3, [r7, #28]
 8002c60:	3304      	adds	r3, #4
 8002c62:	2b06      	cmp	r3, #6
 8002c64:	d902      	bls.n	8002c6c <NVIC_EncodePriority+0x30>
 8002c66:	69fb      	ldr	r3, [r7, #28]
 8002c68:	3b03      	subs	r3, #3
 8002c6a:	e000      	b.n	8002c6e <NVIC_EncodePriority+0x32>
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c70:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002c74:	69bb      	ldr	r3, [r7, #24]
 8002c76:	fa02 f303 	lsl.w	r3, r2, r3
 8002c7a:	43da      	mvns	r2, r3
 8002c7c:	68bb      	ldr	r3, [r7, #8]
 8002c7e:	401a      	ands	r2, r3
 8002c80:	697b      	ldr	r3, [r7, #20]
 8002c82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c84:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002c88:	697b      	ldr	r3, [r7, #20]
 8002c8a:	fa01 f303 	lsl.w	r3, r1, r3
 8002c8e:	43d9      	mvns	r1, r3
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c94:	4313      	orrs	r3, r2
         );
}
 8002c96:	4618      	mov	r0, r3
 8002c98:	3724      	adds	r7, #36	@ 0x24
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca0:	4770      	bx	lr
	...

08002ca4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b082      	sub	sp, #8
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	3b01      	subs	r3, #1
 8002cb0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002cb4:	d301      	bcc.n	8002cba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e00f      	b.n	8002cda <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002cba:	4a0a      	ldr	r2, [pc, #40]	@ (8002ce4 <SysTick_Config+0x40>)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	3b01      	subs	r3, #1
 8002cc0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002cc2:	210f      	movs	r1, #15
 8002cc4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002cc8:	f7ff ff8e 	bl	8002be8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ccc:	4b05      	ldr	r3, [pc, #20]	@ (8002ce4 <SysTick_Config+0x40>)
 8002cce:	2200      	movs	r2, #0
 8002cd0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002cd2:	4b04      	ldr	r3, [pc, #16]	@ (8002ce4 <SysTick_Config+0x40>)
 8002cd4:	2207      	movs	r2, #7
 8002cd6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002cd8:	2300      	movs	r3, #0
}
 8002cda:	4618      	mov	r0, r3
 8002cdc:	3708      	adds	r7, #8
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}
 8002ce2:	bf00      	nop
 8002ce4:	e000e010 	.word	0xe000e010

08002ce8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b082      	sub	sp, #8
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002cf0:	6878      	ldr	r0, [r7, #4]
 8002cf2:	f7ff ff29 	bl	8002b48 <__NVIC_SetPriorityGrouping>
}
 8002cf6:	bf00      	nop
 8002cf8:	3708      	adds	r7, #8
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}

08002cfe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002cfe:	b580      	push	{r7, lr}
 8002d00:	b086      	sub	sp, #24
 8002d02:	af00      	add	r7, sp, #0
 8002d04:	4603      	mov	r3, r0
 8002d06:	60b9      	str	r1, [r7, #8]
 8002d08:	607a      	str	r2, [r7, #4]
 8002d0a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002d10:	f7ff ff3e 	bl	8002b90 <__NVIC_GetPriorityGrouping>
 8002d14:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d16:	687a      	ldr	r2, [r7, #4]
 8002d18:	68b9      	ldr	r1, [r7, #8]
 8002d1a:	6978      	ldr	r0, [r7, #20]
 8002d1c:	f7ff ff8e 	bl	8002c3c <NVIC_EncodePriority>
 8002d20:	4602      	mov	r2, r0
 8002d22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d26:	4611      	mov	r1, r2
 8002d28:	4618      	mov	r0, r3
 8002d2a:	f7ff ff5d 	bl	8002be8 <__NVIC_SetPriority>
}
 8002d2e:	bf00      	nop
 8002d30:	3718      	adds	r7, #24
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}

08002d36 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d36:	b580      	push	{r7, lr}
 8002d38:	b082      	sub	sp, #8
 8002d3a:	af00      	add	r7, sp, #0
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d44:	4618      	mov	r0, r3
 8002d46:	f7ff ff31 	bl	8002bac <__NVIC_EnableIRQ>
}
 8002d4a:	bf00      	nop
 8002d4c:	3708      	adds	r7, #8
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}

08002d52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d52:	b580      	push	{r7, lr}
 8002d54:	b082      	sub	sp, #8
 8002d56:	af00      	add	r7, sp, #0
 8002d58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d5a:	6878      	ldr	r0, [r7, #4]
 8002d5c:	f7ff ffa2 	bl	8002ca4 <SysTick_Config>
 8002d60:	4603      	mov	r3, r0
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	3708      	adds	r7, #8
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}

08002d6a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002d6a:	b480      	push	{r7}
 8002d6c:	b085      	sub	sp, #20
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d72:	2300      	movs	r3, #0
 8002d74:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002d7c:	b2db      	uxtb	r3, r3
 8002d7e:	2b02      	cmp	r3, #2
 8002d80:	d008      	beq.n	8002d94 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2204      	movs	r2, #4
 8002d86:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	e022      	b.n	8002dda <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	681a      	ldr	r2, [r3, #0]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f022 020e 	bic.w	r2, r2, #14
 8002da2:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	681a      	ldr	r2, [r3, #0]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f022 0201 	bic.w	r2, r2, #1
 8002db2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002db8:	f003 021c 	and.w	r2, r3, #28
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dc0:	2101      	movs	r1, #1
 8002dc2:	fa01 f202 	lsl.w	r2, r1, r2
 8002dc6:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2201      	movs	r2, #1
 8002dcc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8002dd8:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	3714      	adds	r7, #20
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr

08002de6 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002de6:	b580      	push	{r7, lr}
 8002de8:	b084      	sub	sp, #16
 8002dea:	af00      	add	r7, sp, #0
 8002dec:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002dee:	2300      	movs	r3, #0
 8002df0:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002df8:	b2db      	uxtb	r3, r3
 8002dfa:	2b02      	cmp	r3, #2
 8002dfc:	d005      	beq.n	8002e0a <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2204      	movs	r2, #4
 8002e02:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002e04:	2301      	movs	r3, #1
 8002e06:	73fb      	strb	r3, [r7, #15]
 8002e08:	e029      	b.n	8002e5e <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	681a      	ldr	r2, [r3, #0]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f022 020e 	bic.w	r2, r2, #14
 8002e18:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	681a      	ldr	r2, [r3, #0]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f022 0201 	bic.w	r2, r2, #1
 8002e28:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e2e:	f003 021c 	and.w	r2, r3, #28
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e36:	2101      	movs	r1, #1
 8002e38:	fa01 f202 	lsl.w	r2, r1, r2
 8002e3c:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2201      	movs	r2, #1
 8002e42:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2200      	movs	r2, #0
 8002e4a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d003      	beq.n	8002e5e <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e5a:	6878      	ldr	r0, [r7, #4]
 8002e5c:	4798      	blx	r3
    }
  }
  return status;
 8002e5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	3710      	adds	r7, #16
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}

08002e68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b087      	sub	sp, #28
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
 8002e70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002e72:	2300      	movs	r3, #0
 8002e74:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e76:	e17f      	b.n	8003178 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	681a      	ldr	r2, [r3, #0]
 8002e7c:	2101      	movs	r1, #1
 8002e7e:	697b      	ldr	r3, [r7, #20]
 8002e80:	fa01 f303 	lsl.w	r3, r1, r3
 8002e84:	4013      	ands	r3, r2
 8002e86:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	f000 8171 	beq.w	8003172 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	f003 0303 	and.w	r3, r3, #3
 8002e98:	2b01      	cmp	r3, #1
 8002e9a:	d005      	beq.n	8002ea8 <HAL_GPIO_Init+0x40>
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	f003 0303 	and.w	r3, r3, #3
 8002ea4:	2b02      	cmp	r3, #2
 8002ea6:	d130      	bne.n	8002f0a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	689b      	ldr	r3, [r3, #8]
 8002eac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002eae:	697b      	ldr	r3, [r7, #20]
 8002eb0:	005b      	lsls	r3, r3, #1
 8002eb2:	2203      	movs	r2, #3
 8002eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb8:	43db      	mvns	r3, r3
 8002eba:	693a      	ldr	r2, [r7, #16]
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	68da      	ldr	r2, [r3, #12]
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	005b      	lsls	r3, r3, #1
 8002ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ecc:	693a      	ldr	r2, [r7, #16]
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	693a      	ldr	r2, [r7, #16]
 8002ed6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002ede:	2201      	movs	r2, #1
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee6:	43db      	mvns	r3, r3
 8002ee8:	693a      	ldr	r2, [r7, #16]
 8002eea:	4013      	ands	r3, r2
 8002eec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	091b      	lsrs	r3, r3, #4
 8002ef4:	f003 0201 	and.w	r2, r3, #1
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	fa02 f303 	lsl.w	r3, r2, r3
 8002efe:	693a      	ldr	r2, [r7, #16]
 8002f00:	4313      	orrs	r3, r2
 8002f02:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	693a      	ldr	r2, [r7, #16]
 8002f08:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	f003 0303 	and.w	r3, r3, #3
 8002f12:	2b03      	cmp	r3, #3
 8002f14:	d118      	bne.n	8002f48 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f1a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	697b      	ldr	r3, [r7, #20]
 8002f20:	fa02 f303 	lsl.w	r3, r2, r3
 8002f24:	43db      	mvns	r3, r3
 8002f26:	693a      	ldr	r2, [r7, #16]
 8002f28:	4013      	ands	r3, r2
 8002f2a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	08db      	lsrs	r3, r3, #3
 8002f32:	f003 0201 	and.w	r2, r3, #1
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3c:	693a      	ldr	r2, [r7, #16]
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	693a      	ldr	r2, [r7, #16]
 8002f46:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	f003 0303 	and.w	r3, r3, #3
 8002f50:	2b03      	cmp	r3, #3
 8002f52:	d017      	beq.n	8002f84 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	68db      	ldr	r3, [r3, #12]
 8002f58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002f5a:	697b      	ldr	r3, [r7, #20]
 8002f5c:	005b      	lsls	r3, r3, #1
 8002f5e:	2203      	movs	r2, #3
 8002f60:	fa02 f303 	lsl.w	r3, r2, r3
 8002f64:	43db      	mvns	r3, r3
 8002f66:	693a      	ldr	r2, [r7, #16]
 8002f68:	4013      	ands	r3, r2
 8002f6a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	689a      	ldr	r2, [r3, #8]
 8002f70:	697b      	ldr	r3, [r7, #20]
 8002f72:	005b      	lsls	r3, r3, #1
 8002f74:	fa02 f303 	lsl.w	r3, r2, r3
 8002f78:	693a      	ldr	r2, [r7, #16]
 8002f7a:	4313      	orrs	r3, r2
 8002f7c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	693a      	ldr	r2, [r7, #16]
 8002f82:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	f003 0303 	and.w	r3, r3, #3
 8002f8c:	2b02      	cmp	r3, #2
 8002f8e:	d123      	bne.n	8002fd8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002f90:	697b      	ldr	r3, [r7, #20]
 8002f92:	08da      	lsrs	r2, r3, #3
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	3208      	adds	r2, #8
 8002f98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f9c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	f003 0307 	and.w	r3, r3, #7
 8002fa4:	009b      	lsls	r3, r3, #2
 8002fa6:	220f      	movs	r2, #15
 8002fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fac:	43db      	mvns	r3, r3
 8002fae:	693a      	ldr	r2, [r7, #16]
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	691a      	ldr	r2, [r3, #16]
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	f003 0307 	and.w	r3, r3, #7
 8002fbe:	009b      	lsls	r3, r3, #2
 8002fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc4:	693a      	ldr	r2, [r7, #16]
 8002fc6:	4313      	orrs	r3, r2
 8002fc8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002fca:	697b      	ldr	r3, [r7, #20]
 8002fcc:	08da      	lsrs	r2, r3, #3
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	3208      	adds	r2, #8
 8002fd2:	6939      	ldr	r1, [r7, #16]
 8002fd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002fde:	697b      	ldr	r3, [r7, #20]
 8002fe0:	005b      	lsls	r3, r3, #1
 8002fe2:	2203      	movs	r2, #3
 8002fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe8:	43db      	mvns	r3, r3
 8002fea:	693a      	ldr	r2, [r7, #16]
 8002fec:	4013      	ands	r3, r2
 8002fee:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	f003 0203 	and.w	r2, r3, #3
 8002ff8:	697b      	ldr	r3, [r7, #20]
 8002ffa:	005b      	lsls	r3, r3, #1
 8002ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8003000:	693a      	ldr	r2, [r7, #16]
 8003002:	4313      	orrs	r3, r2
 8003004:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	693a      	ldr	r2, [r7, #16]
 800300a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003014:	2b00      	cmp	r3, #0
 8003016:	f000 80ac 	beq.w	8003172 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800301a:	4b5f      	ldr	r3, [pc, #380]	@ (8003198 <HAL_GPIO_Init+0x330>)
 800301c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800301e:	4a5e      	ldr	r2, [pc, #376]	@ (8003198 <HAL_GPIO_Init+0x330>)
 8003020:	f043 0301 	orr.w	r3, r3, #1
 8003024:	6613      	str	r3, [r2, #96]	@ 0x60
 8003026:	4b5c      	ldr	r3, [pc, #368]	@ (8003198 <HAL_GPIO_Init+0x330>)
 8003028:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800302a:	f003 0301 	and.w	r3, r3, #1
 800302e:	60bb      	str	r3, [r7, #8]
 8003030:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003032:	4a5a      	ldr	r2, [pc, #360]	@ (800319c <HAL_GPIO_Init+0x334>)
 8003034:	697b      	ldr	r3, [r7, #20]
 8003036:	089b      	lsrs	r3, r3, #2
 8003038:	3302      	adds	r3, #2
 800303a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800303e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003040:	697b      	ldr	r3, [r7, #20]
 8003042:	f003 0303 	and.w	r3, r3, #3
 8003046:	009b      	lsls	r3, r3, #2
 8003048:	220f      	movs	r2, #15
 800304a:	fa02 f303 	lsl.w	r3, r2, r3
 800304e:	43db      	mvns	r3, r3
 8003050:	693a      	ldr	r2, [r7, #16]
 8003052:	4013      	ands	r3, r2
 8003054:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800305c:	d025      	beq.n	80030aa <HAL_GPIO_Init+0x242>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	4a4f      	ldr	r2, [pc, #316]	@ (80031a0 <HAL_GPIO_Init+0x338>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d01f      	beq.n	80030a6 <HAL_GPIO_Init+0x23e>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	4a4e      	ldr	r2, [pc, #312]	@ (80031a4 <HAL_GPIO_Init+0x33c>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d019      	beq.n	80030a2 <HAL_GPIO_Init+0x23a>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	4a4d      	ldr	r2, [pc, #308]	@ (80031a8 <HAL_GPIO_Init+0x340>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d013      	beq.n	800309e <HAL_GPIO_Init+0x236>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	4a4c      	ldr	r2, [pc, #304]	@ (80031ac <HAL_GPIO_Init+0x344>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d00d      	beq.n	800309a <HAL_GPIO_Init+0x232>
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	4a4b      	ldr	r2, [pc, #300]	@ (80031b0 <HAL_GPIO_Init+0x348>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d007      	beq.n	8003096 <HAL_GPIO_Init+0x22e>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	4a4a      	ldr	r2, [pc, #296]	@ (80031b4 <HAL_GPIO_Init+0x34c>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d101      	bne.n	8003092 <HAL_GPIO_Init+0x22a>
 800308e:	2306      	movs	r3, #6
 8003090:	e00c      	b.n	80030ac <HAL_GPIO_Init+0x244>
 8003092:	2307      	movs	r3, #7
 8003094:	e00a      	b.n	80030ac <HAL_GPIO_Init+0x244>
 8003096:	2305      	movs	r3, #5
 8003098:	e008      	b.n	80030ac <HAL_GPIO_Init+0x244>
 800309a:	2304      	movs	r3, #4
 800309c:	e006      	b.n	80030ac <HAL_GPIO_Init+0x244>
 800309e:	2303      	movs	r3, #3
 80030a0:	e004      	b.n	80030ac <HAL_GPIO_Init+0x244>
 80030a2:	2302      	movs	r3, #2
 80030a4:	e002      	b.n	80030ac <HAL_GPIO_Init+0x244>
 80030a6:	2301      	movs	r3, #1
 80030a8:	e000      	b.n	80030ac <HAL_GPIO_Init+0x244>
 80030aa:	2300      	movs	r3, #0
 80030ac:	697a      	ldr	r2, [r7, #20]
 80030ae:	f002 0203 	and.w	r2, r2, #3
 80030b2:	0092      	lsls	r2, r2, #2
 80030b4:	4093      	lsls	r3, r2
 80030b6:	693a      	ldr	r2, [r7, #16]
 80030b8:	4313      	orrs	r3, r2
 80030ba:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80030bc:	4937      	ldr	r1, [pc, #220]	@ (800319c <HAL_GPIO_Init+0x334>)
 80030be:	697b      	ldr	r3, [r7, #20]
 80030c0:	089b      	lsrs	r3, r3, #2
 80030c2:	3302      	adds	r3, #2
 80030c4:	693a      	ldr	r2, [r7, #16]
 80030c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80030ca:	4b3b      	ldr	r3, [pc, #236]	@ (80031b8 <HAL_GPIO_Init+0x350>)
 80030cc:	689b      	ldr	r3, [r3, #8]
 80030ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	43db      	mvns	r3, r3
 80030d4:	693a      	ldr	r2, [r7, #16]
 80030d6:	4013      	ands	r3, r2
 80030d8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d003      	beq.n	80030ee <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80030e6:	693a      	ldr	r2, [r7, #16]
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	4313      	orrs	r3, r2
 80030ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80030ee:	4a32      	ldr	r2, [pc, #200]	@ (80031b8 <HAL_GPIO_Init+0x350>)
 80030f0:	693b      	ldr	r3, [r7, #16]
 80030f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80030f4:	4b30      	ldr	r3, [pc, #192]	@ (80031b8 <HAL_GPIO_Init+0x350>)
 80030f6:	68db      	ldr	r3, [r3, #12]
 80030f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	43db      	mvns	r3, r3
 80030fe:	693a      	ldr	r2, [r7, #16]
 8003100:	4013      	ands	r3, r2
 8003102:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800310c:	2b00      	cmp	r3, #0
 800310e:	d003      	beq.n	8003118 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003110:	693a      	ldr	r2, [r7, #16]
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	4313      	orrs	r3, r2
 8003116:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003118:	4a27      	ldr	r2, [pc, #156]	@ (80031b8 <HAL_GPIO_Init+0x350>)
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800311e:	4b26      	ldr	r3, [pc, #152]	@ (80031b8 <HAL_GPIO_Init+0x350>)
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	43db      	mvns	r3, r3
 8003128:	693a      	ldr	r2, [r7, #16]
 800312a:	4013      	ands	r3, r2
 800312c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003136:	2b00      	cmp	r3, #0
 8003138:	d003      	beq.n	8003142 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800313a:	693a      	ldr	r2, [r7, #16]
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	4313      	orrs	r3, r2
 8003140:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003142:	4a1d      	ldr	r2, [pc, #116]	@ (80031b8 <HAL_GPIO_Init+0x350>)
 8003144:	693b      	ldr	r3, [r7, #16]
 8003146:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003148:	4b1b      	ldr	r3, [pc, #108]	@ (80031b8 <HAL_GPIO_Init+0x350>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	43db      	mvns	r3, r3
 8003152:	693a      	ldr	r2, [r7, #16]
 8003154:	4013      	ands	r3, r2
 8003156:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003160:	2b00      	cmp	r3, #0
 8003162:	d003      	beq.n	800316c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003164:	693a      	ldr	r2, [r7, #16]
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	4313      	orrs	r3, r2
 800316a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800316c:	4a12      	ldr	r2, [pc, #72]	@ (80031b8 <HAL_GPIO_Init+0x350>)
 800316e:	693b      	ldr	r3, [r7, #16]
 8003170:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003172:	697b      	ldr	r3, [r7, #20]
 8003174:	3301      	adds	r3, #1
 8003176:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	681a      	ldr	r2, [r3, #0]
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	fa22 f303 	lsr.w	r3, r2, r3
 8003182:	2b00      	cmp	r3, #0
 8003184:	f47f ae78 	bne.w	8002e78 <HAL_GPIO_Init+0x10>
  }
}
 8003188:	bf00      	nop
 800318a:	bf00      	nop
 800318c:	371c      	adds	r7, #28
 800318e:	46bd      	mov	sp, r7
 8003190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003194:	4770      	bx	lr
 8003196:	bf00      	nop
 8003198:	40021000 	.word	0x40021000
 800319c:	40010000 	.word	0x40010000
 80031a0:	48000400 	.word	0x48000400
 80031a4:	48000800 	.word	0x48000800
 80031a8:	48000c00 	.word	0x48000c00
 80031ac:	48001000 	.word	0x48001000
 80031b0:	48001400 	.word	0x48001400
 80031b4:	48001800 	.word	0x48001800
 80031b8:	40010400 	.word	0x40010400

080031bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80031bc:	b480      	push	{r7}
 80031be:	b083      	sub	sp, #12
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
 80031c4:	460b      	mov	r3, r1
 80031c6:	807b      	strh	r3, [r7, #2]
 80031c8:	4613      	mov	r3, r2
 80031ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80031cc:	787b      	ldrb	r3, [r7, #1]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d003      	beq.n	80031da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80031d2:	887a      	ldrh	r2, [r7, #2]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80031d8:	e002      	b.n	80031e0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80031da:	887a      	ldrh	r2, [r7, #2]
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80031e0:	bf00      	nop
 80031e2:	370c      	adds	r7, #12
 80031e4:	46bd      	mov	sp, r7
 80031e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ea:	4770      	bx	lr

080031ec <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b085      	sub	sp, #20
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
 80031f4:	460b      	mov	r3, r1
 80031f6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	695b      	ldr	r3, [r3, #20]
 80031fc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80031fe:	887a      	ldrh	r2, [r7, #2]
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	4013      	ands	r3, r2
 8003204:	041a      	lsls	r2, r3, #16
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	43d9      	mvns	r1, r3
 800320a:	887b      	ldrh	r3, [r7, #2]
 800320c:	400b      	ands	r3, r1
 800320e:	431a      	orrs	r2, r3
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	619a      	str	r2, [r3, #24]
}
 8003214:	bf00      	nop
 8003216:	3714      	adds	r7, #20
 8003218:	46bd      	mov	sp, r7
 800321a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321e:	4770      	bx	lr

08003220 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003220:	b480      	push	{r7}
 8003222:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003224:	4b04      	ldr	r3, [pc, #16]	@ (8003238 <HAL_PWREx_GetVoltageRange+0x18>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800322c:	4618      	mov	r0, r3
 800322e:	46bd      	mov	sp, r7
 8003230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003234:	4770      	bx	lr
 8003236:	bf00      	nop
 8003238:	40007000 	.word	0x40007000

0800323c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800323c:	b480      	push	{r7}
 800323e:	b085      	sub	sp, #20
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800324a:	d130      	bne.n	80032ae <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800324c:	4b23      	ldr	r3, [pc, #140]	@ (80032dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003254:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003258:	d038      	beq.n	80032cc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800325a:	4b20      	ldr	r3, [pc, #128]	@ (80032dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003262:	4a1e      	ldr	r2, [pc, #120]	@ (80032dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003264:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003268:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800326a:	4b1d      	ldr	r3, [pc, #116]	@ (80032e0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	2232      	movs	r2, #50	@ 0x32
 8003270:	fb02 f303 	mul.w	r3, r2, r3
 8003274:	4a1b      	ldr	r2, [pc, #108]	@ (80032e4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003276:	fba2 2303 	umull	r2, r3, r2, r3
 800327a:	0c9b      	lsrs	r3, r3, #18
 800327c:	3301      	adds	r3, #1
 800327e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003280:	e002      	b.n	8003288 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	3b01      	subs	r3, #1
 8003286:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003288:	4b14      	ldr	r3, [pc, #80]	@ (80032dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800328a:	695b      	ldr	r3, [r3, #20]
 800328c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003290:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003294:	d102      	bne.n	800329c <HAL_PWREx_ControlVoltageScaling+0x60>
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d1f2      	bne.n	8003282 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800329c:	4b0f      	ldr	r3, [pc, #60]	@ (80032dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800329e:	695b      	ldr	r3, [r3, #20]
 80032a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032a8:	d110      	bne.n	80032cc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80032aa:	2303      	movs	r3, #3
 80032ac:	e00f      	b.n	80032ce <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80032ae:	4b0b      	ldr	r3, [pc, #44]	@ (80032dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80032b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032ba:	d007      	beq.n	80032cc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80032bc:	4b07      	ldr	r3, [pc, #28]	@ (80032dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80032c4:	4a05      	ldr	r2, [pc, #20]	@ (80032dc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80032c6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80032ca:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80032cc:	2300      	movs	r3, #0
}
 80032ce:	4618      	mov	r0, r3
 80032d0:	3714      	adds	r7, #20
 80032d2:	46bd      	mov	sp, r7
 80032d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d8:	4770      	bx	lr
 80032da:	bf00      	nop
 80032dc:	40007000 	.word	0x40007000
 80032e0:	20000000 	.word	0x20000000
 80032e4:	431bde83 	.word	0x431bde83

080032e8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b088      	sub	sp, #32
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d101      	bne.n	80032fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80032f6:	2301      	movs	r3, #1
 80032f8:	e3ca      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80032fa:	4b97      	ldr	r3, [pc, #604]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 80032fc:	689b      	ldr	r3, [r3, #8]
 80032fe:	f003 030c 	and.w	r3, r3, #12
 8003302:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003304:	4b94      	ldr	r3, [pc, #592]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 8003306:	68db      	ldr	r3, [r3, #12]
 8003308:	f003 0303 	and.w	r3, r3, #3
 800330c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f003 0310 	and.w	r3, r3, #16
 8003316:	2b00      	cmp	r3, #0
 8003318:	f000 80e4 	beq.w	80034e4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800331c:	69bb      	ldr	r3, [r7, #24]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d007      	beq.n	8003332 <HAL_RCC_OscConfig+0x4a>
 8003322:	69bb      	ldr	r3, [r7, #24]
 8003324:	2b0c      	cmp	r3, #12
 8003326:	f040 808b 	bne.w	8003440 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800332a:	697b      	ldr	r3, [r7, #20]
 800332c:	2b01      	cmp	r3, #1
 800332e:	f040 8087 	bne.w	8003440 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003332:	4b89      	ldr	r3, [pc, #548]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f003 0302 	and.w	r3, r3, #2
 800333a:	2b00      	cmp	r3, #0
 800333c:	d005      	beq.n	800334a <HAL_RCC_OscConfig+0x62>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	699b      	ldr	r3, [r3, #24]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d101      	bne.n	800334a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	e3a2      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6a1a      	ldr	r2, [r3, #32]
 800334e:	4b82      	ldr	r3, [pc, #520]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f003 0308 	and.w	r3, r3, #8
 8003356:	2b00      	cmp	r3, #0
 8003358:	d004      	beq.n	8003364 <HAL_RCC_OscConfig+0x7c>
 800335a:	4b7f      	ldr	r3, [pc, #508]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003362:	e005      	b.n	8003370 <HAL_RCC_OscConfig+0x88>
 8003364:	4b7c      	ldr	r3, [pc, #496]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 8003366:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800336a:	091b      	lsrs	r3, r3, #4
 800336c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003370:	4293      	cmp	r3, r2
 8003372:	d223      	bcs.n	80033bc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6a1b      	ldr	r3, [r3, #32]
 8003378:	4618      	mov	r0, r3
 800337a:	f000 fd55 	bl	8003e28 <RCC_SetFlashLatencyFromMSIRange>
 800337e:	4603      	mov	r3, r0
 8003380:	2b00      	cmp	r3, #0
 8003382:	d001      	beq.n	8003388 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003384:	2301      	movs	r3, #1
 8003386:	e383      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003388:	4b73      	ldr	r3, [pc, #460]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a72      	ldr	r2, [pc, #456]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 800338e:	f043 0308 	orr.w	r3, r3, #8
 8003392:	6013      	str	r3, [r2, #0]
 8003394:	4b70      	ldr	r3, [pc, #448]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6a1b      	ldr	r3, [r3, #32]
 80033a0:	496d      	ldr	r1, [pc, #436]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 80033a2:	4313      	orrs	r3, r2
 80033a4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80033a6:	4b6c      	ldr	r3, [pc, #432]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	69db      	ldr	r3, [r3, #28]
 80033b2:	021b      	lsls	r3, r3, #8
 80033b4:	4968      	ldr	r1, [pc, #416]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 80033b6:	4313      	orrs	r3, r2
 80033b8:	604b      	str	r3, [r1, #4]
 80033ba:	e025      	b.n	8003408 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80033bc:	4b66      	ldr	r3, [pc, #408]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a65      	ldr	r2, [pc, #404]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 80033c2:	f043 0308 	orr.w	r3, r3, #8
 80033c6:	6013      	str	r3, [r2, #0]
 80033c8:	4b63      	ldr	r3, [pc, #396]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6a1b      	ldr	r3, [r3, #32]
 80033d4:	4960      	ldr	r1, [pc, #384]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 80033d6:	4313      	orrs	r3, r2
 80033d8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80033da:	4b5f      	ldr	r3, [pc, #380]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	69db      	ldr	r3, [r3, #28]
 80033e6:	021b      	lsls	r3, r3, #8
 80033e8:	495b      	ldr	r1, [pc, #364]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 80033ea:	4313      	orrs	r3, r2
 80033ec:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80033ee:	69bb      	ldr	r3, [r7, #24]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d109      	bne.n	8003408 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6a1b      	ldr	r3, [r3, #32]
 80033f8:	4618      	mov	r0, r3
 80033fa:	f000 fd15 	bl	8003e28 <RCC_SetFlashLatencyFromMSIRange>
 80033fe:	4603      	mov	r3, r0
 8003400:	2b00      	cmp	r3, #0
 8003402:	d001      	beq.n	8003408 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003404:	2301      	movs	r3, #1
 8003406:	e343      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003408:	f000 fc4a 	bl	8003ca0 <HAL_RCC_GetSysClockFreq>
 800340c:	4602      	mov	r2, r0
 800340e:	4b52      	ldr	r3, [pc, #328]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 8003410:	689b      	ldr	r3, [r3, #8]
 8003412:	091b      	lsrs	r3, r3, #4
 8003414:	f003 030f 	and.w	r3, r3, #15
 8003418:	4950      	ldr	r1, [pc, #320]	@ (800355c <HAL_RCC_OscConfig+0x274>)
 800341a:	5ccb      	ldrb	r3, [r1, r3]
 800341c:	f003 031f 	and.w	r3, r3, #31
 8003420:	fa22 f303 	lsr.w	r3, r2, r3
 8003424:	4a4e      	ldr	r2, [pc, #312]	@ (8003560 <HAL_RCC_OscConfig+0x278>)
 8003426:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003428:	4b4e      	ldr	r3, [pc, #312]	@ (8003564 <HAL_RCC_OscConfig+0x27c>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4618      	mov	r0, r3
 800342e:	f7fd fda5 	bl	8000f7c <HAL_InitTick>
 8003432:	4603      	mov	r3, r0
 8003434:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003436:	7bfb      	ldrb	r3, [r7, #15]
 8003438:	2b00      	cmp	r3, #0
 800343a:	d052      	beq.n	80034e2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800343c:	7bfb      	ldrb	r3, [r7, #15]
 800343e:	e327      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	699b      	ldr	r3, [r3, #24]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d032      	beq.n	80034ae <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003448:	4b43      	ldr	r3, [pc, #268]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a42      	ldr	r2, [pc, #264]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 800344e:	f043 0301 	orr.w	r3, r3, #1
 8003452:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003454:	f7fd fde2 	bl	800101c <HAL_GetTick>
 8003458:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800345a:	e008      	b.n	800346e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800345c:	f7fd fdde 	bl	800101c <HAL_GetTick>
 8003460:	4602      	mov	r2, r0
 8003462:	693b      	ldr	r3, [r7, #16]
 8003464:	1ad3      	subs	r3, r2, r3
 8003466:	2b02      	cmp	r3, #2
 8003468:	d901      	bls.n	800346e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800346a:	2303      	movs	r3, #3
 800346c:	e310      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800346e:	4b3a      	ldr	r3, [pc, #232]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f003 0302 	and.w	r3, r3, #2
 8003476:	2b00      	cmp	r3, #0
 8003478:	d0f0      	beq.n	800345c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800347a:	4b37      	ldr	r3, [pc, #220]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a36      	ldr	r2, [pc, #216]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 8003480:	f043 0308 	orr.w	r3, r3, #8
 8003484:	6013      	str	r3, [r2, #0]
 8003486:	4b34      	ldr	r3, [pc, #208]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6a1b      	ldr	r3, [r3, #32]
 8003492:	4931      	ldr	r1, [pc, #196]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 8003494:	4313      	orrs	r3, r2
 8003496:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003498:	4b2f      	ldr	r3, [pc, #188]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	69db      	ldr	r3, [r3, #28]
 80034a4:	021b      	lsls	r3, r3, #8
 80034a6:	492c      	ldr	r1, [pc, #176]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 80034a8:	4313      	orrs	r3, r2
 80034aa:	604b      	str	r3, [r1, #4]
 80034ac:	e01a      	b.n	80034e4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80034ae:	4b2a      	ldr	r3, [pc, #168]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a29      	ldr	r2, [pc, #164]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 80034b4:	f023 0301 	bic.w	r3, r3, #1
 80034b8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80034ba:	f7fd fdaf 	bl	800101c <HAL_GetTick>
 80034be:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80034c0:	e008      	b.n	80034d4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80034c2:	f7fd fdab 	bl	800101c <HAL_GetTick>
 80034c6:	4602      	mov	r2, r0
 80034c8:	693b      	ldr	r3, [r7, #16]
 80034ca:	1ad3      	subs	r3, r2, r3
 80034cc:	2b02      	cmp	r3, #2
 80034ce:	d901      	bls.n	80034d4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80034d0:	2303      	movs	r3, #3
 80034d2:	e2dd      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80034d4:	4b20      	ldr	r3, [pc, #128]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f003 0302 	and.w	r3, r3, #2
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d1f0      	bne.n	80034c2 <HAL_RCC_OscConfig+0x1da>
 80034e0:	e000      	b.n	80034e4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80034e2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f003 0301 	and.w	r3, r3, #1
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d074      	beq.n	80035da <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80034f0:	69bb      	ldr	r3, [r7, #24]
 80034f2:	2b08      	cmp	r3, #8
 80034f4:	d005      	beq.n	8003502 <HAL_RCC_OscConfig+0x21a>
 80034f6:	69bb      	ldr	r3, [r7, #24]
 80034f8:	2b0c      	cmp	r3, #12
 80034fa:	d10e      	bne.n	800351a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80034fc:	697b      	ldr	r3, [r7, #20]
 80034fe:	2b03      	cmp	r3, #3
 8003500:	d10b      	bne.n	800351a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003502:	4b15      	ldr	r3, [pc, #84]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800350a:	2b00      	cmp	r3, #0
 800350c:	d064      	beq.n	80035d8 <HAL_RCC_OscConfig+0x2f0>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	685b      	ldr	r3, [r3, #4]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d160      	bne.n	80035d8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003516:	2301      	movs	r3, #1
 8003518:	e2ba      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003522:	d106      	bne.n	8003532 <HAL_RCC_OscConfig+0x24a>
 8003524:	4b0c      	ldr	r3, [pc, #48]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4a0b      	ldr	r2, [pc, #44]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 800352a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800352e:	6013      	str	r3, [r2, #0]
 8003530:	e026      	b.n	8003580 <HAL_RCC_OscConfig+0x298>
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800353a:	d115      	bne.n	8003568 <HAL_RCC_OscConfig+0x280>
 800353c:	4b06      	ldr	r3, [pc, #24]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4a05      	ldr	r2, [pc, #20]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 8003542:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003546:	6013      	str	r3, [r2, #0]
 8003548:	4b03      	ldr	r3, [pc, #12]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a02      	ldr	r2, [pc, #8]	@ (8003558 <HAL_RCC_OscConfig+0x270>)
 800354e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003552:	6013      	str	r3, [r2, #0]
 8003554:	e014      	b.n	8003580 <HAL_RCC_OscConfig+0x298>
 8003556:	bf00      	nop
 8003558:	40021000 	.word	0x40021000
 800355c:	08006a60 	.word	0x08006a60
 8003560:	20000000 	.word	0x20000000
 8003564:	20000004 	.word	0x20000004
 8003568:	4ba0      	ldr	r3, [pc, #640]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4a9f      	ldr	r2, [pc, #636]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 800356e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003572:	6013      	str	r3, [r2, #0]
 8003574:	4b9d      	ldr	r3, [pc, #628]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4a9c      	ldr	r2, [pc, #624]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 800357a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800357e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d013      	beq.n	80035b0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003588:	f7fd fd48 	bl	800101c <HAL_GetTick>
 800358c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800358e:	e008      	b.n	80035a2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003590:	f7fd fd44 	bl	800101c <HAL_GetTick>
 8003594:	4602      	mov	r2, r0
 8003596:	693b      	ldr	r3, [r7, #16]
 8003598:	1ad3      	subs	r3, r2, r3
 800359a:	2b64      	cmp	r3, #100	@ 0x64
 800359c:	d901      	bls.n	80035a2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800359e:	2303      	movs	r3, #3
 80035a0:	e276      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80035a2:	4b92      	ldr	r3, [pc, #584]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d0f0      	beq.n	8003590 <HAL_RCC_OscConfig+0x2a8>
 80035ae:	e014      	b.n	80035da <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035b0:	f7fd fd34 	bl	800101c <HAL_GetTick>
 80035b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80035b6:	e008      	b.n	80035ca <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035b8:	f7fd fd30 	bl	800101c <HAL_GetTick>
 80035bc:	4602      	mov	r2, r0
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	1ad3      	subs	r3, r2, r3
 80035c2:	2b64      	cmp	r3, #100	@ 0x64
 80035c4:	d901      	bls.n	80035ca <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80035c6:	2303      	movs	r3, #3
 80035c8:	e262      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80035ca:	4b88      	ldr	r3, [pc, #544]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d1f0      	bne.n	80035b8 <HAL_RCC_OscConfig+0x2d0>
 80035d6:	e000      	b.n	80035da <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f003 0302 	and.w	r3, r3, #2
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d060      	beq.n	80036a8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80035e6:	69bb      	ldr	r3, [r7, #24]
 80035e8:	2b04      	cmp	r3, #4
 80035ea:	d005      	beq.n	80035f8 <HAL_RCC_OscConfig+0x310>
 80035ec:	69bb      	ldr	r3, [r7, #24]
 80035ee:	2b0c      	cmp	r3, #12
 80035f0:	d119      	bne.n	8003626 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	2b02      	cmp	r3, #2
 80035f6:	d116      	bne.n	8003626 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80035f8:	4b7c      	ldr	r3, [pc, #496]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003600:	2b00      	cmp	r3, #0
 8003602:	d005      	beq.n	8003610 <HAL_RCC_OscConfig+0x328>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	68db      	ldr	r3, [r3, #12]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d101      	bne.n	8003610 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800360c:	2301      	movs	r3, #1
 800360e:	e23f      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003610:	4b76      	ldr	r3, [pc, #472]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	691b      	ldr	r3, [r3, #16]
 800361c:	061b      	lsls	r3, r3, #24
 800361e:	4973      	ldr	r1, [pc, #460]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 8003620:	4313      	orrs	r3, r2
 8003622:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003624:	e040      	b.n	80036a8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	68db      	ldr	r3, [r3, #12]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d023      	beq.n	8003676 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800362e:	4b6f      	ldr	r3, [pc, #444]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a6e      	ldr	r2, [pc, #440]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 8003634:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003638:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800363a:	f7fd fcef 	bl	800101c <HAL_GetTick>
 800363e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003640:	e008      	b.n	8003654 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003642:	f7fd fceb 	bl	800101c <HAL_GetTick>
 8003646:	4602      	mov	r2, r0
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	1ad3      	subs	r3, r2, r3
 800364c:	2b02      	cmp	r3, #2
 800364e:	d901      	bls.n	8003654 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003650:	2303      	movs	r3, #3
 8003652:	e21d      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003654:	4b65      	ldr	r3, [pc, #404]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800365c:	2b00      	cmp	r3, #0
 800365e:	d0f0      	beq.n	8003642 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003660:	4b62      	ldr	r3, [pc, #392]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	691b      	ldr	r3, [r3, #16]
 800366c:	061b      	lsls	r3, r3, #24
 800366e:	495f      	ldr	r1, [pc, #380]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 8003670:	4313      	orrs	r3, r2
 8003672:	604b      	str	r3, [r1, #4]
 8003674:	e018      	b.n	80036a8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003676:	4b5d      	ldr	r3, [pc, #372]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a5c      	ldr	r2, [pc, #368]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 800367c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003680:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003682:	f7fd fccb 	bl	800101c <HAL_GetTick>
 8003686:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003688:	e008      	b.n	800369c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800368a:	f7fd fcc7 	bl	800101c <HAL_GetTick>
 800368e:	4602      	mov	r2, r0
 8003690:	693b      	ldr	r3, [r7, #16]
 8003692:	1ad3      	subs	r3, r2, r3
 8003694:	2b02      	cmp	r3, #2
 8003696:	d901      	bls.n	800369c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003698:	2303      	movs	r3, #3
 800369a:	e1f9      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800369c:	4b53      	ldr	r3, [pc, #332]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d1f0      	bne.n	800368a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f003 0308 	and.w	r3, r3, #8
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d03c      	beq.n	800372e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	695b      	ldr	r3, [r3, #20]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d01c      	beq.n	80036f6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036bc:	4b4b      	ldr	r3, [pc, #300]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 80036be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036c2:	4a4a      	ldr	r2, [pc, #296]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 80036c4:	f043 0301 	orr.w	r3, r3, #1
 80036c8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036cc:	f7fd fca6 	bl	800101c <HAL_GetTick>
 80036d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80036d2:	e008      	b.n	80036e6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036d4:	f7fd fca2 	bl	800101c <HAL_GetTick>
 80036d8:	4602      	mov	r2, r0
 80036da:	693b      	ldr	r3, [r7, #16]
 80036dc:	1ad3      	subs	r3, r2, r3
 80036de:	2b02      	cmp	r3, #2
 80036e0:	d901      	bls.n	80036e6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80036e2:	2303      	movs	r3, #3
 80036e4:	e1d4      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80036e6:	4b41      	ldr	r3, [pc, #260]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 80036e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036ec:	f003 0302 	and.w	r3, r3, #2
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d0ef      	beq.n	80036d4 <HAL_RCC_OscConfig+0x3ec>
 80036f4:	e01b      	b.n	800372e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036f6:	4b3d      	ldr	r3, [pc, #244]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 80036f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036fc:	4a3b      	ldr	r2, [pc, #236]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 80036fe:	f023 0301 	bic.w	r3, r3, #1
 8003702:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003706:	f7fd fc89 	bl	800101c <HAL_GetTick>
 800370a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800370c:	e008      	b.n	8003720 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800370e:	f7fd fc85 	bl	800101c <HAL_GetTick>
 8003712:	4602      	mov	r2, r0
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	1ad3      	subs	r3, r2, r3
 8003718:	2b02      	cmp	r3, #2
 800371a:	d901      	bls.n	8003720 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800371c:	2303      	movs	r3, #3
 800371e:	e1b7      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003720:	4b32      	ldr	r3, [pc, #200]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 8003722:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003726:	f003 0302 	and.w	r3, r3, #2
 800372a:	2b00      	cmp	r3, #0
 800372c:	d1ef      	bne.n	800370e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f003 0304 	and.w	r3, r3, #4
 8003736:	2b00      	cmp	r3, #0
 8003738:	f000 80a6 	beq.w	8003888 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800373c:	2300      	movs	r3, #0
 800373e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003740:	4b2a      	ldr	r3, [pc, #168]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 8003742:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003744:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003748:	2b00      	cmp	r3, #0
 800374a:	d10d      	bne.n	8003768 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800374c:	4b27      	ldr	r3, [pc, #156]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 800374e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003750:	4a26      	ldr	r2, [pc, #152]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 8003752:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003756:	6593      	str	r3, [r2, #88]	@ 0x58
 8003758:	4b24      	ldr	r3, [pc, #144]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 800375a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800375c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003760:	60bb      	str	r3, [r7, #8]
 8003762:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003764:	2301      	movs	r3, #1
 8003766:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003768:	4b21      	ldr	r3, [pc, #132]	@ (80037f0 <HAL_RCC_OscConfig+0x508>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003770:	2b00      	cmp	r3, #0
 8003772:	d118      	bne.n	80037a6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003774:	4b1e      	ldr	r3, [pc, #120]	@ (80037f0 <HAL_RCC_OscConfig+0x508>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4a1d      	ldr	r2, [pc, #116]	@ (80037f0 <HAL_RCC_OscConfig+0x508>)
 800377a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800377e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003780:	f7fd fc4c 	bl	800101c <HAL_GetTick>
 8003784:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003786:	e008      	b.n	800379a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003788:	f7fd fc48 	bl	800101c <HAL_GetTick>
 800378c:	4602      	mov	r2, r0
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	1ad3      	subs	r3, r2, r3
 8003792:	2b02      	cmp	r3, #2
 8003794:	d901      	bls.n	800379a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003796:	2303      	movs	r3, #3
 8003798:	e17a      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800379a:	4b15      	ldr	r3, [pc, #84]	@ (80037f0 <HAL_RCC_OscConfig+0x508>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d0f0      	beq.n	8003788 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	689b      	ldr	r3, [r3, #8]
 80037aa:	2b01      	cmp	r3, #1
 80037ac:	d108      	bne.n	80037c0 <HAL_RCC_OscConfig+0x4d8>
 80037ae:	4b0f      	ldr	r3, [pc, #60]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 80037b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037b4:	4a0d      	ldr	r2, [pc, #52]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 80037b6:	f043 0301 	orr.w	r3, r3, #1
 80037ba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80037be:	e029      	b.n	8003814 <HAL_RCC_OscConfig+0x52c>
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	689b      	ldr	r3, [r3, #8]
 80037c4:	2b05      	cmp	r3, #5
 80037c6:	d115      	bne.n	80037f4 <HAL_RCC_OscConfig+0x50c>
 80037c8:	4b08      	ldr	r3, [pc, #32]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 80037ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037ce:	4a07      	ldr	r2, [pc, #28]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 80037d0:	f043 0304 	orr.w	r3, r3, #4
 80037d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80037d8:	4b04      	ldr	r3, [pc, #16]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 80037da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037de:	4a03      	ldr	r2, [pc, #12]	@ (80037ec <HAL_RCC_OscConfig+0x504>)
 80037e0:	f043 0301 	orr.w	r3, r3, #1
 80037e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80037e8:	e014      	b.n	8003814 <HAL_RCC_OscConfig+0x52c>
 80037ea:	bf00      	nop
 80037ec:	40021000 	.word	0x40021000
 80037f0:	40007000 	.word	0x40007000
 80037f4:	4b9c      	ldr	r3, [pc, #624]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 80037f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037fa:	4a9b      	ldr	r2, [pc, #620]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 80037fc:	f023 0301 	bic.w	r3, r3, #1
 8003800:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003804:	4b98      	ldr	r3, [pc, #608]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 8003806:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800380a:	4a97      	ldr	r2, [pc, #604]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 800380c:	f023 0304 	bic.w	r3, r3, #4
 8003810:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	689b      	ldr	r3, [r3, #8]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d016      	beq.n	800384a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800381c:	f7fd fbfe 	bl	800101c <HAL_GetTick>
 8003820:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003822:	e00a      	b.n	800383a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003824:	f7fd fbfa 	bl	800101c <HAL_GetTick>
 8003828:	4602      	mov	r2, r0
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	1ad3      	subs	r3, r2, r3
 800382e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003832:	4293      	cmp	r3, r2
 8003834:	d901      	bls.n	800383a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003836:	2303      	movs	r3, #3
 8003838:	e12a      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800383a:	4b8b      	ldr	r3, [pc, #556]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 800383c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003840:	f003 0302 	and.w	r3, r3, #2
 8003844:	2b00      	cmp	r3, #0
 8003846:	d0ed      	beq.n	8003824 <HAL_RCC_OscConfig+0x53c>
 8003848:	e015      	b.n	8003876 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800384a:	f7fd fbe7 	bl	800101c <HAL_GetTick>
 800384e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003850:	e00a      	b.n	8003868 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003852:	f7fd fbe3 	bl	800101c <HAL_GetTick>
 8003856:	4602      	mov	r2, r0
 8003858:	693b      	ldr	r3, [r7, #16]
 800385a:	1ad3      	subs	r3, r2, r3
 800385c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003860:	4293      	cmp	r3, r2
 8003862:	d901      	bls.n	8003868 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003864:	2303      	movs	r3, #3
 8003866:	e113      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003868:	4b7f      	ldr	r3, [pc, #508]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 800386a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800386e:	f003 0302 	and.w	r3, r3, #2
 8003872:	2b00      	cmp	r3, #0
 8003874:	d1ed      	bne.n	8003852 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003876:	7ffb      	ldrb	r3, [r7, #31]
 8003878:	2b01      	cmp	r3, #1
 800387a:	d105      	bne.n	8003888 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800387c:	4b7a      	ldr	r3, [pc, #488]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 800387e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003880:	4a79      	ldr	r2, [pc, #484]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 8003882:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003886:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800388c:	2b00      	cmp	r3, #0
 800388e:	f000 80fe 	beq.w	8003a8e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003896:	2b02      	cmp	r3, #2
 8003898:	f040 80d0 	bne.w	8003a3c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800389c:	4b72      	ldr	r3, [pc, #456]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 800389e:	68db      	ldr	r3, [r3, #12]
 80038a0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	f003 0203 	and.w	r2, r3, #3
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038ac:	429a      	cmp	r2, r3
 80038ae:	d130      	bne.n	8003912 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80038b0:	697b      	ldr	r3, [r7, #20]
 80038b2:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038ba:	3b01      	subs	r3, #1
 80038bc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80038be:	429a      	cmp	r2, r3
 80038c0:	d127      	bne.n	8003912 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80038c2:	697b      	ldr	r3, [r7, #20]
 80038c4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038cc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80038ce:	429a      	cmp	r2, r3
 80038d0:	d11f      	bne.n	8003912 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038d8:	687a      	ldr	r2, [r7, #4]
 80038da:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80038dc:	2a07      	cmp	r2, #7
 80038de:	bf14      	ite	ne
 80038e0:	2201      	movne	r2, #1
 80038e2:	2200      	moveq	r2, #0
 80038e4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d113      	bne.n	8003912 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038f4:	085b      	lsrs	r3, r3, #1
 80038f6:	3b01      	subs	r3, #1
 80038f8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80038fa:	429a      	cmp	r2, r3
 80038fc:	d109      	bne.n	8003912 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80038fe:	697b      	ldr	r3, [r7, #20]
 8003900:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003908:	085b      	lsrs	r3, r3, #1
 800390a:	3b01      	subs	r3, #1
 800390c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800390e:	429a      	cmp	r2, r3
 8003910:	d06e      	beq.n	80039f0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003912:	69bb      	ldr	r3, [r7, #24]
 8003914:	2b0c      	cmp	r3, #12
 8003916:	d069      	beq.n	80039ec <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003918:	4b53      	ldr	r3, [pc, #332]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003920:	2b00      	cmp	r3, #0
 8003922:	d105      	bne.n	8003930 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003924:	4b50      	ldr	r3, [pc, #320]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800392c:	2b00      	cmp	r3, #0
 800392e:	d001      	beq.n	8003934 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	e0ad      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003934:	4b4c      	ldr	r3, [pc, #304]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4a4b      	ldr	r2, [pc, #300]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 800393a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800393e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003940:	f7fd fb6c 	bl	800101c <HAL_GetTick>
 8003944:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003946:	e008      	b.n	800395a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003948:	f7fd fb68 	bl	800101c <HAL_GetTick>
 800394c:	4602      	mov	r2, r0
 800394e:	693b      	ldr	r3, [r7, #16]
 8003950:	1ad3      	subs	r3, r2, r3
 8003952:	2b02      	cmp	r3, #2
 8003954:	d901      	bls.n	800395a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003956:	2303      	movs	r3, #3
 8003958:	e09a      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800395a:	4b43      	ldr	r3, [pc, #268]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003962:	2b00      	cmp	r3, #0
 8003964:	d1f0      	bne.n	8003948 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003966:	4b40      	ldr	r3, [pc, #256]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 8003968:	68da      	ldr	r2, [r3, #12]
 800396a:	4b40      	ldr	r3, [pc, #256]	@ (8003a6c <HAL_RCC_OscConfig+0x784>)
 800396c:	4013      	ands	r3, r2
 800396e:	687a      	ldr	r2, [r7, #4]
 8003970:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003972:	687a      	ldr	r2, [r7, #4]
 8003974:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003976:	3a01      	subs	r2, #1
 8003978:	0112      	lsls	r2, r2, #4
 800397a:	4311      	orrs	r1, r2
 800397c:	687a      	ldr	r2, [r7, #4]
 800397e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003980:	0212      	lsls	r2, r2, #8
 8003982:	4311      	orrs	r1, r2
 8003984:	687a      	ldr	r2, [r7, #4]
 8003986:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003988:	0852      	lsrs	r2, r2, #1
 800398a:	3a01      	subs	r2, #1
 800398c:	0552      	lsls	r2, r2, #21
 800398e:	4311      	orrs	r1, r2
 8003990:	687a      	ldr	r2, [r7, #4]
 8003992:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003994:	0852      	lsrs	r2, r2, #1
 8003996:	3a01      	subs	r2, #1
 8003998:	0652      	lsls	r2, r2, #25
 800399a:	4311      	orrs	r1, r2
 800399c:	687a      	ldr	r2, [r7, #4]
 800399e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80039a0:	0912      	lsrs	r2, r2, #4
 80039a2:	0452      	lsls	r2, r2, #17
 80039a4:	430a      	orrs	r2, r1
 80039a6:	4930      	ldr	r1, [pc, #192]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 80039a8:	4313      	orrs	r3, r2
 80039aa:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80039ac:	4b2e      	ldr	r3, [pc, #184]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a2d      	ldr	r2, [pc, #180]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 80039b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80039b6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80039b8:	4b2b      	ldr	r3, [pc, #172]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 80039ba:	68db      	ldr	r3, [r3, #12]
 80039bc:	4a2a      	ldr	r2, [pc, #168]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 80039be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80039c2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80039c4:	f7fd fb2a 	bl	800101c <HAL_GetTick>
 80039c8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039ca:	e008      	b.n	80039de <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039cc:	f7fd fb26 	bl	800101c <HAL_GetTick>
 80039d0:	4602      	mov	r2, r0
 80039d2:	693b      	ldr	r3, [r7, #16]
 80039d4:	1ad3      	subs	r3, r2, r3
 80039d6:	2b02      	cmp	r3, #2
 80039d8:	d901      	bls.n	80039de <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80039da:	2303      	movs	r3, #3
 80039dc:	e058      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039de:	4b22      	ldr	r3, [pc, #136]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d0f0      	beq.n	80039cc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80039ea:	e050      	b.n	8003a8e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80039ec:	2301      	movs	r3, #1
 80039ee:	e04f      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039f0:	4b1d      	ldr	r3, [pc, #116]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d148      	bne.n	8003a8e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80039fc:	4b1a      	ldr	r3, [pc, #104]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a19      	ldr	r2, [pc, #100]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 8003a02:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a06:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003a08:	4b17      	ldr	r3, [pc, #92]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 8003a0a:	68db      	ldr	r3, [r3, #12]
 8003a0c:	4a16      	ldr	r2, [pc, #88]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 8003a0e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a12:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003a14:	f7fd fb02 	bl	800101c <HAL_GetTick>
 8003a18:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a1a:	e008      	b.n	8003a2e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a1c:	f7fd fafe 	bl	800101c <HAL_GetTick>
 8003a20:	4602      	mov	r2, r0
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	1ad3      	subs	r3, r2, r3
 8003a26:	2b02      	cmp	r3, #2
 8003a28:	d901      	bls.n	8003a2e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003a2a:	2303      	movs	r3, #3
 8003a2c:	e030      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a2e:	4b0e      	ldr	r3, [pc, #56]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d0f0      	beq.n	8003a1c <HAL_RCC_OscConfig+0x734>
 8003a3a:	e028      	b.n	8003a8e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003a3c:	69bb      	ldr	r3, [r7, #24]
 8003a3e:	2b0c      	cmp	r3, #12
 8003a40:	d023      	beq.n	8003a8a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a42:	4b09      	ldr	r3, [pc, #36]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a08      	ldr	r2, [pc, #32]	@ (8003a68 <HAL_RCC_OscConfig+0x780>)
 8003a48:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003a4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a4e:	f7fd fae5 	bl	800101c <HAL_GetTick>
 8003a52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a54:	e00c      	b.n	8003a70 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a56:	f7fd fae1 	bl	800101c <HAL_GetTick>
 8003a5a:	4602      	mov	r2, r0
 8003a5c:	693b      	ldr	r3, [r7, #16]
 8003a5e:	1ad3      	subs	r3, r2, r3
 8003a60:	2b02      	cmp	r3, #2
 8003a62:	d905      	bls.n	8003a70 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003a64:	2303      	movs	r3, #3
 8003a66:	e013      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
 8003a68:	40021000 	.word	0x40021000
 8003a6c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a70:	4b09      	ldr	r3, [pc, #36]	@ (8003a98 <HAL_RCC_OscConfig+0x7b0>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d1ec      	bne.n	8003a56 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003a7c:	4b06      	ldr	r3, [pc, #24]	@ (8003a98 <HAL_RCC_OscConfig+0x7b0>)
 8003a7e:	68da      	ldr	r2, [r3, #12]
 8003a80:	4905      	ldr	r1, [pc, #20]	@ (8003a98 <HAL_RCC_OscConfig+0x7b0>)
 8003a82:	4b06      	ldr	r3, [pc, #24]	@ (8003a9c <HAL_RCC_OscConfig+0x7b4>)
 8003a84:	4013      	ands	r3, r2
 8003a86:	60cb      	str	r3, [r1, #12]
 8003a88:	e001      	b.n	8003a8e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e000      	b.n	8003a90 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003a8e:	2300      	movs	r3, #0
}
 8003a90:	4618      	mov	r0, r3
 8003a92:	3720      	adds	r7, #32
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bd80      	pop	{r7, pc}
 8003a98:	40021000 	.word	0x40021000
 8003a9c:	feeefffc 	.word	0xfeeefffc

08003aa0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b084      	sub	sp, #16
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
 8003aa8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d101      	bne.n	8003ab4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e0e7      	b.n	8003c84 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003ab4:	4b75      	ldr	r3, [pc, #468]	@ (8003c8c <HAL_RCC_ClockConfig+0x1ec>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f003 0307 	and.w	r3, r3, #7
 8003abc:	683a      	ldr	r2, [r7, #0]
 8003abe:	429a      	cmp	r2, r3
 8003ac0:	d910      	bls.n	8003ae4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ac2:	4b72      	ldr	r3, [pc, #456]	@ (8003c8c <HAL_RCC_ClockConfig+0x1ec>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f023 0207 	bic.w	r2, r3, #7
 8003aca:	4970      	ldr	r1, [pc, #448]	@ (8003c8c <HAL_RCC_ClockConfig+0x1ec>)
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ad2:	4b6e      	ldr	r3, [pc, #440]	@ (8003c8c <HAL_RCC_ClockConfig+0x1ec>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f003 0307 	and.w	r3, r3, #7
 8003ada:	683a      	ldr	r2, [r7, #0]
 8003adc:	429a      	cmp	r2, r3
 8003ade:	d001      	beq.n	8003ae4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	e0cf      	b.n	8003c84 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f003 0302 	and.w	r3, r3, #2
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d010      	beq.n	8003b12 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	689a      	ldr	r2, [r3, #8]
 8003af4:	4b66      	ldr	r3, [pc, #408]	@ (8003c90 <HAL_RCC_ClockConfig+0x1f0>)
 8003af6:	689b      	ldr	r3, [r3, #8]
 8003af8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003afc:	429a      	cmp	r2, r3
 8003afe:	d908      	bls.n	8003b12 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b00:	4b63      	ldr	r3, [pc, #396]	@ (8003c90 <HAL_RCC_ClockConfig+0x1f0>)
 8003b02:	689b      	ldr	r3, [r3, #8]
 8003b04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	689b      	ldr	r3, [r3, #8]
 8003b0c:	4960      	ldr	r1, [pc, #384]	@ (8003c90 <HAL_RCC_ClockConfig+0x1f0>)
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f003 0301 	and.w	r3, r3, #1
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d04c      	beq.n	8003bb8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	685b      	ldr	r3, [r3, #4]
 8003b22:	2b03      	cmp	r3, #3
 8003b24:	d107      	bne.n	8003b36 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b26:	4b5a      	ldr	r3, [pc, #360]	@ (8003c90 <HAL_RCC_ClockConfig+0x1f0>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d121      	bne.n	8003b76 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e0a6      	b.n	8003c84 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	2b02      	cmp	r3, #2
 8003b3c:	d107      	bne.n	8003b4e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b3e:	4b54      	ldr	r3, [pc, #336]	@ (8003c90 <HAL_RCC_ClockConfig+0x1f0>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d115      	bne.n	8003b76 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	e09a      	b.n	8003c84 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d107      	bne.n	8003b66 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003b56:	4b4e      	ldr	r3, [pc, #312]	@ (8003c90 <HAL_RCC_ClockConfig+0x1f0>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f003 0302 	and.w	r3, r3, #2
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d109      	bne.n	8003b76 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	e08e      	b.n	8003c84 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b66:	4b4a      	ldr	r3, [pc, #296]	@ (8003c90 <HAL_RCC_ClockConfig+0x1f0>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d101      	bne.n	8003b76 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
 8003b74:	e086      	b.n	8003c84 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003b76:	4b46      	ldr	r3, [pc, #280]	@ (8003c90 <HAL_RCC_ClockConfig+0x1f0>)
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	f023 0203 	bic.w	r2, r3, #3
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	685b      	ldr	r3, [r3, #4]
 8003b82:	4943      	ldr	r1, [pc, #268]	@ (8003c90 <HAL_RCC_ClockConfig+0x1f0>)
 8003b84:	4313      	orrs	r3, r2
 8003b86:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b88:	f7fd fa48 	bl	800101c <HAL_GetTick>
 8003b8c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b8e:	e00a      	b.n	8003ba6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b90:	f7fd fa44 	bl	800101c <HAL_GetTick>
 8003b94:	4602      	mov	r2, r0
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	1ad3      	subs	r3, r2, r3
 8003b9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d901      	bls.n	8003ba6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003ba2:	2303      	movs	r3, #3
 8003ba4:	e06e      	b.n	8003c84 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ba6:	4b3a      	ldr	r3, [pc, #232]	@ (8003c90 <HAL_RCC_ClockConfig+0x1f0>)
 8003ba8:	689b      	ldr	r3, [r3, #8]
 8003baa:	f003 020c 	and.w	r2, r3, #12
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	009b      	lsls	r3, r3, #2
 8003bb4:	429a      	cmp	r2, r3
 8003bb6:	d1eb      	bne.n	8003b90 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f003 0302 	and.w	r3, r3, #2
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d010      	beq.n	8003be6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	689a      	ldr	r2, [r3, #8]
 8003bc8:	4b31      	ldr	r3, [pc, #196]	@ (8003c90 <HAL_RCC_ClockConfig+0x1f0>)
 8003bca:	689b      	ldr	r3, [r3, #8]
 8003bcc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003bd0:	429a      	cmp	r2, r3
 8003bd2:	d208      	bcs.n	8003be6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003bd4:	4b2e      	ldr	r3, [pc, #184]	@ (8003c90 <HAL_RCC_ClockConfig+0x1f0>)
 8003bd6:	689b      	ldr	r3, [r3, #8]
 8003bd8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	689b      	ldr	r3, [r3, #8]
 8003be0:	492b      	ldr	r1, [pc, #172]	@ (8003c90 <HAL_RCC_ClockConfig+0x1f0>)
 8003be2:	4313      	orrs	r3, r2
 8003be4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003be6:	4b29      	ldr	r3, [pc, #164]	@ (8003c8c <HAL_RCC_ClockConfig+0x1ec>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f003 0307 	and.w	r3, r3, #7
 8003bee:	683a      	ldr	r2, [r7, #0]
 8003bf0:	429a      	cmp	r2, r3
 8003bf2:	d210      	bcs.n	8003c16 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bf4:	4b25      	ldr	r3, [pc, #148]	@ (8003c8c <HAL_RCC_ClockConfig+0x1ec>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f023 0207 	bic.w	r2, r3, #7
 8003bfc:	4923      	ldr	r1, [pc, #140]	@ (8003c8c <HAL_RCC_ClockConfig+0x1ec>)
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	4313      	orrs	r3, r2
 8003c02:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c04:	4b21      	ldr	r3, [pc, #132]	@ (8003c8c <HAL_RCC_ClockConfig+0x1ec>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f003 0307 	and.w	r3, r3, #7
 8003c0c:	683a      	ldr	r2, [r7, #0]
 8003c0e:	429a      	cmp	r2, r3
 8003c10:	d001      	beq.n	8003c16 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003c12:	2301      	movs	r3, #1
 8003c14:	e036      	b.n	8003c84 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f003 0304 	and.w	r3, r3, #4
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d008      	beq.n	8003c34 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c22:	4b1b      	ldr	r3, [pc, #108]	@ (8003c90 <HAL_RCC_ClockConfig+0x1f0>)
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	68db      	ldr	r3, [r3, #12]
 8003c2e:	4918      	ldr	r1, [pc, #96]	@ (8003c90 <HAL_RCC_ClockConfig+0x1f0>)
 8003c30:	4313      	orrs	r3, r2
 8003c32:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f003 0308 	and.w	r3, r3, #8
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d009      	beq.n	8003c54 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c40:	4b13      	ldr	r3, [pc, #76]	@ (8003c90 <HAL_RCC_ClockConfig+0x1f0>)
 8003c42:	689b      	ldr	r3, [r3, #8]
 8003c44:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	691b      	ldr	r3, [r3, #16]
 8003c4c:	00db      	lsls	r3, r3, #3
 8003c4e:	4910      	ldr	r1, [pc, #64]	@ (8003c90 <HAL_RCC_ClockConfig+0x1f0>)
 8003c50:	4313      	orrs	r3, r2
 8003c52:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003c54:	f000 f824 	bl	8003ca0 <HAL_RCC_GetSysClockFreq>
 8003c58:	4602      	mov	r2, r0
 8003c5a:	4b0d      	ldr	r3, [pc, #52]	@ (8003c90 <HAL_RCC_ClockConfig+0x1f0>)
 8003c5c:	689b      	ldr	r3, [r3, #8]
 8003c5e:	091b      	lsrs	r3, r3, #4
 8003c60:	f003 030f 	and.w	r3, r3, #15
 8003c64:	490b      	ldr	r1, [pc, #44]	@ (8003c94 <HAL_RCC_ClockConfig+0x1f4>)
 8003c66:	5ccb      	ldrb	r3, [r1, r3]
 8003c68:	f003 031f 	and.w	r3, r3, #31
 8003c6c:	fa22 f303 	lsr.w	r3, r2, r3
 8003c70:	4a09      	ldr	r2, [pc, #36]	@ (8003c98 <HAL_RCC_ClockConfig+0x1f8>)
 8003c72:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003c74:	4b09      	ldr	r3, [pc, #36]	@ (8003c9c <HAL_RCC_ClockConfig+0x1fc>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4618      	mov	r0, r3
 8003c7a:	f7fd f97f 	bl	8000f7c <HAL_InitTick>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	72fb      	strb	r3, [r7, #11]

  return status;
 8003c82:	7afb      	ldrb	r3, [r7, #11]
}
 8003c84:	4618      	mov	r0, r3
 8003c86:	3710      	adds	r7, #16
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	bd80      	pop	{r7, pc}
 8003c8c:	40022000 	.word	0x40022000
 8003c90:	40021000 	.word	0x40021000
 8003c94:	08006a60 	.word	0x08006a60
 8003c98:	20000000 	.word	0x20000000
 8003c9c:	20000004 	.word	0x20000004

08003ca0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	b089      	sub	sp, #36	@ 0x24
 8003ca4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	61fb      	str	r3, [r7, #28]
 8003caa:	2300      	movs	r3, #0
 8003cac:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003cae:	4b3e      	ldr	r3, [pc, #248]	@ (8003da8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cb0:	689b      	ldr	r3, [r3, #8]
 8003cb2:	f003 030c 	and.w	r3, r3, #12
 8003cb6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003cb8:	4b3b      	ldr	r3, [pc, #236]	@ (8003da8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cba:	68db      	ldr	r3, [r3, #12]
 8003cbc:	f003 0303 	and.w	r3, r3, #3
 8003cc0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d005      	beq.n	8003cd4 <HAL_RCC_GetSysClockFreq+0x34>
 8003cc8:	693b      	ldr	r3, [r7, #16]
 8003cca:	2b0c      	cmp	r3, #12
 8003ccc:	d121      	bne.n	8003d12 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	2b01      	cmp	r3, #1
 8003cd2:	d11e      	bne.n	8003d12 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003cd4:	4b34      	ldr	r3, [pc, #208]	@ (8003da8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f003 0308 	and.w	r3, r3, #8
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d107      	bne.n	8003cf0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003ce0:	4b31      	ldr	r3, [pc, #196]	@ (8003da8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ce2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ce6:	0a1b      	lsrs	r3, r3, #8
 8003ce8:	f003 030f 	and.w	r3, r3, #15
 8003cec:	61fb      	str	r3, [r7, #28]
 8003cee:	e005      	b.n	8003cfc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003cf0:	4b2d      	ldr	r3, [pc, #180]	@ (8003da8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	091b      	lsrs	r3, r3, #4
 8003cf6:	f003 030f 	and.w	r3, r3, #15
 8003cfa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003cfc:	4a2b      	ldr	r2, [pc, #172]	@ (8003dac <HAL_RCC_GetSysClockFreq+0x10c>)
 8003cfe:	69fb      	ldr	r3, [r7, #28]
 8003d00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d04:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003d06:	693b      	ldr	r3, [r7, #16]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d10d      	bne.n	8003d28 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003d0c:	69fb      	ldr	r3, [r7, #28]
 8003d0e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003d10:	e00a      	b.n	8003d28 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003d12:	693b      	ldr	r3, [r7, #16]
 8003d14:	2b04      	cmp	r3, #4
 8003d16:	d102      	bne.n	8003d1e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003d18:	4b25      	ldr	r3, [pc, #148]	@ (8003db0 <HAL_RCC_GetSysClockFreq+0x110>)
 8003d1a:	61bb      	str	r3, [r7, #24]
 8003d1c:	e004      	b.n	8003d28 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	2b08      	cmp	r3, #8
 8003d22:	d101      	bne.n	8003d28 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003d24:	4b23      	ldr	r3, [pc, #140]	@ (8003db4 <HAL_RCC_GetSysClockFreq+0x114>)
 8003d26:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003d28:	693b      	ldr	r3, [r7, #16]
 8003d2a:	2b0c      	cmp	r3, #12
 8003d2c:	d134      	bne.n	8003d98 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003d2e:	4b1e      	ldr	r3, [pc, #120]	@ (8003da8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d30:	68db      	ldr	r3, [r3, #12]
 8003d32:	f003 0303 	and.w	r3, r3, #3
 8003d36:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	2b02      	cmp	r3, #2
 8003d3c:	d003      	beq.n	8003d46 <HAL_RCC_GetSysClockFreq+0xa6>
 8003d3e:	68bb      	ldr	r3, [r7, #8]
 8003d40:	2b03      	cmp	r3, #3
 8003d42:	d003      	beq.n	8003d4c <HAL_RCC_GetSysClockFreq+0xac>
 8003d44:	e005      	b.n	8003d52 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003d46:	4b1a      	ldr	r3, [pc, #104]	@ (8003db0 <HAL_RCC_GetSysClockFreq+0x110>)
 8003d48:	617b      	str	r3, [r7, #20]
      break;
 8003d4a:	e005      	b.n	8003d58 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003d4c:	4b19      	ldr	r3, [pc, #100]	@ (8003db4 <HAL_RCC_GetSysClockFreq+0x114>)
 8003d4e:	617b      	str	r3, [r7, #20]
      break;
 8003d50:	e002      	b.n	8003d58 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003d52:	69fb      	ldr	r3, [r7, #28]
 8003d54:	617b      	str	r3, [r7, #20]
      break;
 8003d56:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003d58:	4b13      	ldr	r3, [pc, #76]	@ (8003da8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d5a:	68db      	ldr	r3, [r3, #12]
 8003d5c:	091b      	lsrs	r3, r3, #4
 8003d5e:	f003 0307 	and.w	r3, r3, #7
 8003d62:	3301      	adds	r3, #1
 8003d64:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003d66:	4b10      	ldr	r3, [pc, #64]	@ (8003da8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d68:	68db      	ldr	r3, [r3, #12]
 8003d6a:	0a1b      	lsrs	r3, r3, #8
 8003d6c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003d70:	697a      	ldr	r2, [r7, #20]
 8003d72:	fb03 f202 	mul.w	r2, r3, r2
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d7c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003d7e:	4b0a      	ldr	r3, [pc, #40]	@ (8003da8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d80:	68db      	ldr	r3, [r3, #12]
 8003d82:	0e5b      	lsrs	r3, r3, #25
 8003d84:	f003 0303 	and.w	r3, r3, #3
 8003d88:	3301      	adds	r3, #1
 8003d8a:	005b      	lsls	r3, r3, #1
 8003d8c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003d8e:	697a      	ldr	r2, [r7, #20]
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d96:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003d98:	69bb      	ldr	r3, [r7, #24]
}
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	3724      	adds	r7, #36	@ 0x24
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da4:	4770      	bx	lr
 8003da6:	bf00      	nop
 8003da8:	40021000 	.word	0x40021000
 8003dac:	08006a78 	.word	0x08006a78
 8003db0:	00f42400 	.word	0x00f42400
 8003db4:	007a1200 	.word	0x007a1200

08003db8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003db8:	b480      	push	{r7}
 8003dba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003dbc:	4b03      	ldr	r3, [pc, #12]	@ (8003dcc <HAL_RCC_GetHCLKFreq+0x14>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc8:	4770      	bx	lr
 8003dca:	bf00      	nop
 8003dcc:	20000000 	.word	0x20000000

08003dd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003dd4:	f7ff fff0 	bl	8003db8 <HAL_RCC_GetHCLKFreq>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	4b06      	ldr	r3, [pc, #24]	@ (8003df4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ddc:	689b      	ldr	r3, [r3, #8]
 8003dde:	0a1b      	lsrs	r3, r3, #8
 8003de0:	f003 0307 	and.w	r3, r3, #7
 8003de4:	4904      	ldr	r1, [pc, #16]	@ (8003df8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003de6:	5ccb      	ldrb	r3, [r1, r3]
 8003de8:	f003 031f 	and.w	r3, r3, #31
 8003dec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003df0:	4618      	mov	r0, r3
 8003df2:	bd80      	pop	{r7, pc}
 8003df4:	40021000 	.word	0x40021000
 8003df8:	08006a70 	.word	0x08006a70

08003dfc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003e00:	f7ff ffda 	bl	8003db8 <HAL_RCC_GetHCLKFreq>
 8003e04:	4602      	mov	r2, r0
 8003e06:	4b06      	ldr	r3, [pc, #24]	@ (8003e20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e08:	689b      	ldr	r3, [r3, #8]
 8003e0a:	0adb      	lsrs	r3, r3, #11
 8003e0c:	f003 0307 	and.w	r3, r3, #7
 8003e10:	4904      	ldr	r1, [pc, #16]	@ (8003e24 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003e12:	5ccb      	ldrb	r3, [r1, r3]
 8003e14:	f003 031f 	and.w	r3, r3, #31
 8003e18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	bd80      	pop	{r7, pc}
 8003e20:	40021000 	.word	0x40021000
 8003e24:	08006a70 	.word	0x08006a70

08003e28 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b086      	sub	sp, #24
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003e30:	2300      	movs	r3, #0
 8003e32:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003e34:	4b2a      	ldr	r3, [pc, #168]	@ (8003ee0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d003      	beq.n	8003e48 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003e40:	f7ff f9ee 	bl	8003220 <HAL_PWREx_GetVoltageRange>
 8003e44:	6178      	str	r0, [r7, #20]
 8003e46:	e014      	b.n	8003e72 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003e48:	4b25      	ldr	r3, [pc, #148]	@ (8003ee0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e4c:	4a24      	ldr	r2, [pc, #144]	@ (8003ee0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e52:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e54:	4b22      	ldr	r3, [pc, #136]	@ (8003ee0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e5c:	60fb      	str	r3, [r7, #12]
 8003e5e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003e60:	f7ff f9de 	bl	8003220 <HAL_PWREx_GetVoltageRange>
 8003e64:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003e66:	4b1e      	ldr	r3, [pc, #120]	@ (8003ee0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e6a:	4a1d      	ldr	r2, [pc, #116]	@ (8003ee0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e6c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e70:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003e72:	697b      	ldr	r3, [r7, #20]
 8003e74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e78:	d10b      	bne.n	8003e92 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2b80      	cmp	r3, #128	@ 0x80
 8003e7e:	d919      	bls.n	8003eb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2ba0      	cmp	r3, #160	@ 0xa0
 8003e84:	d902      	bls.n	8003e8c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003e86:	2302      	movs	r3, #2
 8003e88:	613b      	str	r3, [r7, #16]
 8003e8a:	e013      	b.n	8003eb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	613b      	str	r3, [r7, #16]
 8003e90:	e010      	b.n	8003eb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2b80      	cmp	r3, #128	@ 0x80
 8003e96:	d902      	bls.n	8003e9e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003e98:	2303      	movs	r3, #3
 8003e9a:	613b      	str	r3, [r7, #16]
 8003e9c:	e00a      	b.n	8003eb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2b80      	cmp	r3, #128	@ 0x80
 8003ea2:	d102      	bne.n	8003eaa <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003ea4:	2302      	movs	r3, #2
 8003ea6:	613b      	str	r3, [r7, #16]
 8003ea8:	e004      	b.n	8003eb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2b70      	cmp	r3, #112	@ 0x70
 8003eae:	d101      	bne.n	8003eb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003eb4:	4b0b      	ldr	r3, [pc, #44]	@ (8003ee4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f023 0207 	bic.w	r2, r3, #7
 8003ebc:	4909      	ldr	r1, [pc, #36]	@ (8003ee4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003ebe:	693b      	ldr	r3, [r7, #16]
 8003ec0:	4313      	orrs	r3, r2
 8003ec2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003ec4:	4b07      	ldr	r3, [pc, #28]	@ (8003ee4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f003 0307 	and.w	r3, r3, #7
 8003ecc:	693a      	ldr	r2, [r7, #16]
 8003ece:	429a      	cmp	r2, r3
 8003ed0:	d001      	beq.n	8003ed6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	e000      	b.n	8003ed8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003ed6:	2300      	movs	r3, #0
}
 8003ed8:	4618      	mov	r0, r3
 8003eda:	3718      	adds	r7, #24
 8003edc:	46bd      	mov	sp, r7
 8003ede:	bd80      	pop	{r7, pc}
 8003ee0:	40021000 	.word	0x40021000
 8003ee4:	40022000 	.word	0x40022000

08003ee8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b086      	sub	sp, #24
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d041      	beq.n	8003f88 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f08:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003f0c:	d02a      	beq.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003f0e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003f12:	d824      	bhi.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003f14:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003f18:	d008      	beq.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003f1a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003f1e:	d81e      	bhi.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d00a      	beq.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003f24:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f28:	d010      	beq.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003f2a:	e018      	b.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003f2c:	4b86      	ldr	r3, [pc, #536]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f2e:	68db      	ldr	r3, [r3, #12]
 8003f30:	4a85      	ldr	r2, [pc, #532]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f36:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003f38:	e015      	b.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	3304      	adds	r3, #4
 8003f3e:	2100      	movs	r1, #0
 8003f40:	4618      	mov	r0, r3
 8003f42:	f000 fabb 	bl	80044bc <RCCEx_PLLSAI1_Config>
 8003f46:	4603      	mov	r3, r0
 8003f48:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003f4a:	e00c      	b.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	3320      	adds	r3, #32
 8003f50:	2100      	movs	r1, #0
 8003f52:	4618      	mov	r0, r3
 8003f54:	f000 fba6 	bl	80046a4 <RCCEx_PLLSAI2_Config>
 8003f58:	4603      	mov	r3, r0
 8003f5a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003f5c:	e003      	b.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	74fb      	strb	r3, [r7, #19]
      break;
 8003f62:	e000      	b.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003f64:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003f66:	7cfb      	ldrb	r3, [r7, #19]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d10b      	bne.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003f6c:	4b76      	ldr	r3, [pc, #472]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f72:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f7a:	4973      	ldr	r1, [pc, #460]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f7c:	4313      	orrs	r3, r2
 8003f7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003f82:	e001      	b.n	8003f88 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f84:	7cfb      	ldrb	r3, [r7, #19]
 8003f86:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d041      	beq.n	8004018 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003f98:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003f9c:	d02a      	beq.n	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003f9e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003fa2:	d824      	bhi.n	8003fee <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003fa4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003fa8:	d008      	beq.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003faa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003fae:	d81e      	bhi.n	8003fee <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d00a      	beq.n	8003fca <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003fb4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003fb8:	d010      	beq.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003fba:	e018      	b.n	8003fee <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003fbc:	4b62      	ldr	r3, [pc, #392]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fbe:	68db      	ldr	r3, [r3, #12]
 8003fc0:	4a61      	ldr	r2, [pc, #388]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fc2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fc6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003fc8:	e015      	b.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	3304      	adds	r3, #4
 8003fce:	2100      	movs	r1, #0
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f000 fa73 	bl	80044bc <RCCEx_PLLSAI1_Config>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003fda:	e00c      	b.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	3320      	adds	r3, #32
 8003fe0:	2100      	movs	r1, #0
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f000 fb5e 	bl	80046a4 <RCCEx_PLLSAI2_Config>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003fec:	e003      	b.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	74fb      	strb	r3, [r7, #19]
      break;
 8003ff2:	e000      	b.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003ff4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ff6:	7cfb      	ldrb	r3, [r7, #19]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d10b      	bne.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003ffc:	4b52      	ldr	r3, [pc, #328]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ffe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004002:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800400a:	494f      	ldr	r1, [pc, #316]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800400c:	4313      	orrs	r3, r2
 800400e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004012:	e001      	b.n	8004018 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004014:	7cfb      	ldrb	r3, [r7, #19]
 8004016:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004020:	2b00      	cmp	r3, #0
 8004022:	f000 80a0 	beq.w	8004166 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004026:	2300      	movs	r3, #0
 8004028:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800402a:	4b47      	ldr	r3, [pc, #284]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800402c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800402e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004032:	2b00      	cmp	r3, #0
 8004034:	d101      	bne.n	800403a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004036:	2301      	movs	r3, #1
 8004038:	e000      	b.n	800403c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800403a:	2300      	movs	r3, #0
 800403c:	2b00      	cmp	r3, #0
 800403e:	d00d      	beq.n	800405c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004040:	4b41      	ldr	r3, [pc, #260]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004042:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004044:	4a40      	ldr	r2, [pc, #256]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004046:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800404a:	6593      	str	r3, [r2, #88]	@ 0x58
 800404c:	4b3e      	ldr	r3, [pc, #248]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800404e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004050:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004054:	60bb      	str	r3, [r7, #8]
 8004056:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004058:	2301      	movs	r3, #1
 800405a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800405c:	4b3b      	ldr	r3, [pc, #236]	@ (800414c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4a3a      	ldr	r2, [pc, #232]	@ (800414c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004062:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004066:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004068:	f7fc ffd8 	bl	800101c <HAL_GetTick>
 800406c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800406e:	e009      	b.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004070:	f7fc ffd4 	bl	800101c <HAL_GetTick>
 8004074:	4602      	mov	r2, r0
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	1ad3      	subs	r3, r2, r3
 800407a:	2b02      	cmp	r3, #2
 800407c:	d902      	bls.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800407e:	2303      	movs	r3, #3
 8004080:	74fb      	strb	r3, [r7, #19]
        break;
 8004082:	e005      	b.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004084:	4b31      	ldr	r3, [pc, #196]	@ (800414c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800408c:	2b00      	cmp	r3, #0
 800408e:	d0ef      	beq.n	8004070 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004090:	7cfb      	ldrb	r3, [r7, #19]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d15c      	bne.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004096:	4b2c      	ldr	r3, [pc, #176]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004098:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800409c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040a0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d01f      	beq.n	80040e8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040ae:	697a      	ldr	r2, [r7, #20]
 80040b0:	429a      	cmp	r2, r3
 80040b2:	d019      	beq.n	80040e8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80040b4:	4b24      	ldr	r3, [pc, #144]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040be:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80040c0:	4b21      	ldr	r3, [pc, #132]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040c6:	4a20      	ldr	r2, [pc, #128]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80040d0:	4b1d      	ldr	r3, [pc, #116]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040d6:	4a1c      	ldr	r2, [pc, #112]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80040e0:	4a19      	ldr	r2, [pc, #100]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040e2:	697b      	ldr	r3, [r7, #20]
 80040e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80040e8:	697b      	ldr	r3, [r7, #20]
 80040ea:	f003 0301 	and.w	r3, r3, #1
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d016      	beq.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040f2:	f7fc ff93 	bl	800101c <HAL_GetTick>
 80040f6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040f8:	e00b      	b.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040fa:	f7fc ff8f 	bl	800101c <HAL_GetTick>
 80040fe:	4602      	mov	r2, r0
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	1ad3      	subs	r3, r2, r3
 8004104:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004108:	4293      	cmp	r3, r2
 800410a:	d902      	bls.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800410c:	2303      	movs	r3, #3
 800410e:	74fb      	strb	r3, [r7, #19]
            break;
 8004110:	e006      	b.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004112:	4b0d      	ldr	r3, [pc, #52]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004114:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004118:	f003 0302 	and.w	r3, r3, #2
 800411c:	2b00      	cmp	r3, #0
 800411e:	d0ec      	beq.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004120:	7cfb      	ldrb	r3, [r7, #19]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d10c      	bne.n	8004140 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004126:	4b08      	ldr	r3, [pc, #32]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004128:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800412c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004136:	4904      	ldr	r1, [pc, #16]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004138:	4313      	orrs	r3, r2
 800413a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800413e:	e009      	b.n	8004154 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004140:	7cfb      	ldrb	r3, [r7, #19]
 8004142:	74bb      	strb	r3, [r7, #18]
 8004144:	e006      	b.n	8004154 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004146:	bf00      	nop
 8004148:	40021000 	.word	0x40021000
 800414c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004150:	7cfb      	ldrb	r3, [r7, #19]
 8004152:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004154:	7c7b      	ldrb	r3, [r7, #17]
 8004156:	2b01      	cmp	r3, #1
 8004158:	d105      	bne.n	8004166 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800415a:	4b9e      	ldr	r3, [pc, #632]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800415c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800415e:	4a9d      	ldr	r2, [pc, #628]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004160:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004164:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f003 0301 	and.w	r3, r3, #1
 800416e:	2b00      	cmp	r3, #0
 8004170:	d00a      	beq.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004172:	4b98      	ldr	r3, [pc, #608]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004174:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004178:	f023 0203 	bic.w	r2, r3, #3
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004180:	4994      	ldr	r1, [pc, #592]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004182:	4313      	orrs	r3, r2
 8004184:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f003 0302 	and.w	r3, r3, #2
 8004190:	2b00      	cmp	r3, #0
 8004192:	d00a      	beq.n	80041aa <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004194:	4b8f      	ldr	r3, [pc, #572]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004196:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800419a:	f023 020c 	bic.w	r2, r3, #12
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041a2:	498c      	ldr	r1, [pc, #560]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041a4:	4313      	orrs	r3, r2
 80041a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f003 0304 	and.w	r3, r3, #4
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d00a      	beq.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80041b6:	4b87      	ldr	r3, [pc, #540]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041bc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041c4:	4983      	ldr	r1, [pc, #524]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041c6:	4313      	orrs	r3, r2
 80041c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f003 0308 	and.w	r3, r3, #8
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d00a      	beq.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80041d8:	4b7e      	ldr	r3, [pc, #504]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041de:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041e6:	497b      	ldr	r1, [pc, #492]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041e8:	4313      	orrs	r3, r2
 80041ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f003 0310 	and.w	r3, r3, #16
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d00a      	beq.n	8004210 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80041fa:	4b76      	ldr	r3, [pc, #472]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004200:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004208:	4972      	ldr	r1, [pc, #456]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800420a:	4313      	orrs	r3, r2
 800420c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f003 0320 	and.w	r3, r3, #32
 8004218:	2b00      	cmp	r3, #0
 800421a:	d00a      	beq.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800421c:	4b6d      	ldr	r3, [pc, #436]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800421e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004222:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800422a:	496a      	ldr	r1, [pc, #424]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800422c:	4313      	orrs	r3, r2
 800422e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800423a:	2b00      	cmp	r3, #0
 800423c:	d00a      	beq.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800423e:	4b65      	ldr	r3, [pc, #404]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004240:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004244:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800424c:	4961      	ldr	r1, [pc, #388]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800424e:	4313      	orrs	r3, r2
 8004250:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800425c:	2b00      	cmp	r3, #0
 800425e:	d00a      	beq.n	8004276 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004260:	4b5c      	ldr	r3, [pc, #368]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004262:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004266:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800426e:	4959      	ldr	r1, [pc, #356]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004270:	4313      	orrs	r3, r2
 8004272:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800427e:	2b00      	cmp	r3, #0
 8004280:	d00a      	beq.n	8004298 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004282:	4b54      	ldr	r3, [pc, #336]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004284:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004288:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004290:	4950      	ldr	r1, [pc, #320]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004292:	4313      	orrs	r3, r2
 8004294:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d00a      	beq.n	80042ba <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80042a4:	4b4b      	ldr	r3, [pc, #300]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042aa:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042b2:	4948      	ldr	r1, [pc, #288]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042b4:	4313      	orrs	r3, r2
 80042b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d00a      	beq.n	80042dc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80042c6:	4b43      	ldr	r3, [pc, #268]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042cc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042d4:	493f      	ldr	r1, [pc, #252]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042d6:	4313      	orrs	r3, r2
 80042d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d028      	beq.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80042e8:	4b3a      	ldr	r3, [pc, #232]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042ee:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80042f6:	4937      	ldr	r1, [pc, #220]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042f8:	4313      	orrs	r3, r2
 80042fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004302:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004306:	d106      	bne.n	8004316 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004308:	4b32      	ldr	r3, [pc, #200]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800430a:	68db      	ldr	r3, [r3, #12]
 800430c:	4a31      	ldr	r2, [pc, #196]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800430e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004312:	60d3      	str	r3, [r2, #12]
 8004314:	e011      	b.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800431a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800431e:	d10c      	bne.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	3304      	adds	r3, #4
 8004324:	2101      	movs	r1, #1
 8004326:	4618      	mov	r0, r3
 8004328:	f000 f8c8 	bl	80044bc <RCCEx_PLLSAI1_Config>
 800432c:	4603      	mov	r3, r0
 800432e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004330:	7cfb      	ldrb	r3, [r7, #19]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d001      	beq.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004336:	7cfb      	ldrb	r3, [r7, #19]
 8004338:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004342:	2b00      	cmp	r3, #0
 8004344:	d028      	beq.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004346:	4b23      	ldr	r3, [pc, #140]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004348:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800434c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004354:	491f      	ldr	r1, [pc, #124]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004356:	4313      	orrs	r3, r2
 8004358:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004360:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004364:	d106      	bne.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004366:	4b1b      	ldr	r3, [pc, #108]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004368:	68db      	ldr	r3, [r3, #12]
 800436a:	4a1a      	ldr	r2, [pc, #104]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800436c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004370:	60d3      	str	r3, [r2, #12]
 8004372:	e011      	b.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004378:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800437c:	d10c      	bne.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	3304      	adds	r3, #4
 8004382:	2101      	movs	r1, #1
 8004384:	4618      	mov	r0, r3
 8004386:	f000 f899 	bl	80044bc <RCCEx_PLLSAI1_Config>
 800438a:	4603      	mov	r3, r0
 800438c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800438e:	7cfb      	ldrb	r3, [r7, #19]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d001      	beq.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004394:	7cfb      	ldrb	r3, [r7, #19]
 8004396:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d02b      	beq.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80043a4:	4b0b      	ldr	r3, [pc, #44]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043aa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043b2:	4908      	ldr	r1, [pc, #32]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043b4:	4313      	orrs	r3, r2
 80043b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80043c2:	d109      	bne.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80043c4:	4b03      	ldr	r3, [pc, #12]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043c6:	68db      	ldr	r3, [r3, #12]
 80043c8:	4a02      	ldr	r2, [pc, #8]	@ (80043d4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80043ce:	60d3      	str	r3, [r2, #12]
 80043d0:	e014      	b.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x514>
 80043d2:	bf00      	nop
 80043d4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043dc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80043e0:	d10c      	bne.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	3304      	adds	r3, #4
 80043e6:	2101      	movs	r1, #1
 80043e8:	4618      	mov	r0, r3
 80043ea:	f000 f867 	bl	80044bc <RCCEx_PLLSAI1_Config>
 80043ee:	4603      	mov	r3, r0
 80043f0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80043f2:	7cfb      	ldrb	r3, [r7, #19]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d001      	beq.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80043f8:	7cfb      	ldrb	r3, [r7, #19]
 80043fa:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004404:	2b00      	cmp	r3, #0
 8004406:	d02f      	beq.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004408:	4b2b      	ldr	r3, [pc, #172]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800440a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800440e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004416:	4928      	ldr	r1, [pc, #160]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004418:	4313      	orrs	r3, r2
 800441a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004422:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004426:	d10d      	bne.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	3304      	adds	r3, #4
 800442c:	2102      	movs	r1, #2
 800442e:	4618      	mov	r0, r3
 8004430:	f000 f844 	bl	80044bc <RCCEx_PLLSAI1_Config>
 8004434:	4603      	mov	r3, r0
 8004436:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004438:	7cfb      	ldrb	r3, [r7, #19]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d014      	beq.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800443e:	7cfb      	ldrb	r3, [r7, #19]
 8004440:	74bb      	strb	r3, [r7, #18]
 8004442:	e011      	b.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004448:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800444c:	d10c      	bne.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	3320      	adds	r3, #32
 8004452:	2102      	movs	r1, #2
 8004454:	4618      	mov	r0, r3
 8004456:	f000 f925 	bl	80046a4 <RCCEx_PLLSAI2_Config>
 800445a:	4603      	mov	r3, r0
 800445c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800445e:	7cfb      	ldrb	r3, [r7, #19]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d001      	beq.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004464:	7cfb      	ldrb	r3, [r7, #19]
 8004466:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004470:	2b00      	cmp	r3, #0
 8004472:	d00a      	beq.n	800448a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004474:	4b10      	ldr	r3, [pc, #64]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004476:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800447a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004482:	490d      	ldr	r1, [pc, #52]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004484:	4313      	orrs	r3, r2
 8004486:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004492:	2b00      	cmp	r3, #0
 8004494:	d00b      	beq.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004496:	4b08      	ldr	r3, [pc, #32]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004498:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800449c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80044a6:	4904      	ldr	r1, [pc, #16]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80044a8:	4313      	orrs	r3, r2
 80044aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80044ae:	7cbb      	ldrb	r3, [r7, #18]
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	3718      	adds	r7, #24
 80044b4:	46bd      	mov	sp, r7
 80044b6:	bd80      	pop	{r7, pc}
 80044b8:	40021000 	.word	0x40021000

080044bc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b084      	sub	sp, #16
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
 80044c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80044c6:	2300      	movs	r3, #0
 80044c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80044ca:	4b75      	ldr	r3, [pc, #468]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044cc:	68db      	ldr	r3, [r3, #12]
 80044ce:	f003 0303 	and.w	r3, r3, #3
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d018      	beq.n	8004508 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80044d6:	4b72      	ldr	r3, [pc, #456]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044d8:	68db      	ldr	r3, [r3, #12]
 80044da:	f003 0203 	and.w	r2, r3, #3
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d10d      	bne.n	8004502 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
       ||
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d009      	beq.n	8004502 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80044ee:	4b6c      	ldr	r3, [pc, #432]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044f0:	68db      	ldr	r3, [r3, #12]
 80044f2:	091b      	lsrs	r3, r3, #4
 80044f4:	f003 0307 	and.w	r3, r3, #7
 80044f8:	1c5a      	adds	r2, r3, #1
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	685b      	ldr	r3, [r3, #4]
       ||
 80044fe:	429a      	cmp	r2, r3
 8004500:	d047      	beq.n	8004592 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	73fb      	strb	r3, [r7, #15]
 8004506:	e044      	b.n	8004592 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	2b03      	cmp	r3, #3
 800450e:	d018      	beq.n	8004542 <RCCEx_PLLSAI1_Config+0x86>
 8004510:	2b03      	cmp	r3, #3
 8004512:	d825      	bhi.n	8004560 <RCCEx_PLLSAI1_Config+0xa4>
 8004514:	2b01      	cmp	r3, #1
 8004516:	d002      	beq.n	800451e <RCCEx_PLLSAI1_Config+0x62>
 8004518:	2b02      	cmp	r3, #2
 800451a:	d009      	beq.n	8004530 <RCCEx_PLLSAI1_Config+0x74>
 800451c:	e020      	b.n	8004560 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800451e:	4b60      	ldr	r3, [pc, #384]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f003 0302 	and.w	r3, r3, #2
 8004526:	2b00      	cmp	r3, #0
 8004528:	d11d      	bne.n	8004566 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800452e:	e01a      	b.n	8004566 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004530:	4b5b      	ldr	r3, [pc, #364]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004538:	2b00      	cmp	r3, #0
 800453a:	d116      	bne.n	800456a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800453c:	2301      	movs	r3, #1
 800453e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004540:	e013      	b.n	800456a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004542:	4b57      	ldr	r3, [pc, #348]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800454a:	2b00      	cmp	r3, #0
 800454c:	d10f      	bne.n	800456e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800454e:	4b54      	ldr	r3, [pc, #336]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004556:	2b00      	cmp	r3, #0
 8004558:	d109      	bne.n	800456e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800455a:	2301      	movs	r3, #1
 800455c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800455e:	e006      	b.n	800456e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004560:	2301      	movs	r3, #1
 8004562:	73fb      	strb	r3, [r7, #15]
      break;
 8004564:	e004      	b.n	8004570 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004566:	bf00      	nop
 8004568:	e002      	b.n	8004570 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800456a:	bf00      	nop
 800456c:	e000      	b.n	8004570 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800456e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004570:	7bfb      	ldrb	r3, [r7, #15]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d10d      	bne.n	8004592 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004576:	4b4a      	ldr	r3, [pc, #296]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004578:	68db      	ldr	r3, [r3, #12]
 800457a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6819      	ldr	r1, [r3, #0]
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	3b01      	subs	r3, #1
 8004588:	011b      	lsls	r3, r3, #4
 800458a:	430b      	orrs	r3, r1
 800458c:	4944      	ldr	r1, [pc, #272]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800458e:	4313      	orrs	r3, r2
 8004590:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004592:	7bfb      	ldrb	r3, [r7, #15]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d17d      	bne.n	8004694 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004598:	4b41      	ldr	r3, [pc, #260]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a40      	ldr	r2, [pc, #256]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800459e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80045a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045a4:	f7fc fd3a 	bl	800101c <HAL_GetTick>
 80045a8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80045aa:	e009      	b.n	80045c0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80045ac:	f7fc fd36 	bl	800101c <HAL_GetTick>
 80045b0:	4602      	mov	r2, r0
 80045b2:	68bb      	ldr	r3, [r7, #8]
 80045b4:	1ad3      	subs	r3, r2, r3
 80045b6:	2b02      	cmp	r3, #2
 80045b8:	d902      	bls.n	80045c0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80045ba:	2303      	movs	r3, #3
 80045bc:	73fb      	strb	r3, [r7, #15]
        break;
 80045be:	e005      	b.n	80045cc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80045c0:	4b37      	ldr	r3, [pc, #220]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d1ef      	bne.n	80045ac <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80045cc:	7bfb      	ldrb	r3, [r7, #15]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d160      	bne.n	8004694 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d111      	bne.n	80045fc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80045d8:	4b31      	ldr	r3, [pc, #196]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045da:	691b      	ldr	r3, [r3, #16]
 80045dc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80045e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80045e4:	687a      	ldr	r2, [r7, #4]
 80045e6:	6892      	ldr	r2, [r2, #8]
 80045e8:	0211      	lsls	r1, r2, #8
 80045ea:	687a      	ldr	r2, [r7, #4]
 80045ec:	68d2      	ldr	r2, [r2, #12]
 80045ee:	0912      	lsrs	r2, r2, #4
 80045f0:	0452      	lsls	r2, r2, #17
 80045f2:	430a      	orrs	r2, r1
 80045f4:	492a      	ldr	r1, [pc, #168]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045f6:	4313      	orrs	r3, r2
 80045f8:	610b      	str	r3, [r1, #16]
 80045fa:	e027      	b.n	800464c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	2b01      	cmp	r3, #1
 8004600:	d112      	bne.n	8004628 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004602:	4b27      	ldr	r3, [pc, #156]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004604:	691b      	ldr	r3, [r3, #16]
 8004606:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800460a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800460e:	687a      	ldr	r2, [r7, #4]
 8004610:	6892      	ldr	r2, [r2, #8]
 8004612:	0211      	lsls	r1, r2, #8
 8004614:	687a      	ldr	r2, [r7, #4]
 8004616:	6912      	ldr	r2, [r2, #16]
 8004618:	0852      	lsrs	r2, r2, #1
 800461a:	3a01      	subs	r2, #1
 800461c:	0552      	lsls	r2, r2, #21
 800461e:	430a      	orrs	r2, r1
 8004620:	491f      	ldr	r1, [pc, #124]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004622:	4313      	orrs	r3, r2
 8004624:	610b      	str	r3, [r1, #16]
 8004626:	e011      	b.n	800464c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004628:	4b1d      	ldr	r3, [pc, #116]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800462a:	691b      	ldr	r3, [r3, #16]
 800462c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004630:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004634:	687a      	ldr	r2, [r7, #4]
 8004636:	6892      	ldr	r2, [r2, #8]
 8004638:	0211      	lsls	r1, r2, #8
 800463a:	687a      	ldr	r2, [r7, #4]
 800463c:	6952      	ldr	r2, [r2, #20]
 800463e:	0852      	lsrs	r2, r2, #1
 8004640:	3a01      	subs	r2, #1
 8004642:	0652      	lsls	r2, r2, #25
 8004644:	430a      	orrs	r2, r1
 8004646:	4916      	ldr	r1, [pc, #88]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004648:	4313      	orrs	r3, r2
 800464a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800464c:	4b14      	ldr	r3, [pc, #80]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4a13      	ldr	r2, [pc, #76]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004652:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004656:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004658:	f7fc fce0 	bl	800101c <HAL_GetTick>
 800465c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800465e:	e009      	b.n	8004674 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004660:	f7fc fcdc 	bl	800101c <HAL_GetTick>
 8004664:	4602      	mov	r2, r0
 8004666:	68bb      	ldr	r3, [r7, #8]
 8004668:	1ad3      	subs	r3, r2, r3
 800466a:	2b02      	cmp	r3, #2
 800466c:	d902      	bls.n	8004674 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800466e:	2303      	movs	r3, #3
 8004670:	73fb      	strb	r3, [r7, #15]
          break;
 8004672:	e005      	b.n	8004680 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004674:	4b0a      	ldr	r3, [pc, #40]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800467c:	2b00      	cmp	r3, #0
 800467e:	d0ef      	beq.n	8004660 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004680:	7bfb      	ldrb	r3, [r7, #15]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d106      	bne.n	8004694 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004686:	4b06      	ldr	r3, [pc, #24]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004688:	691a      	ldr	r2, [r3, #16]
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	699b      	ldr	r3, [r3, #24]
 800468e:	4904      	ldr	r1, [pc, #16]	@ (80046a0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004690:	4313      	orrs	r3, r2
 8004692:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004694:	7bfb      	ldrb	r3, [r7, #15]
}
 8004696:	4618      	mov	r0, r3
 8004698:	3710      	adds	r7, #16
 800469a:	46bd      	mov	sp, r7
 800469c:	bd80      	pop	{r7, pc}
 800469e:	bf00      	nop
 80046a0:	40021000 	.word	0x40021000

080046a4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b084      	sub	sp, #16
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
 80046ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80046ae:	2300      	movs	r3, #0
 80046b0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80046b2:	4b6a      	ldr	r3, [pc, #424]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 80046b4:	68db      	ldr	r3, [r3, #12]
 80046b6:	f003 0303 	and.w	r3, r3, #3
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d018      	beq.n	80046f0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80046be:	4b67      	ldr	r3, [pc, #412]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 80046c0:	68db      	ldr	r3, [r3, #12]
 80046c2:	f003 0203 	and.w	r2, r3, #3
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	429a      	cmp	r2, r3
 80046cc:	d10d      	bne.n	80046ea <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
       ||
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d009      	beq.n	80046ea <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80046d6:	4b61      	ldr	r3, [pc, #388]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 80046d8:	68db      	ldr	r3, [r3, #12]
 80046da:	091b      	lsrs	r3, r3, #4
 80046dc:	f003 0307 	and.w	r3, r3, #7
 80046e0:	1c5a      	adds	r2, r3, #1
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	685b      	ldr	r3, [r3, #4]
       ||
 80046e6:	429a      	cmp	r2, r3
 80046e8:	d047      	beq.n	800477a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80046ea:	2301      	movs	r3, #1
 80046ec:	73fb      	strb	r3, [r7, #15]
 80046ee:	e044      	b.n	800477a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	2b03      	cmp	r3, #3
 80046f6:	d018      	beq.n	800472a <RCCEx_PLLSAI2_Config+0x86>
 80046f8:	2b03      	cmp	r3, #3
 80046fa:	d825      	bhi.n	8004748 <RCCEx_PLLSAI2_Config+0xa4>
 80046fc:	2b01      	cmp	r3, #1
 80046fe:	d002      	beq.n	8004706 <RCCEx_PLLSAI2_Config+0x62>
 8004700:	2b02      	cmp	r3, #2
 8004702:	d009      	beq.n	8004718 <RCCEx_PLLSAI2_Config+0x74>
 8004704:	e020      	b.n	8004748 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004706:	4b55      	ldr	r3, [pc, #340]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f003 0302 	and.w	r3, r3, #2
 800470e:	2b00      	cmp	r3, #0
 8004710:	d11d      	bne.n	800474e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004712:	2301      	movs	r3, #1
 8004714:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004716:	e01a      	b.n	800474e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004718:	4b50      	ldr	r3, [pc, #320]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004720:	2b00      	cmp	r3, #0
 8004722:	d116      	bne.n	8004752 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004724:	2301      	movs	r3, #1
 8004726:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004728:	e013      	b.n	8004752 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800472a:	4b4c      	ldr	r3, [pc, #304]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004732:	2b00      	cmp	r3, #0
 8004734:	d10f      	bne.n	8004756 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004736:	4b49      	ldr	r3, [pc, #292]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800473e:	2b00      	cmp	r3, #0
 8004740:	d109      	bne.n	8004756 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004742:	2301      	movs	r3, #1
 8004744:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004746:	e006      	b.n	8004756 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004748:	2301      	movs	r3, #1
 800474a:	73fb      	strb	r3, [r7, #15]
      break;
 800474c:	e004      	b.n	8004758 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800474e:	bf00      	nop
 8004750:	e002      	b.n	8004758 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004752:	bf00      	nop
 8004754:	e000      	b.n	8004758 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004756:	bf00      	nop
    }

    if(status == HAL_OK)
 8004758:	7bfb      	ldrb	r3, [r7, #15]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d10d      	bne.n	800477a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800475e:	4b3f      	ldr	r3, [pc, #252]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004760:	68db      	ldr	r3, [r3, #12]
 8004762:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6819      	ldr	r1, [r3, #0]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	3b01      	subs	r3, #1
 8004770:	011b      	lsls	r3, r3, #4
 8004772:	430b      	orrs	r3, r1
 8004774:	4939      	ldr	r1, [pc, #228]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004776:	4313      	orrs	r3, r2
 8004778:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800477a:	7bfb      	ldrb	r3, [r7, #15]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d167      	bne.n	8004850 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004780:	4b36      	ldr	r3, [pc, #216]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a35      	ldr	r2, [pc, #212]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004786:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800478a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800478c:	f7fc fc46 	bl	800101c <HAL_GetTick>
 8004790:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004792:	e009      	b.n	80047a8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004794:	f7fc fc42 	bl	800101c <HAL_GetTick>
 8004798:	4602      	mov	r2, r0
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	1ad3      	subs	r3, r2, r3
 800479e:	2b02      	cmp	r3, #2
 80047a0:	d902      	bls.n	80047a8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80047a2:	2303      	movs	r3, #3
 80047a4:	73fb      	strb	r3, [r7, #15]
        break;
 80047a6:	e005      	b.n	80047b4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80047a8:	4b2c      	ldr	r3, [pc, #176]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d1ef      	bne.n	8004794 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80047b4:	7bfb      	ldrb	r3, [r7, #15]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d14a      	bne.n	8004850 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d111      	bne.n	80047e4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80047c0:	4b26      	ldr	r3, [pc, #152]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 80047c2:	695b      	ldr	r3, [r3, #20]
 80047c4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80047c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047cc:	687a      	ldr	r2, [r7, #4]
 80047ce:	6892      	ldr	r2, [r2, #8]
 80047d0:	0211      	lsls	r1, r2, #8
 80047d2:	687a      	ldr	r2, [r7, #4]
 80047d4:	68d2      	ldr	r2, [r2, #12]
 80047d6:	0912      	lsrs	r2, r2, #4
 80047d8:	0452      	lsls	r2, r2, #17
 80047da:	430a      	orrs	r2, r1
 80047dc:	491f      	ldr	r1, [pc, #124]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 80047de:	4313      	orrs	r3, r2
 80047e0:	614b      	str	r3, [r1, #20]
 80047e2:	e011      	b.n	8004808 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80047e4:	4b1d      	ldr	r3, [pc, #116]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 80047e6:	695b      	ldr	r3, [r3, #20]
 80047e8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80047ec:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80047f0:	687a      	ldr	r2, [r7, #4]
 80047f2:	6892      	ldr	r2, [r2, #8]
 80047f4:	0211      	lsls	r1, r2, #8
 80047f6:	687a      	ldr	r2, [r7, #4]
 80047f8:	6912      	ldr	r2, [r2, #16]
 80047fa:	0852      	lsrs	r2, r2, #1
 80047fc:	3a01      	subs	r2, #1
 80047fe:	0652      	lsls	r2, r2, #25
 8004800:	430a      	orrs	r2, r1
 8004802:	4916      	ldr	r1, [pc, #88]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004804:	4313      	orrs	r3, r2
 8004806:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004808:	4b14      	ldr	r3, [pc, #80]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a13      	ldr	r2, [pc, #76]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 800480e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004812:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004814:	f7fc fc02 	bl	800101c <HAL_GetTick>
 8004818:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800481a:	e009      	b.n	8004830 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800481c:	f7fc fbfe 	bl	800101c <HAL_GetTick>
 8004820:	4602      	mov	r2, r0
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	1ad3      	subs	r3, r2, r3
 8004826:	2b02      	cmp	r3, #2
 8004828:	d902      	bls.n	8004830 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800482a:	2303      	movs	r3, #3
 800482c:	73fb      	strb	r3, [r7, #15]
          break;
 800482e:	e005      	b.n	800483c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004830:	4b0a      	ldr	r3, [pc, #40]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004838:	2b00      	cmp	r3, #0
 800483a:	d0ef      	beq.n	800481c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800483c:	7bfb      	ldrb	r3, [r7, #15]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d106      	bne.n	8004850 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004842:	4b06      	ldr	r3, [pc, #24]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004844:	695a      	ldr	r2, [r3, #20]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	695b      	ldr	r3, [r3, #20]
 800484a:	4904      	ldr	r1, [pc, #16]	@ (800485c <RCCEx_PLLSAI2_Config+0x1b8>)
 800484c:	4313      	orrs	r3, r2
 800484e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004850:	7bfb      	ldrb	r3, [r7, #15]
}
 8004852:	4618      	mov	r0, r3
 8004854:	3710      	adds	r7, #16
 8004856:	46bd      	mov	sp, r7
 8004858:	bd80      	pop	{r7, pc}
 800485a:	bf00      	nop
 800485c:	40021000 	.word	0x40021000

08004860 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b082      	sub	sp, #8
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d101      	bne.n	8004872 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800486e:	2301      	movs	r3, #1
 8004870:	e040      	b.n	80048f4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004876:	2b00      	cmp	r3, #0
 8004878:	d106      	bne.n	8004888 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2200      	movs	r2, #0
 800487e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004882:	6878      	ldr	r0, [r7, #4]
 8004884:	f7fc f9ac 	bl	8000be0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2224      	movs	r2, #36	@ 0x24
 800488c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	681a      	ldr	r2, [r3, #0]
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f022 0201 	bic.w	r2, r2, #1
 800489c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d002      	beq.n	80048ac <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80048a6:	6878      	ldr	r0, [r7, #4]
 80048a8:	f000 fedc 	bl	8005664 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80048ac:	6878      	ldr	r0, [r7, #4]
 80048ae:	f000 fc21 	bl	80050f4 <UART_SetConfig>
 80048b2:	4603      	mov	r3, r0
 80048b4:	2b01      	cmp	r3, #1
 80048b6:	d101      	bne.n	80048bc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80048b8:	2301      	movs	r3, #1
 80048ba:	e01b      	b.n	80048f4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	685a      	ldr	r2, [r3, #4]
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80048ca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	689a      	ldr	r2, [r3, #8]
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80048da:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	681a      	ldr	r2, [r3, #0]
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f042 0201 	orr.w	r2, r2, #1
 80048ea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80048ec:	6878      	ldr	r0, [r7, #4]
 80048ee:	f000 ff5b 	bl	80057a8 <UART_CheckIdleState>
 80048f2:	4603      	mov	r3, r0
}
 80048f4:	4618      	mov	r0, r3
 80048f6:	3708      	adds	r7, #8
 80048f8:	46bd      	mov	sp, r7
 80048fa:	bd80      	pop	{r7, pc}

080048fc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b08a      	sub	sp, #40	@ 0x28
 8004900:	af02      	add	r7, sp, #8
 8004902:	60f8      	str	r0, [r7, #12]
 8004904:	60b9      	str	r1, [r7, #8]
 8004906:	603b      	str	r3, [r7, #0]
 8004908:	4613      	mov	r3, r2
 800490a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004910:	2b20      	cmp	r3, #32
 8004912:	d177      	bne.n	8004a04 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004914:	68bb      	ldr	r3, [r7, #8]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d002      	beq.n	8004920 <HAL_UART_Transmit+0x24>
 800491a:	88fb      	ldrh	r3, [r7, #6]
 800491c:	2b00      	cmp	r3, #0
 800491e:	d101      	bne.n	8004924 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004920:	2301      	movs	r3, #1
 8004922:	e070      	b.n	8004a06 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	2200      	movs	r2, #0
 8004928:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	2221      	movs	r2, #33	@ 0x21
 8004930:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004932:	f7fc fb73 	bl	800101c <HAL_GetTick>
 8004936:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	88fa      	ldrh	r2, [r7, #6]
 800493c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	88fa      	ldrh	r2, [r7, #6]
 8004944:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	689b      	ldr	r3, [r3, #8]
 800494c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004950:	d108      	bne.n	8004964 <HAL_UART_Transmit+0x68>
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	691b      	ldr	r3, [r3, #16]
 8004956:	2b00      	cmp	r3, #0
 8004958:	d104      	bne.n	8004964 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800495a:	2300      	movs	r3, #0
 800495c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800495e:	68bb      	ldr	r3, [r7, #8]
 8004960:	61bb      	str	r3, [r7, #24]
 8004962:	e003      	b.n	800496c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004964:	68bb      	ldr	r3, [r7, #8]
 8004966:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004968:	2300      	movs	r3, #0
 800496a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800496c:	e02f      	b.n	80049ce <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	9300      	str	r3, [sp, #0]
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	2200      	movs	r2, #0
 8004976:	2180      	movs	r1, #128	@ 0x80
 8004978:	68f8      	ldr	r0, [r7, #12]
 800497a:	f000 ffbd 	bl	80058f8 <UART_WaitOnFlagUntilTimeout>
 800497e:	4603      	mov	r3, r0
 8004980:	2b00      	cmp	r3, #0
 8004982:	d004      	beq.n	800498e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	2220      	movs	r2, #32
 8004988:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800498a:	2303      	movs	r3, #3
 800498c:	e03b      	b.n	8004a06 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800498e:	69fb      	ldr	r3, [r7, #28]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d10b      	bne.n	80049ac <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004994:	69bb      	ldr	r3, [r7, #24]
 8004996:	881a      	ldrh	r2, [r3, #0]
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80049a0:	b292      	uxth	r2, r2
 80049a2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80049a4:	69bb      	ldr	r3, [r7, #24]
 80049a6:	3302      	adds	r3, #2
 80049a8:	61bb      	str	r3, [r7, #24]
 80049aa:	e007      	b.n	80049bc <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80049ac:	69fb      	ldr	r3, [r7, #28]
 80049ae:	781a      	ldrb	r2, [r3, #0]
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80049b6:	69fb      	ldr	r3, [r7, #28]
 80049b8:	3301      	adds	r3, #1
 80049ba:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80049c2:	b29b      	uxth	r3, r3
 80049c4:	3b01      	subs	r3, #1
 80049c6:	b29a      	uxth	r2, r3
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80049d4:	b29b      	uxth	r3, r3
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d1c9      	bne.n	800496e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	9300      	str	r3, [sp, #0]
 80049de:	697b      	ldr	r3, [r7, #20]
 80049e0:	2200      	movs	r2, #0
 80049e2:	2140      	movs	r1, #64	@ 0x40
 80049e4:	68f8      	ldr	r0, [r7, #12]
 80049e6:	f000 ff87 	bl	80058f8 <UART_WaitOnFlagUntilTimeout>
 80049ea:	4603      	mov	r3, r0
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d004      	beq.n	80049fa <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	2220      	movs	r2, #32
 80049f4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80049f6:	2303      	movs	r3, #3
 80049f8:	e005      	b.n	8004a06 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	2220      	movs	r2, #32
 80049fe:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004a00:	2300      	movs	r3, #0
 8004a02:	e000      	b.n	8004a06 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004a04:	2302      	movs	r3, #2
  }
}
 8004a06:	4618      	mov	r0, r3
 8004a08:	3720      	adds	r7, #32
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	bd80      	pop	{r7, pc}
	...

08004a10 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b08a      	sub	sp, #40	@ 0x28
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	60f8      	str	r0, [r7, #12]
 8004a18:	60b9      	str	r1, [r7, #8]
 8004a1a:	4613      	mov	r3, r2
 8004a1c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a24:	2b20      	cmp	r3, #32
 8004a26:	d137      	bne.n	8004a98 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a28:	68bb      	ldr	r3, [r7, #8]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d002      	beq.n	8004a34 <HAL_UART_Receive_IT+0x24>
 8004a2e:	88fb      	ldrh	r3, [r7, #6]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d101      	bne.n	8004a38 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004a34:	2301      	movs	r3, #1
 8004a36:	e030      	b.n	8004a9a <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4a18      	ldr	r2, [pc, #96]	@ (8004aa4 <HAL_UART_Receive_IT+0x94>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d01f      	beq.n	8004a88 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d018      	beq.n	8004a88 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a5c:	697b      	ldr	r3, [r7, #20]
 8004a5e:	e853 3f00 	ldrex	r3, [r3]
 8004a62:	613b      	str	r3, [r7, #16]
   return(result);
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004a6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	461a      	mov	r2, r3
 8004a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a74:	623b      	str	r3, [r7, #32]
 8004a76:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a78:	69f9      	ldr	r1, [r7, #28]
 8004a7a:	6a3a      	ldr	r2, [r7, #32]
 8004a7c:	e841 2300 	strex	r3, r2, [r1]
 8004a80:	61bb      	str	r3, [r7, #24]
   return(result);
 8004a82:	69bb      	ldr	r3, [r7, #24]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d1e6      	bne.n	8004a56 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004a88:	88fb      	ldrh	r3, [r7, #6]
 8004a8a:	461a      	mov	r2, r3
 8004a8c:	68b9      	ldr	r1, [r7, #8]
 8004a8e:	68f8      	ldr	r0, [r7, #12]
 8004a90:	f000 ffa0 	bl	80059d4 <UART_Start_Receive_IT>
 8004a94:	4603      	mov	r3, r0
 8004a96:	e000      	b.n	8004a9a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004a98:	2302      	movs	r3, #2
  }
}
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	3728      	adds	r7, #40	@ 0x28
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bd80      	pop	{r7, pc}
 8004aa2:	bf00      	nop
 8004aa4:	40008000 	.word	0x40008000

08004aa8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b0ba      	sub	sp, #232	@ 0xe8
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	69db      	ldr	r3, [r3, #28]
 8004ab6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	689b      	ldr	r3, [r3, #8]
 8004aca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004ace:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8004ad2:	f640 030f 	movw	r3, #2063	@ 0x80f
 8004ad6:	4013      	ands	r3, r2
 8004ad8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004adc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d115      	bne.n	8004b10 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004ae4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ae8:	f003 0320 	and.w	r3, r3, #32
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d00f      	beq.n	8004b10 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004af0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004af4:	f003 0320 	and.w	r3, r3, #32
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d009      	beq.n	8004b10 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	f000 82ca 	beq.w	800509a <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b0a:	6878      	ldr	r0, [r7, #4]
 8004b0c:	4798      	blx	r3
      }
      return;
 8004b0e:	e2c4      	b.n	800509a <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8004b10:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	f000 8117 	beq.w	8004d48 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004b1a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004b1e:	f003 0301 	and.w	r3, r3, #1
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d106      	bne.n	8004b34 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004b26:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004b2a:	4b85      	ldr	r3, [pc, #532]	@ (8004d40 <HAL_UART_IRQHandler+0x298>)
 8004b2c:	4013      	ands	r3, r2
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	f000 810a 	beq.w	8004d48 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004b34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b38:	f003 0301 	and.w	r3, r3, #1
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d011      	beq.n	8004b64 <HAL_UART_IRQHandler+0xbc>
 8004b40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d00b      	beq.n	8004b64 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	2201      	movs	r2, #1
 8004b52:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b5a:	f043 0201 	orr.w	r2, r3, #1
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004b64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b68:	f003 0302 	and.w	r3, r3, #2
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d011      	beq.n	8004b94 <HAL_UART_IRQHandler+0xec>
 8004b70:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004b74:	f003 0301 	and.w	r3, r3, #1
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d00b      	beq.n	8004b94 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	2202      	movs	r2, #2
 8004b82:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b8a:	f043 0204 	orr.w	r2, r3, #4
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004b94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b98:	f003 0304 	and.w	r3, r3, #4
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d011      	beq.n	8004bc4 <HAL_UART_IRQHandler+0x11c>
 8004ba0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004ba4:	f003 0301 	and.w	r3, r3, #1
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d00b      	beq.n	8004bc4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	2204      	movs	r2, #4
 8004bb2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004bba:	f043 0202 	orr.w	r2, r3, #2
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004bc4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004bc8:	f003 0308 	and.w	r3, r3, #8
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d017      	beq.n	8004c00 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004bd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004bd4:	f003 0320 	and.w	r3, r3, #32
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d105      	bne.n	8004be8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004bdc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004be0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d00b      	beq.n	8004c00 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	2208      	movs	r2, #8
 8004bee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004bf6:	f043 0208 	orr.w	r2, r3, #8
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004c00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c04:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d012      	beq.n	8004c32 <HAL_UART_IRQHandler+0x18a>
 8004c0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c10:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d00c      	beq.n	8004c32 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004c20:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c28:	f043 0220 	orr.w	r2, r3, #32
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	f000 8230 	beq.w	800509e <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004c3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c42:	f003 0320 	and.w	r3, r3, #32
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d00d      	beq.n	8004c66 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004c4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c4e:	f003 0320 	and.w	r3, r3, #32
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d007      	beq.n	8004c66 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d003      	beq.n	8004c66 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004c62:	6878      	ldr	r0, [r7, #4]
 8004c64:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c6c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	689b      	ldr	r3, [r3, #8]
 8004c76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c7a:	2b40      	cmp	r3, #64	@ 0x40
 8004c7c:	d005      	beq.n	8004c8a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004c7e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004c82:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d04f      	beq.n	8004d2a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004c8a:	6878      	ldr	r0, [r7, #4]
 8004c8c:	f000 ff68 	bl	8005b60 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	689b      	ldr	r3, [r3, #8]
 8004c96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c9a:	2b40      	cmp	r3, #64	@ 0x40
 8004c9c:	d141      	bne.n	8004d22 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	3308      	adds	r3, #8
 8004ca4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ca8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004cac:	e853 3f00 	ldrex	r3, [r3]
 8004cb0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004cb4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004cb8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004cbc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	3308      	adds	r3, #8
 8004cc6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004cca:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004cce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cd2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004cd6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004cda:	e841 2300 	strex	r3, r2, [r1]
 8004cde:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004ce2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d1d9      	bne.n	8004c9e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d013      	beq.n	8004d1a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cf6:	4a13      	ldr	r2, [pc, #76]	@ (8004d44 <HAL_UART_IRQHandler+0x29c>)
 8004cf8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cfe:	4618      	mov	r0, r3
 8004d00:	f7fe f871 	bl	8002de6 <HAL_DMA_Abort_IT>
 8004d04:	4603      	mov	r3, r0
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d017      	beq.n	8004d3a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d10:	687a      	ldr	r2, [r7, #4]
 8004d12:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004d14:	4610      	mov	r0, r2
 8004d16:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d18:	e00f      	b.n	8004d3a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004d1a:	6878      	ldr	r0, [r7, #4]
 8004d1c:	f000 f9d4 	bl	80050c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d20:	e00b      	b.n	8004d3a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004d22:	6878      	ldr	r0, [r7, #4]
 8004d24:	f000 f9d0 	bl	80050c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d28:	e007      	b.n	8004d3a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004d2a:	6878      	ldr	r0, [r7, #4]
 8004d2c:	f000 f9cc 	bl	80050c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2200      	movs	r2, #0
 8004d34:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8004d38:	e1b1      	b.n	800509e <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d3a:	bf00      	nop
    return;
 8004d3c:	e1af      	b.n	800509e <HAL_UART_IRQHandler+0x5f6>
 8004d3e:	bf00      	nop
 8004d40:	04000120 	.word	0x04000120
 8004d44:	08005c29 	.word	0x08005c29

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d4c:	2b01      	cmp	r3, #1
 8004d4e:	f040 816a 	bne.w	8005026 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004d52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d56:	f003 0310 	and.w	r3, r3, #16
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	f000 8163 	beq.w	8005026 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004d60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d64:	f003 0310 	and.w	r3, r3, #16
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	f000 815c 	beq.w	8005026 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	2210      	movs	r2, #16
 8004d74:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	689b      	ldr	r3, [r3, #8]
 8004d7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d80:	2b40      	cmp	r3, #64	@ 0x40
 8004d82:	f040 80d4 	bne.w	8004f2e <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004d92:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	f000 80ad 	beq.w	8004ef6 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004da2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004da6:	429a      	cmp	r2, r3
 8004da8:	f080 80a5 	bcs.w	8004ef6 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004db2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f003 0320 	and.w	r3, r3, #32
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	f040 8086 	bne.w	8004ed4 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dd0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004dd4:	e853 3f00 	ldrex	r3, [r3]
 8004dd8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004ddc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004de0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004de4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	461a      	mov	r2, r3
 8004dee:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004df2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004df6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dfa:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004dfe:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004e02:	e841 2300 	strex	r3, r2, [r1]
 8004e06:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004e0a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d1da      	bne.n	8004dc8 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	3308      	adds	r3, #8
 8004e18:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e1a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004e1c:	e853 3f00 	ldrex	r3, [r3]
 8004e20:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004e22:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004e24:	f023 0301 	bic.w	r3, r3, #1
 8004e28:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	3308      	adds	r3, #8
 8004e32:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004e36:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004e3a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e3c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004e3e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004e42:	e841 2300 	strex	r3, r2, [r1]
 8004e46:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004e48:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d1e1      	bne.n	8004e12 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	3308      	adds	r3, #8
 8004e54:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e56:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004e58:	e853 3f00 	ldrex	r3, [r3]
 8004e5c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004e5e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004e60:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004e64:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	3308      	adds	r3, #8
 8004e6e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004e72:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004e74:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e76:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004e78:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004e7a:	e841 2300 	strex	r3, r2, [r1]
 8004e7e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004e80:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d1e3      	bne.n	8004e4e <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2220      	movs	r2, #32
 8004e8a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2200      	movs	r2, #0
 8004e92:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004e9c:	e853 3f00 	ldrex	r3, [r3]
 8004ea0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004ea2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004ea4:	f023 0310 	bic.w	r3, r3, #16
 8004ea8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	461a      	mov	r2, r3
 8004eb2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004eb6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004eb8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eba:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004ebc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004ebe:	e841 2300 	strex	r3, r2, [r1]
 8004ec2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004ec4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d1e4      	bne.n	8004e94 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ece:	4618      	mov	r0, r3
 8004ed0:	f7fd ff4b 	bl	8002d6a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2202      	movs	r2, #2
 8004ed8:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004ee6:	b29b      	uxth	r3, r3
 8004ee8:	1ad3      	subs	r3, r2, r3
 8004eea:	b29b      	uxth	r3, r3
 8004eec:	4619      	mov	r1, r3
 8004eee:	6878      	ldr	r0, [r7, #4]
 8004ef0:	f000 f8f4 	bl	80050dc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004ef4:	e0d5      	b.n	80050a2 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004efc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004f00:	429a      	cmp	r2, r3
 8004f02:	f040 80ce 	bne.w	80050a2 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f003 0320 	and.w	r3, r3, #32
 8004f12:	2b20      	cmp	r3, #32
 8004f14:	f040 80c5 	bne.w	80050a2 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2202      	movs	r2, #2
 8004f1c:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004f24:	4619      	mov	r1, r3
 8004f26:	6878      	ldr	r0, [r7, #4]
 8004f28:	f000 f8d8 	bl	80050dc <HAL_UARTEx_RxEventCallback>
      return;
 8004f2c:	e0b9      	b.n	80050a2 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004f3a:	b29b      	uxth	r3, r3
 8004f3c:	1ad3      	subs	r3, r2, r3
 8004f3e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004f48:	b29b      	uxth	r3, r3
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	f000 80ab 	beq.w	80050a6 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8004f50:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	f000 80a6 	beq.w	80050a6 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f62:	e853 3f00 	ldrex	r3, [r3]
 8004f66:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004f68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f6a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004f6e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	461a      	mov	r2, r3
 8004f78:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004f7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f7e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f80:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004f82:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004f84:	e841 2300 	strex	r3, r2, [r1]
 8004f88:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004f8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d1e4      	bne.n	8004f5a <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	3308      	adds	r3, #8
 8004f96:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f9a:	e853 3f00 	ldrex	r3, [r3]
 8004f9e:	623b      	str	r3, [r7, #32]
   return(result);
 8004fa0:	6a3b      	ldr	r3, [r7, #32]
 8004fa2:	f023 0301 	bic.w	r3, r3, #1
 8004fa6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	3308      	adds	r3, #8
 8004fb0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004fb4:	633a      	str	r2, [r7, #48]	@ 0x30
 8004fb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fb8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004fba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004fbc:	e841 2300 	strex	r3, r2, [r1]
 8004fc0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004fc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d1e3      	bne.n	8004f90 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2220      	movs	r2, #32
 8004fcc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2200      	movs	r2, #0
 8004fda:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fe2:	693b      	ldr	r3, [r7, #16]
 8004fe4:	e853 3f00 	ldrex	r3, [r3]
 8004fe8:	60fb      	str	r3, [r7, #12]
   return(result);
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	f023 0310 	bic.w	r3, r3, #16
 8004ff0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	461a      	mov	r2, r3
 8004ffa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004ffe:	61fb      	str	r3, [r7, #28]
 8005000:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005002:	69b9      	ldr	r1, [r7, #24]
 8005004:	69fa      	ldr	r2, [r7, #28]
 8005006:	e841 2300 	strex	r3, r2, [r1]
 800500a:	617b      	str	r3, [r7, #20]
   return(result);
 800500c:	697b      	ldr	r3, [r7, #20]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d1e4      	bne.n	8004fdc <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2202      	movs	r2, #2
 8005016:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005018:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800501c:	4619      	mov	r1, r3
 800501e:	6878      	ldr	r0, [r7, #4]
 8005020:	f000 f85c 	bl	80050dc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005024:	e03f      	b.n	80050a6 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005026:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800502a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800502e:	2b00      	cmp	r3, #0
 8005030:	d00e      	beq.n	8005050 <HAL_UART_IRQHandler+0x5a8>
 8005032:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005036:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800503a:	2b00      	cmp	r3, #0
 800503c:	d008      	beq.n	8005050 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005046:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005048:	6878      	ldr	r0, [r7, #4]
 800504a:	f000 ffe9 	bl	8006020 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800504e:	e02d      	b.n	80050ac <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005050:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005054:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005058:	2b00      	cmp	r3, #0
 800505a:	d00e      	beq.n	800507a <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800505c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005060:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005064:	2b00      	cmp	r3, #0
 8005066:	d008      	beq.n	800507a <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800506c:	2b00      	cmp	r3, #0
 800506e:	d01c      	beq.n	80050aa <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005074:	6878      	ldr	r0, [r7, #4]
 8005076:	4798      	blx	r3
    }
    return;
 8005078:	e017      	b.n	80050aa <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800507a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800507e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005082:	2b00      	cmp	r3, #0
 8005084:	d012      	beq.n	80050ac <HAL_UART_IRQHandler+0x604>
 8005086:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800508a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800508e:	2b00      	cmp	r3, #0
 8005090:	d00c      	beq.n	80050ac <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8005092:	6878      	ldr	r0, [r7, #4]
 8005094:	f000 fdde 	bl	8005c54 <UART_EndTransmit_IT>
    return;
 8005098:	e008      	b.n	80050ac <HAL_UART_IRQHandler+0x604>
      return;
 800509a:	bf00      	nop
 800509c:	e006      	b.n	80050ac <HAL_UART_IRQHandler+0x604>
    return;
 800509e:	bf00      	nop
 80050a0:	e004      	b.n	80050ac <HAL_UART_IRQHandler+0x604>
      return;
 80050a2:	bf00      	nop
 80050a4:	e002      	b.n	80050ac <HAL_UART_IRQHandler+0x604>
      return;
 80050a6:	bf00      	nop
 80050a8:	e000      	b.n	80050ac <HAL_UART_IRQHandler+0x604>
    return;
 80050aa:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80050ac:	37e8      	adds	r7, #232	@ 0xe8
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bd80      	pop	{r7, pc}
 80050b2:	bf00      	nop

080050b4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80050b4:	b480      	push	{r7}
 80050b6:	b083      	sub	sp, #12
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80050bc:	bf00      	nop
 80050be:	370c      	adds	r7, #12
 80050c0:	46bd      	mov	sp, r7
 80050c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c6:	4770      	bx	lr

080050c8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80050c8:	b480      	push	{r7}
 80050ca:	b083      	sub	sp, #12
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80050d0:	bf00      	nop
 80050d2:	370c      	adds	r7, #12
 80050d4:	46bd      	mov	sp, r7
 80050d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050da:	4770      	bx	lr

080050dc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80050dc:	b480      	push	{r7}
 80050de:	b083      	sub	sp, #12
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
 80050e4:	460b      	mov	r3, r1
 80050e6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80050e8:	bf00      	nop
 80050ea:	370c      	adds	r7, #12
 80050ec:	46bd      	mov	sp, r7
 80050ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f2:	4770      	bx	lr

080050f4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80050f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80050f8:	b08a      	sub	sp, #40	@ 0x28
 80050fa:	af00      	add	r7, sp, #0
 80050fc:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80050fe:	2300      	movs	r3, #0
 8005100:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	689a      	ldr	r2, [r3, #8]
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	691b      	ldr	r3, [r3, #16]
 800510c:	431a      	orrs	r2, r3
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	695b      	ldr	r3, [r3, #20]
 8005112:	431a      	orrs	r2, r3
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	69db      	ldr	r3, [r3, #28]
 8005118:	4313      	orrs	r3, r2
 800511a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	681a      	ldr	r2, [r3, #0]
 8005122:	4ba4      	ldr	r3, [pc, #656]	@ (80053b4 <UART_SetConfig+0x2c0>)
 8005124:	4013      	ands	r3, r2
 8005126:	68fa      	ldr	r2, [r7, #12]
 8005128:	6812      	ldr	r2, [r2, #0]
 800512a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800512c:	430b      	orrs	r3, r1
 800512e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	68da      	ldr	r2, [r3, #12]
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	430a      	orrs	r2, r1
 8005144:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	699b      	ldr	r3, [r3, #24]
 800514a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4a99      	ldr	r2, [pc, #612]	@ (80053b8 <UART_SetConfig+0x2c4>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d004      	beq.n	8005160 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	6a1b      	ldr	r3, [r3, #32]
 800515a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800515c:	4313      	orrs	r3, r2
 800515e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	689b      	ldr	r3, [r3, #8]
 8005166:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005170:	430a      	orrs	r2, r1
 8005172:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4a90      	ldr	r2, [pc, #576]	@ (80053bc <UART_SetConfig+0x2c8>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d126      	bne.n	80051cc <UART_SetConfig+0xd8>
 800517e:	4b90      	ldr	r3, [pc, #576]	@ (80053c0 <UART_SetConfig+0x2cc>)
 8005180:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005184:	f003 0303 	and.w	r3, r3, #3
 8005188:	2b03      	cmp	r3, #3
 800518a:	d81b      	bhi.n	80051c4 <UART_SetConfig+0xd0>
 800518c:	a201      	add	r2, pc, #4	@ (adr r2, 8005194 <UART_SetConfig+0xa0>)
 800518e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005192:	bf00      	nop
 8005194:	080051a5 	.word	0x080051a5
 8005198:	080051b5 	.word	0x080051b5
 800519c:	080051ad 	.word	0x080051ad
 80051a0:	080051bd 	.word	0x080051bd
 80051a4:	2301      	movs	r3, #1
 80051a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051aa:	e116      	b.n	80053da <UART_SetConfig+0x2e6>
 80051ac:	2302      	movs	r3, #2
 80051ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051b2:	e112      	b.n	80053da <UART_SetConfig+0x2e6>
 80051b4:	2304      	movs	r3, #4
 80051b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051ba:	e10e      	b.n	80053da <UART_SetConfig+0x2e6>
 80051bc:	2308      	movs	r3, #8
 80051be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051c2:	e10a      	b.n	80053da <UART_SetConfig+0x2e6>
 80051c4:	2310      	movs	r3, #16
 80051c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051ca:	e106      	b.n	80053da <UART_SetConfig+0x2e6>
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	4a7c      	ldr	r2, [pc, #496]	@ (80053c4 <UART_SetConfig+0x2d0>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d138      	bne.n	8005248 <UART_SetConfig+0x154>
 80051d6:	4b7a      	ldr	r3, [pc, #488]	@ (80053c0 <UART_SetConfig+0x2cc>)
 80051d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051dc:	f003 030c 	and.w	r3, r3, #12
 80051e0:	2b0c      	cmp	r3, #12
 80051e2:	d82d      	bhi.n	8005240 <UART_SetConfig+0x14c>
 80051e4:	a201      	add	r2, pc, #4	@ (adr r2, 80051ec <UART_SetConfig+0xf8>)
 80051e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051ea:	bf00      	nop
 80051ec:	08005221 	.word	0x08005221
 80051f0:	08005241 	.word	0x08005241
 80051f4:	08005241 	.word	0x08005241
 80051f8:	08005241 	.word	0x08005241
 80051fc:	08005231 	.word	0x08005231
 8005200:	08005241 	.word	0x08005241
 8005204:	08005241 	.word	0x08005241
 8005208:	08005241 	.word	0x08005241
 800520c:	08005229 	.word	0x08005229
 8005210:	08005241 	.word	0x08005241
 8005214:	08005241 	.word	0x08005241
 8005218:	08005241 	.word	0x08005241
 800521c:	08005239 	.word	0x08005239
 8005220:	2300      	movs	r3, #0
 8005222:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005226:	e0d8      	b.n	80053da <UART_SetConfig+0x2e6>
 8005228:	2302      	movs	r3, #2
 800522a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800522e:	e0d4      	b.n	80053da <UART_SetConfig+0x2e6>
 8005230:	2304      	movs	r3, #4
 8005232:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005236:	e0d0      	b.n	80053da <UART_SetConfig+0x2e6>
 8005238:	2308      	movs	r3, #8
 800523a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800523e:	e0cc      	b.n	80053da <UART_SetConfig+0x2e6>
 8005240:	2310      	movs	r3, #16
 8005242:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005246:	e0c8      	b.n	80053da <UART_SetConfig+0x2e6>
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	4a5e      	ldr	r2, [pc, #376]	@ (80053c8 <UART_SetConfig+0x2d4>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d125      	bne.n	800529e <UART_SetConfig+0x1aa>
 8005252:	4b5b      	ldr	r3, [pc, #364]	@ (80053c0 <UART_SetConfig+0x2cc>)
 8005254:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005258:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800525c:	2b30      	cmp	r3, #48	@ 0x30
 800525e:	d016      	beq.n	800528e <UART_SetConfig+0x19a>
 8005260:	2b30      	cmp	r3, #48	@ 0x30
 8005262:	d818      	bhi.n	8005296 <UART_SetConfig+0x1a2>
 8005264:	2b20      	cmp	r3, #32
 8005266:	d00a      	beq.n	800527e <UART_SetConfig+0x18a>
 8005268:	2b20      	cmp	r3, #32
 800526a:	d814      	bhi.n	8005296 <UART_SetConfig+0x1a2>
 800526c:	2b00      	cmp	r3, #0
 800526e:	d002      	beq.n	8005276 <UART_SetConfig+0x182>
 8005270:	2b10      	cmp	r3, #16
 8005272:	d008      	beq.n	8005286 <UART_SetConfig+0x192>
 8005274:	e00f      	b.n	8005296 <UART_SetConfig+0x1a2>
 8005276:	2300      	movs	r3, #0
 8005278:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800527c:	e0ad      	b.n	80053da <UART_SetConfig+0x2e6>
 800527e:	2302      	movs	r3, #2
 8005280:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005284:	e0a9      	b.n	80053da <UART_SetConfig+0x2e6>
 8005286:	2304      	movs	r3, #4
 8005288:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800528c:	e0a5      	b.n	80053da <UART_SetConfig+0x2e6>
 800528e:	2308      	movs	r3, #8
 8005290:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005294:	e0a1      	b.n	80053da <UART_SetConfig+0x2e6>
 8005296:	2310      	movs	r3, #16
 8005298:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800529c:	e09d      	b.n	80053da <UART_SetConfig+0x2e6>
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	4a4a      	ldr	r2, [pc, #296]	@ (80053cc <UART_SetConfig+0x2d8>)
 80052a4:	4293      	cmp	r3, r2
 80052a6:	d125      	bne.n	80052f4 <UART_SetConfig+0x200>
 80052a8:	4b45      	ldr	r3, [pc, #276]	@ (80053c0 <UART_SetConfig+0x2cc>)
 80052aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052ae:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80052b2:	2bc0      	cmp	r3, #192	@ 0xc0
 80052b4:	d016      	beq.n	80052e4 <UART_SetConfig+0x1f0>
 80052b6:	2bc0      	cmp	r3, #192	@ 0xc0
 80052b8:	d818      	bhi.n	80052ec <UART_SetConfig+0x1f8>
 80052ba:	2b80      	cmp	r3, #128	@ 0x80
 80052bc:	d00a      	beq.n	80052d4 <UART_SetConfig+0x1e0>
 80052be:	2b80      	cmp	r3, #128	@ 0x80
 80052c0:	d814      	bhi.n	80052ec <UART_SetConfig+0x1f8>
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d002      	beq.n	80052cc <UART_SetConfig+0x1d8>
 80052c6:	2b40      	cmp	r3, #64	@ 0x40
 80052c8:	d008      	beq.n	80052dc <UART_SetConfig+0x1e8>
 80052ca:	e00f      	b.n	80052ec <UART_SetConfig+0x1f8>
 80052cc:	2300      	movs	r3, #0
 80052ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052d2:	e082      	b.n	80053da <UART_SetConfig+0x2e6>
 80052d4:	2302      	movs	r3, #2
 80052d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052da:	e07e      	b.n	80053da <UART_SetConfig+0x2e6>
 80052dc:	2304      	movs	r3, #4
 80052de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052e2:	e07a      	b.n	80053da <UART_SetConfig+0x2e6>
 80052e4:	2308      	movs	r3, #8
 80052e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052ea:	e076      	b.n	80053da <UART_SetConfig+0x2e6>
 80052ec:	2310      	movs	r3, #16
 80052ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052f2:	e072      	b.n	80053da <UART_SetConfig+0x2e6>
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	4a35      	ldr	r2, [pc, #212]	@ (80053d0 <UART_SetConfig+0x2dc>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d12a      	bne.n	8005354 <UART_SetConfig+0x260>
 80052fe:	4b30      	ldr	r3, [pc, #192]	@ (80053c0 <UART_SetConfig+0x2cc>)
 8005300:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005304:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005308:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800530c:	d01a      	beq.n	8005344 <UART_SetConfig+0x250>
 800530e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005312:	d81b      	bhi.n	800534c <UART_SetConfig+0x258>
 8005314:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005318:	d00c      	beq.n	8005334 <UART_SetConfig+0x240>
 800531a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800531e:	d815      	bhi.n	800534c <UART_SetConfig+0x258>
 8005320:	2b00      	cmp	r3, #0
 8005322:	d003      	beq.n	800532c <UART_SetConfig+0x238>
 8005324:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005328:	d008      	beq.n	800533c <UART_SetConfig+0x248>
 800532a:	e00f      	b.n	800534c <UART_SetConfig+0x258>
 800532c:	2300      	movs	r3, #0
 800532e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005332:	e052      	b.n	80053da <UART_SetConfig+0x2e6>
 8005334:	2302      	movs	r3, #2
 8005336:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800533a:	e04e      	b.n	80053da <UART_SetConfig+0x2e6>
 800533c:	2304      	movs	r3, #4
 800533e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005342:	e04a      	b.n	80053da <UART_SetConfig+0x2e6>
 8005344:	2308      	movs	r3, #8
 8005346:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800534a:	e046      	b.n	80053da <UART_SetConfig+0x2e6>
 800534c:	2310      	movs	r3, #16
 800534e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005352:	e042      	b.n	80053da <UART_SetConfig+0x2e6>
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	4a17      	ldr	r2, [pc, #92]	@ (80053b8 <UART_SetConfig+0x2c4>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d13a      	bne.n	80053d4 <UART_SetConfig+0x2e0>
 800535e:	4b18      	ldr	r3, [pc, #96]	@ (80053c0 <UART_SetConfig+0x2cc>)
 8005360:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005364:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005368:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800536c:	d01a      	beq.n	80053a4 <UART_SetConfig+0x2b0>
 800536e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005372:	d81b      	bhi.n	80053ac <UART_SetConfig+0x2b8>
 8005374:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005378:	d00c      	beq.n	8005394 <UART_SetConfig+0x2a0>
 800537a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800537e:	d815      	bhi.n	80053ac <UART_SetConfig+0x2b8>
 8005380:	2b00      	cmp	r3, #0
 8005382:	d003      	beq.n	800538c <UART_SetConfig+0x298>
 8005384:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005388:	d008      	beq.n	800539c <UART_SetConfig+0x2a8>
 800538a:	e00f      	b.n	80053ac <UART_SetConfig+0x2b8>
 800538c:	2300      	movs	r3, #0
 800538e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005392:	e022      	b.n	80053da <UART_SetConfig+0x2e6>
 8005394:	2302      	movs	r3, #2
 8005396:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800539a:	e01e      	b.n	80053da <UART_SetConfig+0x2e6>
 800539c:	2304      	movs	r3, #4
 800539e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053a2:	e01a      	b.n	80053da <UART_SetConfig+0x2e6>
 80053a4:	2308      	movs	r3, #8
 80053a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053aa:	e016      	b.n	80053da <UART_SetConfig+0x2e6>
 80053ac:	2310      	movs	r3, #16
 80053ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053b2:	e012      	b.n	80053da <UART_SetConfig+0x2e6>
 80053b4:	efff69f3 	.word	0xefff69f3
 80053b8:	40008000 	.word	0x40008000
 80053bc:	40013800 	.word	0x40013800
 80053c0:	40021000 	.word	0x40021000
 80053c4:	40004400 	.word	0x40004400
 80053c8:	40004800 	.word	0x40004800
 80053cc:	40004c00 	.word	0x40004c00
 80053d0:	40005000 	.word	0x40005000
 80053d4:	2310      	movs	r3, #16
 80053d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	4a9f      	ldr	r2, [pc, #636]	@ (800565c <UART_SetConfig+0x568>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d17a      	bne.n	80054da <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80053e4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80053e8:	2b08      	cmp	r3, #8
 80053ea:	d824      	bhi.n	8005436 <UART_SetConfig+0x342>
 80053ec:	a201      	add	r2, pc, #4	@ (adr r2, 80053f4 <UART_SetConfig+0x300>)
 80053ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053f2:	bf00      	nop
 80053f4:	08005419 	.word	0x08005419
 80053f8:	08005437 	.word	0x08005437
 80053fc:	08005421 	.word	0x08005421
 8005400:	08005437 	.word	0x08005437
 8005404:	08005427 	.word	0x08005427
 8005408:	08005437 	.word	0x08005437
 800540c:	08005437 	.word	0x08005437
 8005410:	08005437 	.word	0x08005437
 8005414:	0800542f 	.word	0x0800542f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005418:	f7fe fcda 	bl	8003dd0 <HAL_RCC_GetPCLK1Freq>
 800541c:	61f8      	str	r0, [r7, #28]
        break;
 800541e:	e010      	b.n	8005442 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005420:	4b8f      	ldr	r3, [pc, #572]	@ (8005660 <UART_SetConfig+0x56c>)
 8005422:	61fb      	str	r3, [r7, #28]
        break;
 8005424:	e00d      	b.n	8005442 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005426:	f7fe fc3b 	bl	8003ca0 <HAL_RCC_GetSysClockFreq>
 800542a:	61f8      	str	r0, [r7, #28]
        break;
 800542c:	e009      	b.n	8005442 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800542e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005432:	61fb      	str	r3, [r7, #28]
        break;
 8005434:	e005      	b.n	8005442 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005436:	2300      	movs	r3, #0
 8005438:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800543a:	2301      	movs	r3, #1
 800543c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005440:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005442:	69fb      	ldr	r3, [r7, #28]
 8005444:	2b00      	cmp	r3, #0
 8005446:	f000 80fb 	beq.w	8005640 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	685a      	ldr	r2, [r3, #4]
 800544e:	4613      	mov	r3, r2
 8005450:	005b      	lsls	r3, r3, #1
 8005452:	4413      	add	r3, r2
 8005454:	69fa      	ldr	r2, [r7, #28]
 8005456:	429a      	cmp	r2, r3
 8005458:	d305      	bcc.n	8005466 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	685b      	ldr	r3, [r3, #4]
 800545e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005460:	69fa      	ldr	r2, [r7, #28]
 8005462:	429a      	cmp	r2, r3
 8005464:	d903      	bls.n	800546e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005466:	2301      	movs	r3, #1
 8005468:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800546c:	e0e8      	b.n	8005640 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800546e:	69fb      	ldr	r3, [r7, #28]
 8005470:	2200      	movs	r2, #0
 8005472:	461c      	mov	r4, r3
 8005474:	4615      	mov	r5, r2
 8005476:	f04f 0200 	mov.w	r2, #0
 800547a:	f04f 0300 	mov.w	r3, #0
 800547e:	022b      	lsls	r3, r5, #8
 8005480:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005484:	0222      	lsls	r2, r4, #8
 8005486:	68f9      	ldr	r1, [r7, #12]
 8005488:	6849      	ldr	r1, [r1, #4]
 800548a:	0849      	lsrs	r1, r1, #1
 800548c:	2000      	movs	r0, #0
 800548e:	4688      	mov	r8, r1
 8005490:	4681      	mov	r9, r0
 8005492:	eb12 0a08 	adds.w	sl, r2, r8
 8005496:	eb43 0b09 	adc.w	fp, r3, r9
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	685b      	ldr	r3, [r3, #4]
 800549e:	2200      	movs	r2, #0
 80054a0:	603b      	str	r3, [r7, #0]
 80054a2:	607a      	str	r2, [r7, #4]
 80054a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80054a8:	4650      	mov	r0, sl
 80054aa:	4659      	mov	r1, fp
 80054ac:	f7fa fee8 	bl	8000280 <__aeabi_uldivmod>
 80054b0:	4602      	mov	r2, r0
 80054b2:	460b      	mov	r3, r1
 80054b4:	4613      	mov	r3, r2
 80054b6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80054b8:	69bb      	ldr	r3, [r7, #24]
 80054ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80054be:	d308      	bcc.n	80054d2 <UART_SetConfig+0x3de>
 80054c0:	69bb      	ldr	r3, [r7, #24]
 80054c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80054c6:	d204      	bcs.n	80054d2 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	69ba      	ldr	r2, [r7, #24]
 80054ce:	60da      	str	r2, [r3, #12]
 80054d0:	e0b6      	b.n	8005640 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80054d2:	2301      	movs	r3, #1
 80054d4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80054d8:	e0b2      	b.n	8005640 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	69db      	ldr	r3, [r3, #28]
 80054de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80054e2:	d15e      	bne.n	80055a2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80054e4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80054e8:	2b08      	cmp	r3, #8
 80054ea:	d828      	bhi.n	800553e <UART_SetConfig+0x44a>
 80054ec:	a201      	add	r2, pc, #4	@ (adr r2, 80054f4 <UART_SetConfig+0x400>)
 80054ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054f2:	bf00      	nop
 80054f4:	08005519 	.word	0x08005519
 80054f8:	08005521 	.word	0x08005521
 80054fc:	08005529 	.word	0x08005529
 8005500:	0800553f 	.word	0x0800553f
 8005504:	0800552f 	.word	0x0800552f
 8005508:	0800553f 	.word	0x0800553f
 800550c:	0800553f 	.word	0x0800553f
 8005510:	0800553f 	.word	0x0800553f
 8005514:	08005537 	.word	0x08005537
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005518:	f7fe fc5a 	bl	8003dd0 <HAL_RCC_GetPCLK1Freq>
 800551c:	61f8      	str	r0, [r7, #28]
        break;
 800551e:	e014      	b.n	800554a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005520:	f7fe fc6c 	bl	8003dfc <HAL_RCC_GetPCLK2Freq>
 8005524:	61f8      	str	r0, [r7, #28]
        break;
 8005526:	e010      	b.n	800554a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005528:	4b4d      	ldr	r3, [pc, #308]	@ (8005660 <UART_SetConfig+0x56c>)
 800552a:	61fb      	str	r3, [r7, #28]
        break;
 800552c:	e00d      	b.n	800554a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800552e:	f7fe fbb7 	bl	8003ca0 <HAL_RCC_GetSysClockFreq>
 8005532:	61f8      	str	r0, [r7, #28]
        break;
 8005534:	e009      	b.n	800554a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005536:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800553a:	61fb      	str	r3, [r7, #28]
        break;
 800553c:	e005      	b.n	800554a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800553e:	2300      	movs	r3, #0
 8005540:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005542:	2301      	movs	r3, #1
 8005544:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005548:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800554a:	69fb      	ldr	r3, [r7, #28]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d077      	beq.n	8005640 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005550:	69fb      	ldr	r3, [r7, #28]
 8005552:	005a      	lsls	r2, r3, #1
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	685b      	ldr	r3, [r3, #4]
 8005558:	085b      	lsrs	r3, r3, #1
 800555a:	441a      	add	r2, r3
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	fbb2 f3f3 	udiv	r3, r2, r3
 8005564:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005566:	69bb      	ldr	r3, [r7, #24]
 8005568:	2b0f      	cmp	r3, #15
 800556a:	d916      	bls.n	800559a <UART_SetConfig+0x4a6>
 800556c:	69bb      	ldr	r3, [r7, #24]
 800556e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005572:	d212      	bcs.n	800559a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005574:	69bb      	ldr	r3, [r7, #24]
 8005576:	b29b      	uxth	r3, r3
 8005578:	f023 030f 	bic.w	r3, r3, #15
 800557c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800557e:	69bb      	ldr	r3, [r7, #24]
 8005580:	085b      	lsrs	r3, r3, #1
 8005582:	b29b      	uxth	r3, r3
 8005584:	f003 0307 	and.w	r3, r3, #7
 8005588:	b29a      	uxth	r2, r3
 800558a:	8afb      	ldrh	r3, [r7, #22]
 800558c:	4313      	orrs	r3, r2
 800558e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	8afa      	ldrh	r2, [r7, #22]
 8005596:	60da      	str	r2, [r3, #12]
 8005598:	e052      	b.n	8005640 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800559a:	2301      	movs	r3, #1
 800559c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80055a0:	e04e      	b.n	8005640 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80055a2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80055a6:	2b08      	cmp	r3, #8
 80055a8:	d827      	bhi.n	80055fa <UART_SetConfig+0x506>
 80055aa:	a201      	add	r2, pc, #4	@ (adr r2, 80055b0 <UART_SetConfig+0x4bc>)
 80055ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055b0:	080055d5 	.word	0x080055d5
 80055b4:	080055dd 	.word	0x080055dd
 80055b8:	080055e5 	.word	0x080055e5
 80055bc:	080055fb 	.word	0x080055fb
 80055c0:	080055eb 	.word	0x080055eb
 80055c4:	080055fb 	.word	0x080055fb
 80055c8:	080055fb 	.word	0x080055fb
 80055cc:	080055fb 	.word	0x080055fb
 80055d0:	080055f3 	.word	0x080055f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80055d4:	f7fe fbfc 	bl	8003dd0 <HAL_RCC_GetPCLK1Freq>
 80055d8:	61f8      	str	r0, [r7, #28]
        break;
 80055da:	e014      	b.n	8005606 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80055dc:	f7fe fc0e 	bl	8003dfc <HAL_RCC_GetPCLK2Freq>
 80055e0:	61f8      	str	r0, [r7, #28]
        break;
 80055e2:	e010      	b.n	8005606 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80055e4:	4b1e      	ldr	r3, [pc, #120]	@ (8005660 <UART_SetConfig+0x56c>)
 80055e6:	61fb      	str	r3, [r7, #28]
        break;
 80055e8:	e00d      	b.n	8005606 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80055ea:	f7fe fb59 	bl	8003ca0 <HAL_RCC_GetSysClockFreq>
 80055ee:	61f8      	str	r0, [r7, #28]
        break;
 80055f0:	e009      	b.n	8005606 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80055f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80055f6:	61fb      	str	r3, [r7, #28]
        break;
 80055f8:	e005      	b.n	8005606 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80055fa:	2300      	movs	r3, #0
 80055fc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80055fe:	2301      	movs	r3, #1
 8005600:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005604:	bf00      	nop
    }

    if (pclk != 0U)
 8005606:	69fb      	ldr	r3, [r7, #28]
 8005608:	2b00      	cmp	r3, #0
 800560a:	d019      	beq.n	8005640 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	085a      	lsrs	r2, r3, #1
 8005612:	69fb      	ldr	r3, [r7, #28]
 8005614:	441a      	add	r2, r3
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	685b      	ldr	r3, [r3, #4]
 800561a:	fbb2 f3f3 	udiv	r3, r2, r3
 800561e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005620:	69bb      	ldr	r3, [r7, #24]
 8005622:	2b0f      	cmp	r3, #15
 8005624:	d909      	bls.n	800563a <UART_SetConfig+0x546>
 8005626:	69bb      	ldr	r3, [r7, #24]
 8005628:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800562c:	d205      	bcs.n	800563a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800562e:	69bb      	ldr	r3, [r7, #24]
 8005630:	b29a      	uxth	r2, r3
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	60da      	str	r2, [r3, #12]
 8005638:	e002      	b.n	8005640 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800563a:	2301      	movs	r3, #1
 800563c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	2200      	movs	r2, #0
 8005644:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	2200      	movs	r2, #0
 800564a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800564c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005650:	4618      	mov	r0, r3
 8005652:	3728      	adds	r7, #40	@ 0x28
 8005654:	46bd      	mov	sp, r7
 8005656:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800565a:	bf00      	nop
 800565c:	40008000 	.word	0x40008000
 8005660:	00f42400 	.word	0x00f42400

08005664 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005664:	b480      	push	{r7}
 8005666:	b083      	sub	sp, #12
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005670:	f003 0308 	and.w	r3, r3, #8
 8005674:	2b00      	cmp	r3, #0
 8005676:	d00a      	beq.n	800568e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	430a      	orrs	r2, r1
 800568c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005692:	f003 0301 	and.w	r3, r3, #1
 8005696:	2b00      	cmp	r3, #0
 8005698:	d00a      	beq.n	80056b0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	430a      	orrs	r2, r1
 80056ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056b4:	f003 0302 	and.w	r3, r3, #2
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d00a      	beq.n	80056d2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	685b      	ldr	r3, [r3, #4]
 80056c2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	430a      	orrs	r2, r1
 80056d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056d6:	f003 0304 	and.w	r3, r3, #4
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d00a      	beq.n	80056f4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	685b      	ldr	r3, [r3, #4]
 80056e4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	430a      	orrs	r2, r1
 80056f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056f8:	f003 0310 	and.w	r3, r3, #16
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d00a      	beq.n	8005716 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	689b      	ldr	r3, [r3, #8]
 8005706:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	430a      	orrs	r2, r1
 8005714:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800571a:	f003 0320 	and.w	r3, r3, #32
 800571e:	2b00      	cmp	r3, #0
 8005720:	d00a      	beq.n	8005738 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	689b      	ldr	r3, [r3, #8]
 8005728:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	430a      	orrs	r2, r1
 8005736:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800573c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005740:	2b00      	cmp	r3, #0
 8005742:	d01a      	beq.n	800577a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	685b      	ldr	r3, [r3, #4]
 800574a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	430a      	orrs	r2, r1
 8005758:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800575e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005762:	d10a      	bne.n	800577a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	685b      	ldr	r3, [r3, #4]
 800576a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	430a      	orrs	r2, r1
 8005778:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800577e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005782:	2b00      	cmp	r3, #0
 8005784:	d00a      	beq.n	800579c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	685b      	ldr	r3, [r3, #4]
 800578c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	430a      	orrs	r2, r1
 800579a:	605a      	str	r2, [r3, #4]
  }
}
 800579c:	bf00      	nop
 800579e:	370c      	adds	r7, #12
 80057a0:	46bd      	mov	sp, r7
 80057a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a6:	4770      	bx	lr

080057a8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b098      	sub	sp, #96	@ 0x60
 80057ac:	af02      	add	r7, sp, #8
 80057ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2200      	movs	r2, #0
 80057b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80057b8:	f7fb fc30 	bl	800101c <HAL_GetTick>
 80057bc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f003 0308 	and.w	r3, r3, #8
 80057c8:	2b08      	cmp	r3, #8
 80057ca:	d12e      	bne.n	800582a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80057cc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80057d0:	9300      	str	r3, [sp, #0]
 80057d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80057d4:	2200      	movs	r2, #0
 80057d6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80057da:	6878      	ldr	r0, [r7, #4]
 80057dc:	f000 f88c 	bl	80058f8 <UART_WaitOnFlagUntilTimeout>
 80057e0:	4603      	mov	r3, r0
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d021      	beq.n	800582a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057ee:	e853 3f00 	ldrex	r3, [r3]
 80057f2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80057f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80057fa:	653b      	str	r3, [r7, #80]	@ 0x50
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	461a      	mov	r2, r3
 8005802:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005804:	647b      	str	r3, [r7, #68]	@ 0x44
 8005806:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005808:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800580a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800580c:	e841 2300 	strex	r3, r2, [r1]
 8005810:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005812:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005814:	2b00      	cmp	r3, #0
 8005816:	d1e6      	bne.n	80057e6 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2220      	movs	r2, #32
 800581c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2200      	movs	r2, #0
 8005822:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005826:	2303      	movs	r3, #3
 8005828:	e062      	b.n	80058f0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f003 0304 	and.w	r3, r3, #4
 8005834:	2b04      	cmp	r3, #4
 8005836:	d149      	bne.n	80058cc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005838:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800583c:	9300      	str	r3, [sp, #0]
 800583e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005840:	2200      	movs	r2, #0
 8005842:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005846:	6878      	ldr	r0, [r7, #4]
 8005848:	f000 f856 	bl	80058f8 <UART_WaitOnFlagUntilTimeout>
 800584c:	4603      	mov	r3, r0
 800584e:	2b00      	cmp	r3, #0
 8005850:	d03c      	beq.n	80058cc <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800585a:	e853 3f00 	ldrex	r3, [r3]
 800585e:	623b      	str	r3, [r7, #32]
   return(result);
 8005860:	6a3b      	ldr	r3, [r7, #32]
 8005862:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005866:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	461a      	mov	r2, r3
 800586e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005870:	633b      	str	r3, [r7, #48]	@ 0x30
 8005872:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005874:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005876:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005878:	e841 2300 	strex	r3, r2, [r1]
 800587c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800587e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005880:	2b00      	cmp	r3, #0
 8005882:	d1e6      	bne.n	8005852 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	3308      	adds	r3, #8
 800588a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800588c:	693b      	ldr	r3, [r7, #16]
 800588e:	e853 3f00 	ldrex	r3, [r3]
 8005892:	60fb      	str	r3, [r7, #12]
   return(result);
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	f023 0301 	bic.w	r3, r3, #1
 800589a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	3308      	adds	r3, #8
 80058a2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80058a4:	61fa      	str	r2, [r7, #28]
 80058a6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058a8:	69b9      	ldr	r1, [r7, #24]
 80058aa:	69fa      	ldr	r2, [r7, #28]
 80058ac:	e841 2300 	strex	r3, r2, [r1]
 80058b0:	617b      	str	r3, [r7, #20]
   return(result);
 80058b2:	697b      	ldr	r3, [r7, #20]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d1e5      	bne.n	8005884 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2220      	movs	r2, #32
 80058bc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2200      	movs	r2, #0
 80058c4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80058c8:	2303      	movs	r3, #3
 80058ca:	e011      	b.n	80058f0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2220      	movs	r2, #32
 80058d0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2220      	movs	r2, #32
 80058d6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2200      	movs	r2, #0
 80058de:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2200      	movs	r2, #0
 80058e4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	2200      	movs	r2, #0
 80058ea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80058ee:	2300      	movs	r3, #0
}
 80058f0:	4618      	mov	r0, r3
 80058f2:	3758      	adds	r7, #88	@ 0x58
 80058f4:	46bd      	mov	sp, r7
 80058f6:	bd80      	pop	{r7, pc}

080058f8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b084      	sub	sp, #16
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	60f8      	str	r0, [r7, #12]
 8005900:	60b9      	str	r1, [r7, #8]
 8005902:	603b      	str	r3, [r7, #0]
 8005904:	4613      	mov	r3, r2
 8005906:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005908:	e04f      	b.n	80059aa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800590a:	69bb      	ldr	r3, [r7, #24]
 800590c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005910:	d04b      	beq.n	80059aa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005912:	f7fb fb83 	bl	800101c <HAL_GetTick>
 8005916:	4602      	mov	r2, r0
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	1ad3      	subs	r3, r2, r3
 800591c:	69ba      	ldr	r2, [r7, #24]
 800591e:	429a      	cmp	r2, r3
 8005920:	d302      	bcc.n	8005928 <UART_WaitOnFlagUntilTimeout+0x30>
 8005922:	69bb      	ldr	r3, [r7, #24]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d101      	bne.n	800592c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005928:	2303      	movs	r3, #3
 800592a:	e04e      	b.n	80059ca <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f003 0304 	and.w	r3, r3, #4
 8005936:	2b00      	cmp	r3, #0
 8005938:	d037      	beq.n	80059aa <UART_WaitOnFlagUntilTimeout+0xb2>
 800593a:	68bb      	ldr	r3, [r7, #8]
 800593c:	2b80      	cmp	r3, #128	@ 0x80
 800593e:	d034      	beq.n	80059aa <UART_WaitOnFlagUntilTimeout+0xb2>
 8005940:	68bb      	ldr	r3, [r7, #8]
 8005942:	2b40      	cmp	r3, #64	@ 0x40
 8005944:	d031      	beq.n	80059aa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	69db      	ldr	r3, [r3, #28]
 800594c:	f003 0308 	and.w	r3, r3, #8
 8005950:	2b08      	cmp	r3, #8
 8005952:	d110      	bne.n	8005976 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	2208      	movs	r2, #8
 800595a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800595c:	68f8      	ldr	r0, [r7, #12]
 800595e:	f000 f8ff 	bl	8005b60 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	2208      	movs	r2, #8
 8005966:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	2200      	movs	r2, #0
 800596e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005972:	2301      	movs	r3, #1
 8005974:	e029      	b.n	80059ca <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	69db      	ldr	r3, [r3, #28]
 800597c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005980:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005984:	d111      	bne.n	80059aa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800598e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005990:	68f8      	ldr	r0, [r7, #12]
 8005992:	f000 f8e5 	bl	8005b60 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	2220      	movs	r2, #32
 800599a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	2200      	movs	r2, #0
 80059a2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80059a6:	2303      	movs	r3, #3
 80059a8:	e00f      	b.n	80059ca <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	69da      	ldr	r2, [r3, #28]
 80059b0:	68bb      	ldr	r3, [r7, #8]
 80059b2:	4013      	ands	r3, r2
 80059b4:	68ba      	ldr	r2, [r7, #8]
 80059b6:	429a      	cmp	r2, r3
 80059b8:	bf0c      	ite	eq
 80059ba:	2301      	moveq	r3, #1
 80059bc:	2300      	movne	r3, #0
 80059be:	b2db      	uxtb	r3, r3
 80059c0:	461a      	mov	r2, r3
 80059c2:	79fb      	ldrb	r3, [r7, #7]
 80059c4:	429a      	cmp	r2, r3
 80059c6:	d0a0      	beq.n	800590a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80059c8:	2300      	movs	r3, #0
}
 80059ca:	4618      	mov	r0, r3
 80059cc:	3710      	adds	r7, #16
 80059ce:	46bd      	mov	sp, r7
 80059d0:	bd80      	pop	{r7, pc}
	...

080059d4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80059d4:	b480      	push	{r7}
 80059d6:	b097      	sub	sp, #92	@ 0x5c
 80059d8:	af00      	add	r7, sp, #0
 80059da:	60f8      	str	r0, [r7, #12]
 80059dc:	60b9      	str	r1, [r7, #8]
 80059de:	4613      	mov	r3, r2
 80059e0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	68ba      	ldr	r2, [r7, #8]
 80059e6:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	88fa      	ldrh	r2, [r7, #6]
 80059ec:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	88fa      	ldrh	r2, [r7, #6]
 80059f4:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	2200      	movs	r2, #0
 80059fc:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	689b      	ldr	r3, [r3, #8]
 8005a02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a06:	d10e      	bne.n	8005a26 <UART_Start_Receive_IT+0x52>
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	691b      	ldr	r3, [r3, #16]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d105      	bne.n	8005a1c <UART_Start_Receive_IT+0x48>
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005a16:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005a1a:	e02d      	b.n	8005a78 <UART_Start_Receive_IT+0xa4>
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	22ff      	movs	r2, #255	@ 0xff
 8005a20:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005a24:	e028      	b.n	8005a78 <UART_Start_Receive_IT+0xa4>
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	689b      	ldr	r3, [r3, #8]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d10d      	bne.n	8005a4a <UART_Start_Receive_IT+0x76>
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	691b      	ldr	r3, [r3, #16]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d104      	bne.n	8005a40 <UART_Start_Receive_IT+0x6c>
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	22ff      	movs	r2, #255	@ 0xff
 8005a3a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005a3e:	e01b      	b.n	8005a78 <UART_Start_Receive_IT+0xa4>
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	227f      	movs	r2, #127	@ 0x7f
 8005a44:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005a48:	e016      	b.n	8005a78 <UART_Start_Receive_IT+0xa4>
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	689b      	ldr	r3, [r3, #8]
 8005a4e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005a52:	d10d      	bne.n	8005a70 <UART_Start_Receive_IT+0x9c>
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	691b      	ldr	r3, [r3, #16]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d104      	bne.n	8005a66 <UART_Start_Receive_IT+0x92>
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	227f      	movs	r2, #127	@ 0x7f
 8005a60:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005a64:	e008      	b.n	8005a78 <UART_Start_Receive_IT+0xa4>
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	223f      	movs	r2, #63	@ 0x3f
 8005a6a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005a6e:	e003      	b.n	8005a78 <UART_Start_Receive_IT+0xa4>
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	2200      	movs	r2, #0
 8005a74:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	2222      	movs	r2, #34	@ 0x22
 8005a84:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	3308      	adds	r3, #8
 8005a8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a92:	e853 3f00 	ldrex	r3, [r3]
 8005a96:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005a98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a9a:	f043 0301 	orr.w	r3, r3, #1
 8005a9e:	657b      	str	r3, [r7, #84]	@ 0x54
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	3308      	adds	r3, #8
 8005aa6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005aa8:	64ba      	str	r2, [r7, #72]	@ 0x48
 8005aaa:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aac:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005aae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ab0:	e841 2300 	strex	r3, r2, [r1]
 8005ab4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8005ab6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d1e5      	bne.n	8005a88 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	689b      	ldr	r3, [r3, #8]
 8005ac0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ac4:	d107      	bne.n	8005ad6 <UART_Start_Receive_IT+0x102>
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	691b      	ldr	r3, [r3, #16]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d103      	bne.n	8005ad6 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	4a21      	ldr	r2, [pc, #132]	@ (8005b58 <UART_Start_Receive_IT+0x184>)
 8005ad2:	669a      	str	r2, [r3, #104]	@ 0x68
 8005ad4:	e002      	b.n	8005adc <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	4a20      	ldr	r2, [pc, #128]	@ (8005b5c <UART_Start_Receive_IT+0x188>)
 8005ada:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	691b      	ldr	r3, [r3, #16]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d019      	beq.n	8005b18 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aec:	e853 3f00 	ldrex	r3, [r3]
 8005af0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005af2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005af4:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8005af8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	461a      	mov	r2, r3
 8005b00:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b02:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b04:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b06:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005b08:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005b0a:	e841 2300 	strex	r3, r2, [r1]
 8005b0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005b10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d1e6      	bne.n	8005ae4 <UART_Start_Receive_IT+0x110>
 8005b16:	e018      	b.n	8005b4a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b1e:	697b      	ldr	r3, [r7, #20]
 8005b20:	e853 3f00 	ldrex	r3, [r3]
 8005b24:	613b      	str	r3, [r7, #16]
   return(result);
 8005b26:	693b      	ldr	r3, [r7, #16]
 8005b28:	f043 0320 	orr.w	r3, r3, #32
 8005b2c:	653b      	str	r3, [r7, #80]	@ 0x50
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	461a      	mov	r2, r3
 8005b34:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005b36:	623b      	str	r3, [r7, #32]
 8005b38:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b3a:	69f9      	ldr	r1, [r7, #28]
 8005b3c:	6a3a      	ldr	r2, [r7, #32]
 8005b3e:	e841 2300 	strex	r3, r2, [r1]
 8005b42:	61bb      	str	r3, [r7, #24]
   return(result);
 8005b44:	69bb      	ldr	r3, [r7, #24]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d1e6      	bne.n	8005b18 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8005b4a:	2300      	movs	r3, #0
}
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	375c      	adds	r7, #92	@ 0x5c
 8005b50:	46bd      	mov	sp, r7
 8005b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b56:	4770      	bx	lr
 8005b58:	08005e65 	.word	0x08005e65
 8005b5c:	08005ca9 	.word	0x08005ca9

08005b60 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b60:	b480      	push	{r7}
 8005b62:	b095      	sub	sp, #84	@ 0x54
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b70:	e853 3f00 	ldrex	r3, [r3]
 8005b74:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005b76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b78:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	461a      	mov	r2, r3
 8005b84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b86:	643b      	str	r3, [r7, #64]	@ 0x40
 8005b88:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b8a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005b8c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005b8e:	e841 2300 	strex	r3, r2, [r1]
 8005b92:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005b94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d1e6      	bne.n	8005b68 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	3308      	adds	r3, #8
 8005ba0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ba2:	6a3b      	ldr	r3, [r7, #32]
 8005ba4:	e853 3f00 	ldrex	r3, [r3]
 8005ba8:	61fb      	str	r3, [r7, #28]
   return(result);
 8005baa:	69fb      	ldr	r3, [r7, #28]
 8005bac:	f023 0301 	bic.w	r3, r3, #1
 8005bb0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	3308      	adds	r3, #8
 8005bb8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005bba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005bbc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bbe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005bc0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005bc2:	e841 2300 	strex	r3, r2, [r1]
 8005bc6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005bc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d1e5      	bne.n	8005b9a <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005bd2:	2b01      	cmp	r3, #1
 8005bd4:	d118      	bne.n	8005c08 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	e853 3f00 	ldrex	r3, [r3]
 8005be2:	60bb      	str	r3, [r7, #8]
   return(result);
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	f023 0310 	bic.w	r3, r3, #16
 8005bea:	647b      	str	r3, [r7, #68]	@ 0x44
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	461a      	mov	r2, r3
 8005bf2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005bf4:	61bb      	str	r3, [r7, #24]
 8005bf6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bf8:	6979      	ldr	r1, [r7, #20]
 8005bfa:	69ba      	ldr	r2, [r7, #24]
 8005bfc:	e841 2300 	strex	r3, r2, [r1]
 8005c00:	613b      	str	r3, [r7, #16]
   return(result);
 8005c02:	693b      	ldr	r3, [r7, #16]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d1e6      	bne.n	8005bd6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2220      	movs	r2, #32
 8005c0c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2200      	movs	r2, #0
 8005c14:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2200      	movs	r2, #0
 8005c1a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005c1c:	bf00      	nop
 8005c1e:	3754      	adds	r7, #84	@ 0x54
 8005c20:	46bd      	mov	sp, r7
 8005c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c26:	4770      	bx	lr

08005c28 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b084      	sub	sp, #16
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c34:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	2200      	movs	r2, #0
 8005c3a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	2200      	movs	r2, #0
 8005c42:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005c46:	68f8      	ldr	r0, [r7, #12]
 8005c48:	f7ff fa3e 	bl	80050c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c4c:	bf00      	nop
 8005c4e:	3710      	adds	r7, #16
 8005c50:	46bd      	mov	sp, r7
 8005c52:	bd80      	pop	{r7, pc}

08005c54 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005c54:	b580      	push	{r7, lr}
 8005c56:	b088      	sub	sp, #32
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	e853 3f00 	ldrex	r3, [r3]
 8005c68:	60bb      	str	r3, [r7, #8]
   return(result);
 8005c6a:	68bb      	ldr	r3, [r7, #8]
 8005c6c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005c70:	61fb      	str	r3, [r7, #28]
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	461a      	mov	r2, r3
 8005c78:	69fb      	ldr	r3, [r7, #28]
 8005c7a:	61bb      	str	r3, [r7, #24]
 8005c7c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c7e:	6979      	ldr	r1, [r7, #20]
 8005c80:	69ba      	ldr	r2, [r7, #24]
 8005c82:	e841 2300 	strex	r3, r2, [r1]
 8005c86:	613b      	str	r3, [r7, #16]
   return(result);
 8005c88:	693b      	ldr	r3, [r7, #16]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d1e6      	bne.n	8005c5c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	2220      	movs	r2, #32
 8005c92:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2200      	movs	r2, #0
 8005c98:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005c9a:	6878      	ldr	r0, [r7, #4]
 8005c9c:	f7ff fa0a 	bl	80050b4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ca0:	bf00      	nop
 8005ca2:	3720      	adds	r7, #32
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	bd80      	pop	{r7, pc}

08005ca8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b09c      	sub	sp, #112	@ 0x70
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005cb6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005cc0:	2b22      	cmp	r3, #34	@ 0x22
 8005cc2:	f040 80be 	bne.w	8005e42 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005ccc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005cd0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005cd4:	b2d9      	uxtb	r1, r3
 8005cd6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005cda:	b2da      	uxtb	r2, r3
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ce0:	400a      	ands	r2, r1
 8005ce2:	b2d2      	uxtb	r2, r2
 8005ce4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cea:	1c5a      	adds	r2, r3, #1
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005cf6:	b29b      	uxth	r3, r3
 8005cf8:	3b01      	subs	r3, #1
 8005cfa:	b29a      	uxth	r2, r3
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005d08:	b29b      	uxth	r3, r3
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	f040 80a3 	bne.w	8005e56 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d16:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d18:	e853 3f00 	ldrex	r3, [r3]
 8005d1c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005d1e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d20:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d24:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	461a      	mov	r2, r3
 8005d2c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005d2e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005d30:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d32:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005d34:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005d36:	e841 2300 	strex	r3, r2, [r1]
 8005d3a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005d3c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d1e6      	bne.n	8005d10 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	3308      	adds	r3, #8
 8005d48:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d4c:	e853 3f00 	ldrex	r3, [r3]
 8005d50:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005d52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d54:	f023 0301 	bic.w	r3, r3, #1
 8005d58:	667b      	str	r3, [r7, #100]	@ 0x64
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	3308      	adds	r3, #8
 8005d60:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005d62:	647a      	str	r2, [r7, #68]	@ 0x44
 8005d64:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d66:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005d68:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005d6a:	e841 2300 	strex	r3, r2, [r1]
 8005d6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005d70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d1e5      	bne.n	8005d42 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	2220      	movs	r2, #32
 8005d7a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	2200      	movs	r2, #0
 8005d82:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2200      	movs	r2, #0
 8005d88:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	4a34      	ldr	r2, [pc, #208]	@ (8005e60 <UART_RxISR_8BIT+0x1b8>)
 8005d90:	4293      	cmp	r3, r2
 8005d92:	d01f      	beq.n	8005dd4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	685b      	ldr	r3, [r3, #4]
 8005d9a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d018      	beq.n	8005dd4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005daa:	e853 3f00 	ldrex	r3, [r3]
 8005dae:	623b      	str	r3, [r7, #32]
   return(result);
 8005db0:	6a3b      	ldr	r3, [r7, #32]
 8005db2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005db6:	663b      	str	r3, [r7, #96]	@ 0x60
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	461a      	mov	r2, r3
 8005dbe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005dc0:	633b      	str	r3, [r7, #48]	@ 0x30
 8005dc2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dc4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005dc6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005dc8:	e841 2300 	strex	r3, r2, [r1]
 8005dcc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005dce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d1e6      	bne.n	8005da2 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005dd8:	2b01      	cmp	r3, #1
 8005dda:	d12e      	bne.n	8005e3a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2200      	movs	r2, #0
 8005de0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005de8:	693b      	ldr	r3, [r7, #16]
 8005dea:	e853 3f00 	ldrex	r3, [r3]
 8005dee:	60fb      	str	r3, [r7, #12]
   return(result);
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	f023 0310 	bic.w	r3, r3, #16
 8005df6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	461a      	mov	r2, r3
 8005dfe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005e00:	61fb      	str	r3, [r7, #28]
 8005e02:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e04:	69b9      	ldr	r1, [r7, #24]
 8005e06:	69fa      	ldr	r2, [r7, #28]
 8005e08:	e841 2300 	strex	r3, r2, [r1]
 8005e0c:	617b      	str	r3, [r7, #20]
   return(result);
 8005e0e:	697b      	ldr	r3, [r7, #20]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d1e6      	bne.n	8005de2 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	69db      	ldr	r3, [r3, #28]
 8005e1a:	f003 0310 	and.w	r3, r3, #16
 8005e1e:	2b10      	cmp	r3, #16
 8005e20:	d103      	bne.n	8005e2a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	2210      	movs	r2, #16
 8005e28:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005e30:	4619      	mov	r1, r3
 8005e32:	6878      	ldr	r0, [r7, #4]
 8005e34:	f7ff f952 	bl	80050dc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005e38:	e00d      	b.n	8005e56 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8005e3a:	6878      	ldr	r0, [r7, #4]
 8005e3c:	f7fa fc24 	bl	8000688 <HAL_UART_RxCpltCallback>
}
 8005e40:	e009      	b.n	8005e56 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	8b1b      	ldrh	r3, [r3, #24]
 8005e48:	b29a      	uxth	r2, r3
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f042 0208 	orr.w	r2, r2, #8
 8005e52:	b292      	uxth	r2, r2
 8005e54:	831a      	strh	r2, [r3, #24]
}
 8005e56:	bf00      	nop
 8005e58:	3770      	adds	r7, #112	@ 0x70
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	bd80      	pop	{r7, pc}
 8005e5e:	bf00      	nop
 8005e60:	40008000 	.word	0x40008000

08005e64 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b09c      	sub	sp, #112	@ 0x70
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005e72:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e7c:	2b22      	cmp	r3, #34	@ 0x22
 8005e7e:	f040 80be 	bne.w	8005ffe <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005e88:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e90:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8005e92:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8005e96:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005e9a:	4013      	ands	r3, r2
 8005e9c:	b29a      	uxth	r2, r3
 8005e9e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005ea0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ea6:	1c9a      	adds	r2, r3, #2
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005eb2:	b29b      	uxth	r3, r3
 8005eb4:	3b01      	subs	r3, #1
 8005eb6:	b29a      	uxth	r2, r3
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005ec4:	b29b      	uxth	r3, r3
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	f040 80a3 	bne.w	8006012 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ed2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005ed4:	e853 3f00 	ldrex	r3, [r3]
 8005ed8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005eda:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005edc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005ee0:	667b      	str	r3, [r7, #100]	@ 0x64
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	461a      	mov	r2, r3
 8005ee8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005eea:	657b      	str	r3, [r7, #84]	@ 0x54
 8005eec:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eee:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005ef0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005ef2:	e841 2300 	strex	r3, r2, [r1]
 8005ef6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005ef8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d1e6      	bne.n	8005ecc <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	3308      	adds	r3, #8
 8005f04:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f08:	e853 3f00 	ldrex	r3, [r3]
 8005f0c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f10:	f023 0301 	bic.w	r3, r3, #1
 8005f14:	663b      	str	r3, [r7, #96]	@ 0x60
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	3308      	adds	r3, #8
 8005f1c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005f1e:	643a      	str	r2, [r7, #64]	@ 0x40
 8005f20:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f22:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005f24:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005f26:	e841 2300 	strex	r3, r2, [r1]
 8005f2a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005f2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d1e5      	bne.n	8005efe <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2220      	movs	r2, #32
 8005f36:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2200      	movs	r2, #0
 8005f44:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	4a34      	ldr	r2, [pc, #208]	@ (800601c <UART_RxISR_16BIT+0x1b8>)
 8005f4c:	4293      	cmp	r3, r2
 8005f4e:	d01f      	beq.n	8005f90 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	685b      	ldr	r3, [r3, #4]
 8005f56:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d018      	beq.n	8005f90 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f64:	6a3b      	ldr	r3, [r7, #32]
 8005f66:	e853 3f00 	ldrex	r3, [r3]
 8005f6a:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f6c:	69fb      	ldr	r3, [r7, #28]
 8005f6e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005f72:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	461a      	mov	r2, r3
 8005f7a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005f7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005f7e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f80:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f82:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f84:	e841 2300 	strex	r3, r2, [r1]
 8005f88:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d1e6      	bne.n	8005f5e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f94:	2b01      	cmp	r3, #1
 8005f96:	d12e      	bne.n	8005ff6 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	e853 3f00 	ldrex	r3, [r3]
 8005faa:	60bb      	str	r3, [r7, #8]
   return(result);
 8005fac:	68bb      	ldr	r3, [r7, #8]
 8005fae:	f023 0310 	bic.w	r3, r3, #16
 8005fb2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	461a      	mov	r2, r3
 8005fba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005fbc:	61bb      	str	r3, [r7, #24]
 8005fbe:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fc0:	6979      	ldr	r1, [r7, #20]
 8005fc2:	69ba      	ldr	r2, [r7, #24]
 8005fc4:	e841 2300 	strex	r3, r2, [r1]
 8005fc8:	613b      	str	r3, [r7, #16]
   return(result);
 8005fca:	693b      	ldr	r3, [r7, #16]
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d1e6      	bne.n	8005f9e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	69db      	ldr	r3, [r3, #28]
 8005fd6:	f003 0310 	and.w	r3, r3, #16
 8005fda:	2b10      	cmp	r3, #16
 8005fdc:	d103      	bne.n	8005fe6 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	2210      	movs	r2, #16
 8005fe4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005fec:	4619      	mov	r1, r3
 8005fee:	6878      	ldr	r0, [r7, #4]
 8005ff0:	f7ff f874 	bl	80050dc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005ff4:	e00d      	b.n	8006012 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8005ff6:	6878      	ldr	r0, [r7, #4]
 8005ff8:	f7fa fb46 	bl	8000688 <HAL_UART_RxCpltCallback>
}
 8005ffc:	e009      	b.n	8006012 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	8b1b      	ldrh	r3, [r3, #24]
 8006004:	b29a      	uxth	r2, r3
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f042 0208 	orr.w	r2, r2, #8
 800600e:	b292      	uxth	r2, r2
 8006010:	831a      	strh	r2, [r3, #24]
}
 8006012:	bf00      	nop
 8006014:	3770      	adds	r7, #112	@ 0x70
 8006016:	46bd      	mov	sp, r7
 8006018:	bd80      	pop	{r7, pc}
 800601a:	bf00      	nop
 800601c:	40008000 	.word	0x40008000

08006020 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006020:	b480      	push	{r7}
 8006022:	b083      	sub	sp, #12
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006028:	bf00      	nop
 800602a:	370c      	adds	r7, #12
 800602c:	46bd      	mov	sp, r7
 800602e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006032:	4770      	bx	lr

08006034 <siprintf>:
 8006034:	b40e      	push	{r1, r2, r3}
 8006036:	b500      	push	{lr}
 8006038:	b09c      	sub	sp, #112	@ 0x70
 800603a:	ab1d      	add	r3, sp, #116	@ 0x74
 800603c:	9002      	str	r0, [sp, #8]
 800603e:	9006      	str	r0, [sp, #24]
 8006040:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006044:	4809      	ldr	r0, [pc, #36]	@ (800606c <siprintf+0x38>)
 8006046:	9107      	str	r1, [sp, #28]
 8006048:	9104      	str	r1, [sp, #16]
 800604a:	4909      	ldr	r1, [pc, #36]	@ (8006070 <siprintf+0x3c>)
 800604c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006050:	9105      	str	r1, [sp, #20]
 8006052:	6800      	ldr	r0, [r0, #0]
 8006054:	9301      	str	r3, [sp, #4]
 8006056:	a902      	add	r1, sp, #8
 8006058:	f000 f8ae 	bl	80061b8 <_svfiprintf_r>
 800605c:	9b02      	ldr	r3, [sp, #8]
 800605e:	2200      	movs	r2, #0
 8006060:	701a      	strb	r2, [r3, #0]
 8006062:	b01c      	add	sp, #112	@ 0x70
 8006064:	f85d eb04 	ldr.w	lr, [sp], #4
 8006068:	b003      	add	sp, #12
 800606a:	4770      	bx	lr
 800606c:	2000000c 	.word	0x2000000c
 8006070:	ffff0208 	.word	0xffff0208

08006074 <strncmp>:
 8006074:	b510      	push	{r4, lr}
 8006076:	b16a      	cbz	r2, 8006094 <strncmp+0x20>
 8006078:	3901      	subs	r1, #1
 800607a:	1884      	adds	r4, r0, r2
 800607c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006080:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8006084:	429a      	cmp	r2, r3
 8006086:	d103      	bne.n	8006090 <strncmp+0x1c>
 8006088:	42a0      	cmp	r0, r4
 800608a:	d001      	beq.n	8006090 <strncmp+0x1c>
 800608c:	2a00      	cmp	r2, #0
 800608e:	d1f5      	bne.n	800607c <strncmp+0x8>
 8006090:	1ad0      	subs	r0, r2, r3
 8006092:	bd10      	pop	{r4, pc}
 8006094:	4610      	mov	r0, r2
 8006096:	e7fc      	b.n	8006092 <strncmp+0x1e>

08006098 <memset>:
 8006098:	4402      	add	r2, r0
 800609a:	4603      	mov	r3, r0
 800609c:	4293      	cmp	r3, r2
 800609e:	d100      	bne.n	80060a2 <memset+0xa>
 80060a0:	4770      	bx	lr
 80060a2:	f803 1b01 	strb.w	r1, [r3], #1
 80060a6:	e7f9      	b.n	800609c <memset+0x4>

080060a8 <__errno>:
 80060a8:	4b01      	ldr	r3, [pc, #4]	@ (80060b0 <__errno+0x8>)
 80060aa:	6818      	ldr	r0, [r3, #0]
 80060ac:	4770      	bx	lr
 80060ae:	bf00      	nop
 80060b0:	2000000c 	.word	0x2000000c

080060b4 <__libc_init_array>:
 80060b4:	b570      	push	{r4, r5, r6, lr}
 80060b6:	4d0d      	ldr	r5, [pc, #52]	@ (80060ec <__libc_init_array+0x38>)
 80060b8:	4c0d      	ldr	r4, [pc, #52]	@ (80060f0 <__libc_init_array+0x3c>)
 80060ba:	1b64      	subs	r4, r4, r5
 80060bc:	10a4      	asrs	r4, r4, #2
 80060be:	2600      	movs	r6, #0
 80060c0:	42a6      	cmp	r6, r4
 80060c2:	d109      	bne.n	80060d8 <__libc_init_array+0x24>
 80060c4:	4d0b      	ldr	r5, [pc, #44]	@ (80060f4 <__libc_init_array+0x40>)
 80060c6:	4c0c      	ldr	r4, [pc, #48]	@ (80060f8 <__libc_init_array+0x44>)
 80060c8:	f000 fc66 	bl	8006998 <_init>
 80060cc:	1b64      	subs	r4, r4, r5
 80060ce:	10a4      	asrs	r4, r4, #2
 80060d0:	2600      	movs	r6, #0
 80060d2:	42a6      	cmp	r6, r4
 80060d4:	d105      	bne.n	80060e2 <__libc_init_array+0x2e>
 80060d6:	bd70      	pop	{r4, r5, r6, pc}
 80060d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80060dc:	4798      	blx	r3
 80060de:	3601      	adds	r6, #1
 80060e0:	e7ee      	b.n	80060c0 <__libc_init_array+0xc>
 80060e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80060e6:	4798      	blx	r3
 80060e8:	3601      	adds	r6, #1
 80060ea:	e7f2      	b.n	80060d2 <__libc_init_array+0x1e>
 80060ec:	08006ae4 	.word	0x08006ae4
 80060f0:	08006ae4 	.word	0x08006ae4
 80060f4:	08006ae4 	.word	0x08006ae4
 80060f8:	08006ae8 	.word	0x08006ae8

080060fc <__retarget_lock_acquire_recursive>:
 80060fc:	4770      	bx	lr

080060fe <__retarget_lock_release_recursive>:
 80060fe:	4770      	bx	lr

08006100 <__ssputs_r>:
 8006100:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006104:	688e      	ldr	r6, [r1, #8]
 8006106:	461f      	mov	r7, r3
 8006108:	42be      	cmp	r6, r7
 800610a:	680b      	ldr	r3, [r1, #0]
 800610c:	4682      	mov	sl, r0
 800610e:	460c      	mov	r4, r1
 8006110:	4690      	mov	r8, r2
 8006112:	d82d      	bhi.n	8006170 <__ssputs_r+0x70>
 8006114:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006118:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800611c:	d026      	beq.n	800616c <__ssputs_r+0x6c>
 800611e:	6965      	ldr	r5, [r4, #20]
 8006120:	6909      	ldr	r1, [r1, #16]
 8006122:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006126:	eba3 0901 	sub.w	r9, r3, r1
 800612a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800612e:	1c7b      	adds	r3, r7, #1
 8006130:	444b      	add	r3, r9
 8006132:	106d      	asrs	r5, r5, #1
 8006134:	429d      	cmp	r5, r3
 8006136:	bf38      	it	cc
 8006138:	461d      	movcc	r5, r3
 800613a:	0553      	lsls	r3, r2, #21
 800613c:	d527      	bpl.n	800618e <__ssputs_r+0x8e>
 800613e:	4629      	mov	r1, r5
 8006140:	f000 f958 	bl	80063f4 <_malloc_r>
 8006144:	4606      	mov	r6, r0
 8006146:	b360      	cbz	r0, 80061a2 <__ssputs_r+0xa2>
 8006148:	6921      	ldr	r1, [r4, #16]
 800614a:	464a      	mov	r2, r9
 800614c:	f000 fbc4 	bl	80068d8 <memcpy>
 8006150:	89a3      	ldrh	r3, [r4, #12]
 8006152:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006156:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800615a:	81a3      	strh	r3, [r4, #12]
 800615c:	6126      	str	r6, [r4, #16]
 800615e:	6165      	str	r5, [r4, #20]
 8006160:	444e      	add	r6, r9
 8006162:	eba5 0509 	sub.w	r5, r5, r9
 8006166:	6026      	str	r6, [r4, #0]
 8006168:	60a5      	str	r5, [r4, #8]
 800616a:	463e      	mov	r6, r7
 800616c:	42be      	cmp	r6, r7
 800616e:	d900      	bls.n	8006172 <__ssputs_r+0x72>
 8006170:	463e      	mov	r6, r7
 8006172:	6820      	ldr	r0, [r4, #0]
 8006174:	4632      	mov	r2, r6
 8006176:	4641      	mov	r1, r8
 8006178:	f000 fb84 	bl	8006884 <memmove>
 800617c:	68a3      	ldr	r3, [r4, #8]
 800617e:	1b9b      	subs	r3, r3, r6
 8006180:	60a3      	str	r3, [r4, #8]
 8006182:	6823      	ldr	r3, [r4, #0]
 8006184:	4433      	add	r3, r6
 8006186:	6023      	str	r3, [r4, #0]
 8006188:	2000      	movs	r0, #0
 800618a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800618e:	462a      	mov	r2, r5
 8006190:	f000 fb4a 	bl	8006828 <_realloc_r>
 8006194:	4606      	mov	r6, r0
 8006196:	2800      	cmp	r0, #0
 8006198:	d1e0      	bne.n	800615c <__ssputs_r+0x5c>
 800619a:	6921      	ldr	r1, [r4, #16]
 800619c:	4650      	mov	r0, sl
 800619e:	f000 fba9 	bl	80068f4 <_free_r>
 80061a2:	230c      	movs	r3, #12
 80061a4:	f8ca 3000 	str.w	r3, [sl]
 80061a8:	89a3      	ldrh	r3, [r4, #12]
 80061aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80061ae:	81a3      	strh	r3, [r4, #12]
 80061b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80061b4:	e7e9      	b.n	800618a <__ssputs_r+0x8a>
	...

080061b8 <_svfiprintf_r>:
 80061b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061bc:	4698      	mov	r8, r3
 80061be:	898b      	ldrh	r3, [r1, #12]
 80061c0:	061b      	lsls	r3, r3, #24
 80061c2:	b09d      	sub	sp, #116	@ 0x74
 80061c4:	4607      	mov	r7, r0
 80061c6:	460d      	mov	r5, r1
 80061c8:	4614      	mov	r4, r2
 80061ca:	d510      	bpl.n	80061ee <_svfiprintf_r+0x36>
 80061cc:	690b      	ldr	r3, [r1, #16]
 80061ce:	b973      	cbnz	r3, 80061ee <_svfiprintf_r+0x36>
 80061d0:	2140      	movs	r1, #64	@ 0x40
 80061d2:	f000 f90f 	bl	80063f4 <_malloc_r>
 80061d6:	6028      	str	r0, [r5, #0]
 80061d8:	6128      	str	r0, [r5, #16]
 80061da:	b930      	cbnz	r0, 80061ea <_svfiprintf_r+0x32>
 80061dc:	230c      	movs	r3, #12
 80061de:	603b      	str	r3, [r7, #0]
 80061e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80061e4:	b01d      	add	sp, #116	@ 0x74
 80061e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061ea:	2340      	movs	r3, #64	@ 0x40
 80061ec:	616b      	str	r3, [r5, #20]
 80061ee:	2300      	movs	r3, #0
 80061f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80061f2:	2320      	movs	r3, #32
 80061f4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80061f8:	f8cd 800c 	str.w	r8, [sp, #12]
 80061fc:	2330      	movs	r3, #48	@ 0x30
 80061fe:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800639c <_svfiprintf_r+0x1e4>
 8006202:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006206:	f04f 0901 	mov.w	r9, #1
 800620a:	4623      	mov	r3, r4
 800620c:	469a      	mov	sl, r3
 800620e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006212:	b10a      	cbz	r2, 8006218 <_svfiprintf_r+0x60>
 8006214:	2a25      	cmp	r2, #37	@ 0x25
 8006216:	d1f9      	bne.n	800620c <_svfiprintf_r+0x54>
 8006218:	ebba 0b04 	subs.w	fp, sl, r4
 800621c:	d00b      	beq.n	8006236 <_svfiprintf_r+0x7e>
 800621e:	465b      	mov	r3, fp
 8006220:	4622      	mov	r2, r4
 8006222:	4629      	mov	r1, r5
 8006224:	4638      	mov	r0, r7
 8006226:	f7ff ff6b 	bl	8006100 <__ssputs_r>
 800622a:	3001      	adds	r0, #1
 800622c:	f000 80a7 	beq.w	800637e <_svfiprintf_r+0x1c6>
 8006230:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006232:	445a      	add	r2, fp
 8006234:	9209      	str	r2, [sp, #36]	@ 0x24
 8006236:	f89a 3000 	ldrb.w	r3, [sl]
 800623a:	2b00      	cmp	r3, #0
 800623c:	f000 809f 	beq.w	800637e <_svfiprintf_r+0x1c6>
 8006240:	2300      	movs	r3, #0
 8006242:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006246:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800624a:	f10a 0a01 	add.w	sl, sl, #1
 800624e:	9304      	str	r3, [sp, #16]
 8006250:	9307      	str	r3, [sp, #28]
 8006252:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006256:	931a      	str	r3, [sp, #104]	@ 0x68
 8006258:	4654      	mov	r4, sl
 800625a:	2205      	movs	r2, #5
 800625c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006260:	484e      	ldr	r0, [pc, #312]	@ (800639c <_svfiprintf_r+0x1e4>)
 8006262:	f7f9 ffbd 	bl	80001e0 <memchr>
 8006266:	9a04      	ldr	r2, [sp, #16]
 8006268:	b9d8      	cbnz	r0, 80062a2 <_svfiprintf_r+0xea>
 800626a:	06d0      	lsls	r0, r2, #27
 800626c:	bf44      	itt	mi
 800626e:	2320      	movmi	r3, #32
 8006270:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006274:	0711      	lsls	r1, r2, #28
 8006276:	bf44      	itt	mi
 8006278:	232b      	movmi	r3, #43	@ 0x2b
 800627a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800627e:	f89a 3000 	ldrb.w	r3, [sl]
 8006282:	2b2a      	cmp	r3, #42	@ 0x2a
 8006284:	d015      	beq.n	80062b2 <_svfiprintf_r+0xfa>
 8006286:	9a07      	ldr	r2, [sp, #28]
 8006288:	4654      	mov	r4, sl
 800628a:	2000      	movs	r0, #0
 800628c:	f04f 0c0a 	mov.w	ip, #10
 8006290:	4621      	mov	r1, r4
 8006292:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006296:	3b30      	subs	r3, #48	@ 0x30
 8006298:	2b09      	cmp	r3, #9
 800629a:	d94b      	bls.n	8006334 <_svfiprintf_r+0x17c>
 800629c:	b1b0      	cbz	r0, 80062cc <_svfiprintf_r+0x114>
 800629e:	9207      	str	r2, [sp, #28]
 80062a0:	e014      	b.n	80062cc <_svfiprintf_r+0x114>
 80062a2:	eba0 0308 	sub.w	r3, r0, r8
 80062a6:	fa09 f303 	lsl.w	r3, r9, r3
 80062aa:	4313      	orrs	r3, r2
 80062ac:	9304      	str	r3, [sp, #16]
 80062ae:	46a2      	mov	sl, r4
 80062b0:	e7d2      	b.n	8006258 <_svfiprintf_r+0xa0>
 80062b2:	9b03      	ldr	r3, [sp, #12]
 80062b4:	1d19      	adds	r1, r3, #4
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	9103      	str	r1, [sp, #12]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	bfbb      	ittet	lt
 80062be:	425b      	neglt	r3, r3
 80062c0:	f042 0202 	orrlt.w	r2, r2, #2
 80062c4:	9307      	strge	r3, [sp, #28]
 80062c6:	9307      	strlt	r3, [sp, #28]
 80062c8:	bfb8      	it	lt
 80062ca:	9204      	strlt	r2, [sp, #16]
 80062cc:	7823      	ldrb	r3, [r4, #0]
 80062ce:	2b2e      	cmp	r3, #46	@ 0x2e
 80062d0:	d10a      	bne.n	80062e8 <_svfiprintf_r+0x130>
 80062d2:	7863      	ldrb	r3, [r4, #1]
 80062d4:	2b2a      	cmp	r3, #42	@ 0x2a
 80062d6:	d132      	bne.n	800633e <_svfiprintf_r+0x186>
 80062d8:	9b03      	ldr	r3, [sp, #12]
 80062da:	1d1a      	adds	r2, r3, #4
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	9203      	str	r2, [sp, #12]
 80062e0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80062e4:	3402      	adds	r4, #2
 80062e6:	9305      	str	r3, [sp, #20]
 80062e8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80063ac <_svfiprintf_r+0x1f4>
 80062ec:	7821      	ldrb	r1, [r4, #0]
 80062ee:	2203      	movs	r2, #3
 80062f0:	4650      	mov	r0, sl
 80062f2:	f7f9 ff75 	bl	80001e0 <memchr>
 80062f6:	b138      	cbz	r0, 8006308 <_svfiprintf_r+0x150>
 80062f8:	9b04      	ldr	r3, [sp, #16]
 80062fa:	eba0 000a 	sub.w	r0, r0, sl
 80062fe:	2240      	movs	r2, #64	@ 0x40
 8006300:	4082      	lsls	r2, r0
 8006302:	4313      	orrs	r3, r2
 8006304:	3401      	adds	r4, #1
 8006306:	9304      	str	r3, [sp, #16]
 8006308:	f814 1b01 	ldrb.w	r1, [r4], #1
 800630c:	4824      	ldr	r0, [pc, #144]	@ (80063a0 <_svfiprintf_r+0x1e8>)
 800630e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006312:	2206      	movs	r2, #6
 8006314:	f7f9 ff64 	bl	80001e0 <memchr>
 8006318:	2800      	cmp	r0, #0
 800631a:	d036      	beq.n	800638a <_svfiprintf_r+0x1d2>
 800631c:	4b21      	ldr	r3, [pc, #132]	@ (80063a4 <_svfiprintf_r+0x1ec>)
 800631e:	bb1b      	cbnz	r3, 8006368 <_svfiprintf_r+0x1b0>
 8006320:	9b03      	ldr	r3, [sp, #12]
 8006322:	3307      	adds	r3, #7
 8006324:	f023 0307 	bic.w	r3, r3, #7
 8006328:	3308      	adds	r3, #8
 800632a:	9303      	str	r3, [sp, #12]
 800632c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800632e:	4433      	add	r3, r6
 8006330:	9309      	str	r3, [sp, #36]	@ 0x24
 8006332:	e76a      	b.n	800620a <_svfiprintf_r+0x52>
 8006334:	fb0c 3202 	mla	r2, ip, r2, r3
 8006338:	460c      	mov	r4, r1
 800633a:	2001      	movs	r0, #1
 800633c:	e7a8      	b.n	8006290 <_svfiprintf_r+0xd8>
 800633e:	2300      	movs	r3, #0
 8006340:	3401      	adds	r4, #1
 8006342:	9305      	str	r3, [sp, #20]
 8006344:	4619      	mov	r1, r3
 8006346:	f04f 0c0a 	mov.w	ip, #10
 800634a:	4620      	mov	r0, r4
 800634c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006350:	3a30      	subs	r2, #48	@ 0x30
 8006352:	2a09      	cmp	r2, #9
 8006354:	d903      	bls.n	800635e <_svfiprintf_r+0x1a6>
 8006356:	2b00      	cmp	r3, #0
 8006358:	d0c6      	beq.n	80062e8 <_svfiprintf_r+0x130>
 800635a:	9105      	str	r1, [sp, #20]
 800635c:	e7c4      	b.n	80062e8 <_svfiprintf_r+0x130>
 800635e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006362:	4604      	mov	r4, r0
 8006364:	2301      	movs	r3, #1
 8006366:	e7f0      	b.n	800634a <_svfiprintf_r+0x192>
 8006368:	ab03      	add	r3, sp, #12
 800636a:	9300      	str	r3, [sp, #0]
 800636c:	462a      	mov	r2, r5
 800636e:	4b0e      	ldr	r3, [pc, #56]	@ (80063a8 <_svfiprintf_r+0x1f0>)
 8006370:	a904      	add	r1, sp, #16
 8006372:	4638      	mov	r0, r7
 8006374:	f3af 8000 	nop.w
 8006378:	1c42      	adds	r2, r0, #1
 800637a:	4606      	mov	r6, r0
 800637c:	d1d6      	bne.n	800632c <_svfiprintf_r+0x174>
 800637e:	89ab      	ldrh	r3, [r5, #12]
 8006380:	065b      	lsls	r3, r3, #25
 8006382:	f53f af2d 	bmi.w	80061e0 <_svfiprintf_r+0x28>
 8006386:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006388:	e72c      	b.n	80061e4 <_svfiprintf_r+0x2c>
 800638a:	ab03      	add	r3, sp, #12
 800638c:	9300      	str	r3, [sp, #0]
 800638e:	462a      	mov	r2, r5
 8006390:	4b05      	ldr	r3, [pc, #20]	@ (80063a8 <_svfiprintf_r+0x1f0>)
 8006392:	a904      	add	r1, sp, #16
 8006394:	4638      	mov	r0, r7
 8006396:	f000 f91b 	bl	80065d0 <_printf_i>
 800639a:	e7ed      	b.n	8006378 <_svfiprintf_r+0x1c0>
 800639c:	08006aa8 	.word	0x08006aa8
 80063a0:	08006ab2 	.word	0x08006ab2
 80063a4:	00000000 	.word	0x00000000
 80063a8:	08006101 	.word	0x08006101
 80063ac:	08006aae 	.word	0x08006aae

080063b0 <sbrk_aligned>:
 80063b0:	b570      	push	{r4, r5, r6, lr}
 80063b2:	4e0f      	ldr	r6, [pc, #60]	@ (80063f0 <sbrk_aligned+0x40>)
 80063b4:	460c      	mov	r4, r1
 80063b6:	6831      	ldr	r1, [r6, #0]
 80063b8:	4605      	mov	r5, r0
 80063ba:	b911      	cbnz	r1, 80063c2 <sbrk_aligned+0x12>
 80063bc:	f000 fa7c 	bl	80068b8 <_sbrk_r>
 80063c0:	6030      	str	r0, [r6, #0]
 80063c2:	4621      	mov	r1, r4
 80063c4:	4628      	mov	r0, r5
 80063c6:	f000 fa77 	bl	80068b8 <_sbrk_r>
 80063ca:	1c43      	adds	r3, r0, #1
 80063cc:	d103      	bne.n	80063d6 <sbrk_aligned+0x26>
 80063ce:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80063d2:	4620      	mov	r0, r4
 80063d4:	bd70      	pop	{r4, r5, r6, pc}
 80063d6:	1cc4      	adds	r4, r0, #3
 80063d8:	f024 0403 	bic.w	r4, r4, #3
 80063dc:	42a0      	cmp	r0, r4
 80063de:	d0f8      	beq.n	80063d2 <sbrk_aligned+0x22>
 80063e0:	1a21      	subs	r1, r4, r0
 80063e2:	4628      	mov	r0, r5
 80063e4:	f000 fa68 	bl	80068b8 <_sbrk_r>
 80063e8:	3001      	adds	r0, #1
 80063ea:	d1f2      	bne.n	80063d2 <sbrk_aligned+0x22>
 80063ec:	e7ef      	b.n	80063ce <sbrk_aligned+0x1e>
 80063ee:	bf00      	nop
 80063f0:	2000047c 	.word	0x2000047c

080063f4 <_malloc_r>:
 80063f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80063f8:	1ccd      	adds	r5, r1, #3
 80063fa:	f025 0503 	bic.w	r5, r5, #3
 80063fe:	3508      	adds	r5, #8
 8006400:	2d0c      	cmp	r5, #12
 8006402:	bf38      	it	cc
 8006404:	250c      	movcc	r5, #12
 8006406:	2d00      	cmp	r5, #0
 8006408:	4606      	mov	r6, r0
 800640a:	db01      	blt.n	8006410 <_malloc_r+0x1c>
 800640c:	42a9      	cmp	r1, r5
 800640e:	d904      	bls.n	800641a <_malloc_r+0x26>
 8006410:	230c      	movs	r3, #12
 8006412:	6033      	str	r3, [r6, #0]
 8006414:	2000      	movs	r0, #0
 8006416:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800641a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80064f0 <_malloc_r+0xfc>
 800641e:	f000 f9f7 	bl	8006810 <__malloc_lock>
 8006422:	f8d8 3000 	ldr.w	r3, [r8]
 8006426:	461c      	mov	r4, r3
 8006428:	bb44      	cbnz	r4, 800647c <_malloc_r+0x88>
 800642a:	4629      	mov	r1, r5
 800642c:	4630      	mov	r0, r6
 800642e:	f7ff ffbf 	bl	80063b0 <sbrk_aligned>
 8006432:	1c43      	adds	r3, r0, #1
 8006434:	4604      	mov	r4, r0
 8006436:	d158      	bne.n	80064ea <_malloc_r+0xf6>
 8006438:	f8d8 4000 	ldr.w	r4, [r8]
 800643c:	4627      	mov	r7, r4
 800643e:	2f00      	cmp	r7, #0
 8006440:	d143      	bne.n	80064ca <_malloc_r+0xd6>
 8006442:	2c00      	cmp	r4, #0
 8006444:	d04b      	beq.n	80064de <_malloc_r+0xea>
 8006446:	6823      	ldr	r3, [r4, #0]
 8006448:	4639      	mov	r1, r7
 800644a:	4630      	mov	r0, r6
 800644c:	eb04 0903 	add.w	r9, r4, r3
 8006450:	f000 fa32 	bl	80068b8 <_sbrk_r>
 8006454:	4581      	cmp	r9, r0
 8006456:	d142      	bne.n	80064de <_malloc_r+0xea>
 8006458:	6821      	ldr	r1, [r4, #0]
 800645a:	1a6d      	subs	r5, r5, r1
 800645c:	4629      	mov	r1, r5
 800645e:	4630      	mov	r0, r6
 8006460:	f7ff ffa6 	bl	80063b0 <sbrk_aligned>
 8006464:	3001      	adds	r0, #1
 8006466:	d03a      	beq.n	80064de <_malloc_r+0xea>
 8006468:	6823      	ldr	r3, [r4, #0]
 800646a:	442b      	add	r3, r5
 800646c:	6023      	str	r3, [r4, #0]
 800646e:	f8d8 3000 	ldr.w	r3, [r8]
 8006472:	685a      	ldr	r2, [r3, #4]
 8006474:	bb62      	cbnz	r2, 80064d0 <_malloc_r+0xdc>
 8006476:	f8c8 7000 	str.w	r7, [r8]
 800647a:	e00f      	b.n	800649c <_malloc_r+0xa8>
 800647c:	6822      	ldr	r2, [r4, #0]
 800647e:	1b52      	subs	r2, r2, r5
 8006480:	d420      	bmi.n	80064c4 <_malloc_r+0xd0>
 8006482:	2a0b      	cmp	r2, #11
 8006484:	d917      	bls.n	80064b6 <_malloc_r+0xc2>
 8006486:	1961      	adds	r1, r4, r5
 8006488:	42a3      	cmp	r3, r4
 800648a:	6025      	str	r5, [r4, #0]
 800648c:	bf18      	it	ne
 800648e:	6059      	strne	r1, [r3, #4]
 8006490:	6863      	ldr	r3, [r4, #4]
 8006492:	bf08      	it	eq
 8006494:	f8c8 1000 	streq.w	r1, [r8]
 8006498:	5162      	str	r2, [r4, r5]
 800649a:	604b      	str	r3, [r1, #4]
 800649c:	4630      	mov	r0, r6
 800649e:	f000 f9bd 	bl	800681c <__malloc_unlock>
 80064a2:	f104 000b 	add.w	r0, r4, #11
 80064a6:	1d23      	adds	r3, r4, #4
 80064a8:	f020 0007 	bic.w	r0, r0, #7
 80064ac:	1ac2      	subs	r2, r0, r3
 80064ae:	bf1c      	itt	ne
 80064b0:	1a1b      	subne	r3, r3, r0
 80064b2:	50a3      	strne	r3, [r4, r2]
 80064b4:	e7af      	b.n	8006416 <_malloc_r+0x22>
 80064b6:	6862      	ldr	r2, [r4, #4]
 80064b8:	42a3      	cmp	r3, r4
 80064ba:	bf0c      	ite	eq
 80064bc:	f8c8 2000 	streq.w	r2, [r8]
 80064c0:	605a      	strne	r2, [r3, #4]
 80064c2:	e7eb      	b.n	800649c <_malloc_r+0xa8>
 80064c4:	4623      	mov	r3, r4
 80064c6:	6864      	ldr	r4, [r4, #4]
 80064c8:	e7ae      	b.n	8006428 <_malloc_r+0x34>
 80064ca:	463c      	mov	r4, r7
 80064cc:	687f      	ldr	r7, [r7, #4]
 80064ce:	e7b6      	b.n	800643e <_malloc_r+0x4a>
 80064d0:	461a      	mov	r2, r3
 80064d2:	685b      	ldr	r3, [r3, #4]
 80064d4:	42a3      	cmp	r3, r4
 80064d6:	d1fb      	bne.n	80064d0 <_malloc_r+0xdc>
 80064d8:	2300      	movs	r3, #0
 80064da:	6053      	str	r3, [r2, #4]
 80064dc:	e7de      	b.n	800649c <_malloc_r+0xa8>
 80064de:	230c      	movs	r3, #12
 80064e0:	6033      	str	r3, [r6, #0]
 80064e2:	4630      	mov	r0, r6
 80064e4:	f000 f99a 	bl	800681c <__malloc_unlock>
 80064e8:	e794      	b.n	8006414 <_malloc_r+0x20>
 80064ea:	6005      	str	r5, [r0, #0]
 80064ec:	e7d6      	b.n	800649c <_malloc_r+0xa8>
 80064ee:	bf00      	nop
 80064f0:	20000480 	.word	0x20000480

080064f4 <_printf_common>:
 80064f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064f8:	4616      	mov	r6, r2
 80064fa:	4698      	mov	r8, r3
 80064fc:	688a      	ldr	r2, [r1, #8]
 80064fe:	690b      	ldr	r3, [r1, #16]
 8006500:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006504:	4293      	cmp	r3, r2
 8006506:	bfb8      	it	lt
 8006508:	4613      	movlt	r3, r2
 800650a:	6033      	str	r3, [r6, #0]
 800650c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006510:	4607      	mov	r7, r0
 8006512:	460c      	mov	r4, r1
 8006514:	b10a      	cbz	r2, 800651a <_printf_common+0x26>
 8006516:	3301      	adds	r3, #1
 8006518:	6033      	str	r3, [r6, #0]
 800651a:	6823      	ldr	r3, [r4, #0]
 800651c:	0699      	lsls	r1, r3, #26
 800651e:	bf42      	ittt	mi
 8006520:	6833      	ldrmi	r3, [r6, #0]
 8006522:	3302      	addmi	r3, #2
 8006524:	6033      	strmi	r3, [r6, #0]
 8006526:	6825      	ldr	r5, [r4, #0]
 8006528:	f015 0506 	ands.w	r5, r5, #6
 800652c:	d106      	bne.n	800653c <_printf_common+0x48>
 800652e:	f104 0a19 	add.w	sl, r4, #25
 8006532:	68e3      	ldr	r3, [r4, #12]
 8006534:	6832      	ldr	r2, [r6, #0]
 8006536:	1a9b      	subs	r3, r3, r2
 8006538:	42ab      	cmp	r3, r5
 800653a:	dc26      	bgt.n	800658a <_printf_common+0x96>
 800653c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006540:	6822      	ldr	r2, [r4, #0]
 8006542:	3b00      	subs	r3, #0
 8006544:	bf18      	it	ne
 8006546:	2301      	movne	r3, #1
 8006548:	0692      	lsls	r2, r2, #26
 800654a:	d42b      	bmi.n	80065a4 <_printf_common+0xb0>
 800654c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006550:	4641      	mov	r1, r8
 8006552:	4638      	mov	r0, r7
 8006554:	47c8      	blx	r9
 8006556:	3001      	adds	r0, #1
 8006558:	d01e      	beq.n	8006598 <_printf_common+0xa4>
 800655a:	6823      	ldr	r3, [r4, #0]
 800655c:	6922      	ldr	r2, [r4, #16]
 800655e:	f003 0306 	and.w	r3, r3, #6
 8006562:	2b04      	cmp	r3, #4
 8006564:	bf02      	ittt	eq
 8006566:	68e5      	ldreq	r5, [r4, #12]
 8006568:	6833      	ldreq	r3, [r6, #0]
 800656a:	1aed      	subeq	r5, r5, r3
 800656c:	68a3      	ldr	r3, [r4, #8]
 800656e:	bf0c      	ite	eq
 8006570:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006574:	2500      	movne	r5, #0
 8006576:	4293      	cmp	r3, r2
 8006578:	bfc4      	itt	gt
 800657a:	1a9b      	subgt	r3, r3, r2
 800657c:	18ed      	addgt	r5, r5, r3
 800657e:	2600      	movs	r6, #0
 8006580:	341a      	adds	r4, #26
 8006582:	42b5      	cmp	r5, r6
 8006584:	d11a      	bne.n	80065bc <_printf_common+0xc8>
 8006586:	2000      	movs	r0, #0
 8006588:	e008      	b.n	800659c <_printf_common+0xa8>
 800658a:	2301      	movs	r3, #1
 800658c:	4652      	mov	r2, sl
 800658e:	4641      	mov	r1, r8
 8006590:	4638      	mov	r0, r7
 8006592:	47c8      	blx	r9
 8006594:	3001      	adds	r0, #1
 8006596:	d103      	bne.n	80065a0 <_printf_common+0xac>
 8006598:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800659c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065a0:	3501      	adds	r5, #1
 80065a2:	e7c6      	b.n	8006532 <_printf_common+0x3e>
 80065a4:	18e1      	adds	r1, r4, r3
 80065a6:	1c5a      	adds	r2, r3, #1
 80065a8:	2030      	movs	r0, #48	@ 0x30
 80065aa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80065ae:	4422      	add	r2, r4
 80065b0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80065b4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80065b8:	3302      	adds	r3, #2
 80065ba:	e7c7      	b.n	800654c <_printf_common+0x58>
 80065bc:	2301      	movs	r3, #1
 80065be:	4622      	mov	r2, r4
 80065c0:	4641      	mov	r1, r8
 80065c2:	4638      	mov	r0, r7
 80065c4:	47c8      	blx	r9
 80065c6:	3001      	adds	r0, #1
 80065c8:	d0e6      	beq.n	8006598 <_printf_common+0xa4>
 80065ca:	3601      	adds	r6, #1
 80065cc:	e7d9      	b.n	8006582 <_printf_common+0x8e>
	...

080065d0 <_printf_i>:
 80065d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80065d4:	7e0f      	ldrb	r7, [r1, #24]
 80065d6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80065d8:	2f78      	cmp	r7, #120	@ 0x78
 80065da:	4691      	mov	r9, r2
 80065dc:	4680      	mov	r8, r0
 80065de:	460c      	mov	r4, r1
 80065e0:	469a      	mov	sl, r3
 80065e2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80065e6:	d807      	bhi.n	80065f8 <_printf_i+0x28>
 80065e8:	2f62      	cmp	r7, #98	@ 0x62
 80065ea:	d80a      	bhi.n	8006602 <_printf_i+0x32>
 80065ec:	2f00      	cmp	r7, #0
 80065ee:	f000 80d2 	beq.w	8006796 <_printf_i+0x1c6>
 80065f2:	2f58      	cmp	r7, #88	@ 0x58
 80065f4:	f000 80b9 	beq.w	800676a <_printf_i+0x19a>
 80065f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80065fc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006600:	e03a      	b.n	8006678 <_printf_i+0xa8>
 8006602:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006606:	2b15      	cmp	r3, #21
 8006608:	d8f6      	bhi.n	80065f8 <_printf_i+0x28>
 800660a:	a101      	add	r1, pc, #4	@ (adr r1, 8006610 <_printf_i+0x40>)
 800660c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006610:	08006669 	.word	0x08006669
 8006614:	0800667d 	.word	0x0800667d
 8006618:	080065f9 	.word	0x080065f9
 800661c:	080065f9 	.word	0x080065f9
 8006620:	080065f9 	.word	0x080065f9
 8006624:	080065f9 	.word	0x080065f9
 8006628:	0800667d 	.word	0x0800667d
 800662c:	080065f9 	.word	0x080065f9
 8006630:	080065f9 	.word	0x080065f9
 8006634:	080065f9 	.word	0x080065f9
 8006638:	080065f9 	.word	0x080065f9
 800663c:	0800677d 	.word	0x0800677d
 8006640:	080066a7 	.word	0x080066a7
 8006644:	08006737 	.word	0x08006737
 8006648:	080065f9 	.word	0x080065f9
 800664c:	080065f9 	.word	0x080065f9
 8006650:	0800679f 	.word	0x0800679f
 8006654:	080065f9 	.word	0x080065f9
 8006658:	080066a7 	.word	0x080066a7
 800665c:	080065f9 	.word	0x080065f9
 8006660:	080065f9 	.word	0x080065f9
 8006664:	0800673f 	.word	0x0800673f
 8006668:	6833      	ldr	r3, [r6, #0]
 800666a:	1d1a      	adds	r2, r3, #4
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	6032      	str	r2, [r6, #0]
 8006670:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006674:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006678:	2301      	movs	r3, #1
 800667a:	e09d      	b.n	80067b8 <_printf_i+0x1e8>
 800667c:	6833      	ldr	r3, [r6, #0]
 800667e:	6820      	ldr	r0, [r4, #0]
 8006680:	1d19      	adds	r1, r3, #4
 8006682:	6031      	str	r1, [r6, #0]
 8006684:	0606      	lsls	r6, r0, #24
 8006686:	d501      	bpl.n	800668c <_printf_i+0xbc>
 8006688:	681d      	ldr	r5, [r3, #0]
 800668a:	e003      	b.n	8006694 <_printf_i+0xc4>
 800668c:	0645      	lsls	r5, r0, #25
 800668e:	d5fb      	bpl.n	8006688 <_printf_i+0xb8>
 8006690:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006694:	2d00      	cmp	r5, #0
 8006696:	da03      	bge.n	80066a0 <_printf_i+0xd0>
 8006698:	232d      	movs	r3, #45	@ 0x2d
 800669a:	426d      	negs	r5, r5
 800669c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80066a0:	4859      	ldr	r0, [pc, #356]	@ (8006808 <_printf_i+0x238>)
 80066a2:	230a      	movs	r3, #10
 80066a4:	e011      	b.n	80066ca <_printf_i+0xfa>
 80066a6:	6821      	ldr	r1, [r4, #0]
 80066a8:	6833      	ldr	r3, [r6, #0]
 80066aa:	0608      	lsls	r0, r1, #24
 80066ac:	f853 5b04 	ldr.w	r5, [r3], #4
 80066b0:	d402      	bmi.n	80066b8 <_printf_i+0xe8>
 80066b2:	0649      	lsls	r1, r1, #25
 80066b4:	bf48      	it	mi
 80066b6:	b2ad      	uxthmi	r5, r5
 80066b8:	2f6f      	cmp	r7, #111	@ 0x6f
 80066ba:	4853      	ldr	r0, [pc, #332]	@ (8006808 <_printf_i+0x238>)
 80066bc:	6033      	str	r3, [r6, #0]
 80066be:	bf14      	ite	ne
 80066c0:	230a      	movne	r3, #10
 80066c2:	2308      	moveq	r3, #8
 80066c4:	2100      	movs	r1, #0
 80066c6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80066ca:	6866      	ldr	r6, [r4, #4]
 80066cc:	60a6      	str	r6, [r4, #8]
 80066ce:	2e00      	cmp	r6, #0
 80066d0:	bfa2      	ittt	ge
 80066d2:	6821      	ldrge	r1, [r4, #0]
 80066d4:	f021 0104 	bicge.w	r1, r1, #4
 80066d8:	6021      	strge	r1, [r4, #0]
 80066da:	b90d      	cbnz	r5, 80066e0 <_printf_i+0x110>
 80066dc:	2e00      	cmp	r6, #0
 80066de:	d04b      	beq.n	8006778 <_printf_i+0x1a8>
 80066e0:	4616      	mov	r6, r2
 80066e2:	fbb5 f1f3 	udiv	r1, r5, r3
 80066e6:	fb03 5711 	mls	r7, r3, r1, r5
 80066ea:	5dc7      	ldrb	r7, [r0, r7]
 80066ec:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80066f0:	462f      	mov	r7, r5
 80066f2:	42bb      	cmp	r3, r7
 80066f4:	460d      	mov	r5, r1
 80066f6:	d9f4      	bls.n	80066e2 <_printf_i+0x112>
 80066f8:	2b08      	cmp	r3, #8
 80066fa:	d10b      	bne.n	8006714 <_printf_i+0x144>
 80066fc:	6823      	ldr	r3, [r4, #0]
 80066fe:	07df      	lsls	r7, r3, #31
 8006700:	d508      	bpl.n	8006714 <_printf_i+0x144>
 8006702:	6923      	ldr	r3, [r4, #16]
 8006704:	6861      	ldr	r1, [r4, #4]
 8006706:	4299      	cmp	r1, r3
 8006708:	bfde      	ittt	le
 800670a:	2330      	movle	r3, #48	@ 0x30
 800670c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006710:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8006714:	1b92      	subs	r2, r2, r6
 8006716:	6122      	str	r2, [r4, #16]
 8006718:	f8cd a000 	str.w	sl, [sp]
 800671c:	464b      	mov	r3, r9
 800671e:	aa03      	add	r2, sp, #12
 8006720:	4621      	mov	r1, r4
 8006722:	4640      	mov	r0, r8
 8006724:	f7ff fee6 	bl	80064f4 <_printf_common>
 8006728:	3001      	adds	r0, #1
 800672a:	d14a      	bne.n	80067c2 <_printf_i+0x1f2>
 800672c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006730:	b004      	add	sp, #16
 8006732:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006736:	6823      	ldr	r3, [r4, #0]
 8006738:	f043 0320 	orr.w	r3, r3, #32
 800673c:	6023      	str	r3, [r4, #0]
 800673e:	4833      	ldr	r0, [pc, #204]	@ (800680c <_printf_i+0x23c>)
 8006740:	2778      	movs	r7, #120	@ 0x78
 8006742:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006746:	6823      	ldr	r3, [r4, #0]
 8006748:	6831      	ldr	r1, [r6, #0]
 800674a:	061f      	lsls	r7, r3, #24
 800674c:	f851 5b04 	ldr.w	r5, [r1], #4
 8006750:	d402      	bmi.n	8006758 <_printf_i+0x188>
 8006752:	065f      	lsls	r7, r3, #25
 8006754:	bf48      	it	mi
 8006756:	b2ad      	uxthmi	r5, r5
 8006758:	6031      	str	r1, [r6, #0]
 800675a:	07d9      	lsls	r1, r3, #31
 800675c:	bf44      	itt	mi
 800675e:	f043 0320 	orrmi.w	r3, r3, #32
 8006762:	6023      	strmi	r3, [r4, #0]
 8006764:	b11d      	cbz	r5, 800676e <_printf_i+0x19e>
 8006766:	2310      	movs	r3, #16
 8006768:	e7ac      	b.n	80066c4 <_printf_i+0xf4>
 800676a:	4827      	ldr	r0, [pc, #156]	@ (8006808 <_printf_i+0x238>)
 800676c:	e7e9      	b.n	8006742 <_printf_i+0x172>
 800676e:	6823      	ldr	r3, [r4, #0]
 8006770:	f023 0320 	bic.w	r3, r3, #32
 8006774:	6023      	str	r3, [r4, #0]
 8006776:	e7f6      	b.n	8006766 <_printf_i+0x196>
 8006778:	4616      	mov	r6, r2
 800677a:	e7bd      	b.n	80066f8 <_printf_i+0x128>
 800677c:	6833      	ldr	r3, [r6, #0]
 800677e:	6825      	ldr	r5, [r4, #0]
 8006780:	6961      	ldr	r1, [r4, #20]
 8006782:	1d18      	adds	r0, r3, #4
 8006784:	6030      	str	r0, [r6, #0]
 8006786:	062e      	lsls	r6, r5, #24
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	d501      	bpl.n	8006790 <_printf_i+0x1c0>
 800678c:	6019      	str	r1, [r3, #0]
 800678e:	e002      	b.n	8006796 <_printf_i+0x1c6>
 8006790:	0668      	lsls	r0, r5, #25
 8006792:	d5fb      	bpl.n	800678c <_printf_i+0x1bc>
 8006794:	8019      	strh	r1, [r3, #0]
 8006796:	2300      	movs	r3, #0
 8006798:	6123      	str	r3, [r4, #16]
 800679a:	4616      	mov	r6, r2
 800679c:	e7bc      	b.n	8006718 <_printf_i+0x148>
 800679e:	6833      	ldr	r3, [r6, #0]
 80067a0:	1d1a      	adds	r2, r3, #4
 80067a2:	6032      	str	r2, [r6, #0]
 80067a4:	681e      	ldr	r6, [r3, #0]
 80067a6:	6862      	ldr	r2, [r4, #4]
 80067a8:	2100      	movs	r1, #0
 80067aa:	4630      	mov	r0, r6
 80067ac:	f7f9 fd18 	bl	80001e0 <memchr>
 80067b0:	b108      	cbz	r0, 80067b6 <_printf_i+0x1e6>
 80067b2:	1b80      	subs	r0, r0, r6
 80067b4:	6060      	str	r0, [r4, #4]
 80067b6:	6863      	ldr	r3, [r4, #4]
 80067b8:	6123      	str	r3, [r4, #16]
 80067ba:	2300      	movs	r3, #0
 80067bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80067c0:	e7aa      	b.n	8006718 <_printf_i+0x148>
 80067c2:	6923      	ldr	r3, [r4, #16]
 80067c4:	4632      	mov	r2, r6
 80067c6:	4649      	mov	r1, r9
 80067c8:	4640      	mov	r0, r8
 80067ca:	47d0      	blx	sl
 80067cc:	3001      	adds	r0, #1
 80067ce:	d0ad      	beq.n	800672c <_printf_i+0x15c>
 80067d0:	6823      	ldr	r3, [r4, #0]
 80067d2:	079b      	lsls	r3, r3, #30
 80067d4:	d413      	bmi.n	80067fe <_printf_i+0x22e>
 80067d6:	68e0      	ldr	r0, [r4, #12]
 80067d8:	9b03      	ldr	r3, [sp, #12]
 80067da:	4298      	cmp	r0, r3
 80067dc:	bfb8      	it	lt
 80067de:	4618      	movlt	r0, r3
 80067e0:	e7a6      	b.n	8006730 <_printf_i+0x160>
 80067e2:	2301      	movs	r3, #1
 80067e4:	4632      	mov	r2, r6
 80067e6:	4649      	mov	r1, r9
 80067e8:	4640      	mov	r0, r8
 80067ea:	47d0      	blx	sl
 80067ec:	3001      	adds	r0, #1
 80067ee:	d09d      	beq.n	800672c <_printf_i+0x15c>
 80067f0:	3501      	adds	r5, #1
 80067f2:	68e3      	ldr	r3, [r4, #12]
 80067f4:	9903      	ldr	r1, [sp, #12]
 80067f6:	1a5b      	subs	r3, r3, r1
 80067f8:	42ab      	cmp	r3, r5
 80067fa:	dcf2      	bgt.n	80067e2 <_printf_i+0x212>
 80067fc:	e7eb      	b.n	80067d6 <_printf_i+0x206>
 80067fe:	2500      	movs	r5, #0
 8006800:	f104 0619 	add.w	r6, r4, #25
 8006804:	e7f5      	b.n	80067f2 <_printf_i+0x222>
 8006806:	bf00      	nop
 8006808:	08006ab9 	.word	0x08006ab9
 800680c:	08006aca 	.word	0x08006aca

08006810 <__malloc_lock>:
 8006810:	4801      	ldr	r0, [pc, #4]	@ (8006818 <__malloc_lock+0x8>)
 8006812:	f7ff bc73 	b.w	80060fc <__retarget_lock_acquire_recursive>
 8006816:	bf00      	nop
 8006818:	20000478 	.word	0x20000478

0800681c <__malloc_unlock>:
 800681c:	4801      	ldr	r0, [pc, #4]	@ (8006824 <__malloc_unlock+0x8>)
 800681e:	f7ff bc6e 	b.w	80060fe <__retarget_lock_release_recursive>
 8006822:	bf00      	nop
 8006824:	20000478 	.word	0x20000478

08006828 <_realloc_r>:
 8006828:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800682c:	4680      	mov	r8, r0
 800682e:	4615      	mov	r5, r2
 8006830:	460c      	mov	r4, r1
 8006832:	b921      	cbnz	r1, 800683e <_realloc_r+0x16>
 8006834:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006838:	4611      	mov	r1, r2
 800683a:	f7ff bddb 	b.w	80063f4 <_malloc_r>
 800683e:	b92a      	cbnz	r2, 800684c <_realloc_r+0x24>
 8006840:	f000 f858 	bl	80068f4 <_free_r>
 8006844:	2400      	movs	r4, #0
 8006846:	4620      	mov	r0, r4
 8006848:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800684c:	f000 f89c 	bl	8006988 <_malloc_usable_size_r>
 8006850:	4285      	cmp	r5, r0
 8006852:	4606      	mov	r6, r0
 8006854:	d802      	bhi.n	800685c <_realloc_r+0x34>
 8006856:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800685a:	d8f4      	bhi.n	8006846 <_realloc_r+0x1e>
 800685c:	4629      	mov	r1, r5
 800685e:	4640      	mov	r0, r8
 8006860:	f7ff fdc8 	bl	80063f4 <_malloc_r>
 8006864:	4607      	mov	r7, r0
 8006866:	2800      	cmp	r0, #0
 8006868:	d0ec      	beq.n	8006844 <_realloc_r+0x1c>
 800686a:	42b5      	cmp	r5, r6
 800686c:	462a      	mov	r2, r5
 800686e:	4621      	mov	r1, r4
 8006870:	bf28      	it	cs
 8006872:	4632      	movcs	r2, r6
 8006874:	f000 f830 	bl	80068d8 <memcpy>
 8006878:	4621      	mov	r1, r4
 800687a:	4640      	mov	r0, r8
 800687c:	f000 f83a 	bl	80068f4 <_free_r>
 8006880:	463c      	mov	r4, r7
 8006882:	e7e0      	b.n	8006846 <_realloc_r+0x1e>

08006884 <memmove>:
 8006884:	4288      	cmp	r0, r1
 8006886:	b510      	push	{r4, lr}
 8006888:	eb01 0402 	add.w	r4, r1, r2
 800688c:	d902      	bls.n	8006894 <memmove+0x10>
 800688e:	4284      	cmp	r4, r0
 8006890:	4623      	mov	r3, r4
 8006892:	d807      	bhi.n	80068a4 <memmove+0x20>
 8006894:	1e43      	subs	r3, r0, #1
 8006896:	42a1      	cmp	r1, r4
 8006898:	d008      	beq.n	80068ac <memmove+0x28>
 800689a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800689e:	f803 2f01 	strb.w	r2, [r3, #1]!
 80068a2:	e7f8      	b.n	8006896 <memmove+0x12>
 80068a4:	4402      	add	r2, r0
 80068a6:	4601      	mov	r1, r0
 80068a8:	428a      	cmp	r2, r1
 80068aa:	d100      	bne.n	80068ae <memmove+0x2a>
 80068ac:	bd10      	pop	{r4, pc}
 80068ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80068b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80068b6:	e7f7      	b.n	80068a8 <memmove+0x24>

080068b8 <_sbrk_r>:
 80068b8:	b538      	push	{r3, r4, r5, lr}
 80068ba:	4d06      	ldr	r5, [pc, #24]	@ (80068d4 <_sbrk_r+0x1c>)
 80068bc:	2300      	movs	r3, #0
 80068be:	4604      	mov	r4, r0
 80068c0:	4608      	mov	r0, r1
 80068c2:	602b      	str	r3, [r5, #0]
 80068c4:	f7fa fad0 	bl	8000e68 <_sbrk>
 80068c8:	1c43      	adds	r3, r0, #1
 80068ca:	d102      	bne.n	80068d2 <_sbrk_r+0x1a>
 80068cc:	682b      	ldr	r3, [r5, #0]
 80068ce:	b103      	cbz	r3, 80068d2 <_sbrk_r+0x1a>
 80068d0:	6023      	str	r3, [r4, #0]
 80068d2:	bd38      	pop	{r3, r4, r5, pc}
 80068d4:	20000484 	.word	0x20000484

080068d8 <memcpy>:
 80068d8:	440a      	add	r2, r1
 80068da:	4291      	cmp	r1, r2
 80068dc:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80068e0:	d100      	bne.n	80068e4 <memcpy+0xc>
 80068e2:	4770      	bx	lr
 80068e4:	b510      	push	{r4, lr}
 80068e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80068ea:	f803 4f01 	strb.w	r4, [r3, #1]!
 80068ee:	4291      	cmp	r1, r2
 80068f0:	d1f9      	bne.n	80068e6 <memcpy+0xe>
 80068f2:	bd10      	pop	{r4, pc}

080068f4 <_free_r>:
 80068f4:	b538      	push	{r3, r4, r5, lr}
 80068f6:	4605      	mov	r5, r0
 80068f8:	2900      	cmp	r1, #0
 80068fa:	d041      	beq.n	8006980 <_free_r+0x8c>
 80068fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006900:	1f0c      	subs	r4, r1, #4
 8006902:	2b00      	cmp	r3, #0
 8006904:	bfb8      	it	lt
 8006906:	18e4      	addlt	r4, r4, r3
 8006908:	f7ff ff82 	bl	8006810 <__malloc_lock>
 800690c:	4a1d      	ldr	r2, [pc, #116]	@ (8006984 <_free_r+0x90>)
 800690e:	6813      	ldr	r3, [r2, #0]
 8006910:	b933      	cbnz	r3, 8006920 <_free_r+0x2c>
 8006912:	6063      	str	r3, [r4, #4]
 8006914:	6014      	str	r4, [r2, #0]
 8006916:	4628      	mov	r0, r5
 8006918:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800691c:	f7ff bf7e 	b.w	800681c <__malloc_unlock>
 8006920:	42a3      	cmp	r3, r4
 8006922:	d908      	bls.n	8006936 <_free_r+0x42>
 8006924:	6820      	ldr	r0, [r4, #0]
 8006926:	1821      	adds	r1, r4, r0
 8006928:	428b      	cmp	r3, r1
 800692a:	bf01      	itttt	eq
 800692c:	6819      	ldreq	r1, [r3, #0]
 800692e:	685b      	ldreq	r3, [r3, #4]
 8006930:	1809      	addeq	r1, r1, r0
 8006932:	6021      	streq	r1, [r4, #0]
 8006934:	e7ed      	b.n	8006912 <_free_r+0x1e>
 8006936:	461a      	mov	r2, r3
 8006938:	685b      	ldr	r3, [r3, #4]
 800693a:	b10b      	cbz	r3, 8006940 <_free_r+0x4c>
 800693c:	42a3      	cmp	r3, r4
 800693e:	d9fa      	bls.n	8006936 <_free_r+0x42>
 8006940:	6811      	ldr	r1, [r2, #0]
 8006942:	1850      	adds	r0, r2, r1
 8006944:	42a0      	cmp	r0, r4
 8006946:	d10b      	bne.n	8006960 <_free_r+0x6c>
 8006948:	6820      	ldr	r0, [r4, #0]
 800694a:	4401      	add	r1, r0
 800694c:	1850      	adds	r0, r2, r1
 800694e:	4283      	cmp	r3, r0
 8006950:	6011      	str	r1, [r2, #0]
 8006952:	d1e0      	bne.n	8006916 <_free_r+0x22>
 8006954:	6818      	ldr	r0, [r3, #0]
 8006956:	685b      	ldr	r3, [r3, #4]
 8006958:	6053      	str	r3, [r2, #4]
 800695a:	4408      	add	r0, r1
 800695c:	6010      	str	r0, [r2, #0]
 800695e:	e7da      	b.n	8006916 <_free_r+0x22>
 8006960:	d902      	bls.n	8006968 <_free_r+0x74>
 8006962:	230c      	movs	r3, #12
 8006964:	602b      	str	r3, [r5, #0]
 8006966:	e7d6      	b.n	8006916 <_free_r+0x22>
 8006968:	6820      	ldr	r0, [r4, #0]
 800696a:	1821      	adds	r1, r4, r0
 800696c:	428b      	cmp	r3, r1
 800696e:	bf04      	itt	eq
 8006970:	6819      	ldreq	r1, [r3, #0]
 8006972:	685b      	ldreq	r3, [r3, #4]
 8006974:	6063      	str	r3, [r4, #4]
 8006976:	bf04      	itt	eq
 8006978:	1809      	addeq	r1, r1, r0
 800697a:	6021      	streq	r1, [r4, #0]
 800697c:	6054      	str	r4, [r2, #4]
 800697e:	e7ca      	b.n	8006916 <_free_r+0x22>
 8006980:	bd38      	pop	{r3, r4, r5, pc}
 8006982:	bf00      	nop
 8006984:	20000480 	.word	0x20000480

08006988 <_malloc_usable_size_r>:
 8006988:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800698c:	1f18      	subs	r0, r3, #4
 800698e:	2b00      	cmp	r3, #0
 8006990:	bfbc      	itt	lt
 8006992:	580b      	ldrlt	r3, [r1, r0]
 8006994:	18c0      	addlt	r0, r0, r3
 8006996:	4770      	bx	lr

08006998 <_init>:
 8006998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800699a:	bf00      	nop
 800699c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800699e:	bc08      	pop	{r3}
 80069a0:	469e      	mov	lr, r3
 80069a2:	4770      	bx	lr

080069a4 <_fini>:
 80069a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069a6:	bf00      	nop
 80069a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069aa:	bc08      	pop	{r3}
 80069ac:	469e      	mov	lr, r3
 80069ae:	4770      	bx	lr
