---
layout: default
title: Appendix 2.3 - Interposer and Redistribution Layer (RDL) Stack Structures
---

---

# ğŸ“˜ Appendix 2.3ï¼šã‚¤ãƒ³ã‚¿ãƒ¼ãƒãƒ¼ã‚¶ã¨å†é…ç·šå±¤ï¼ˆRDLï¼‰ã®ç©å±¤æ§‹é€   
**Appendix 2.3: Interposer and Redistribution Layer (RDL) Stack Structures**

---

## ğŸ“Œ æ¦‚è¦ / Overview

æœ¬è³‡æ–™ã§ã¯ã€2.5Dãƒ»3Dãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ã«ãŠã‘ã‚‹**ã‚¤ãƒ³ã‚¿ãƒ¼ãƒãƒ¼ã‚¶æ§‹é€ ã¨RDLï¼ˆRedistribution Layerï¼‰æ§‹æˆ**ã«ã¤ã„ã¦ã€**ä»£è¡¨çš„ãªè¨­è¨ˆä¾‹**ã‚’ã‚‚ã¨ã«è§£èª¬ã—ã¾ã™ã€‚  
*This appendix presents typical structures of silicon interposers and RDL stacks used in 2.5D/3D packaging.*

ãã‚Œãã‚ŒãŒ**å¤šãƒãƒƒãƒ—æ¥ç¶šãƒ»ç†±åˆ†æ•£ãƒ»ä¿¡å·é…ç·š**ã®ä¸­æ ¸æŠ€è¡“ã¨ã—ã¦æ©Ÿèƒ½ã—ã¾ã™ã€‚  
They are essential for **multi-die interconnects, thermal management, and high-density routing.**

---

## ğŸ§© ã‚¤ãƒ³ã‚¿ãƒ¼ãƒãƒ¼ã‚¶ï¼ˆSiï¼‰æ§‹é€ ä¾‹  
**Silicon Interposer: Structural Example**

### âœ¦ ä¸Šé¢å›³ï¼ˆTop Viewï¼‰

```
Top View:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Die1  Die2 â”‚  â† è¤‡æ•°ãƒ­ã‚¸ãƒƒã‚¯ãƒ€ã‚¤ / Multiple Logic Dies
â”‚   â”‚     â”‚   â”‚
â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
     â”‚  TSV  â†“
     â”‚â”€â”€â”€â”€â”€â”€â”€â”
     â–¼       â”‚
Bottom: RDL + bump array
```

### âœ¦ ç©å±¤æ–­é¢æ§‹æˆ / Cross-Section Layers

| ğŸ§© å±¤ / Layer | ğŸ”§ å†…å®¹ / Description | ğŸ“˜ ç‰¹å¾´ / Characteristics |
|---------------|------------------------|----------------------------|
| **Dieå±¤**<br>Die Layer | ãƒ­ã‚¸ãƒƒã‚¯/ãƒ¡ãƒ¢ãƒªãƒ€ã‚¤ç¾¤<br>Logic/memory dies | Î¼-bumpã§æ¥ç¶š<br>Î¼-bump interconnect |
| **æ¥ç¶šå±¤**<br>Connection Layer | TSV + RDL | å‚ç›´ãƒ“ã‚¢ã¨å†é…ç·šå±¤<br>Vertical vias and redistribution |
| **é…ç·šå±¤**<br>Metal Layer | Cu + PI (2â€“4å±¤) | é«˜å¯†åº¦é…ç·šï¼‹çµ¶ç¸<br>High-density routing and insulation |
| **ãƒãƒ³ãƒ—å±¤**<br>Bump Layer | C4/Sn ãƒãƒ³ãƒ— | åŸºæ¿æ¥ç¶šï¼ˆFC-BGAãªã©ï¼‰<br>Connection to package substrate |

---

## ğŸ”„ RDLæ§‹é€ ï¼ˆFan-Out / WLPï¼‰  
**Fan-Out and WLP-Type RDL Structures**

### âœ¦ å…¸å‹æ§‹æˆ / Typical Fan-Out RDL Stack

| ğŸ§© å±¤ / Layer | ğŸ”§ ææ–™ / Material | ğŸ“˜ ç›®çš„ / Purpose |
|--------------|---------------------|---------------------|
| **ä¸Šéƒ¨é…ç·šå±¤**<br>Top Metal | Cu + PI | ä¿¡å·é…ç·šãƒ«ãƒ¼ãƒ†ã‚£ãƒ³ã‚°<br>Signal routing |
| **ä¸­é–“é…ç·šå±¤**<br>Mid Metal Layers | Cu + PI (2â€“6å±¤) | å¤šå±¤å†é…ç·šæ§‹æˆ<br>Multilayer redistribution |
| **ãƒãƒƒãƒ—åŸ‹è¾¼å±¤**<br>Embedded Die Layer | Moldæ¨¹è„‚<br>Mold Resin | Fan-Outã‚¹ãƒšãƒ¼ã‚¹ç¢ºä¿<br>Supports die and area expansion |
| **I/Oå±¤**<br>Bottom I/O Layer | Cuãƒãƒ³ãƒ—<br>Cu Bumps | LGA/BGAæ¥ç¶š<br>Board-level interconnects |

---

### âœ¦ ç‰¹å¾´ / Characteristics

- âœ… **è¶…è–„å‹ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸**ãŒå¯èƒ½ï¼ˆã‚³ã‚¢ãƒ¬ã‚¹è¨­è¨ˆï¼‰  
  Enables **ultra-thin packaging** with coreless design  
- ğŸ”„ **ãƒãƒƒãƒ—å¤–å‘¨ã¸ã®ä¿¡å·æ‹¡å¼µï¼ˆFan-Outï¼‰**  
  Signal redistribution from chip to package edge  
- ğŸ”— **Î¼-bump / Hybrid Bondingã¨é«˜ç›¸æ€§**  
  Compatible with advanced bonding techniques like Î¼-bump and hybrid bonding  

---

## ğŸ—ï¸ å¤šå±¤åŒ–ã«ãŠã‘ã‚‹è¨­è¨ˆè¦³ç‚¹  
**Key Considerations for Multilayer Design**

| ğŸ” è¦³ç‚¹ / Aspect | ğŸ› ï¸ ç•™æ„ç‚¹ / Design Considerations |
|------------------|-----------------------------------|
| **å¯¸æ³•åˆ¶å¾¡**<br>Dimensional Accuracy | è†œåšãƒ»ãƒ©ã‚¤ãƒ³å¹…ãƒ»ã‚®ãƒ£ãƒƒãƒ—ã®ç²¾å¯†åˆ¶å¾¡<br>Accurate thickness, line width, spacing |
| **ç†±å¿œåŠ›ç®¡ç†**<br>Thermal Stress Control | CTEå·®ã«ã‚ˆã‚‹å¿œåŠ›ã¨ã‚¯ãƒ©ãƒƒã‚¯ã«æ³¨æ„<br>Handle stress from CTE mismatch |
| **ãƒ¬ã‚¸ã‚¹ãƒˆæ•´åˆæ€§**<br>Resist Alignment | å„å±¤ã®ãƒã‚¹ã‚¯åˆã‚ã›ç²¾åº¦ãŒé‡è¦<br>Precise mask alignment between layers |
| **å¹³å¦æ€§ç¶­æŒ**<br>Planarity / CMP | CMPå·¥ç¨‹ã§ã®å¹³å¦åŒ–ãŒä¸å¯æ¬ <br>Ensure flat surface via CMP for lithography |

---

## ğŸ“Œ ã¾ã¨ã‚ / Summary

ã‚¤ãƒ³ã‚¿ãƒ¼ãƒãƒ¼ã‚¶ã¨RDLã¯ã€**ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆæŠ€è¡“ã‚„å…ˆç«¯å®Ÿè£…**ã‚’æ”¯ãˆã‚‹ä¸å¯æ¬ ãªåŸºç›¤æŠ€è¡“ã§ã™ã€‚  
*Interposers and RDLs are foundational technologies in chiplet-based and advanced packaging.*

â¡ é›»æ°—ãƒ»ç†±ãƒ»ä¿¡å·é…ç·šã®è¤‡åˆçš„åˆ¶ç´„ã‚’åŒæ™‚ã«æ‰±ã†ãŸã‚ã€**æ§‹é€ è¨­è¨ˆã¨ææ–™é¸å®šã®çµ±åˆçš„æœ€é©åŒ–**ãŒæ±‚ã‚ã‚‰ã‚Œã¾ã™ã€‚  
â¡ Their complexity demands a **co-optimized structural and material design** approach.

---

## ğŸ”— ç‰¹åˆ¥ç·¨ ç¬¬2ç«  ãƒˆãƒƒãƒ—ã¸æˆ»ã‚‹  
[ğŸ“ æˆ»ã‚‹ï½œBack to Chapter 2 Top](./README.md)
