

================================================================
== Vivado HLS Report for 'newsob'
================================================================
* Date:           Fri Jun 29 21:45:10 2018

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        sobelfilter
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.36|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+----------+
    |      Latency      |      Interval     | Pipeline |
    |   min   |   max   |   min   |   max   |   Type   |
    +---------+---------+---------+---------+----------+
    |  1051663|  1067058|  1051650|  1067057| dataflow |
    +---------+---------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +------------------------------------+-------------------------+---------+---------+---------+---------+---------+
        |                                    |                         |      Latency      |      Interval     | Pipeline|
        |              Instance              |          Module         |   min   |   max   |   min   |   max   |   Type  |
        +------------------------------------+-------------------------+---------+---------+---------+---------+---------+
        |stg_14_newsob_Block_proc_fu_156     |newsob_Block_proc        |        0|        0|        0|        0|   none  |
        |grp_newsob_AXIvideo2Mat_DMA_fu_114  |newsob_AXIvideo2Mat_DMA  |        1|  1051649|        1|  1051649|   none  |
        |grp_newsob_Sobel_fu_106             |newsob_Sobel             |      210|  1067056|      210|  1067056|   none  |
        |grp_newsob_Mat2AXIvideo_DMA_fu_137  |newsob_Mat2AXIvideo_DMA  |  1051649|  1051649|  1051649|  1051649|   none  |
        +------------------------------------+-------------------------+---------+---------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        0|      -|      30|    136|
|Instance         |        3|      -|     725|    815|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       7|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        3|      0|     762|    951|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+-------------------------+---------+-------+-----+-----+
    |          Instance          |          Module         | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+-------------------------+---------+-------+-----+-----+
    |newsob_AXIvideo2Mat_DMA_U0  |newsob_AXIvideo2Mat_DMA  |        0|      0|   76|   62|
    |newsob_Block_proc_U0        |newsob_Block_proc        |        0|      0|    2|    1|
    |newsob_Mat2AXIvideo_DMA_U0  |newsob_Mat2AXIvideo_DMA  |        0|      0|   44|   67|
    |newsob_Sobel_U0             |newsob_Sobel             |        3|      0|  603|  685|
    +----------------------------+-------------------------+---------+-------+-----+-----+
    |Total                       |                         |        3|      0|  725|  815|
    +----------------------------+-------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------------+---------+---+----+------+-----+---------+
    |           Name          | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +-------------------------+---------+---+----+------+-----+---------+
    |img_0_cols_V_channel6_U  |        0|  5|  24|     1|   12|       12|
    |img_0_cols_V_channel_U   |        0|  5|  24|     1|   12|       12|
    |img_0_data_stream_0_V_U  |        0|  5|  20|     1|    8|        8|
    |img_0_rows_V_channel5_U  |        0|  5|  24|     1|   12|       12|
    |img_0_rows_V_channel_U   |        0|  5|  24|     1|   12|       12|
    |img_1_data_stream_0_V_U  |        0|  5|  20|     1|    8|        8|
    +-------------------------+---------+---+----+------+-----+---------+
    |Total                    |        0| 30| 136|     6|   64|       64|
    +-------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +--------------------------------------------+---+----+-----+-----------+
    |                    Name                    | FF| LUT| Bits| Const Bits|
    +--------------------------------------------+---+----+-----+-----------+
    |ap_CS                                       |  1|   0|    1|          0|
    |ap_reg_procdone_newsob_AXIvideo2Mat_DMA_U0  |  1|   0|    1|          0|
    |ap_reg_procdone_newsob_Block_proc_U0        |  1|   0|    1|          0|
    |ap_reg_procdone_newsob_Mat2AXIvideo_DMA_U0  |  1|   0|    1|          0|
    |ap_reg_procdone_newsob_Sobel_U0             |  1|   0|    1|          0|
    |newsob_Mat2AXIvideo_DMA_U0_ap_start         |  1|   0|    1|          0|
    |newsob_Sobel_U0_ap_start                    |  1|   0|    1|          0|
    +--------------------------------------------+---+----+-----+-----------+
    |Total                                       |  7|   0|    7|          0|
    +--------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------------+-----+-----+------------+------------------------+--------------+
|INPUT_STREAM_TDATA    |  in |    8|    axis    |  INPUT_STREAM_V_data_V |    pointer   |
|INPUT_STREAM_TKEEP    |  in |    1|    axis    |  INPUT_STREAM_V_keep_V |    pointer   |
|INPUT_STREAM_TSTRB    |  in |    1|    axis    |  INPUT_STREAM_V_strb_V |    pointer   |
|INPUT_STREAM_TUSER    |  in |    1|    axis    |  INPUT_STREAM_V_user_V |    pointer   |
|INPUT_STREAM_TLAST    |  in |    1|    axis    |  INPUT_STREAM_V_last_V |    pointer   |
|INPUT_STREAM_TID      |  in |    1|    axis    |   INPUT_STREAM_V_id_V  |    pointer   |
|INPUT_STREAM_TDEST    |  in |    1|    axis    |  INPUT_STREAM_V_dest_V |    pointer   |
|INPUT_STREAM_TVALID   |  in |    1|    axis    |  INPUT_STREAM_V_dest_V |    pointer   |
|INPUT_STREAM_TREADY   | out |    1|    axis    |  INPUT_STREAM_V_dest_V |    pointer   |
|OUTPUT_STREAM_TDATA   | out |    8|    axis    | OUTPUT_STREAM_V_data_V |    pointer   |
|OUTPUT_STREAM_TKEEP   | out |    1|    axis    | OUTPUT_STREAM_V_keep_V |    pointer   |
|OUTPUT_STREAM_TSTRB   | out |    1|    axis    | OUTPUT_STREAM_V_strb_V |    pointer   |
|OUTPUT_STREAM_TUSER   | out |    1|    axis    | OUTPUT_STREAM_V_user_V |    pointer   |
|OUTPUT_STREAM_TLAST   | out |    1|    axis    | OUTPUT_STREAM_V_last_V |    pointer   |
|OUTPUT_STREAM_TID     | out |    1|    axis    |  OUTPUT_STREAM_V_id_V  |    pointer   |
|OUTPUT_STREAM_TDEST   | out |    1|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
|OUTPUT_STREAM_TVALID  | out |    1|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
|OUTPUT_STREAM_TREADY  |  in |    1|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
|ap_clk                |  in |    1| ap_ctrl_hs |         newsob         | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |         newsob         | return value |
|ap_start              |  in |    1| ap_ctrl_hs |         newsob         | return value |
|ap_done               | out |    1| ap_ctrl_hs |         newsob         | return value |
|ap_idle               | out |    1| ap_ctrl_hs |         newsob         | return value |
|ap_ready              | out |    1| ap_ctrl_hs |         newsob         | return value |
+----------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: img_0_cols_V_channel6 [1/1] 0.00ns
codeRepl:0  %img_0_cols_V_channel6 = alloca i12, align 2

ST_1: img_0_rows_V_channel5 [1/1] 0.00ns
codeRepl:1  %img_0_rows_V_channel5 = alloca i12, align 2

ST_1: img_0_cols_V_channel [1/1] 0.00ns
codeRepl:2  %img_0_cols_V_channel = alloca i12, align 2

ST_1: img_0_rows_V_channel [1/1] 0.00ns
codeRepl:3  %img_0_rows_V_channel = alloca i12, align 2

ST_1: img_0_data_stream_0_V [1/1] 0.00ns
codeRepl:20  %img_0_data_stream_0_V = alloca i8, align 1

ST_1: img_1_data_stream_0_V [1/1] 0.00ns
codeRepl:23  %img_1_data_stream_0_V = alloca i8, align 1

ST_1: stg_14 [1/1] 0.00ns
codeRepl:33  call fastcc void @newsob_Block__proc(i12* %img_0_rows_V_channel, i12* %img_0_cols_V_channel)


 <State 2>: 0.00ns
ST_2: stg_15 [2/2] 0.00ns
codeRepl:38  call fastcc void @newsob_AXIvideo2Mat_DMA(i8* %INPUT_STREAM_V_data_V, i1* %INPUT_STREAM_V_keep_V, i1* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V, i12* nocapture %img_0_rows_V_channel, i12* nocapture %img_0_cols_V_channel, i8* %img_0_data_stream_0_V, i12* %img_0_rows_V_channel5, i12* %img_0_cols_V_channel6)


 <State 3>: 0.00ns
ST_3: stg_16 [1/2] 0.00ns
codeRepl:38  call fastcc void @newsob_AXIvideo2Mat_DMA(i8* %INPUT_STREAM_V_data_V, i1* %INPUT_STREAM_V_keep_V, i1* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V, i12* nocapture %img_0_rows_V_channel, i12* nocapture %img_0_cols_V_channel, i8* %img_0_data_stream_0_V, i12* %img_0_rows_V_channel5, i12* %img_0_cols_V_channel6)


 <State 4>: 0.00ns
ST_4: stg_17 [2/2] 0.00ns
codeRepl:39  call fastcc void @newsob_Sobel(i12* nocapture %img_0_rows_V_channel5, i12* nocapture %img_0_cols_V_channel6, i8* %img_0_data_stream_0_V, i8* %img_1_data_stream_0_V)


 <State 5>: 0.00ns
ST_5: stg_18 [1/2] 0.00ns
codeRepl:39  call fastcc void @newsob_Sobel(i12* nocapture %img_0_rows_V_channel5, i12* nocapture %img_0_cols_V_channel6, i8* %img_0_data_stream_0_V, i8* %img_1_data_stream_0_V)


 <State 6>: 0.00ns
ST_6: stg_19 [2/2] 0.00ns
codeRepl:40  call fastcc void @newsob_Mat2AXIvideo_DMA(i8* %img_1_data_stream_0_V, i8* %OUTPUT_STREAM_V_data_V, i1* %OUTPUT_STREAM_V_keep_V, i1* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V)


 <State 7>: 1.00ns
ST_7: stg_20 [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1806) nounwind

ST_7: stg_21 [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i8* %INPUT_STREAM_V_data_V), !map !7

ST_7: stg_22 [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_keep_V), !map !11

ST_7: stg_23 [1/1] 0.00ns
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_strb_V), !map !15

ST_7: stg_24 [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_user_V), !map !19

ST_7: stg_25 [1/1] 0.00ns
codeRepl:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_last_V), !map !23

ST_7: stg_26 [1/1] 0.00ns
codeRepl:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_id_V), !map !27

ST_7: stg_27 [1/1] 0.00ns
codeRepl:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_dest_V), !map !31

ST_7: stg_28 [1/1] 0.00ns
codeRepl:12  call void (...)* @_ssdm_op_SpecBitsMap(i8* %OUTPUT_STREAM_V_data_V), !map !35

ST_7: stg_29 [1/1] 0.00ns
codeRepl:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_keep_V), !map !39

ST_7: stg_30 [1/1] 0.00ns
codeRepl:14  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_strb_V), !map !43

ST_7: stg_31 [1/1] 0.00ns
codeRepl:15  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_user_V), !map !47

ST_7: stg_32 [1/1] 0.00ns
codeRepl:16  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_last_V), !map !51

ST_7: stg_33 [1/1] 0.00ns
codeRepl:17  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_id_V), !map !55

ST_7: stg_34 [1/1] 0.00ns
codeRepl:18  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_dest_V), !map !59

ST_7: stg_35 [1/1] 0.00ns
codeRepl:19  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @newsob_str) nounwind

ST_7: empty [1/1] 0.00ns
codeRepl:21  %empty = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_0_OC_data_stream_LF_0_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_0_V)

ST_7: stg_37 [1/1] 0.00ns
codeRepl:22  call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: empty_9 [1/1] 0.00ns
codeRepl:24  %empty_9 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_1_OC_data_stream_LF_0_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_0_V)

ST_7: stg_39 [1/1] 0.00ns
codeRepl:25  call void (...)* @_ssdm_op_SpecInterface(i8* %img_1_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: stg_40 [1/1] 0.00ns
codeRepl:26  call void (...)* @_ssdm_op_SpecInterface(i8* %INPUT_STREAM_V_data_V, i1* %INPUT_STREAM_V_keep_V, i1* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V, [5 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_7: stg_41 [1/1] 0.00ns
codeRepl:27  call void (...)* @_ssdm_op_SpecInterface(i8* %OUTPUT_STREAM_V_data_V, i1* %OUTPUT_STREAM_V_keep_V, i1* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V, [5 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_7: stg_42 [1/1] 0.00ns
codeRepl:28  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1806, [10 x i8]* @p_str1807, [1 x i8]* @p_str1806, i32 -1, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [24 x i8]* @p_str1808)

ST_7: empty_10 [1/1] 0.00ns
codeRepl:29  %empty_10 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @img_0_OC_rows_OC_V_channel_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i12* %img_0_rows_V_channel, i12* %img_0_rows_V_channel)

ST_7: stg_44 [1/1] 0.00ns
codeRepl:30  call void (...)* @_ssdm_op_SpecInterface(i12* %img_0_rows_V_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: empty_11 [1/1] 0.00ns
codeRepl:31  %empty_11 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @img_0_OC_cols_OC_V_channel_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i12* %img_0_cols_V_channel, i12* %img_0_cols_V_channel)

ST_7: stg_46 [1/1] 0.00ns
codeRepl:32  call void (...)* @_ssdm_op_SpecInterface(i12* %img_0_cols_V_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: empty_12 [1/1] 0.00ns
codeRepl:34  %empty_12 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img_0_OC_rows_OC_V_channel5_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i12* %img_0_rows_V_channel5, i12* %img_0_rows_V_channel5)

ST_7: stg_48 [1/1] 0.00ns
codeRepl:35  call void (...)* @_ssdm_op_SpecInterface(i12* %img_0_rows_V_channel5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: empty_13 [1/1] 0.00ns
codeRepl:36  %empty_13 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img_0_OC_cols_OC_V_channel6_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i12* %img_0_cols_V_channel6, i12* %img_0_cols_V_channel6)

ST_7: stg_50 [1/1] 0.00ns
codeRepl:37  call void (...)* @_ssdm_op_SpecInterface(i12* %img_0_cols_V_channel6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_7: stg_51 [1/2] 1.00ns
codeRepl:40  call fastcc void @newsob_Mat2AXIvideo_DMA(i8* %img_1_data_stream_0_V, i8* %OUTPUT_STREAM_V_data_V, i1* %OUTPUT_STREAM_V_keep_V, i1* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V)

ST_7: stg_52 [1/1] 0.00ns
codeRepl:41  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ INPUT_STREAM_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xd6e44f19f0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xd6e44f0a30; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xd6e44efef0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xd6e44f1ba0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xd6e44efc20; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xd6e44f1a80; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xd6e44f0be0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0xd6e44efe60; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0xd6e44eff80; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0xd6e44f0ac0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0xd6e44f0010; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0xd6e44f0640; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0xd6e44f02e0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0xd6e44f1180; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
img_0_cols_V_channel6 (alloca              ) [ 00111111]
img_0_rows_V_channel5 (alloca              ) [ 00111111]
img_0_cols_V_channel  (alloca              ) [ 01111111]
img_0_rows_V_channel  (alloca              ) [ 01111111]
img_0_data_stream_0_V (alloca              ) [ 00111111]
img_1_data_stream_0_V (alloca              ) [ 00111111]
stg_14                (call                ) [ 00000000]
stg_16                (call                ) [ 00000000]
stg_18                (call                ) [ 00000000]
stg_20                (specdataflowpipeline) [ 00000000]
stg_21                (specbitsmap         ) [ 00000000]
stg_22                (specbitsmap         ) [ 00000000]
stg_23                (specbitsmap         ) [ 00000000]
stg_24                (specbitsmap         ) [ 00000000]
stg_25                (specbitsmap         ) [ 00000000]
stg_26                (specbitsmap         ) [ 00000000]
stg_27                (specbitsmap         ) [ 00000000]
stg_28                (specbitsmap         ) [ 00000000]
stg_29                (specbitsmap         ) [ 00000000]
stg_30                (specbitsmap         ) [ 00000000]
stg_31                (specbitsmap         ) [ 00000000]
stg_32                (specbitsmap         ) [ 00000000]
stg_33                (specbitsmap         ) [ 00000000]
stg_34                (specbitsmap         ) [ 00000000]
stg_35                (spectopmodule       ) [ 00000000]
empty                 (specchannel         ) [ 00000000]
stg_37                (specinterface       ) [ 00000000]
empty_9               (specchannel         ) [ 00000000]
stg_39                (specinterface       ) [ 00000000]
stg_40                (specinterface       ) [ 00000000]
stg_41                (specinterface       ) [ 00000000]
stg_42                (specifcore          ) [ 00000000]
empty_10              (specchannel         ) [ 00000000]
stg_44                (specinterface       ) [ 00000000]
empty_11              (specchannel         ) [ 00000000]
stg_46                (specinterface       ) [ 00000000]
empty_12              (specchannel         ) [ 00000000]
stg_48                (specinterface       ) [ 00000000]
empty_13              (specchannel         ) [ 00000000]
stg_50                (specinterface       ) [ 00000000]
stg_51                (call                ) [ 00000000]
stg_52                (ret                 ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="INPUT_STREAM_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="INPUT_STREAM_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="INPUT_STREAM_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="INPUT_STREAM_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="INPUT_STREAM_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="INPUT_STREAM_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="INPUT_STREAM_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="OUTPUT_STREAM_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="OUTPUT_STREAM_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="OUTPUT_STREAM_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="OUTPUT_STREAM_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="OUTPUT_STREAM_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="OUTPUT_STREAM_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="OUTPUT_STREAM_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="newsob_Block__proc"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="newsob_AXIvideo2Mat_DMA"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="newsob_Sobel"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="newsob_Mat2AXIvideo_DMA"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="newsob_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_0_OC_data_stream_LF_0_NF_s"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_1_OC_data_stream_LF_0_NF_s"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1805"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1808"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_0_OC_rows_OC_V_channel_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_0_OC_cols_OC_V_channel_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_0_OC_rows_OC_V_channel5_st"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_0_OC_cols_OC_V_channel6_st"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="img_0_cols_V_channel6_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_0_cols_V_channel6/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="img_0_rows_V_channel5_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_0_rows_V_channel5/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="img_0_cols_V_channel_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_0_cols_V_channel/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="img_0_rows_V_channel_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_0_rows_V_channel/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="img_0_data_stream_0_V_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_0_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="img_1_data_stream_0_V_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_1_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_newsob_Sobel_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="12" slack="3"/>
<pin id="109" dir="0" index="2" bw="12" slack="3"/>
<pin id="110" dir="0" index="3" bw="8" slack="3"/>
<pin id="111" dir="0" index="4" bw="8" slack="3"/>
<pin id="112" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_17/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_newsob_AXIvideo2Mat_DMA_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="0" index="3" bw="1" slack="0"/>
<pin id="119" dir="0" index="4" bw="1" slack="0"/>
<pin id="120" dir="0" index="5" bw="1" slack="0"/>
<pin id="121" dir="0" index="6" bw="1" slack="0"/>
<pin id="122" dir="0" index="7" bw="1" slack="0"/>
<pin id="123" dir="0" index="8" bw="12" slack="1"/>
<pin id="124" dir="0" index="9" bw="12" slack="1"/>
<pin id="125" dir="0" index="10" bw="8" slack="1"/>
<pin id="126" dir="0" index="11" bw="12" slack="1"/>
<pin id="127" dir="0" index="12" bw="12" slack="1"/>
<pin id="128" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_15/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_newsob_Mat2AXIvideo_DMA_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="8" slack="5"/>
<pin id="140" dir="0" index="2" bw="8" slack="0"/>
<pin id="141" dir="0" index="3" bw="1" slack="0"/>
<pin id="142" dir="0" index="4" bw="1" slack="0"/>
<pin id="143" dir="0" index="5" bw="1" slack="0"/>
<pin id="144" dir="0" index="6" bw="1" slack="0"/>
<pin id="145" dir="0" index="7" bw="1" slack="0"/>
<pin id="146" dir="0" index="8" bw="1" slack="0"/>
<pin id="147" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_19/6 "/>
</bind>
</comp>

<comp id="156" class="1004" name="stg_14_newsob_Block_proc_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="12" slack="0"/>
<pin id="159" dir="0" index="2" bw="12" slack="0"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_14/1 "/>
</bind>
</comp>

<comp id="162" class="1005" name="img_0_cols_V_channel6_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="12" slack="1"/>
<pin id="164" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img_0_cols_V_channel6 "/>
</bind>
</comp>

<comp id="168" class="1005" name="img_0_rows_V_channel5_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="12" slack="1"/>
<pin id="170" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img_0_rows_V_channel5 "/>
</bind>
</comp>

<comp id="174" class="1005" name="img_0_cols_V_channel_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="12" slack="0"/>
<pin id="176" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="img_0_cols_V_channel "/>
</bind>
</comp>

<comp id="180" class="1005" name="img_0_rows_V_channel_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="12" slack="0"/>
<pin id="182" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="img_0_rows_V_channel "/>
</bind>
</comp>

<comp id="186" class="1005" name="img_0_data_stream_0_V_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="1"/>
<pin id="188" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_0_data_stream_0_V "/>
</bind>
</comp>

<comp id="192" class="1005" name="img_1_data_stream_0_V_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="3"/>
<pin id="194" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="img_1_data_stream_0_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="28" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="28" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="28" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="28" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="28" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="34" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="129"><net_src comp="32" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="114" pin=4"/></net>

<net id="134"><net_src comp="8" pin="0"/><net_sink comp="114" pin=5"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="114" pin=6"/></net>

<net id="136"><net_src comp="12" pin="0"/><net_sink comp="114" pin=7"/></net>

<net id="148"><net_src comp="36" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="150"><net_src comp="16" pin="0"/><net_sink comp="137" pin=3"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="137" pin=4"/></net>

<net id="152"><net_src comp="20" pin="0"/><net_sink comp="137" pin=5"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="137" pin=6"/></net>

<net id="154"><net_src comp="24" pin="0"/><net_sink comp="137" pin=7"/></net>

<net id="155"><net_src comp="26" pin="0"/><net_sink comp="137" pin=8"/></net>

<net id="161"><net_src comp="30" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="82" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="114" pin=12"/></net>

<net id="167"><net_src comp="162" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="171"><net_src comp="86" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="114" pin=11"/></net>

<net id="173"><net_src comp="168" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="177"><net_src comp="90" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="114" pin=9"/></net>

<net id="183"><net_src comp="94" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="114" pin=8"/></net>

<net id="189"><net_src comp="98" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="114" pin=10"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="106" pin=3"/></net>

<net id="195"><net_src comp="102" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="106" pin=4"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="137" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUTPUT_STREAM_V_data_V | {6 7 }
	Port: OUTPUT_STREAM_V_keep_V | {6 7 }
	Port: OUTPUT_STREAM_V_strb_V | {6 7 }
	Port: OUTPUT_STREAM_V_user_V | {6 7 }
	Port: OUTPUT_STREAM_V_last_V | {6 7 }
	Port: OUTPUT_STREAM_V_id_V | {6 7 }
	Port: OUTPUT_STREAM_V_dest_V | {6 7 }
  - Chain level:
	State 1
		stg_14 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|---------|
| Operation|           Functional Unit          |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|---------|
|          |       grp_newsob_Sobel_fu_106      |    3    |  10.997 |   605   |   676   |
|   call   | grp_newsob_AXIvideo2Mat_DMA_fu_114 |    0    |    0    |    82   |    34   |
|          | grp_newsob_Mat2AXIvideo_DMA_fu_137 |    0    |    0    |    48   |    39   |
|          |   stg_14_newsob_Block_proc_fu_156  |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|
|   Total  |                                    |    3    |  10.997 |   735   |   749   |
|----------|------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|img_0_cols_V_channel6_reg_162|   12   |
| img_0_cols_V_channel_reg_174|   12   |
|img_0_data_stream_0_V_reg_186|    8   |
|img_0_rows_V_channel5_reg_168|   12   |
| img_0_rows_V_channel_reg_180|   12   |
|img_1_data_stream_0_V_reg_192|    8   |
+-----------------------------+--------+
|            Total            |   64   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |   10   |   735  |   749  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   64   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   10   |   799  |   749  |
+-----------+--------+--------+--------+--------+
