$date
	Sun Oct 23 08:25:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#821605
b11 !
1"
#821606
b11 &
b11 %
1$
#821607
0"
#821610
b1010 &
b1010 %
#821614
b101 &
b101 %
#821618
b10000 &
b10000 %
#821622
b1000 &
b1000 %
#821626
b100 &
b100 %
#821630
b10 &
b10 %
#821634
b1 &
b1 %
1#
#821638
b0 &
0#
b0 %
0$
#1772906
b1111 &
b1111 %
1$
b1111 !
1"
#1772907
0"
#1772910
b101110 &
b101110 %
#1772914
b10111 &
b10111 %
#1772918
b1000110 &
b1000110 %
#1772922
b100011 &
b100011 %
#1772926
b1101010 &
b1101010 %
#1772930
b110101 &
b110101 %
#1772934
b10100000 &
b10100000 %
#1772938
b1010000 &
b1010000 %
#1772942
b101000 &
b101000 %
#1772946
b10100 &
b10100 %
#1772950
b1010 &
b1010 %
#1772954
b101 &
b101 %
#1772958
b10000 &
b10000 %
#1772962
b1000 &
b1000 %
#1772966
b100 &
b100 %
#1772970
b10 &
b10 %
#1772974
b1 &
1#
b1 %
#1772978
b0 &
b0 %
0#
0$
#2790742
b10101 &
b10101 %
1$
b10101 !
1"
#2790743
0"
#2790746
b1000000 &
b1000000 %
#2790750
b100000 &
b100000 %
#2790754
b10000 &
b10000 %
#2790758
b1000 &
b1000 %
#2790762
b100 &
b100 %
#2790766
b10 &
b10 %
#2790770
b1 &
b1 %
1#
#2790774
b0 &
0#
b0 %
0$
#4500012
