library verilog;
use verilog.vl_types.all;
entity Flush is
    port(
        enable_i        : in     vl_logic;
        Jump_i          : in     vl_logic;
        Exception_i     : in     vl_logic;
        IF_flush_o      : out    vl_logic
    );
end Flush;
