{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 09 14:37:19 2015 " "Info: Processing started: Tue Jun 09 14:37:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off fan -c fan --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fan -c fan --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "tik " "Info: Detected ripple clock \"tik\" as buffer" {  } { { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "tik" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cas\[8\] " "Info: Detected ripple clock \"cas\[8\]\" as buffer" {  } { { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 35 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cas\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register cas\[0\] register pocet\[18\] 189.5 MHz 5.277 ns Internal " "Info: Clock \"clk\" has Internal fmax of 189.5 MHz between source register \"cas\[0\]\" and destination register \"pocet\[18\]\" (period= 5.277 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.015 ns + Longest register register " "Info: + Longest register to register delay is 5.015 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cas\[0\] 1 REG LCFF_X5_Y3_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y3_N1; Fanout = 6; REG Node = 'cas\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cas[0] } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.621 ns) 1.381 ns Add1~1 2 COMB LCCOMB_X5_Y3_N2 2 " "Info: 2: + IC(0.760 ns) + CELL(0.621 ns) = 1.381 ns; Loc. = LCCOMB_X5_Y3_N2; Fanout = 2; COMB Node = 'Add1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.381 ns" { cas[0] Add1~1 } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.467 ns Add1~3 3 COMB LCCOMB_X5_Y3_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.467 ns; Loc. = LCCOMB_X5_Y3_N4; Fanout = 2; COMB Node = 'Add1~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~1 Add1~3 } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.553 ns Add1~5 4 COMB LCCOMB_X5_Y3_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.553 ns; Loc. = LCCOMB_X5_Y3_N6; Fanout = 2; COMB Node = 'Add1~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~3 Add1~5 } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.639 ns Add1~7 5 COMB LCCOMB_X5_Y3_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.639 ns; Loc. = LCCOMB_X5_Y3_N8; Fanout = 2; COMB Node = 'Add1~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~5 Add1~7 } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.725 ns Add1~9 6 COMB LCCOMB_X5_Y3_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.725 ns; Loc. = LCCOMB_X5_Y3_N10; Fanout = 2; COMB Node = 'Add1~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~7 Add1~9 } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.811 ns Add1~11 7 COMB LCCOMB_X5_Y3_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.811 ns; Loc. = LCCOMB_X5_Y3_N12; Fanout = 2; COMB Node = 'Add1~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~9 Add1~11 } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.001 ns Add1~13 8 COMB LCCOMB_X5_Y3_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.190 ns) = 2.001 ns; Loc. = LCCOMB_X5_Y3_N14; Fanout = 2; COMB Node = 'Add1~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { Add1~11 Add1~13 } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.087 ns Add1~15 9 COMB LCCOMB_X5_Y3_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.087 ns; Loc. = LCCOMB_X5_Y3_N16; Fanout = 2; COMB Node = 'Add1~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~13 Add1~15 } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.173 ns Add1~17 10 COMB LCCOMB_X5_Y3_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.173 ns; Loc. = LCCOMB_X5_Y3_N18; Fanout = 2; COMB Node = 'Add1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~15 Add1~17 } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.259 ns Add1~19 11 COMB LCCOMB_X5_Y3_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.259 ns; Loc. = LCCOMB_X5_Y3_N20; Fanout = 2; COMB Node = 'Add1~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~17 Add1~19 } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.345 ns Add1~21 12 COMB LCCOMB_X5_Y3_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.345 ns; Loc. = LCCOMB_X5_Y3_N22; Fanout = 2; COMB Node = 'Add1~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~19 Add1~21 } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.431 ns Add1~23 13 COMB LCCOMB_X5_Y3_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.431 ns; Loc. = LCCOMB_X5_Y3_N24; Fanout = 2; COMB Node = 'Add1~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~21 Add1~23 } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.517 ns Add1~25 14 COMB LCCOMB_X5_Y3_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.517 ns; Loc. = LCCOMB_X5_Y3_N26; Fanout = 2; COMB Node = 'Add1~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~23 Add1~25 } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.603 ns Add1~27 15 COMB LCCOMB_X5_Y3_N28 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.603 ns; Loc. = LCCOMB_X5_Y3_N28; Fanout = 2; COMB Node = 'Add1~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~25 Add1~27 } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 2.778 ns Add1~29 16 COMB LCCOMB_X5_Y3_N30 2 " "Info: 16: + IC(0.000 ns) + CELL(0.175 ns) = 2.778 ns; Loc. = LCCOMB_X5_Y3_N30; Fanout = 2; COMB Node = 'Add1~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { Add1~27 Add1~29 } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.864 ns Add1~31 17 COMB LCCOMB_X5_Y2_N0 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 2.864 ns; Loc. = LCCOMB_X5_Y2_N0; Fanout = 2; COMB Node = 'Add1~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~29 Add1~31 } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.950 ns Add1~33 18 COMB LCCOMB_X5_Y2_N2 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 2.950 ns; Loc. = LCCOMB_X5_Y2_N2; Fanout = 2; COMB Node = 'Add1~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~31 Add1~33 } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.456 ns Add1~34 19 COMB LCCOMB_X5_Y2_N4 1 " "Info: 19: + IC(0.000 ns) + CELL(0.506 ns) = 3.456 ns; Loc. = LCCOMB_X5_Y2_N4; Fanout = 1; COMB Node = 'Add1~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add1~33 Add1~34 } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.081 ns) + CELL(0.370 ns) 4.907 ns pocet~6 20 COMB LCCOMB_X6_Y3_N22 1 " "Info: 20: + IC(1.081 ns) + CELL(0.370 ns) = 4.907 ns; Loc. = LCCOMB_X6_Y3_N22; Fanout = 1; COMB Node = 'pocet~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.451 ns" { Add1~34 pocet~6 } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.015 ns pocet\[18\] 21 REG LCFF_X6_Y3_N23 3 " "Info: 21: + IC(0.000 ns) + CELL(0.108 ns) = 5.015 ns; Loc. = LCFF_X6_Y3_N23; Fanout = 3; REG Node = 'pocet\[18\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { pocet~6 pocet[18] } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.174 ns ( 63.29 % ) " "Info: Total cell delay = 3.174 ns ( 63.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.841 ns ( 36.71 % ) " "Info: Total interconnect delay = 1.841 ns ( 36.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.015 ns" { cas[0] Add1~1 Add1~3 Add1~5 Add1~7 Add1~9 Add1~11 Add1~13 Add1~15 Add1~17 Add1~19 Add1~21 Add1~23 Add1~25 Add1~27 Add1~29 Add1~31 Add1~33 Add1~34 pocet~6 pocet[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.015 ns" { cas[0] {} Add1~1 {} Add1~3 {} Add1~5 {} Add1~7 {} Add1~9 {} Add1~11 {} Add1~13 {} Add1~15 {} Add1~17 {} Add1~19 {} Add1~21 {} Add1~23 {} Add1~25 {} Add1~27 {} Add1~29 {} Add1~31 {} Add1~33 {} Add1~34 {} pocet~6 {} pocet[18] {} } { 0.000ns 0.760ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.081ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.506ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.744 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 39 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 39; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.666 ns) 2.744 ns pocet\[18\] 3 REG LCFF_X6_Y3_N23 3 " "Info: 3: + IC(0.835 ns) + CELL(0.666 ns) = 2.744 ns; Loc. = LCFF_X6_Y3_N23; Fanout = 3; REG Node = 'pocet\[18\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { clk~clkctrl pocet[18] } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.36 % ) " "Info: Total cell delay = 1.766 ns ( 64.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.978 ns ( 35.64 % ) " "Info: Total interconnect delay = 0.978 ns ( 35.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { clk clk~clkctrl pocet[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { clk {} clk~combout {} clk~clkctrl {} pocet[18] {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.742 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.742 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 39 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 39; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.666 ns) 2.742 ns cas\[0\] 3 REG LCFF_X5_Y3_N1 6 " "Info: 3: + IC(0.833 ns) + CELL(0.666 ns) = 2.742 ns; Loc. = LCFF_X5_Y3_N1; Fanout = 6; REG Node = 'cas\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { clk~clkctrl cas[0] } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.41 % ) " "Info: Total cell delay = 1.766 ns ( 64.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.976 ns ( 35.59 % ) " "Info: Total interconnect delay = 0.976 ns ( 35.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { clk clk~clkctrl cas[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.742 ns" { clk {} clk~combout {} clk~clkctrl {} cas[0] {} } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { clk clk~clkctrl pocet[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { clk {} clk~combout {} clk~clkctrl {} pocet[18] {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { clk clk~clkctrl cas[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.742 ns" { clk {} clk~combout {} clk~clkctrl {} cas[0] {} } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.015 ns" { cas[0] Add1~1 Add1~3 Add1~5 Add1~7 Add1~9 Add1~11 Add1~13 Add1~15 Add1~17 Add1~19 Add1~21 Add1~23 Add1~25 Add1~27 Add1~29 Add1~31 Add1~33 Add1~34 pocet~6 pocet[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.015 ns" { cas[0] {} Add1~1 {} Add1~3 {} Add1~5 {} Add1~7 {} Add1~9 {} Add1~11 {} Add1~13 {} Add1~15 {} Add1~17 {} Add1~19 {} Add1~21 {} Add1~23 {} Add1~25 {} Add1~27 {} Add1~29 {} Add1~31 {} Add1~33 {} Add1~34 {} pocet~6 {} pocet[18] {} } { 0.000ns 0.760ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.081ns 0.000ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.506ns 0.370ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.744 ns" { clk clk~clkctrl pocet[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.744 ns" { clk {} clk~combout {} clk~clkctrl {} pocet[18] {} } { 0.000ns 0.000ns 0.143ns 0.835ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { clk clk~clkctrl cas[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.742 ns" { clk {} clk~combout {} clk~clkctrl {} cas[0] {} } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pomer\[7\] down clk 4.664 ns register " "Info: tsu for register \"pomer\[7\]\" (data pin = \"down\", clock pin = \"clk\") is 4.664 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.726 ns + Longest pin register " "Info: + Longest pin to register delay is 10.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns down 1 PIN PIN_143 15 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_143; Fanout = 15; PIN Node = 'down'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { down } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.859 ns) + CELL(0.651 ns) 8.474 ns Add3~2 2 COMB LCCOMB_X20_Y13_N6 2 " "Info: 2: + IC(6.859 ns) + CELL(0.651 ns) = 8.474 ns; Loc. = LCCOMB_X20_Y13_N6; Fanout = 2; COMB Node = 'Add3~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.510 ns" { down Add3~2 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.621 ns) 9.492 ns pomer\[0\]~9 3 COMB LCCOMB_X20_Y13_N12 2 " "Info: 3: + IC(0.397 ns) + CELL(0.621 ns) = 9.492 ns; Loc. = LCCOMB_X20_Y13_N12; Fanout = 2; COMB Node = 'pomer\[0\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { Add3~2 pomer[0]~9 } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 9.682 ns pomer\[1\]~11 4 COMB LCCOMB_X20_Y13_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.190 ns) = 9.682 ns; Loc. = LCCOMB_X20_Y13_N14; Fanout = 2; COMB Node = 'pomer\[1\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { pomer[0]~9 pomer[1]~11 } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.768 ns pomer\[2\]~13 5 COMB LCCOMB_X20_Y13_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 9.768 ns; Loc. = LCCOMB_X20_Y13_N16; Fanout = 2; COMB Node = 'pomer\[2\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { pomer[1]~11 pomer[2]~13 } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.854 ns pomer\[3\]~15 6 COMB LCCOMB_X20_Y13_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 9.854 ns; Loc. = LCCOMB_X20_Y13_N18; Fanout = 2; COMB Node = 'pomer\[3\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { pomer[2]~13 pomer[3]~15 } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.940 ns pomer\[4\]~17 7 COMB LCCOMB_X20_Y13_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 9.940 ns; Loc. = LCCOMB_X20_Y13_N20; Fanout = 2; COMB Node = 'pomer\[4\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { pomer[3]~15 pomer[4]~17 } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.026 ns pomer\[5\]~19 8 COMB LCCOMB_X20_Y13_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 10.026 ns; Loc. = LCCOMB_X20_Y13_N22; Fanout = 2; COMB Node = 'pomer\[5\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { pomer[4]~17 pomer[5]~19 } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.112 ns pomer\[6\]~21 9 COMB LCCOMB_X20_Y13_N24 1 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 10.112 ns; Loc. = LCCOMB_X20_Y13_N24; Fanout = 1; COMB Node = 'pomer\[6\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { pomer[5]~19 pomer[6]~21 } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 10.618 ns pomer\[7\]~22 10 COMB LCCOMB_X20_Y13_N26 1 " "Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 10.618 ns; Loc. = LCCOMB_X20_Y13_N26; Fanout = 1; COMB Node = 'pomer\[7\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { pomer[6]~21 pomer[7]~22 } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.726 ns pomer\[7\] 11 REG LCFF_X20_Y13_N27 2 " "Info: 11: + IC(0.000 ns) + CELL(0.108 ns) = 10.726 ns; Loc. = LCFF_X20_Y13_N27; Fanout = 2; REG Node = 'pomer\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { pomer[7]~22 pomer[7] } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.470 ns ( 32.35 % ) " "Info: Total cell delay = 3.470 ns ( 32.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.256 ns ( 67.65 % ) " "Info: Total interconnect delay = 7.256 ns ( 67.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.726 ns" { down Add3~2 pomer[0]~9 pomer[1]~11 pomer[2]~13 pomer[3]~15 pomer[4]~17 pomer[5]~19 pomer[6]~21 pomer[7]~22 pomer[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.726 ns" { down {} down~combout {} Add3~2 {} pomer[0]~9 {} pomer[1]~11 {} pomer[2]~13 {} pomer[3]~15 {} pomer[4]~17 {} pomer[5]~19 {} pomer[6]~21 {} pomer[7]~22 {} pomer[7] {} } { 0.000ns 0.000ns 6.859ns 0.397ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.964ns 0.651ns 0.621ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 74 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.022 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.022 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.282 ns) + CELL(0.970 ns) 3.352 ns tik 2 REG LCFF_X4_Y5_N1 2 " "Info: 2: + IC(1.282 ns) + CELL(0.970 ns) = 3.352 ns; Loc. = LCFF_X4_Y5_N1; Fanout = 2; REG Node = 'tik'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.252 ns" { clk tik } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.000 ns) 4.500 ns tik~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(1.148 ns) + CELL(0.000 ns) = 4.500 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'tik~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.148 ns" { tik tik~clkctrl } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.666 ns) 6.022 ns pomer\[7\] 4 REG LCFF_X20_Y13_N27 2 " "Info: 4: + IC(0.856 ns) + CELL(0.666 ns) = 6.022 ns; Loc. = LCFF_X20_Y13_N27; Fanout = 2; REG Node = 'pomer\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { tik~clkctrl pomer[7] } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 45.43 % ) " "Info: Total cell delay = 2.736 ns ( 45.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.286 ns ( 54.57 % ) " "Info: Total interconnect delay = 3.286 ns ( 54.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.022 ns" { clk tik tik~clkctrl pomer[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.022 ns" { clk {} clk~combout {} tik {} tik~clkctrl {} pomer[7] {} } { 0.000ns 0.000ns 1.282ns 1.148ns 0.856ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.726 ns" { down Add3~2 pomer[0]~9 pomer[1]~11 pomer[2]~13 pomer[3]~15 pomer[4]~17 pomer[5]~19 pomer[6]~21 pomer[7]~22 pomer[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.726 ns" { down {} down~combout {} Add3~2 {} pomer[0]~9 {} pomer[1]~11 {} pomer[2]~13 {} pomer[3]~15 {} pomer[4]~17 {} pomer[5]~19 {} pomer[6]~21 {} pomer[7]~22 {} pomer[7] {} } { 0.000ns 0.000ns 6.859ns 0.397ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.964ns 0.651ns 0.621ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.022 ns" { clk tik tik~clkctrl pomer[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.022 ns" { clk {} clk~combout {} tik {} tik~clkctrl {} pomer[7] {} } { 0.000ns 0.000ns 1.282ns 1.148ns 0.856ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk fan fan~reg0 11.845 ns register " "Info: tco from clock \"clk\" to destination pin \"fan\" through register \"fan~reg0\" is 11.845 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.403 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.403 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.282 ns) + CELL(0.970 ns) 3.352 ns cas\[8\] 2 REG LCFF_X4_Y5_N23 2 " "Info: 2: + IC(1.282 ns) + CELL(0.970 ns) = 3.352 ns; Loc. = LCFF_X4_Y5_N23; Fanout = 2; REG Node = 'cas\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.252 ns" { clk cas[8] } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(0.000 ns) 4.881 ns cas\[8\]~clkctrl 3 COMB CLKCTRL_G1 9 " "Info: 3: + IC(1.529 ns) + CELL(0.000 ns) = 4.881 ns; Loc. = CLKCTRL_G1; Fanout = 9; COMB Node = 'cas\[8\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { cas[8] cas[8]~clkctrl } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.666 ns) 6.403 ns fan~reg0 4 REG LCFF_X20_Y13_N1 1 " "Info: 4: + IC(0.856 ns) + CELL(0.666 ns) = 6.403 ns; Loc. = LCFF_X20_Y13_N1; Fanout = 1; REG Node = 'fan~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { cas[8]~clkctrl fan~reg0 } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 57 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 42.73 % ) " "Info: Total cell delay = 2.736 ns ( 42.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.667 ns ( 57.27 % ) " "Info: Total interconnect delay = 3.667 ns ( 57.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.403 ns" { clk cas[8] cas[8]~clkctrl fan~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.403 ns" { clk {} clk~combout {} cas[8] {} cas[8]~clkctrl {} fan~reg0 {} } { 0.000ns 0.000ns 1.282ns 1.529ns 0.856ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 57 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.138 ns + Longest register pin " "Info: + Longest register to pin delay is 5.138 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fan~reg0 1 REG LCFF_X20_Y13_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y13_N1; Fanout = 1; REG Node = 'fan~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fan~reg0 } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 57 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.902 ns) + CELL(3.236 ns) 5.138 ns fan 2 PIN PIN_137 0 " "Info: 2: + IC(1.902 ns) + CELL(3.236 ns) = 5.138 ns; Loc. = PIN_137; Fanout = 0; PIN Node = 'fan'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.138 ns" { fan~reg0 fan } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 62.98 % ) " "Info: Total cell delay = 3.236 ns ( 62.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.902 ns ( 37.02 % ) " "Info: Total interconnect delay = 1.902 ns ( 37.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.138 ns" { fan~reg0 fan } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.138 ns" { fan~reg0 {} fan {} } { 0.000ns 1.902ns } { 0.000ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.403 ns" { clk cas[8] cas[8]~clkctrl fan~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.403 ns" { clk {} clk~combout {} cas[8] {} cas[8]~clkctrl {} fan~reg0 {} } { 0.000ns 0.000ns 1.282ns 1.529ns 0.856ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.138 ns" { fan~reg0 fan } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.138 ns" { fan~reg0 {} fan {} } { 0.000ns 1.902ns } { 0.000ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "velikost\[0\] reset clk -0.784 ns register " "Info: th for register \"velikost\[0\]\" (data pin = \"reset\", clock pin = \"clk\") is -0.784 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.403 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.403 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.282 ns) + CELL(0.970 ns) 3.352 ns cas\[8\] 2 REG LCFF_X4_Y5_N23 2 " "Info: 2: + IC(1.282 ns) + CELL(0.970 ns) = 3.352 ns; Loc. = LCFF_X4_Y5_N23; Fanout = 2; REG Node = 'cas\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.252 ns" { clk cas[8] } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(0.000 ns) 4.881 ns cas\[8\]~clkctrl 3 COMB CLKCTRL_G1 9 " "Info: 3: + IC(1.529 ns) + CELL(0.000 ns) = 4.881 ns; Loc. = CLKCTRL_G1; Fanout = 9; COMB Node = 'cas\[8\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { cas[8] cas[8]~clkctrl } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.666 ns) 6.403 ns velikost\[0\] 4 REG LCFF_X20_Y13_N11 4 " "Info: 4: + IC(0.856 ns) + CELL(0.666 ns) = 6.403 ns; Loc. = LCFF_X20_Y13_N11; Fanout = 4; REG Node = 'velikost\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { cas[8]~clkctrl velikost[0] } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 42.73 % ) " "Info: Total cell delay = 2.736 ns ( 42.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.667 ns ( 57.27 % ) " "Info: Total interconnect delay = 3.667 ns ( 57.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.403 ns" { clk cas[8] cas[8]~clkctrl velikost[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.403 ns" { clk {} clk~combout {} cas[8] {} cas[8]~clkctrl {} velikost[0] {} } { 0.000ns 0.000ns 1.282ns 1.529ns 0.856ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 57 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.493 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns reset 1 PIN PIN_3 17 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_3; Fanout = 17; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.214 ns) + CELL(0.206 ns) 7.385 ns velikost\[0\]~21 2 COMB LCCOMB_X20_Y13_N10 1 " "Info: 2: + IC(6.214 ns) + CELL(0.206 ns) = 7.385 ns; Loc. = LCCOMB_X20_Y13_N10; Fanout = 1; COMB Node = 'velikost\[0\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.420 ns" { reset velikost[0]~21 } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.493 ns velikost\[0\] 3 REG LCFF_X20_Y13_N11 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.493 ns; Loc. = LCFF_X20_Y13_N11; Fanout = 4; REG Node = 'velikost\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { velikost[0]~21 velikost[0] } "NODE_NAME" } } { "fan.vhd" "" { Text "D:/xA/RoomPC/CST - PWM fan/fan.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.279 ns ( 17.07 % ) " "Info: Total cell delay = 1.279 ns ( 17.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.214 ns ( 82.93 % ) " "Info: Total interconnect delay = 6.214 ns ( 82.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.493 ns" { reset velikost[0]~21 velikost[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.493 ns" { reset {} reset~combout {} velikost[0]~21 {} velikost[0] {} } { 0.000ns 0.000ns 6.214ns 0.000ns } { 0.000ns 0.965ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.403 ns" { clk cas[8] cas[8]~clkctrl velikost[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.403 ns" { clk {} clk~combout {} cas[8] {} cas[8]~clkctrl {} velikost[0] {} } { 0.000ns 0.000ns 1.282ns 1.529ns 0.856ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.493 ns" { reset velikost[0]~21 velikost[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.493 ns" { reset {} reset~combout {} velikost[0]~21 {} velikost[0] {} } { 0.000ns 0.000ns 6.214ns 0.000ns } { 0.000ns 0.965ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 09 14:37:20 2015 " "Info: Processing ended: Tue Jun 09 14:37:20 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
