/*
 * @XMHF_LICENSE_HEADER_START@
 *
 * eXtensible, Modular Hypervisor Framework (XMHF)
 * Copyright (c) 2009-2012 Carnegie Mellon University
 * Copyright (c) 2010-2012 VDG Inc.
 * All Rights Reserved.
 *
 * Developed by: XMHF Team
 *               Carnegie Mellon University / CyLab
 *               VDG Inc.
 *               http://xmhf.org
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * Redistributions of source code must retain the above copyright
 * notice, this list of conditions and the following disclaimer.
 *
 * Redistributions in binary form must reproduce the above copyright
 * notice, this list of conditions and the following disclaimer in
 * the documentation and/or other materials provided with the
 * distribution.
 *
 * Neither the names of Carnegie Mellon or VDG Inc, nor the names of
 * its contributors may be used to endorse or promote products derived
 * from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND
 * CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
 * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS
 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED
 * TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
 * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR
 * TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF
 * THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 *
 * @XMHF_LICENSE_HEADER_END@
 */

// EMHF DMA protection component implementation for x86 VMX
// author: amit vasudevan (amitvasudevan@acm.org)

#include <xmhf.h> 

#include "platform/x86pc/include/common/_acpi.h"			//ACPI glue
#include "platform/x86pc/include/intel/vtd/vtd.h"		//VMX DMA protection
#include "platform/x86pc/include/common/_memaccess.h"		//platform memory access

//maximum number of RSDT entries we support
#define	ACPI_MAX_RSDT_ENTRIES		(256)

//==============================================================================
// local (static) variables and function definitions
//==============================================================================

//DMA Remapping Hardware Unit Definitions
static VTD_DRHD vtd_drhd[VTD_MAX_DRHD];
static u32 vtd_num_drhd=0;	//total number of DMAR h/w units
static bool vtd_drhd_scanned=false;	//set to true once DRHD units have been scanned in the system

//vt-d register access function
static void _vtd_reg(VTD_DRHD *dmardevice, u32 access, u32 reg, void *value){
  u32 regtype=VTD_REG_32BITS, regaddr=0;  

	//obtain register type and base address
  switch(reg){
    //32-bit registers
    case  VTD_VER_REG_OFF:
    case  VTD_GCMD_REG_OFF:
    case  VTD_GSTS_REG_OFF:
    case  VTD_FSTS_REG_OFF:
    case  VTD_FECTL_REG_OFF:
    case  VTD_PMEN_REG_OFF:
    case  VTD_PLMBASE_REG_OFF:
    case  VTD_PLMLIMIT_REG_OFF:
      regtype=VTD_REG_32BITS;
      regaddr=dmardevice->regbaseaddr+reg;
      break;
    
    //64-bit registers
    case  VTD_CAP_REG_OFF:
    case  VTD_ECAP_REG_OFF:
    case  VTD_RTADDR_REG_OFF:
    case  VTD_CCMD_REG_OFF:
    case  VTD_PHMBASE_REG_OFF:
    case  VTD_PHMLIMIT_REG_OFF:
      regtype=VTD_REG_64BITS;
      regaddr=dmardevice->regbaseaddr+reg;
      break;
      
    case  VTD_IOTLB_REG_OFF:{
      VTD_ECAP_REG  t_vtd_ecap_reg;
      regtype=VTD_REG_64BITS;
      #ifndef __XMHF_VERIFICATION__
      _vtd_reg(dmardevice, VTD_REG_READ, VTD_ECAP_REG_OFF, (void *)&t_vtd_ecap_reg.value);
      #endif
      regaddr=dmardevice->regbaseaddr+(t_vtd_ecap_reg.bits.iro*16)+0x8;
      break;
    }
      
    case  VTD_IVA_REG_OFF:{
      VTD_ECAP_REG  t_vtd_ecap_reg;
      regtype=VTD_REG_64BITS;
      #ifndef __XMHF_VERIFICATION__
      _vtd_reg(dmardevice, VTD_REG_READ, VTD_ECAP_REG_OFF, (void *)&t_vtd_ecap_reg.value);
      #endif
      regaddr=dmardevice->regbaseaddr+(t_vtd_ecap_reg.bits.iro*16);
      break;
    }
    
    default:
      _XDPRINTF_("\n%s: Halt, Unsupported register=%08x", __FUNCTION__, reg);
      HALT();
      break;
  }

  //perform the actual read or write request
	switch(regtype){
    case VTD_REG_32BITS:{	//32-bit r/w
      if(access == VTD_REG_READ)
        *((u32 *)value)= xmhfhw_sysmemaccess_readu32(regaddr);
      else
        xmhfhw_sysmemaccess_writeu32(regaddr, *((u32 *)value));
        
      break;
    }
    
    case VTD_REG_64BITS:{	//64-bit r/w
      if(access == VTD_REG_READ)
        *((u64 *)value)=xmhfhw_sysmemaccess_readu64(regaddr);
      else
        xmhfhw_sysmemaccess_writeu64(regaddr, *((u64 *)value));
    
      break;
    }
  
    default:
     _XDPRINTF_("\n%s: Halt, Unsupported access width=%08x", __FUNCTION__, regtype);
     HALT();
  }

  return;
}


static VTD_DRHD *_vtd_get_drhd_struct(vtd_drhd_handle_t drhd_handle){
		VTD_DRHD *drhd = NULL;
		
		if(!vtd_drhd_scanned)
				return drhd;
		
		if(drhd_handle >= vtd_num_drhd)
			return drhd;
			
		return (VTD_DRHD *)&vtd_drhd[drhd_handle];
	
}

//scan for available DRHD units on the platform and populate the 
//global variables set:
//vtd_drhd[] (struct representing a DRHD unit) 
//vtd_num_drhd (number of DRHD units detected)
//vtd_dmar_table_physical_address (physical address of the DMAR table)
//returns: true if all is fine else false; dmar_phys_addr_var contains
//max. value of DRHD unit handle (0 through maxhandle-1 are valid handles
//that can subsequently be passed to any of the other vtd drhd functions)
//physical address of the DMAR table in the system
bool vtd_scanfor_drhd_units(vtd_drhd_handle_t *maxhandle, u32 *dmar_phys_addr_var){
	ACPI_RSDP rsdp;
	ACPI_RSDT rsdt;
	u32 num_rsdtentries;
	u32 rsdtentries[ACPI_MAX_RSDT_ENTRIES];
	u32 status;
	VTD_DMAR dmar;
	u32 i, dmarfound;
	u32 remappingstructuresaddrphys;
	u32 vtd_dmar_table_physical_address;
	
	//zero out rsdp and rsdt structures
	//memset(&rsdp, 0, sizeof(ACPI_RSDP));
	//memset(&rsdt, 0, sizeof(ACPI_RSDT));
	//sanity check NULL parameter
	HALT_ON_ERRORCOND(dmar_phys_addr_var != NULL);
	HALT_ON_ERRORCOND(maxhandle != NULL);
	
	//set maxhandle to 0 to start with. if we have any errors before
	//we finalize maxhandle we can just bail out
	*maxhandle=0;
	
	//get ACPI RSDP
	status=xmhf_baseplatform_arch_x86_acpi_getRSDP(&rsdp);
	//HALT_ON_ERRORCOND(status != 0);	//we need a valid RSDP to proceed
	if(status == 0)
		return false;
		
	_XDPRINTF_("\n%s: RSDP at %08x", __FUNCTION__, status);
  
	//grab ACPI RSDT
	xmhfhw_sysmemaccess_copy((u8 *)&rsdt, (u8 *)rsdp.rsdtaddress, sizeof(ACPI_RSDT));
	_XDPRINTF_("\n%s: RSDT at %08x, len=%u bytes, hdrlen=%u bytes", 
		__FUNCTION__, rsdp.rsdtaddress, rsdt.length, sizeof(ACPI_RSDT));
	
	//get the RSDT entry list
	num_rsdtentries = (rsdt.length - sizeof(ACPI_RSDT))/ sizeof(u32);
	//HALT_ON_ERRORCOND(num_rsdtentries < ACPI_MAX_RSDT_ENTRIES);
	if(num_rsdtentries >= ACPI_MAX_RSDT_ENTRIES){
			_XDPRINTF_("\n%s: Error num_rsdtentries(%u) > ACPI_MAX_RSDT_ENTRIES (%u)", __FUNCTION__, num_rsdtentries, ACPI_MAX_RSDT_ENTRIES);
			return false;
	}
		
	xmhfhw_sysmemaccess_copy((u8 *)&rsdtentries, (u8 *)(rsdp.rsdtaddress + sizeof(ACPI_RSDT)),
			sizeof(u32)*num_rsdtentries);			
	_XDPRINTF_("\n%s: RSDT entry list at %08x, len=%u", __FUNCTION__,
		(rsdp.rsdtaddress + sizeof(ACPI_RSDT)), num_rsdtentries);

	//find the VT-d DMAR table in the list (if any)
	for(i=0; i< num_rsdtentries; i++){
		xmhfhw_sysmemaccess_copy((u8 *)&dmar, (u8 *)rsdtentries[i], sizeof(VTD_DMAR));  
		if(dmar.signature == VTD_DMAR_SIGNATURE){
		  dmarfound=1;
		  break;
		}
	}     	
  
	//if no DMAR table, bail out
	if(!dmarfound){
		_XDPRINTF_("\n%s: Error No DMAR table", __FUNCTION__);
		return false;  
	}
	
	vtd_dmar_table_physical_address = rsdtentries[i]; //DMAR table physical memory address;
	*dmar_phys_addr_var = vtd_dmar_table_physical_address; //store it in supplied argument
	_XDPRINTF_("\n%s: DMAR at %08x", __FUNCTION__, vtd_dmar_table_physical_address);

	//detect DRHDs in the DMAR table
	i=0;
	remappingstructuresaddrphys=vtd_dmar_table_physical_address+sizeof(VTD_DMAR);
	_XDPRINTF_("\n%s: remapping structures at %08x", __FUNCTION__, remappingstructuresaddrphys);
  
	while(i < (dmar.length-sizeof(VTD_DMAR))){
		u16 type, length;
		xmhfhw_sysmemaccess_copy((u8 *)&type, (u8 *)(remappingstructuresaddrphys+i), sizeof(u16));
		xmhfhw_sysmemaccess_copy((u8 *)&length, (u8 *)(remappingstructuresaddrphys+i+sizeof(u16)), sizeof(u16));     

		switch(type){
			case  0:  //DRHD
				_XDPRINTF_("\nDRHD at %08x, len=%u bytes", (u32)(remappingstructuresaddrphys+i), length);
				if(vtd_num_drhd >= VTD_MAX_DRHD){
						_XDPRINTF_("\n%s: Error vtd_num_drhd (%u) > VTD_MAX_DRHD (%u)", __FUNCTION__, vtd_num_drhd, VTD_MAX_DRHD);
						return false;
				}
				xmhfhw_sysmemaccess_copy((u8 *)&vtd_drhd[vtd_num_drhd], (u8 *)(remappingstructuresaddrphys+i), length);
				vtd_num_drhd++;
				i+=(u32)length;
				break;

			default:	//unknown type, we skip this
				i += (u32)length;
				break;
		}
	}
    _XDPRINTF_("\n%s: total DRHDs detected= %u units", __FUNCTION__, vtd_num_drhd);

	//[DEBUG]: be a little verbose about what we found
	_XDPRINTF_("\n%s: DMAR Devices:", __FUNCTION__);
	for(i=0; i < vtd_num_drhd; i++){
		VTD_CAP_REG cap;    
		VTD_ECAP_REG ecap;
		_XDPRINTF_("\n	Device %u on PCI seg %04x; base=0x%016llx", i, 
					vtd_drhd[i].pcisegment, vtd_drhd[i].regbaseaddr);
		_vtd_reg(&vtd_drhd[i], VTD_REG_READ, VTD_CAP_REG_OFF, (void *)&cap.value);
		_XDPRINTF_("\n		cap=0x%016llx", (u64)cap.value);
		_vtd_reg(&vtd_drhd[i], VTD_REG_READ, VTD_ECAP_REG_OFF, (void *)&ecap.value);
		_XDPRINTF_("\n		ecap=0x%016llx", (u64)ecap.value);
	}
	
	*maxhandle = vtd_num_drhd;
	vtd_drhd_scanned = true;
	
	return true;
}

//initialize a given DRHD unit to meet our requirements
bool vtd_drhd_initialize(vtd_drhd_handle_t drhd_handle){
	VTD_GCMD_REG gcmd;
	VTD_GSTS_REG gsts;
	VTD_FECTL_REG fectl;
	VTD_CAP_REG cap;
	VTD_DRHD *drhd = _vtd_get_drhd_struct(drhd_handle);
	
	//sanity check
	HALT_ON_ERRORCOND(drhd != NULL);

	//verify required capabilities
	{
		_XDPRINTF_("\nVerifying DRHD capabilities...");

		//read CAP register
		_vtd_reg(drhd, VTD_REG_READ, VTD_CAP_REG_OFF, (void *)&cap.value);
		
		if(! (cap.bits.plmr && cap.bits.phmr) ){
			_XDPRINTF_("\n%s: Error: PLMR unsupported", __FUNCTION__);
			return false;
		}
		
		_XDPRINTF_("\nDRHD unit has all required capabilities");
	}
	
	//setup fault logging
	_XDPRINTF_("\nSetting DRHD Fault-reporting to NON-INTERRUPT mode...");
	{
		//read FECTL
		  fectl.value=0;
		_vtd_reg(drhd, VTD_REG_READ, VTD_FECTL_REG_OFF, (void *)&fectl.value);

		//set interrupt mask bit and write
		fectl.bits.im=1;
		_vtd_reg(drhd, VTD_REG_WRITE, VTD_FECTL_REG_OFF, (void *)&fectl.value);

		//check to see if the IM bit actually stuck
		_vtd_reg(drhd, VTD_REG_READ, VTD_FECTL_REG_OFF, (void *)&fectl.value);

		if(!fectl.bits.im){
		  _XDPRINTF_("\n%s: Error: Failed to set fault-reporting.", __FUNCTION__);
		  return false;
		}
	}
	_XDPRINTF_("\nDRHD Fault-reporting set to NON-INTERRUPT mode.");
	
	return true;
}


//invalidate DRHD caches
//note: we do global invalidation currently
//returns: true if all went well, else false
bool vtd_drhd_invalidatecaches(vtd_drhd_handle_t drhd_handle){
	VTD_CCMD_REG ccmd;
	VTD_IOTLB_REG iotlb;
	VTD_DRHD *drhd = _vtd_get_drhd_struct(drhd_handle);

	//sanity check
	HALT_ON_ERRORCOND(drhd != NULL);

	//invalidate CET cache
  	//wait for context cache invalidation request to send
    do{
      _vtd_reg(drhd, VTD_REG_READ, VTD_CCMD_REG_OFF, (void *)&ccmd.value);
    }while(ccmd.bits.icc);    

	//initialize CCMD to perform a global invalidation       
    ccmd.value=0;
    ccmd.bits.cirg=1; //global invalidation
    ccmd.bits.icc=1;  //invalidate context cache
    
    //perform the invalidation
    _vtd_reg(drhd, VTD_REG_WRITE, VTD_CCMD_REG_OFF, (void *)&ccmd.value);

	//wait for context cache invalidation completion status
    do{
      _vtd_reg(drhd, VTD_REG_READ, VTD_CCMD_REG_OFF, (void *)&ccmd.value);
    }while(ccmd.bits.icc);    
	
	//if all went well CCMD CAIG = CCMD CIRG (i.e., actual = requested invalidation granularity)
	if(ccmd.bits.caig != 0x1){
		_XDPRINTF_("\n%s: Error: Invalidatation of CET failed (%u)", __FUNCTION__, ccmd.bits.caig);
		return false;
	}

	//invalidate IOTLB
    //initialize IOTLB to perform a global invalidation
	iotlb.value=0;
    iotlb.bits.iirg=1; //global invalidation
    iotlb.bits.ivt=1;	 //invalidate
    
    //perform the invalidation
	_vtd_reg(drhd, VTD_REG_WRITE, VTD_IOTLB_REG_OFF, (void *)&iotlb.value);
    
    //wait for the invalidation to complete
    do{
      _vtd_reg(drhd, VTD_REG_READ, VTD_IOTLB_REG_OFF, (void *)&iotlb.value);
    }while(iotlb.bits.ivt);    
        
    //if all went well IOTLB IAIG = IOTLB IIRG (i.e., actual = requested invalidation granularity)
	if(iotlb.bits.iaig != 0x1){
		_XDPRINTF_("\n%s: Error: Invalidation of IOTLB failed (%u)", __FUNCTION__, iotlb.bits.iaig);
		return false;
    }
  
	return true;
}


//VT-d translation has 1 root entry table (RET) of 4kb
//each root entry (RE) is 128-bits which gives us 256 entries in the 
//RET, each corresponding to a PCI bus num. (0-255)
//each RE points to a context entry table (CET) of 4kb
//each context entry (CE) is 128-bits which gives us 256 entries in 
//the CET, accounting for 32 devices with 8 functions each as per the 
//PCI spec.
//each CE points to a PDPT type paging structure for  device
bool vtd_drhd_set_root_entry_table(vtd_drhd_handle_t drhd_handle,  u8 *retbuffer){
	VTD_RTADDR_REG rtaddr;
	VTD_GCMD_REG gcmd;
	VTD_GSTS_REG gsts;
	u32 retbuffer_paddr = hva2spa((u32)retbuffer);
	VTD_DRHD *drhd = _vtd_get_drhd_struct(drhd_handle);
	
	//sanity check
	HALT_ON_ERRORCOND(drhd != NULL);

	//setup DRHD RET (root-entry)
	_XDPRINTF_("\nSetting up DRHD RET...");
	{
		//setup RTADDR with base of RET 
		rtaddr.value=(u64)retbuffer_paddr;
		_vtd_reg(drhd, VTD_REG_WRITE, VTD_RTADDR_REG_OFF, (void *)&rtaddr.value);

		//latch RET address by using GCMD.SRTP
		gcmd.value=0;
		gcmd.bits.srtp=1;
		_vtd_reg(drhd, VTD_REG_WRITE, VTD_GCMD_REG_OFF, (void *)&gcmd.value);

		//ensure the RET address was latched by the h/w
		_vtd_reg(drhd, VTD_REG_READ, VTD_GSTS_REG_OFF, (void *)&gsts.value);

		if(!gsts.bits.rtps){
			_XDPRINTF_("\n%s: Error	Failed to latch RTADDR");
			return false;
		}
	}
	_XDPRINTF_("\nDRHD RET initialized.");
	
	return true;
}


//enable VT-d translation
void vtd_drhd_enable_translation(vtd_drhd_handle_t drhd_handle){
	VTD_GCMD_REG gcmd;
	VTD_GSTS_REG gsts;
	VTD_DRHD *drhd = _vtd_get_drhd_struct(drhd_handle);
	
	//sanity check
	HALT_ON_ERRORCOND(drhd != NULL);

	
	//turn on translation
	_XDPRINTF_("\nEnabling VT-d translation...");
	{
		gcmd.value=0;
		gcmd.bits.te=1;
		#ifdef __XMHF_VERIFICATION_DRIVEASSERTS__
		assert(gcmd.bits.te == 1);
		#endif

		_vtd_reg(drhd, VTD_REG_WRITE, VTD_GCMD_REG_OFF, (void *)&gcmd.value);

		//wait for translation enabled status to go green...
		_vtd_reg(drhd, VTD_REG_READ, VTD_GSTS_REG_OFF, (void *)&gsts.value);
		while(!gsts.bits.tes){
			_vtd_reg(drhd, VTD_REG_READ, VTD_GSTS_REG_OFF, (void *)&gsts.value);
		}
	}
	_XDPRINTF_("\nVT-d translation enabled.");
	
	return;
}

//disable VT-d translation
void vtd_drhd_disable_translation(vtd_drhd_handle_t drhd_handle){
	VTD_GCMD_REG gcmd;
	VTD_GSTS_REG gsts;
	VTD_DRHD *drhd = _vtd_get_drhd_struct(drhd_handle);
	
	//sanity check
	HALT_ON_ERRORCOND(drhd != NULL);
	
	//disable translation
	_XDPRINTF_("\nDisabling VT-d translation...");
	{
		gcmd.value=0;
		gcmd.bits.te=0;

		_vtd_reg(drhd, VTD_REG_WRITE, VTD_GCMD_REG_OFF, (void *)&gcmd.value);

		//wait for translation enabled status to go red...
		_vtd_reg(drhd, VTD_REG_READ, VTD_GSTS_REG_OFF, (void *)&gsts.value);
		while(gsts.bits.tes){
			_vtd_reg(drhd, VTD_REG_READ, VTD_GSTS_REG_OFF, (void *)&gsts.value);
		}
	}
	_XDPRINTF_("\nVT-d translation disabled.");
	
	return;
}

//enable protected memory region (PMR)
void vtd_drhd_enable_pmr(vtd_drhd_handle_t drhd_handle){
    VTD_PMEN_REG pmen;
	VTD_DRHD *drhd = _vtd_get_drhd_struct(drhd_handle);
	
	//sanity check
	HALT_ON_ERRORCOND(drhd != NULL);

	_XDPRINTF_("\nEnabling PMR...");
	{
		pmen.bits.epm=1;	//enable PMR
		_vtd_reg(drhd, VTD_REG_WRITE, VTD_PMEN_REG_OFF, (void *)&pmen.value);

		//wait for PMR enabled...
		do{
			_vtd_reg(drhd, VTD_REG_READ, VTD_PMEN_REG_OFF, (void *)&pmen.value);
		}while(!pmen.bits.prs);
	}
	_XDPRINTF_("\nDRHD PMR enabled.");
	
}

//disable protected memory region (PMR)
void vtd_drhd_disable_pmr(vtd_drhd_handle_t drhd_handle){
    VTD_PMEN_REG pmen;
	VTD_DRHD *drhd = _vtd_get_drhd_struct(drhd_handle);
	
	//sanity check
	HALT_ON_ERRORCOND(drhd != NULL);

	_XDPRINTF_("\nDisabling PMR...");
	{
		pmen.bits.epm=0;	//disable PMR
		_vtd_reg(drhd, VTD_REG_WRITE, VTD_PMEN_REG_OFF, (void *)&pmen.value);

		//wait for PMR disabled...
		do{
			_vtd_reg(drhd, VTD_REG_READ, VTD_PMEN_REG_OFF, (void *)&pmen.value);
		}while(pmen.bits.prs);
	}
	_XDPRINTF_("\nDRHD PMR disabled.");
	
}

//set DRHD PLMBASE and PLMLIMIT PMRs
void vtd_drhd_set_plm_base_and_limit(vtd_drhd_handle_t drhd_handle, u32 base, u32 limit){
	VTD_PLMBASE_REG plmbase;
	VTD_PLMLIMIT_REG plmlimit;
	VTD_DRHD *drhd = _vtd_get_drhd_struct(drhd_handle);
	
	//sanity check
	HALT_ON_ERRORCOND(drhd != NULL);

	//set PLMBASE register
	plmbase.value = base;
	_vtd_reg(drhd, VTD_REG_WRITE, VTD_PLMBASE_REG_OFF, (void *)&plmbase.value);
		
	//set PLMLIMIT register
	plmlimit.value = limit;
	_vtd_reg(drhd, VTD_REG_WRITE, VTD_PLMLIMIT_REG_OFF, (void *)&plmlimit.value);
}


//set DRHD PHMBASE and PHMLIMIT PMRs
void vtd_drhd_set_phm_base_and_limit(vtd_drhd_handle_t drhd_handle, u64 base, u64 limit){
	VTD_PHMBASE_REG phmbase;
	VTD_PHMLIMIT_REG phmlimit;
	VTD_DRHD *drhd = _vtd_get_drhd_struct(drhd_handle);
	
	//sanity check
	HALT_ON_ERRORCOND(drhd != NULL);

	//set PHMBASE register
	phmbase.value = base;
	_vtd_reg(drhd, VTD_REG_WRITE, VTD_PHMBASE_REG_OFF, (void *)&phmbase.value);
		
	//set PLMLIMIT register
	phmlimit.value = limit;
	_vtd_reg(drhd, VTD_REG_WRITE, VTD_PHMLIMIT_REG_OFF, (void *)&phmlimit.value);
}

