module two_bit_counter (
    input clk,
    output reg [1:0] q
);

    always @(posedge clk) begin
        q <= q + 1'b1;
    end
    
endmodule