{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749766523407 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749766523412 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 12 23:15:23 2025 " "Processing started: Thu Jun 12 23:15:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749766523412 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749766523412 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OVDPFPGAtest -c OVDPFPGAtest " "Command: quartus_map --read_settings_files=on --write_settings_files=off OVDPFPGAtest -c OVDPFPGAtest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749766523412 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749766524448 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749766524448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "groove_sample_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file groove_sample_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 groove_sample_selector " "Found entity 1: groove_sample_selector" {  } { { "groove_sample_selector.v" "" { Text "F:/Imperial/Desktop/OVDPFPGAtest 1/OVDPFPGAtest/groove_sample_selector.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749766530946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749766530946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "split_sync_predictor.v 1 1 " "Found 1 design units, including 1 entities, in source file split_sync_predictor.v" { { "Info" "ISGN_ENTITY_NAME" "1 split_sync_predictor " "Found entity 1: split_sync_predictor" {  } { { "split_sync_predictor.v" "" { Text "F:/Imperial/Desktop/OVDPFPGAtest 1/OVDPFPGAtest/split_sync_predictor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749766530956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749766530956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_dir_tracker.v 1 1 " "Found 1 design units, including 1 entities, in source file scan_dir_tracker.v" { { "Info" "ISGN_ENTITY_NAME" "1 scan_dir_tracker " "Found entity 1: scan_dir_tracker" {  } { { "scan_dir_tracker.v" "" { Text "F:/Imperial/Desktop/OVDPFPGAtest 1/OVDPFPGAtest/scan_dir_tracker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749766530964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749766530964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "preprocess_block.v 1 1 " "Found 1 design units, including 1 entities, in source file preprocess_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 preProcess_block " "Found entity 1: preProcess_block" {  } { { "preProcess_block.v" "" { Text "F:/Imperial/Desktop/OVDPFPGAtest 1/OVDPFPGAtest/preProcess_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749766530974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749766530974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "afll.v 1 1 " "Found 1 design units, including 1 entities, in source file afll.v" { { "Info" "ISGN_ENTITY_NAME" "1 afll " "Found entity 1: afll" {  } { { "afll.v" "" { Text "F:/Imperial/Desktop/OVDPFPGAtest 1/OVDPFPGAtest/afll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749766530978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749766530978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "absdiff.v 1 1 " "Found 1 design units, including 1 entities, in source file absdiff.v" { { "Info" "ISGN_ENTITY_NAME" "1 AbsDiff " "Found entity 1: AbsDiff" {  } { { "AbsDiff.v" "" { Text "F:/Imperial/Desktop/OVDPFPGAtest 1/OVDPFPGAtest/AbsDiff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749766530982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749766530982 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "preProcess_block " "Elaborating entity \"preProcess_block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749766531020 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "match_sync_time preProcess_block.v(95) " "Verilog HDL or VHDL warning at preProcess_block.v(95): object \"match_sync_time\" assigned a value but never read" {  } { { "preProcess_block.v" "" { Text "F:/Imperial/Desktop/OVDPFPGAtest 1/OVDPFPGAtest/preProcess_block.v" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749766531021 "|preProcess_block"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "preProcess_block.v(169) " "Verilog HDL warning at preProcess_block.v(169): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "preProcess_block.v" "" { Text "F:/Imperial/Desktop/OVDPFPGAtest 1/OVDPFPGAtest/preProcess_block.v" 169 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1749766531023 "|preProcess_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scan_dir_tracker scan_dir_tracker:u_dir " "Elaborating entity \"scan_dir_tracker\" for hierarchy \"scan_dir_tracker:u_dir\"" {  } { { "preProcess_block.v" "u_dir" { Text "F:/Imperial/Desktop/OVDPFPGAtest 1/OVDPFPGAtest/preProcess_block.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749766531042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afll afll:u_afll " "Elaborating entity \"afll\" for hierarchy \"afll:u_afll\"" {  } { { "preProcess_block.v" "u_afll" { Text "F:/Imperial/Desktop/OVDPFPGAtest 1/OVDPFPGAtest/preProcess_block.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749766531045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "split_sync_predictor split_sync_predictor:u_split_sync " "Elaborating entity \"split_sync_predictor\" for hierarchy \"split_sync_predictor:u_split_sync\"" {  } { { "preProcess_block.v" "u_split_sync" { Text "F:/Imperial/Desktop/OVDPFPGAtest 1/OVDPFPGAtest/preProcess_block.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749766531064 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prev_rsync_start split_sync_predictor.v(18) " "Verilog HDL or VHDL warning at split_sync_predictor.v(18): object \"prev_rsync_start\" assigned a value but never read" {  } { { "split_sync_predictor.v" "" { Text "F:/Imperial/Desktop/OVDPFPGAtest 1/OVDPFPGAtest/split_sync_predictor.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749766531064 "|preProcess_block|split_sync_predictor:u_split_sync"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prev_lsync_start split_sync_predictor.v(19) " "Verilog HDL or VHDL warning at split_sync_predictor.v(19): object \"prev_lsync_start\" assigned a value but never read" {  } { { "split_sync_predictor.v" "" { Text "F:/Imperial/Desktop/OVDPFPGAtest 1/OVDPFPGAtest/split_sync_predictor.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749766531064 "|preProcess_block|split_sync_predictor:u_split_sync"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "groove_sample_selector groove_sample_selector:u_groove_sample_selector " "Elaborating entity \"groove_sample_selector\" for hierarchy \"groove_sample_selector:u_groove_sample_selector\"" {  } { { "preProcess_block.v" "u_groove_sample_selector" { Text "F:/Imperial/Desktop/OVDPFPGAtest 1/OVDPFPGAtest/preProcess_block.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749766531077 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sample_count_L groove_sample_selector.v(32) " "Verilog HDL or VHDL warning at groove_sample_selector.v(32): object \"sample_count_L\" assigned a value but never read" {  } { { "groove_sample_selector.v" "" { Text "F:/Imperial/Desktop/OVDPFPGAtest 1/OVDPFPGAtest/groove_sample_selector.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749766531077 "|preProcess_block|groove_sample_selector:u_groove_sample_selector"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sample_count_R groove_sample_selector.v(33) " "Verilog HDL or VHDL warning at groove_sample_selector.v(33): object \"sample_count_R\" assigned a value but never read" {  } { { "groove_sample_selector.v" "" { Text "F:/Imperial/Desktop/OVDPFPGAtest 1/OVDPFPGAtest/groove_sample_selector.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749766531077 "|preProcess_block|groove_sample_selector:u_groove_sample_selector"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "last_sync_time groove_sample_selector.v(35) " "Verilog HDL or VHDL warning at groove_sample_selector.v(35): object \"last_sync_time\" assigned a value but never read" {  } { { "groove_sample_selector.v" "" { Text "F:/Imperial/Desktop/OVDPFPGAtest 1/OVDPFPGAtest/groove_sample_selector.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749766531077 "|preProcess_block|groove_sample_selector:u_groove_sample_selector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AbsDiff groove_sample_selector:u_groove_sample_selector\|AbsDiff:absval " "Elaborating entity \"AbsDiff\" for hierarchy \"groove_sample_selector:u_groove_sample_selector\|AbsDiff:absval\"" {  } { { "groove_sample_selector.v" "absval" { Text "F:/Imperial/Desktop/OVDPFPGAtest 1/OVDPFPGAtest/groove_sample_selector.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749766531113 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1749766532295 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1749766533304 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749766533304 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1971 " "Implemented 1971 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1749766533406 ""} { "Info" "ICUT_CUT_TM_OPINS" "167 " "Implemented 167 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1749766533406 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1799 " "Implemented 1799 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1749766533406 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1749766533406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749766533423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 12 23:15:33 2025 " "Processing ended: Thu Jun 12 23:15:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749766533423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749766533423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749766533423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749766533423 ""}
