// Seed: 1581161173
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always @(1'b0 or posedge 1) #1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input  wire  id_0,
    input  tri   id_1,
    output tri0  id_2,
    input  uwire id_3,
    output tri0  id_4
);
  assign id_4 = 1;
  wire id_6 = 1 && (1'b0);
  assign id_4 = id_6;
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
