{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1469751955922 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1469751955923 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 29 12:25:55 2016 " "Processing started: Fri Jul 29 12:25:55 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1469751955923 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1469751955923 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_Design -c Group_16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_Design -c Group_16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1469751955923 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1469751956654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "group_16.vhd 14 7 " "Found 14 design units, including 7 entities, in source file group_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s_counter-beh " "Found design unit 1: s_counter-beh" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469751957309 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 n_counter-beh " "Found design unit 2: n_counter-beh" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469751957309 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 s_comp_7-beh " "Found design unit 3: s_comp_7-beh" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469751957309 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 s_comp_15-beh " "Found design unit 4: s_comp_15-beh" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469751957309 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 n_comp_7-beh " "Found design unit 5: n_comp_7-beh" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469751957309 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 shift_reg-beh " "Found design unit 6: shift_reg-beh" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 153 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469751957309 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 Group_16-beh " "Found design unit 7: Group_16-beh" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 184 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469751957309 ""} { "Info" "ISGN_ENTITY_NAME" "1 s_counter " "Found entity 1: s_counter" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469751957309 ""} { "Info" "ISGN_ENTITY_NAME" "2 n_counter " "Found entity 2: n_counter" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469751957309 ""} { "Info" "ISGN_ENTITY_NAME" "3 s_comp_7 " "Found entity 3: s_comp_7" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469751957309 ""} { "Info" "ISGN_ENTITY_NAME" "4 s_comp_15 " "Found entity 4: s_comp_15" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469751957309 ""} { "Info" "ISGN_ENTITY_NAME" "5 n_comp_7 " "Found entity 5: n_comp_7" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469751957309 ""} { "Info" "ISGN_ENTITY_NAME" "6 shift_reg " "Found entity 6: shift_reg" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469751957309 ""} { "Info" "ISGN_ENTITY_NAME" "7 Group_16 " "Found entity 7: Group_16" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1469751957309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1469751957309 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Group_16 " "Elaborating entity \"Group_16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1469751957356 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "buf Group_16.vhd(177) " "VHDL Signal Declaration warning at Group_16.vhd(177): used implicit default value for signal \"buf\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 177 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1469751957356 "|Group_16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx Group_16.vhd(209) " "VHDL Process Statement warning at Group_16.vhd(209): signal \"rx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469751957356 "|Group_16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp7_s Group_16.vhd(215) " "VHDL Process Statement warning at Group_16.vhd(215): signal \"cmp7_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469751957356 "|Group_16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp15_s Group_16.vhd(221) " "VHDL Process Statement warning at Group_16.vhd(221): signal \"cmp15_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469751957356 "|Group_16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp7_n Group_16.vhd(221) " "VHDL Process Statement warning at Group_16.vhd(221): signal \"cmp7_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469751957356 "|Group_16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp15_s Group_16.vhd(227) " "VHDL Process Statement warning at Group_16.vhd(227): signal \"cmp15_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469751957356 "|Group_16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx Group_16.vhd(241) " "VHDL Process Statement warning at Group_16.vhd(241): signal \"rx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469751957356 "|Group_16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp7_s Group_16.vhd(247) " "VHDL Process Statement warning at Group_16.vhd(247): signal \"cmp7_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469751957356 "|Group_16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp7_n Group_16.vhd(254) " "VHDL Process Statement warning at Group_16.vhd(254): signal \"cmp7_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469751957356 "|Group_16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp15_s Group_16.vhd(254) " "VHDL Process Statement warning at Group_16.vhd(254): signal \"cmp15_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469751957356 "|Group_16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp7_n Group_16.vhd(257) " "VHDL Process Statement warning at Group_16.vhd(257): signal \"cmp7_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469751957356 "|Group_16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp15_s Group_16.vhd(257) " "VHDL Process Statement warning at Group_16.vhd(257): signal \"cmp15_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469751957356 "|Group_16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp15_s Group_16.vhd(265) " "VHDL Process Statement warning at Group_16.vhd(265): signal \"cmp15_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1469751957356 "|Group_16"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_S Group_16.vhd(237) " "VHDL Process Statement warning at Group_16.vhd(237): inferring latch(es) for signal or variable \"reset_S\", which holds its previous value in one or more paths through the process" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 237 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1469751957356 "|Group_16"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_N Group_16.vhd(237) " "VHDL Process Statement warning at Group_16.vhd(237): inferring latch(es) for signal or variable \"reset_N\", which holds its previous value in one or more paths through the process" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 237 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1469751957356 "|Group_16"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_S Group_16.vhd(237) " "VHDL Process Statement warning at Group_16.vhd(237): inferring latch(es) for signal or variable \"enable_S\", which holds its previous value in one or more paths through the process" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 237 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1469751957356 "|Group_16"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_shift Group_16.vhd(237) " "VHDL Process Statement warning at Group_16.vhd(237): inferring latch(es) for signal or variable \"enable_shift\", which holds its previous value in one or more paths through the process" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 237 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1469751957356 "|Group_16"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_N Group_16.vhd(237) " "VHDL Process Statement warning at Group_16.vhd(237): inferring latch(es) for signal or variable \"enable_N\", which holds its previous value in one or more paths through the process" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 237 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1469751957356 "|Group_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_N Group_16.vhd(237) " "Inferred latch for \"enable_N\" at Group_16.vhd(237)" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469751957356 "|Group_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_shift Group_16.vhd(237) " "Inferred latch for \"enable_shift\" at Group_16.vhd(237)" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469751957356 "|Group_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_S Group_16.vhd(237) " "Inferred latch for \"enable_S\" at Group_16.vhd(237)" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469751957356 "|Group_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_N Group_16.vhd(237) " "Inferred latch for \"reset_N\" at Group_16.vhd(237)" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469751957356 "|Group_16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_S Group_16.vhd(237) " "Inferred latch for \"reset_S\" at Group_16.vhd(237)" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 237 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1469751957356 "|Group_16"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reset_S\$latch " "Latch reset_S\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CS.idle " "Ports D and ENA on the latch are fed by the same signal CS.idle" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 187 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1469751957893 ""}  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 237 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1469751957893 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "buf GND " "Pin \"buf\" is stuck at GND" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469751957906 "|Group_16|buf"} { "Warning" "WMLS_MLS_STUCK_PIN" "reset_N VCC " "Pin \"reset_N\" is stuck at VCC" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469751957906 "|Group_16|reset_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "enable_N VCC " "Pin \"enable_N\" is stuck at VCC" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469751957906 "|Group_16|enable_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "enable_S VCC " "Pin \"enable_S\" is stuck at VCC" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469751957906 "|Group_16|enable_S"} { "Warning" "WMLS_MLS_STUCK_PIN" "enable_shift VCC " "Pin \"enable_shift\" is stuck at VCC" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1469751957906 "|Group_16|enable_shift"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1469751957906 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1469751958028 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1469751958340 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469751958340 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1469751958500 "|Group_16|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1469751958500 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1469751958500 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1469751958500 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1469751958500 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1469751958500 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "543 " "Peak virtual memory: 543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1469751958532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 29 12:25:58 2016 " "Processing ended: Fri Jul 29 12:25:58 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1469751958532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1469751958532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1469751958532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1469751958532 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1469751960665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1469751960665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 29 12:26:00 2016 " "Processing started: Fri Jul 29 12:26:00 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1469751960665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1469751960665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off UART_Design -c Group_16 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off UART_Design -c Group_16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1469751960665 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1469751961266 ""}
{ "Info" "0" "" "Project  = UART_Design" {  } {  } 0 0 "Project  = UART_Design" 0 0 "Fitter" 0 0 1469751961266 ""}
{ "Info" "0" "" "Revision = Group_16" {  } {  } 0 0 "Revision = Group_16" 0 0 "Fitter" 0 0 1469751961266 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1469751961335 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Group_16 EP3C5F256C6 " "Automatically selected device EP3C5F256C6 for design Group_16" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1469751961466 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1469751961504 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1469751961520 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1469751961651 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1469751961667 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10F256C6 " "Device EP3C10F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1469751961936 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F256C6 " "Device EP3C16F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1469751961936 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F256C6 " "Device EP3C25F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1469751961936 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1469751961936 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1469751961936 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1469751961936 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1469751961936 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1469751961936 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1469751961936 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1469751961936 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1469751961936 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 12 " "No exact pin location assignment(s) for 12 pins of 12 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { reset } } } { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 175 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/" { { 0 { 0 ""} 0 5 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469751962540 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "buf " "Pin buf not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { buf } } } { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 177 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { buf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469751962540 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_N " "Pin reset_N not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { reset_N } } } { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 178 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469751962540 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_S " "Pin reset_S not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { reset_S } } } { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 178 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_S } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/" { { 0 { 0 ""} 0 3 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469751962540 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable_N " "Pin enable_N not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { enable_N } } } { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 178 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enable_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469751962540 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable_S " "Pin enable_S not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { enable_S } } } { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 178 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enable_S } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469751962540 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable_shift " "Pin enable_shift not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { enable_shift } } } { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 178 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enable_shift } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469751962540 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx " "Pin rx not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rx } } } { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 176 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469751962540 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmp7_s " "Pin cmp7_s not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { cmp7_s } } } { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 179 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmp7_s } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469751962540 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmp15_s " "Pin cmp15_s not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { cmp15_s } } } { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 179 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmp15_s } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469751962540 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 175 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/" { { 0 { 0 ""} 0 4 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469751962540 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmp7_n " "Pin cmp7_n not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { cmp7_n } } } { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 179 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmp7_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1469751962540 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1469751962540 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1469751962707 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Group_16.sdc " "Synopsys Design Constraints File file not found: 'Group_16.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1469751962708 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1469751962708 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1469751962710 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1469751962710 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1469751962710 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1469751962902 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1469751962902 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1469751962902 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1469751962903 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1469751962903 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1469751962904 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1469751962904 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1469751962904 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1469751962904 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1469751962904 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1469751962904 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "12 unused 2.5V 6 6 0 " "Number of I/O pins in group: 12 (unused VREF, 2.5V VCCIO, 6 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1469751962906 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1469751962906 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1469751962906 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 14 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1469751962907 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1469751962907 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1469751962907 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1469751962907 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1469751962907 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 15 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1469751962907 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1469751962907 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1469751962907 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1469751962907 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1469751962907 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1469751962923 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1469751963617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1469751963663 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1469751963670 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1469751963967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1469751963967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1469751964137 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1469751964558 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1469751964558 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1469751964716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1469751964716 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1469751964716 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1469751964722 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1469751964764 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1469751965055 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1469751965089 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1469751965409 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1469751965981 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/output_files/Group_16.fit.smsg " "Generated suppressed messages file C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/output_files/Group_16.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1469751966554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "817 " "Peak virtual memory: 817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1469751966826 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 29 12:26:06 2016 " "Processing ended: Fri Jul 29 12:26:06 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1469751966826 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1469751966826 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1469751966826 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1469751966826 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1469751969403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1469751969403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 29 12:26:09 2016 " "Processing started: Fri Jul 29 12:26:09 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1469751969403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1469751969403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off UART_Design -c Group_16 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off UART_Design -c Group_16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1469751969404 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1469751970400 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1469751970427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "463 " "Peak virtual memory: 463 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1469751970767 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 29 12:26:10 2016 " "Processing ended: Fri Jul 29 12:26:10 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1469751970767 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1469751970767 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1469751970767 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1469751970767 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1469751971377 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1469751972938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1469751972939 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 29 12:26:12 2016 " "Processing started: Fri Jul 29 12:26:12 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1469751972939 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1469751972939 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta UART_Design -c Group_16 " "Command: quartus_sta UART_Design -c Group_16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1469751972939 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1469751973305 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1469751973475 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1469751973540 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1469751973540 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1469751973704 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Group_16.sdc " "Synopsys Design Constraints File file not found: 'Group_16.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1469751973772 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1469751973772 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1469751973773 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cmp15_s cmp15_s " "create_clock -period 1.000 -name cmp15_s cmp15_s" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1469751973773 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1469751973773 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1469751973873 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1469751973874 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1469751973875 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1469751973887 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1469751973898 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1469751973898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.214 " "Worst-case setup slack is -1.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469751973902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469751973902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.214              -1.214 cmp15_s  " "   -1.214              -1.214 cmp15_s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469751973902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.300              -0.513 clk  " "   -0.300              -0.513 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469751973902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1469751973902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.175 " "Worst-case hold slack is -0.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469751973908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469751973908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.175              -0.310 clk  " "   -0.175              -0.310 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469751973908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.947               0.000 cmp15_s  " "    0.947               0.000 cmp15_s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469751973908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1469751973908 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1469751973917 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1469751973923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469751973928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469751973928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.000 clk  " "   -3.000              -7.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469751973928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 cmp15_s  " "   -3.000              -3.000 cmp15_s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469751973928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1469751973928 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1469751973997 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1469751974024 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1469751974444 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1469751974488 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1469751974497 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1469751974497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.031 " "Worst-case setup slack is -1.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469751974504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469751974504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.031              -1.031 cmp15_s  " "   -1.031              -1.031 cmp15_s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469751974504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.165              -0.218 clk  " "   -0.165              -0.218 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469751974504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1469751974504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.161 " "Worst-case hold slack is -0.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469751974513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469751974513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.161              -0.289 clk  " "   -0.161              -0.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469751974513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.917               0.000 cmp15_s  " "    0.917               0.000 cmp15_s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469751974513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1469751974513 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1469751974520 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1469751974529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469751974537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469751974537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.000 clk  " "   -3.000              -7.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469751974537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 cmp15_s  " "   -3.000              -3.000 cmp15_s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469751974537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1469751974537 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1469751974617 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1469751974710 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1469751974711 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1469751974711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.155 " "Worst-case setup slack is -0.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469751974718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469751974718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.155              -0.155 cmp15_s  " "   -0.155              -0.155 cmp15_s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469751974718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.089              -0.171 clk  " "   -0.089              -0.171 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469751974718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1469751974718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.129 " "Worst-case hold slack is -0.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469751974727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469751974727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.129              -0.268 clk  " "   -0.129              -0.268 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469751974727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 cmp15_s  " "    0.409               0.000 cmp15_s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469751974727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1469751974727 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1469751974734 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1469751974743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469751974750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469751974750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.324 clk  " "   -3.000              -7.324 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469751974750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 cmp15_s  " "   -3.000              -3.000 cmp15_s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1469751974750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1469751974750 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1469751975014 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1469751975014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "499 " "Peak virtual memory: 499 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1469751975128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 29 12:26:15 2016 " "Processing ended: Fri Jul 29 12:26:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1469751975128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1469751975128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1469751975128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1469751975128 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1469751976987 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1469751976987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 29 12:26:16 2016 " "Processing started: Fri Jul 29 12:26:16 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1469751976987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1469751976987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off UART_Design -c Group_16 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off UART_Design -c Group_16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1469751976987 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Group_16_6_1200mv_85c_slow.vho C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/simulation/modelsim/ simulation " "Generated file Group_16_6_1200mv_85c_slow.vho in folder \"C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1469751977423 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Group_16_6_1200mv_0c_slow.vho C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/simulation/modelsim/ simulation " "Generated file Group_16_6_1200mv_0c_slow.vho in folder \"C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1469751977446 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Group_16_min_1200mv_0c_fast.vho C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/simulation/modelsim/ simulation " "Generated file Group_16_min_1200mv_0c_fast.vho in folder \"C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1469751977472 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Group_16.vho C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/simulation/modelsim/ simulation " "Generated file Group_16.vho in folder \"C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1469751977495 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Group_16_6_1200mv_85c_vhd_slow.sdo C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/simulation/modelsim/ simulation " "Generated file Group_16_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1469751977518 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Group_16_6_1200mv_0c_vhd_slow.sdo C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/simulation/modelsim/ simulation " "Generated file Group_16_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1469751977540 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Group_16_min_1200mv_0c_vhd_fast.sdo C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/simulation/modelsim/ simulation " "Generated file Group_16_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1469751977562 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Group_16_vhd.sdo C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/simulation/modelsim/ simulation " "Generated file Group_16_vhd.sdo in folder \"C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1469751977586 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "433 " "Peak virtual memory: 433 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1469751977642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 29 12:26:17 2016 " "Processing ended: Fri Jul 29 12:26:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1469751977642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1469751977642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1469751977642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1469751977642 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 41 s " "Quartus II Full Compilation was successful. 0 errors, 41 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1469751978239 ""}
