# FPGA ALU (VHDL) — Xilinx ISE (Spartan-6)

## Contents
- `src/ALU_test.vhd` — ALU implementation
- `tb/ALU_module_tb.vhd` — Testbench

## How to run (ISE)
1. Open `ise/ALU_Module.xise`
2. Set `ALU_test` as top module (for synthesis) or `ALU_module_tb` (for simulation)
3. Run ISim simulation
