VERILOG_SOURCES += $(SPINALROOT)/MultiClockTester.v
TOPLEVEL=MultiClockTester
MODULE=MultiClockTester

include ../common/Makefile.sim