// Seed: 52578906
module module_0 (
    output tri   id_0,
    input  wire  id_1,
    output tri   id_2,
    input  tri0  id_3,
    input  wand  id_4,
    input  tri0  id_5,
    input  tri1  id_6,
    input  wand  id_7,
    output tri0  id_8,
    output uwire id_9,
    input  tri0  id_10,
    output wire  id_11,
    input  uwire id_12,
    input  tri0  id_13,
    output tri1  id_14
);
  assign id_2 = id_1;
  wire id_16;
  wire id_17;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    output wor id_2,
    output uwire id_3,
    output wor id_4,
    input wor id_5,
    input wand id_6,
    output supply1 id_7,
    input tri0 id_8,
    input uwire id_9,
    input tri id_10,
    input wor id_11,
    input wor id_12,
    output uwire id_13,
    input wire id_14,
    output tri id_15,
    input tri id_16,
    input wand id_17,
    input wor id_18
    , id_24,
    input supply1 id_19,
    input tri0 id_20,
    input wor id_21,
    output tri0 id_22
);
  module_0(
      id_2,
      id_18,
      id_13,
      id_5,
      id_16,
      id_16,
      id_18,
      id_20,
      id_22,
      id_15,
      id_18,
      id_0,
      id_21,
      id_19,
      id_22
  );
  initial id_24 <= 1;
endmodule
