
PoweredExoskeleton-01_C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000013d8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000000c  080014e4  080014e4  000114e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080014f0  080014f0  000114f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080014f4  080014f4  000114f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000014  20000000  080014f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000038  20000014  0800150c  00020014  2**2
                  ALLOC
  7 ._user_heap_stack 00000100  2000004c  0800150c  0002004c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
  9 .debug_info   000059bf  00000000  00000000  0002003d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000013cb  00000000  00000000  000259fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000830  00000000  00000000  00026dc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000748  00000000  00000000  000275f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00002535  00000000  00000000  00027d40  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000023f0  00000000  00000000  0002a275  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0002c665  2**0
                  CONTENTS, READONLY
 16 .debug_frame  0000218c  00000000  00000000  0002c6e4  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  0002e870  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000014 	.word	0x20000014
 8000128:	00000000 	.word	0x00000000
 800012c:	080014cc 	.word	0x080014cc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000018 	.word	0x20000018
 8000148:	080014cc 	.word	0x080014cc

0800014c <NVIC_PriorityGroupConfig>:
  *     @arg NVIC_PriorityGroup_4: 4 bits for pre-emption priority
  *                                0 bits for subpriority
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8000154:	4a05      	ldr	r2, [pc, #20]	; (800016c <NVIC_PriorityGroupConfig+0x20>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800015c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000160:	60d3      	str	r3, [r2, #12]
}
 8000162:	bf00      	nop
 8000164:	370c      	adds	r7, #12
 8000166:	46bd      	mov	sp, r7
 8000168:	bc80      	pop	{r7}
 800016a:	4770      	bx	lr
 800016c:	e000ed00 	.word	0xe000ed00

08000170 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000170:	b480      	push	{r7}
 8000172:	b087      	sub	sp, #28
 8000174:	af00      	add	r7, sp, #0
 8000176:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000178:	2300      	movs	r3, #0
 800017a:	617b      	str	r3, [r7, #20]
 800017c:	2300      	movs	r3, #0
 800017e:	613b      	str	r3, [r7, #16]
 8000180:	230f      	movs	r3, #15
 8000182:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000184:	687b      	ldr	r3, [r7, #4]
 8000186:	78db      	ldrb	r3, [r3, #3]
 8000188:	2b00      	cmp	r3, #0
 800018a:	d03a      	beq.n	8000202 <NVIC_Init+0x92>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 800018c:	4b27      	ldr	r3, [pc, #156]	; (800022c <NVIC_Init+0xbc>)
 800018e:	68db      	ldr	r3, [r3, #12]
 8000190:	43db      	mvns	r3, r3
 8000192:	0a1b      	lsrs	r3, r3, #8
 8000194:	f003 0307 	and.w	r3, r3, #7
 8000198:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
 800019a:	697b      	ldr	r3, [r7, #20]
 800019c:	f1c3 0304 	rsb	r3, r3, #4
 80001a0:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
 80001a2:	68fa      	ldr	r2, [r7, #12]
 80001a4:	697b      	ldr	r3, [r7, #20]
 80001a6:	fa22 f303 	lsr.w	r3, r2, r3
 80001aa:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80001ac:	687b      	ldr	r3, [r7, #4]
 80001ae:	785b      	ldrb	r3, [r3, #1]
 80001b0:	461a      	mov	r2, r3
 80001b2:	693b      	ldr	r3, [r7, #16]
 80001b4:	fa02 f303 	lsl.w	r3, r2, r3
 80001b8:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	789b      	ldrb	r3, [r3, #2]
 80001be:	461a      	mov	r2, r3
 80001c0:	68fb      	ldr	r3, [r7, #12]
 80001c2:	4013      	ands	r3, r2
 80001c4:	697a      	ldr	r2, [r7, #20]
 80001c6:	4313      	orrs	r3, r2
 80001c8:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
 80001ca:	697b      	ldr	r3, [r7, #20]
 80001cc:	011b      	lsls	r3, r3, #4
 80001ce:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 80001d0:	4a17      	ldr	r2, [pc, #92]	; (8000230 <NVIC_Init+0xc0>)
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	781b      	ldrb	r3, [r3, #0]
 80001d6:	6979      	ldr	r1, [r7, #20]
 80001d8:	b2c9      	uxtb	r1, r1
 80001da:	4413      	add	r3, r2
 80001dc:	460a      	mov	r2, r1
 80001de:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80001e2:	4a13      	ldr	r2, [pc, #76]	; (8000230 <NVIC_Init+0xc0>)
 80001e4:	687b      	ldr	r3, [r7, #4]
 80001e6:	781b      	ldrb	r3, [r3, #0]
 80001e8:	095b      	lsrs	r3, r3, #5
 80001ea:	b2db      	uxtb	r3, r3
 80001ec:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80001ee:	687b      	ldr	r3, [r7, #4]
 80001f0:	781b      	ldrb	r3, [r3, #0]
 80001f2:	f003 031f 	and.w	r3, r3, #31
 80001f6:	2101      	movs	r1, #1
 80001f8:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80001fc:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000200:	e00f      	b.n	8000222 <NVIC_Init+0xb2>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000202:	490b      	ldr	r1, [pc, #44]	; (8000230 <NVIC_Init+0xc0>)
 8000204:	687b      	ldr	r3, [r7, #4]
 8000206:	781b      	ldrb	r3, [r3, #0]
 8000208:	095b      	lsrs	r3, r3, #5
 800020a:	b2db      	uxtb	r3, r3
 800020c:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800020e:	687b      	ldr	r3, [r7, #4]
 8000210:	781b      	ldrb	r3, [r3, #0]
 8000212:	f003 031f 	and.w	r3, r3, #31
 8000216:	2201      	movs	r2, #1
 8000218:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800021a:	f100 0320 	add.w	r3, r0, #32
 800021e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000222:	bf00      	nop
 8000224:	371c      	adds	r7, #28
 8000226:	46bd      	mov	sp, r7
 8000228:	bc80      	pop	{r7}
 800022a:	4770      	bx	lr
 800022c:	e000ed00 	.word	0xe000ed00
 8000230:	e000e100 	.word	0xe000e100

08000234 <EXTI_GetITStatus>:
  *   This parameter can be:
  *     @arg EXTI_Linex: External interrupt line x where x(0..19)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 8000234:	b480      	push	{r7}
 8000236:	b085      	sub	sp, #20
 8000238:	af00      	add	r7, sp, #0
 800023a:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 800023c:	2300      	movs	r3, #0
 800023e:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 8000240:	2300      	movs	r3, #0
 8000242:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 8000244:	4b0c      	ldr	r3, [pc, #48]	; (8000278 <EXTI_GetITStatus+0x44>)
 8000246:	681a      	ldr	r2, [r3, #0]
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	4013      	ands	r3, r2
 800024c:	60bb      	str	r3, [r7, #8]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 800024e:	4b0a      	ldr	r3, [pc, #40]	; (8000278 <EXTI_GetITStatus+0x44>)
 8000250:	695a      	ldr	r2, [r3, #20]
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	4013      	ands	r3, r2
 8000256:	2b00      	cmp	r3, #0
 8000258:	d005      	beq.n	8000266 <EXTI_GetITStatus+0x32>
 800025a:	68bb      	ldr	r3, [r7, #8]
 800025c:	2b00      	cmp	r3, #0
 800025e:	d002      	beq.n	8000266 <EXTI_GetITStatus+0x32>
  {
    bitstatus = SET;
 8000260:	2301      	movs	r3, #1
 8000262:	73fb      	strb	r3, [r7, #15]
 8000264:	e001      	b.n	800026a <EXTI_GetITStatus+0x36>
  }
  else
  {
    bitstatus = RESET;
 8000266:	2300      	movs	r3, #0
 8000268:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800026a:	7bfb      	ldrb	r3, [r7, #15]
}
 800026c:	4618      	mov	r0, r3
 800026e:	3714      	adds	r7, #20
 8000270:	46bd      	mov	sp, r7
 8000272:	bc80      	pop	{r7}
 8000274:	4770      	bx	lr
 8000276:	bf00      	nop
 8000278:	40010400 	.word	0x40010400

0800027c <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..19).
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 800027c:	b480      	push	{r7}
 800027e:	b083      	sub	sp, #12
 8000280:	af00      	add	r7, sp, #0
 8000282:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8000284:	4a03      	ldr	r2, [pc, #12]	; (8000294 <EXTI_ClearITPendingBit+0x18>)
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	6153      	str	r3, [r2, #20]
}
 800028a:	bf00      	nop
 800028c:	370c      	adds	r7, #12
 800028e:	46bd      	mov	sp, r7
 8000290:	bc80      	pop	{r7}
 8000292:	4770      	bx	lr
 8000294:	40010400 	.word	0x40010400

08000298 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000298:	b480      	push	{r7}
 800029a:	b089      	sub	sp, #36	; 0x24
 800029c:	af00      	add	r7, sp, #0
 800029e:	6078      	str	r0, [r7, #4]
 80002a0:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 80002a2:	2300      	movs	r3, #0
 80002a4:	61fb      	str	r3, [r7, #28]
 80002a6:	2300      	movs	r3, #0
 80002a8:	613b      	str	r3, [r7, #16]
 80002aa:	2300      	movs	r3, #0
 80002ac:	61bb      	str	r3, [r7, #24]
 80002ae:	2300      	movs	r3, #0
 80002b0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 80002b2:	2300      	movs	r3, #0
 80002b4:	617b      	str	r3, [r7, #20]
 80002b6:	2300      	movs	r3, #0
 80002b8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 80002ba:	683b      	ldr	r3, [r7, #0]
 80002bc:	78db      	ldrb	r3, [r3, #3]
 80002be:	f003 030f 	and.w	r3, r3, #15
 80002c2:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 80002c4:	683b      	ldr	r3, [r7, #0]
 80002c6:	78db      	ldrb	r3, [r3, #3]
 80002c8:	f003 0310 	and.w	r3, r3, #16
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d005      	beq.n	80002dc <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 80002d0:	683b      	ldr	r3, [r7, #0]
 80002d2:	789b      	ldrb	r3, [r3, #2]
 80002d4:	461a      	mov	r2, r3
 80002d6:	69fb      	ldr	r3, [r7, #28]
 80002d8:	4313      	orrs	r3, r2
 80002da:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 80002dc:	683b      	ldr	r3, [r7, #0]
 80002de:	881b      	ldrh	r3, [r3, #0]
 80002e0:	b2db      	uxtb	r3, r3
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d044      	beq.n	8000370 <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80002ec:	2300      	movs	r3, #0
 80002ee:	61bb      	str	r3, [r7, #24]
 80002f0:	e038      	b.n	8000364 <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 80002f2:	2201      	movs	r2, #1
 80002f4:	69bb      	ldr	r3, [r7, #24]
 80002f6:	fa02 f303 	lsl.w	r3, r2, r3
 80002fa:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80002fc:	683b      	ldr	r3, [r7, #0]
 80002fe:	881b      	ldrh	r3, [r3, #0]
 8000300:	461a      	mov	r2, r3
 8000302:	68fb      	ldr	r3, [r7, #12]
 8000304:	4013      	ands	r3, r2
 8000306:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000308:	693a      	ldr	r2, [r7, #16]
 800030a:	68fb      	ldr	r3, [r7, #12]
 800030c:	429a      	cmp	r2, r3
 800030e:	d126      	bne.n	800035e <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 8000310:	69bb      	ldr	r3, [r7, #24]
 8000312:	009b      	lsls	r3, r3, #2
 8000314:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8000316:	220f      	movs	r2, #15
 8000318:	68fb      	ldr	r3, [r7, #12]
 800031a:	fa02 f303 	lsl.w	r3, r2, r3
 800031e:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8000320:	68bb      	ldr	r3, [r7, #8]
 8000322:	43db      	mvns	r3, r3
 8000324:	697a      	ldr	r2, [r7, #20]
 8000326:	4013      	ands	r3, r2
 8000328:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800032a:	69fa      	ldr	r2, [r7, #28]
 800032c:	68fb      	ldr	r3, [r7, #12]
 800032e:	fa02 f303 	lsl.w	r3, r2, r3
 8000332:	697a      	ldr	r2, [r7, #20]
 8000334:	4313      	orrs	r3, r2
 8000336:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000338:	683b      	ldr	r3, [r7, #0]
 800033a:	78db      	ldrb	r3, [r3, #3]
 800033c:	2b28      	cmp	r3, #40	; 0x28
 800033e:	d105      	bne.n	800034c <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 8000340:	2201      	movs	r2, #1
 8000342:	69bb      	ldr	r3, [r7, #24]
 8000344:	409a      	lsls	r2, r3
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	615a      	str	r2, [r3, #20]
 800034a:	e008      	b.n	800035e <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 800034c:	683b      	ldr	r3, [r7, #0]
 800034e:	78db      	ldrb	r3, [r3, #3]
 8000350:	2b48      	cmp	r3, #72	; 0x48
 8000352:	d104      	bne.n	800035e <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8000354:	2201      	movs	r2, #1
 8000356:	69bb      	ldr	r3, [r7, #24]
 8000358:	409a      	lsls	r2, r3
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800035e:	69bb      	ldr	r3, [r7, #24]
 8000360:	3301      	adds	r3, #1
 8000362:	61bb      	str	r3, [r7, #24]
 8000364:	69bb      	ldr	r3, [r7, #24]
 8000366:	2b07      	cmp	r3, #7
 8000368:	d9c3      	bls.n	80002f2 <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	697a      	ldr	r2, [r7, #20]
 800036e:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8000370:	683b      	ldr	r3, [r7, #0]
 8000372:	881b      	ldrh	r3, [r3, #0]
 8000374:	2bff      	cmp	r3, #255	; 0xff
 8000376:	d946      	bls.n	8000406 <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 8000378:	687b      	ldr	r3, [r7, #4]
 800037a:	685b      	ldr	r3, [r3, #4]
 800037c:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800037e:	2300      	movs	r3, #0
 8000380:	61bb      	str	r3, [r7, #24]
 8000382:	e03a      	b.n	80003fa <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8000384:	69bb      	ldr	r3, [r7, #24]
 8000386:	3308      	adds	r3, #8
 8000388:	2201      	movs	r2, #1
 800038a:	fa02 f303 	lsl.w	r3, r2, r3
 800038e:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8000390:	683b      	ldr	r3, [r7, #0]
 8000392:	881b      	ldrh	r3, [r3, #0]
 8000394:	461a      	mov	r2, r3
 8000396:	68fb      	ldr	r3, [r7, #12]
 8000398:	4013      	ands	r3, r2
 800039a:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 800039c:	693a      	ldr	r2, [r7, #16]
 800039e:	68fb      	ldr	r3, [r7, #12]
 80003a0:	429a      	cmp	r2, r3
 80003a2:	d127      	bne.n	80003f4 <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 80003a4:	69bb      	ldr	r3, [r7, #24]
 80003a6:	009b      	lsls	r3, r3, #2
 80003a8:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 80003aa:	220f      	movs	r2, #15
 80003ac:	68fb      	ldr	r3, [r7, #12]
 80003ae:	fa02 f303 	lsl.w	r3, r2, r3
 80003b2:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 80003b4:	68bb      	ldr	r3, [r7, #8]
 80003b6:	43db      	mvns	r3, r3
 80003b8:	697a      	ldr	r2, [r7, #20]
 80003ba:	4013      	ands	r3, r2
 80003bc:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80003be:	69fa      	ldr	r2, [r7, #28]
 80003c0:	68fb      	ldr	r3, [r7, #12]
 80003c2:	fa02 f303 	lsl.w	r3, r2, r3
 80003c6:	697a      	ldr	r2, [r7, #20]
 80003c8:	4313      	orrs	r3, r2
 80003ca:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80003cc:	683b      	ldr	r3, [r7, #0]
 80003ce:	78db      	ldrb	r3, [r3, #3]
 80003d0:	2b28      	cmp	r3, #40	; 0x28
 80003d2:	d105      	bne.n	80003e0 <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 80003d4:	69bb      	ldr	r3, [r7, #24]
 80003d6:	3308      	adds	r3, #8
 80003d8:	2201      	movs	r2, #1
 80003da:	409a      	lsls	r2, r3
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80003e0:	683b      	ldr	r3, [r7, #0]
 80003e2:	78db      	ldrb	r3, [r3, #3]
 80003e4:	2b48      	cmp	r3, #72	; 0x48
 80003e6:	d105      	bne.n	80003f4 <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 80003e8:	69bb      	ldr	r3, [r7, #24]
 80003ea:	3308      	adds	r3, #8
 80003ec:	2201      	movs	r2, #1
 80003ee:	409a      	lsls	r2, r3
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80003f4:	69bb      	ldr	r3, [r7, #24]
 80003f6:	3301      	adds	r3, #1
 80003f8:	61bb      	str	r3, [r7, #24]
 80003fa:	69bb      	ldr	r3, [r7, #24]
 80003fc:	2b07      	cmp	r3, #7
 80003fe:	d9c1      	bls.n	8000384 <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	697a      	ldr	r2, [r7, #20]
 8000404:	605a      	str	r2, [r3, #4]
  }
}
 8000406:	bf00      	nop
 8000408:	3724      	adds	r7, #36	; 0x24
 800040a:	46bd      	mov	sp, r7
 800040c:	bc80      	pop	{r7}
 800040e:	4770      	bx	lr

08000410 <GPIO_StructInit>:
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000410:	b480      	push	{r7}
 8000412:	b083      	sub	sp, #12
 8000414:	af00      	add	r7, sp, #0
 8000416:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800041e:	801a      	strh	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	2202      	movs	r2, #2
 8000424:	709a      	strb	r2, [r3, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	2204      	movs	r2, #4
 800042a:	70da      	strb	r2, [r3, #3]
}
 800042c:	bf00      	nop
 800042e:	370c      	adds	r7, #12
 8000430:	46bd      	mov	sp, r7
 8000432:	bc80      	pop	{r7}
 8000434:	4770      	bx	lr
	...

08000438 <RCC_DeInit>:
  * @brief  Resets the RCC clock configuration to the default reset state.
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 8000438:	b480      	push	{r7}
 800043a:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800043c:	4a13      	ldr	r2, [pc, #76]	; (800048c <RCC_DeInit+0x54>)
 800043e:	4b13      	ldr	r3, [pc, #76]	; (800048c <RCC_DeInit+0x54>)
 8000440:	681b      	ldr	r3, [r3, #0]
 8000442:	f043 0301 	orr.w	r3, r3, #1
 8000446:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8000448:	4910      	ldr	r1, [pc, #64]	; (800048c <RCC_DeInit+0x54>)
 800044a:	4b10      	ldr	r3, [pc, #64]	; (800048c <RCC_DeInit+0x54>)
 800044c:	685a      	ldr	r2, [r3, #4]
 800044e:	4b10      	ldr	r3, [pc, #64]	; (8000490 <RCC_DeInit+0x58>)
 8000450:	4013      	ands	r3, r2
 8000452:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000454:	4a0d      	ldr	r2, [pc, #52]	; (800048c <RCC_DeInit+0x54>)
 8000456:	4b0d      	ldr	r3, [pc, #52]	; (800048c <RCC_DeInit+0x54>)
 8000458:	681b      	ldr	r3, [r3, #0]
 800045a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800045e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000462:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000464:	4a09      	ldr	r2, [pc, #36]	; (800048c <RCC_DeInit+0x54>)
 8000466:	4b09      	ldr	r3, [pc, #36]	; (800048c <RCC_DeInit+0x54>)
 8000468:	681b      	ldr	r3, [r3, #0]
 800046a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800046e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8000470:	4a06      	ldr	r2, [pc, #24]	; (800048c <RCC_DeInit+0x54>)
 8000472:	4b06      	ldr	r3, [pc, #24]	; (800048c <RCC_DeInit+0x54>)
 8000474:	685b      	ldr	r3, [r3, #4]
 8000476:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800047a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 800047c:	4b03      	ldr	r3, [pc, #12]	; (800048c <RCC_DeInit+0x54>)
 800047e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000482:	609a      	str	r2, [r3, #8]
#endif /* STM32F10X_CL */

}
 8000484:	bf00      	nop
 8000486:	46bd      	mov	sp, r7
 8000488:	bc80      	pop	{r7}
 800048a:	4770      	bx	lr
 800048c:	40021000 	.word	0x40021000
 8000490:	f8ff0000 	.word	0xf8ff0000

08000494 <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000494:	b480      	push	{r7}
 8000496:	b087      	sub	sp, #28
 8000498:	af00      	add	r7, sp, #0
 800049a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 800049c:	2300      	movs	r3, #0
 800049e:	617b      	str	r3, [r7, #20]
 80004a0:	2300      	movs	r3, #0
 80004a2:	613b      	str	r3, [r7, #16]
 80004a4:	2300      	movs	r3, #0
 80004a6:	60fb      	str	r3, [r7, #12]
 80004a8:	2300      	movs	r3, #0
 80004aa:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 80004ac:	4b4c      	ldr	r3, [pc, #304]	; (80005e0 <RCC_GetClocksFreq+0x14c>)
 80004ae:	685b      	ldr	r3, [r3, #4]
 80004b0:	f003 030c 	and.w	r3, r3, #12
 80004b4:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 80004b6:	697b      	ldr	r3, [r7, #20]
 80004b8:	2b04      	cmp	r3, #4
 80004ba:	d007      	beq.n	80004cc <RCC_GetClocksFreq+0x38>
 80004bc:	2b08      	cmp	r3, #8
 80004be:	d009      	beq.n	80004d4 <RCC_GetClocksFreq+0x40>
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	d133      	bne.n	800052c <RCC_GetClocksFreq+0x98>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	4a47      	ldr	r2, [pc, #284]	; (80005e4 <RCC_GetClocksFreq+0x150>)
 80004c8:	601a      	str	r2, [r3, #0]
      break;
 80004ca:	e033      	b.n	8000534 <RCC_GetClocksFreq+0xa0>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	4a45      	ldr	r2, [pc, #276]	; (80005e4 <RCC_GetClocksFreq+0x150>)
 80004d0:	601a      	str	r2, [r3, #0]
      break;
 80004d2:	e02f      	b.n	8000534 <RCC_GetClocksFreq+0xa0>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 80004d4:	4b42      	ldr	r3, [pc, #264]	; (80005e0 <RCC_GetClocksFreq+0x14c>)
 80004d6:	685b      	ldr	r3, [r3, #4]
 80004d8:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80004dc:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 80004de:	4b40      	ldr	r3, [pc, #256]	; (80005e0 <RCC_GetClocksFreq+0x14c>)
 80004e0:	685b      	ldr	r3, [r3, #4]
 80004e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80004e6:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 80004e8:	693b      	ldr	r3, [r7, #16]
 80004ea:	0c9b      	lsrs	r3, r3, #18
 80004ec:	3302      	adds	r3, #2
 80004ee:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
 80004f0:	68fb      	ldr	r3, [r7, #12]
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d106      	bne.n	8000504 <RCC_GetClocksFreq+0x70>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 80004f6:	693b      	ldr	r3, [r7, #16]
 80004f8:	4a3b      	ldr	r2, [pc, #236]	; (80005e8 <RCC_GetClocksFreq+0x154>)
 80004fa:	fb02 f203 	mul.w	r2, r2, r3
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8000502:	e017      	b.n	8000534 <RCC_GetClocksFreq+0xa0>
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 8000504:	4b36      	ldr	r3, [pc, #216]	; (80005e0 <RCC_GetClocksFreq+0x14c>)
 8000506:	685b      	ldr	r3, [r3, #4]
 8000508:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800050c:	2b00      	cmp	r3, #0
 800050e:	d006      	beq.n	800051e <RCC_GetClocksFreq+0x8a>
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 8000510:	693b      	ldr	r3, [r7, #16]
 8000512:	4a35      	ldr	r2, [pc, #212]	; (80005e8 <RCC_GetClocksFreq+0x154>)
 8000514:	fb02 f203 	mul.w	r2, r2, r3
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	601a      	str	r2, [r3, #0]
      break;
 800051c:	e00a      	b.n	8000534 <RCC_GetClocksFreq+0xa0>
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 800051e:	693b      	ldr	r3, [r7, #16]
 8000520:	4a30      	ldr	r2, [pc, #192]	; (80005e4 <RCC_GetClocksFreq+0x150>)
 8000522:	fb02 f203 	mul.w	r2, r2, r3
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	601a      	str	r2, [r3, #0]
      break;
 800052a:	e003      	b.n	8000534 <RCC_GetClocksFreq+0xa0>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	4a2d      	ldr	r2, [pc, #180]	; (80005e4 <RCC_GetClocksFreq+0x150>)
 8000530:	601a      	str	r2, [r3, #0]
      break;
 8000532:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8000534:	4b2a      	ldr	r3, [pc, #168]	; (80005e0 <RCC_GetClocksFreq+0x14c>)
 8000536:	685b      	ldr	r3, [r3, #4]
 8000538:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800053c:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
 800053e:	697b      	ldr	r3, [r7, #20]
 8000540:	091b      	lsrs	r3, r3, #4
 8000542:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8000544:	4a29      	ldr	r2, [pc, #164]	; (80005ec <RCC_GetClocksFreq+0x158>)
 8000546:	697b      	ldr	r3, [r7, #20]
 8000548:	4413      	add	r3, r2
 800054a:	781b      	ldrb	r3, [r3, #0]
 800054c:	b2db      	uxtb	r3, r3
 800054e:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	681a      	ldr	r2, [r3, #0]
 8000554:	68bb      	ldr	r3, [r7, #8]
 8000556:	40da      	lsrs	r2, r3
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 800055c:	4b20      	ldr	r3, [pc, #128]	; (80005e0 <RCC_GetClocksFreq+0x14c>)
 800055e:	685b      	ldr	r3, [r3, #4]
 8000560:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000564:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
 8000566:	697b      	ldr	r3, [r7, #20]
 8000568:	0a1b      	lsrs	r3, r3, #8
 800056a:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 800056c:	4a1f      	ldr	r2, [pc, #124]	; (80005ec <RCC_GetClocksFreq+0x158>)
 800056e:	697b      	ldr	r3, [r7, #20]
 8000570:	4413      	add	r3, r2
 8000572:	781b      	ldrb	r3, [r3, #0]
 8000574:	b2db      	uxtb	r3, r3
 8000576:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	685a      	ldr	r2, [r3, #4]
 800057c:	68bb      	ldr	r3, [r7, #8]
 800057e:	40da      	lsrs	r2, r3
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8000584:	4b16      	ldr	r3, [pc, #88]	; (80005e0 <RCC_GetClocksFreq+0x14c>)
 8000586:	685b      	ldr	r3, [r3, #4]
 8000588:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800058c:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
 800058e:	697b      	ldr	r3, [r7, #20]
 8000590:	0adb      	lsrs	r3, r3, #11
 8000592:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8000594:	4a15      	ldr	r2, [pc, #84]	; (80005ec <RCC_GetClocksFreq+0x158>)
 8000596:	697b      	ldr	r3, [r7, #20]
 8000598:	4413      	add	r3, r2
 800059a:	781b      	ldrb	r3, [r3, #0]
 800059c:	b2db      	uxtb	r3, r3
 800059e:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	685a      	ldr	r2, [r3, #4]
 80005a4:	68bb      	ldr	r3, [r7, #8]
 80005a6:	40da      	lsrs	r2, r3
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 80005ac:	4b0c      	ldr	r3, [pc, #48]	; (80005e0 <RCC_GetClocksFreq+0x14c>)
 80005ae:	685b      	ldr	r3, [r3, #4]
 80005b0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80005b4:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
 80005b6:	697b      	ldr	r3, [r7, #20]
 80005b8:	0b9b      	lsrs	r3, r3, #14
 80005ba:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
 80005bc:	4a0c      	ldr	r2, [pc, #48]	; (80005f0 <RCC_GetClocksFreq+0x15c>)
 80005be:	697b      	ldr	r3, [r7, #20]
 80005c0:	4413      	add	r3, r2
 80005c2:	781b      	ldrb	r3, [r3, #0]
 80005c4:	b2db      	uxtb	r3, r3
 80005c6:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	68da      	ldr	r2, [r3, #12]
 80005cc:	68bb      	ldr	r3, [r7, #8]
 80005ce:	fbb2 f2f3 	udiv	r2, r2, r3
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	611a      	str	r2, [r3, #16]
}
 80005d6:	bf00      	nop
 80005d8:	371c      	adds	r7, #28
 80005da:	46bd      	mov	sp, r7
 80005dc:	bc80      	pop	{r7}
 80005de:	4770      	bx	lr
 80005e0:	40021000 	.word	0x40021000
 80005e4:	007a1200 	.word	0x007a1200
 80005e8:	003d0900 	.word	0x003d0900
 80005ec:	20000000 	.word	0x20000000
 80005f0:	20000010 	.word	0x20000010

080005f4 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80005f4:	b480      	push	{r7}
 80005f6:	b083      	sub	sp, #12
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	6078      	str	r0, [r7, #4]
 80005fc:	460b      	mov	r3, r1
 80005fe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000600:	78fb      	ldrb	r3, [r7, #3]
 8000602:	2b00      	cmp	r3, #0
 8000604:	d006      	beq.n	8000614 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000606:	4909      	ldr	r1, [pc, #36]	; (800062c <RCC_APB2PeriphClockCmd+0x38>)
 8000608:	4b08      	ldr	r3, [pc, #32]	; (800062c <RCC_APB2PeriphClockCmd+0x38>)
 800060a:	699a      	ldr	r2, [r3, #24]
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	4313      	orrs	r3, r2
 8000610:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000612:	e006      	b.n	8000622 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000614:	4905      	ldr	r1, [pc, #20]	; (800062c <RCC_APB2PeriphClockCmd+0x38>)
 8000616:	4b05      	ldr	r3, [pc, #20]	; (800062c <RCC_APB2PeriphClockCmd+0x38>)
 8000618:	699a      	ldr	r2, [r3, #24]
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	43db      	mvns	r3, r3
 800061e:	4013      	ands	r3, r2
 8000620:	618b      	str	r3, [r1, #24]
}
 8000622:	bf00      	nop
 8000624:	370c      	adds	r7, #12
 8000626:	46bd      	mov	sp, r7
 8000628:	bc80      	pop	{r7}
 800062a:	4770      	bx	lr
 800062c:	40021000 	.word	0x40021000

08000630 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000630:	b480      	push	{r7}
 8000632:	b083      	sub	sp, #12
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
 8000638:	460b      	mov	r3, r1
 800063a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800063c:	78fb      	ldrb	r3, [r7, #3]
 800063e:	2b00      	cmp	r3, #0
 8000640:	d006      	beq.n	8000650 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000642:	4909      	ldr	r1, [pc, #36]	; (8000668 <RCC_APB1PeriphClockCmd+0x38>)
 8000644:	4b08      	ldr	r3, [pc, #32]	; (8000668 <RCC_APB1PeriphClockCmd+0x38>)
 8000646:	69da      	ldr	r2, [r3, #28]
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	4313      	orrs	r3, r2
 800064c:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 800064e:	e006      	b.n	800065e <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000650:	4905      	ldr	r1, [pc, #20]	; (8000668 <RCC_APB1PeriphClockCmd+0x38>)
 8000652:	4b05      	ldr	r3, [pc, #20]	; (8000668 <RCC_APB1PeriphClockCmd+0x38>)
 8000654:	69da      	ldr	r2, [r3, #28]
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	43db      	mvns	r3, r3
 800065a:	4013      	ands	r3, r2
 800065c:	61cb      	str	r3, [r1, #28]
}
 800065e:	bf00      	nop
 8000660:	370c      	adds	r7, #12
 8000662:	46bd      	mov	sp, r7
 8000664:	bc80      	pop	{r7}
 8000666:	4770      	bx	lr
 8000668:	40021000 	.word	0x40021000

0800066c <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for the 
  *         specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 800066c:	b480      	push	{r7}
 800066e:	b085      	sub	sp, #20
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
 8000674:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8000676:	2300      	movs	r3, #0
 8000678:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	881b      	ldrh	r3, [r3, #0]
 800067e:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	4a2e      	ldr	r2, [pc, #184]	; (800073c <TIM_TimeBaseInit+0xd0>)
 8000684:	4293      	cmp	r3, r2
 8000686:	d013      	beq.n	80006b0 <TIM_TimeBaseInit+0x44>
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	4a2d      	ldr	r2, [pc, #180]	; (8000740 <TIM_TimeBaseInit+0xd4>)
 800068c:	4293      	cmp	r3, r2
 800068e:	d00f      	beq.n	80006b0 <TIM_TimeBaseInit+0x44>
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000696:	d00b      	beq.n	80006b0 <TIM_TimeBaseInit+0x44>
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	4a2a      	ldr	r2, [pc, #168]	; (8000744 <TIM_TimeBaseInit+0xd8>)
 800069c:	4293      	cmp	r3, r2
 800069e:	d007      	beq.n	80006b0 <TIM_TimeBaseInit+0x44>
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	4a29      	ldr	r2, [pc, #164]	; (8000748 <TIM_TimeBaseInit+0xdc>)
 80006a4:	4293      	cmp	r3, r2
 80006a6:	d003      	beq.n	80006b0 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	4a28      	ldr	r2, [pc, #160]	; (800074c <TIM_TimeBaseInit+0xe0>)
 80006ac:	4293      	cmp	r3, r2
 80006ae:	d108      	bne.n	80006c2 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 80006b0:	89fb      	ldrh	r3, [r7, #14]
 80006b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80006b6:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 80006b8:	683b      	ldr	r3, [r7, #0]
 80006ba:	885a      	ldrh	r2, [r3, #2]
 80006bc:	89fb      	ldrh	r3, [r7, #14]
 80006be:	4313      	orrs	r3, r2
 80006c0:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	4a22      	ldr	r2, [pc, #136]	; (8000750 <TIM_TimeBaseInit+0xe4>)
 80006c6:	4293      	cmp	r3, r2
 80006c8:	d00c      	beq.n	80006e4 <TIM_TimeBaseInit+0x78>
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	4a21      	ldr	r2, [pc, #132]	; (8000754 <TIM_TimeBaseInit+0xe8>)
 80006ce:	4293      	cmp	r3, r2
 80006d0:	d008      	beq.n	80006e4 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 80006d2:	89fb      	ldrh	r3, [r7, #14]
 80006d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80006d8:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80006da:	683b      	ldr	r3, [r7, #0]
 80006dc:	88da      	ldrh	r2, [r3, #6]
 80006de:	89fb      	ldrh	r3, [r7, #14]
 80006e0:	4313      	orrs	r3, r2
 80006e2:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	89fa      	ldrh	r2, [r7, #14]
 80006e8:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80006ea:	683b      	ldr	r3, [r7, #0]
 80006ec:	889a      	ldrh	r2, [r3, #4]
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	859a      	strh	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80006f2:	683b      	ldr	r3, [r7, #0]
 80006f4:	881a      	ldrh	r2, [r3, #0]
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	4a0f      	ldr	r2, [pc, #60]	; (800073c <TIM_TimeBaseInit+0xd0>)
 80006fe:	4293      	cmp	r3, r2
 8000700:	d00f      	beq.n	8000722 <TIM_TimeBaseInit+0xb6>
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	4a0e      	ldr	r2, [pc, #56]	; (8000740 <TIM_TimeBaseInit+0xd4>)
 8000706:	4293      	cmp	r3, r2
 8000708:	d00b      	beq.n	8000722 <TIM_TimeBaseInit+0xb6>
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	4a12      	ldr	r2, [pc, #72]	; (8000758 <TIM_TimeBaseInit+0xec>)
 800070e:	4293      	cmp	r3, r2
 8000710:	d007      	beq.n	8000722 <TIM_TimeBaseInit+0xb6>
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	4a11      	ldr	r2, [pc, #68]	; (800075c <TIM_TimeBaseInit+0xf0>)
 8000716:	4293      	cmp	r3, r2
 8000718:	d003      	beq.n	8000722 <TIM_TimeBaseInit+0xb6>
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	4a10      	ldr	r2, [pc, #64]	; (8000760 <TIM_TimeBaseInit+0xf4>)
 800071e:	4293      	cmp	r3, r2
 8000720:	d104      	bne.n	800072c <TIM_TimeBaseInit+0xc0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8000722:	683b      	ldr	r3, [r7, #0]
 8000724:	7a1b      	ldrb	r3, [r3, #8]
 8000726:	b29a      	uxth	r2, r3
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler and the Repetition counter
     values immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	2201      	movs	r2, #1
 8000730:	829a      	strh	r2, [r3, #20]
}
 8000732:	bf00      	nop
 8000734:	3714      	adds	r7, #20
 8000736:	46bd      	mov	sp, r7
 8000738:	bc80      	pop	{r7}
 800073a:	4770      	bx	lr
 800073c:	40012c00 	.word	0x40012c00
 8000740:	40013400 	.word	0x40013400
 8000744:	40000400 	.word	0x40000400
 8000748:	40000800 	.word	0x40000800
 800074c:	40000c00 	.word	0x40000c00
 8000750:	40001000 	.word	0x40001000
 8000754:	40001400 	.word	0x40001400
 8000758:	40014000 	.word	0x40014000
 800075c:	40014400 	.word	0x40014400
 8000760:	40014800 	.word	0x40014800

08000764 <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000764:	b480      	push	{r7}
 8000766:	b085      	sub	sp, #20
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]
 800076c:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 800076e:	2300      	movs	r3, #0
 8000770:	817b      	strh	r3, [r7, #10]
 8000772:	2300      	movs	r3, #0
 8000774:	81fb      	strh	r3, [r7, #14]
 8000776:	2300      	movs	r3, #0
 8000778:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST6_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
   /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	8c1b      	ldrh	r3, [r3, #32]
 800077e:	b29b      	uxth	r3, r3
 8000780:	f023 0310 	bic.w	r3, r3, #16
 8000784:	b29a      	uxth	r2, r3
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	8c1b      	ldrh	r3, [r3, #32]
 800078e:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	889b      	ldrh	r3, [r3, #4]
 8000794:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	8b1b      	ldrh	r3, [r3, #24]
 800079a:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC2M));
 800079c:	897b      	ldrh	r3, [r7, #10]
 800079e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80007a2:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S));
 80007a4:	897b      	ldrh	r3, [r7, #10]
 80007a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80007aa:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80007ac:	683b      	ldr	r3, [r7, #0]
 80007ae:	881b      	ldrh	r3, [r3, #0]
 80007b0:	021b      	lsls	r3, r3, #8
 80007b2:	b29a      	uxth	r2, r3
 80007b4:	897b      	ldrh	r3, [r7, #10]
 80007b6:	4313      	orrs	r3, r2
 80007b8:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
 80007ba:	89fb      	ldrh	r3, [r7, #14]
 80007bc:	f023 0320 	bic.w	r3, r3, #32
 80007c0:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 80007c2:	683b      	ldr	r3, [r7, #0]
 80007c4:	891b      	ldrh	r3, [r3, #8]
 80007c6:	011b      	lsls	r3, r3, #4
 80007c8:	b29a      	uxth	r2, r3
 80007ca:	89fb      	ldrh	r3, [r7, #14]
 80007cc:	4313      	orrs	r3, r2
 80007ce:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 80007d0:	683b      	ldr	r3, [r7, #0]
 80007d2:	885b      	ldrh	r3, [r3, #2]
 80007d4:	011b      	lsls	r3, r3, #4
 80007d6:	b29a      	uxth	r2, r3
 80007d8:	89fb      	ldrh	r3, [r7, #14]
 80007da:	4313      	orrs	r3, r2
 80007dc:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	4a22      	ldr	r2, [pc, #136]	; (800086c <TIM_OC2Init+0x108>)
 80007e2:	4293      	cmp	r3, r2
 80007e4:	d003      	beq.n	80007ee <TIM_OC2Init+0x8a>
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	4a21      	ldr	r2, [pc, #132]	; (8000870 <TIM_OC2Init+0x10c>)
 80007ea:	4293      	cmp	r3, r2
 80007ec:	d12b      	bne.n	8000846 <TIM_OC2Init+0xe2>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NP));
 80007ee:	89fb      	ldrh	r3, [r7, #14]
 80007f0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80007f4:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 80007f6:	683b      	ldr	r3, [r7, #0]
 80007f8:	895b      	ldrh	r3, [r3, #10]
 80007fa:	011b      	lsls	r3, r3, #4
 80007fc:	b29a      	uxth	r2, r3
 80007fe:	89fb      	ldrh	r3, [r7, #14]
 8000800:	4313      	orrs	r3, r2
 8000802:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NE));    
 8000804:	89fb      	ldrh	r3, [r7, #14]
 8000806:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800080a:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 800080c:	683b      	ldr	r3, [r7, #0]
 800080e:	889b      	ldrh	r3, [r3, #4]
 8000810:	011b      	lsls	r3, r3, #4
 8000812:	b29a      	uxth	r2, r3
 8000814:	89fb      	ldrh	r3, [r7, #14]
 8000816:	4313      	orrs	r3, r2
 8000818:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2));
 800081a:	89bb      	ldrh	r3, [r7, #12]
 800081c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000820:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2N));
 8000822:	89bb      	ldrh	r3, [r7, #12]
 8000824:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000828:	81bb      	strh	r3, [r7, #12]
    
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 800082a:	683b      	ldr	r3, [r7, #0]
 800082c:	899b      	ldrh	r3, [r3, #12]
 800082e:	009b      	lsls	r3, r3, #2
 8000830:	b29a      	uxth	r2, r3
 8000832:	89bb      	ldrh	r3, [r7, #12]
 8000834:	4313      	orrs	r3, r2
 8000836:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8000838:	683b      	ldr	r3, [r7, #0]
 800083a:	89db      	ldrh	r3, [r3, #14]
 800083c:	009b      	lsls	r3, r3, #2
 800083e:	b29a      	uxth	r2, r3
 8000840:	89bb      	ldrh	r3, [r7, #12]
 8000842:	4313      	orrs	r3, r2
 8000844:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	89ba      	ldrh	r2, [r7, #12]
 800084a:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	897a      	ldrh	r2, [r7, #10]
 8000850:	831a      	strh	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8000852:	683b      	ldr	r3, [r7, #0]
 8000854:	88da      	ldrh	r2, [r3, #6]
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	871a      	strh	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	89fa      	ldrh	r2, [r7, #14]
 800085e:	841a      	strh	r2, [r3, #32]
}
 8000860:	bf00      	nop
 8000862:	3714      	adds	r7, #20
 8000864:	46bd      	mov	sp, r7
 8000866:	bc80      	pop	{r7}
 8000868:	4770      	bx	lr
 800086a:	bf00      	nop
 800086c:	40012c00 	.word	0x40012c00
 8000870:	40013400 	.word	0x40013400

08000874 <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000874:	b480      	push	{r7}
 8000876:	b085      	sub	sp, #20
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
 800087c:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 800087e:	2300      	movs	r3, #0
 8000880:	817b      	strh	r3, [r7, #10]
 8000882:	2300      	movs	r3, #0
 8000884:	81fb      	strh	r3, [r7, #14]
 8000886:	2300      	movs	r3, #0
 8000888:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	8c1b      	ldrh	r3, [r3, #32]
 800088e:	b29b      	uxth	r3, r3
 8000890:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000894:	b29a      	uxth	r2, r3
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	8c1b      	ldrh	r3, [r3, #32]
 800089e:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	889b      	ldrh	r3, [r3, #4]
 80008a4:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	8b9b      	ldrh	r3, [r3, #28]
 80008aa:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M));
 80008ac:	897b      	ldrh	r3, [r7, #10]
 80008ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80008b2:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC3S));  
 80008b4:	897b      	ldrh	r3, [r7, #10]
 80008b6:	f023 0303 	bic.w	r3, r3, #3
 80008ba:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80008bc:	683b      	ldr	r3, [r7, #0]
 80008be:	881a      	ldrh	r2, [r3, #0]
 80008c0:	897b      	ldrh	r3, [r7, #10]
 80008c2:	4313      	orrs	r3, r2
 80008c4:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
 80008c6:	89fb      	ldrh	r3, [r7, #14]
 80008c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80008cc:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 80008ce:	683b      	ldr	r3, [r7, #0]
 80008d0:	891b      	ldrh	r3, [r3, #8]
 80008d2:	021b      	lsls	r3, r3, #8
 80008d4:	b29a      	uxth	r2, r3
 80008d6:	89fb      	ldrh	r3, [r7, #14]
 80008d8:	4313      	orrs	r3, r2
 80008da:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 80008dc:	683b      	ldr	r3, [r7, #0]
 80008de:	885b      	ldrh	r3, [r3, #2]
 80008e0:	021b      	lsls	r3, r3, #8
 80008e2:	b29a      	uxth	r2, r3
 80008e4:	89fb      	ldrh	r3, [r7, #14]
 80008e6:	4313      	orrs	r3, r2
 80008e8:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	4a22      	ldr	r2, [pc, #136]	; (8000978 <TIM_OC3Init+0x104>)
 80008ee:	4293      	cmp	r3, r2
 80008f0:	d003      	beq.n	80008fa <TIM_OC3Init+0x86>
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	4a21      	ldr	r2, [pc, #132]	; (800097c <TIM_OC3Init+0x108>)
 80008f6:	4293      	cmp	r3, r2
 80008f8:	d12b      	bne.n	8000952 <TIM_OC3Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NP));
 80008fa:	89fb      	ldrh	r3, [r7, #14]
 80008fc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000900:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8000902:	683b      	ldr	r3, [r7, #0]
 8000904:	895b      	ldrh	r3, [r3, #10]
 8000906:	021b      	lsls	r3, r3, #8
 8000908:	b29a      	uxth	r2, r3
 800090a:	89fb      	ldrh	r3, [r7, #14]
 800090c:	4313      	orrs	r3, r2
 800090e:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NE));
 8000910:	89fb      	ldrh	r3, [r7, #14]
 8000912:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000916:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8000918:	683b      	ldr	r3, [r7, #0]
 800091a:	889b      	ldrh	r3, [r3, #4]
 800091c:	021b      	lsls	r3, r3, #8
 800091e:	b29a      	uxth	r2, r3
 8000920:	89fb      	ldrh	r3, [r7, #14]
 8000922:	4313      	orrs	r3, r2
 8000924:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3));
 8000926:	89bb      	ldrh	r3, [r7, #12]
 8000928:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800092c:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3N));
 800092e:	89bb      	ldrh	r3, [r7, #12]
 8000930:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000934:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8000936:	683b      	ldr	r3, [r7, #0]
 8000938:	899b      	ldrh	r3, [r3, #12]
 800093a:	011b      	lsls	r3, r3, #4
 800093c:	b29a      	uxth	r2, r3
 800093e:	89bb      	ldrh	r3, [r7, #12]
 8000940:	4313      	orrs	r3, r2
 8000942:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8000944:	683b      	ldr	r3, [r7, #0]
 8000946:	89db      	ldrh	r3, [r3, #14]
 8000948:	011b      	lsls	r3, r3, #4
 800094a:	b29a      	uxth	r2, r3
 800094c:	89bb      	ldrh	r3, [r7, #12]
 800094e:	4313      	orrs	r3, r2
 8000950:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	89ba      	ldrh	r2, [r7, #12]
 8000956:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	897a      	ldrh	r2, [r7, #10]
 800095c:	839a      	strh	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 800095e:	683b      	ldr	r3, [r7, #0]
 8000960:	88da      	ldrh	r2, [r3, #6]
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	879a      	strh	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	89fa      	ldrh	r2, [r7, #14]
 800096a:	841a      	strh	r2, [r3, #32]
}
 800096c:	bf00      	nop
 800096e:	3714      	adds	r7, #20
 8000970:	46bd      	mov	sp, r7
 8000972:	bc80      	pop	{r7}
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop
 8000978:	40012c00 	.word	0x40012c00
 800097c:	40013400 	.word	0x40013400

08000980 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000980:	b480      	push	{r7}
 8000982:	b083      	sub	sp, #12
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
 8000988:	460b      	mov	r3, r1
 800098a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800098c:	78fb      	ldrb	r3, [r7, #3]
 800098e:	2b00      	cmp	r3, #0
 8000990:	d008      	beq.n	80009a4 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	881b      	ldrh	r3, [r3, #0]
 8000996:	b29b      	uxth	r3, r3
 8000998:	f043 0301 	orr.w	r3, r3, #1
 800099c:	b29a      	uxth	r2, r3
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
  }
}
 80009a2:	e007      	b.n	80009b4 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	881b      	ldrh	r3, [r3, #0]
 80009a8:	b29b      	uxth	r3, r3
 80009aa:	f023 0301 	bic.w	r3, r3, #1
 80009ae:	b29a      	uxth	r2, r3
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	801a      	strh	r2, [r3, #0]
}
 80009b4:	bf00      	nop
 80009b6:	370c      	adds	r7, #12
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bc80      	pop	{r7}
 80009bc:	4770      	bx	lr

080009be <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80009be:	b480      	push	{r7}
 80009c0:	b083      	sub	sp, #12
 80009c2:	af00      	add	r7, sp, #0
 80009c4:	6078      	str	r0, [r7, #4]
 80009c6:	460b      	mov	r3, r1
 80009c8:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80009ca:	78fb      	ldrb	r3, [r7, #3]
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d008      	beq.n	80009e2 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	881b      	ldrh	r3, [r3, #0]
 80009d4:	b29b      	uxth	r3, r3
 80009d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80009da:	b29a      	uxth	r2, r3
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
  }
}
 80009e0:	e007      	b.n	80009f2 <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	881b      	ldrh	r3, [r3, #0]
 80009e6:	b29b      	uxth	r3, r3
 80009e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80009ec:	b29a      	uxth	r2, r3
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	801a      	strh	r2, [r3, #0]
}
 80009f2:	bf00      	nop
 80009f4:	370c      	adds	r7, #12
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bc80      	pop	{r7}
 80009fa:	4770      	bx	lr

080009fc <TIM_OC2PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 80009fc:	b480      	push	{r7}
 80009fe:	b085      	sub	sp, #20
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
 8000a04:	460b      	mov	r3, r1
 8000a06:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	8b1b      	ldrh	r3, [r3, #24]
 8000a10:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2PE);
 8000a12:	89fb      	ldrh	r3, [r7, #14]
 8000a14:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000a18:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 8000a1a:	887b      	ldrh	r3, [r7, #2]
 8000a1c:	021b      	lsls	r3, r3, #8
 8000a1e:	b29a      	uxth	r2, r3
 8000a20:	89fb      	ldrh	r3, [r7, #14]
 8000a22:	4313      	orrs	r3, r2
 8000a24:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	89fa      	ldrh	r2, [r7, #14]
 8000a2a:	831a      	strh	r2, [r3, #24]
}
 8000a2c:	bf00      	nop
 8000a2e:	3714      	adds	r7, #20
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bc80      	pop	{r7}
 8000a34:	4770      	bx	lr

08000a36 <TIM_OC3PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8000a36:	b480      	push	{r7}
 8000a38:	b085      	sub	sp, #20
 8000a3a:	af00      	add	r7, sp, #0
 8000a3c:	6078      	str	r0, [r7, #4]
 8000a3e:	460b      	mov	r3, r1
 8000a40:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8000a42:	2300      	movs	r3, #0
 8000a44:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	8b9b      	ldrh	r3, [r3, #28]
 8000a4a:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3PE);
 8000a4c:	89fb      	ldrh	r3, [r7, #14]
 8000a4e:	f023 0308 	bic.w	r3, r3, #8
 8000a52:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8000a54:	89fa      	ldrh	r2, [r7, #14]
 8000a56:	887b      	ldrh	r3, [r7, #2]
 8000a58:	4313      	orrs	r3, r2
 8000a5a:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	89fa      	ldrh	r2, [r7, #14]
 8000a60:	839a      	strh	r2, [r3, #28]
}
 8000a62:	bf00      	nop
 8000a64:	3714      	adds	r7, #20
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bc80      	pop	{r7}
 8000a6a:	4770      	bx	lr

08000a6c <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b08c      	sub	sp, #48	; 0x30
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
 8000a74:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8000a76:	2300      	movs	r3, #0
 8000a78:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
 8000a82:	2300      	movs	r3, #0
 8000a84:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
 8000a86:	2300      	movs	r3, #0
 8000a88:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	8a1b      	ldrh	r3, [r3, #16]
 8000a92:	b29b      	uxth	r3, r3
 8000a94:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 8000a96:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000a98:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 8000a9c:	4013      	ands	r3, r2
 8000a9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000aa0:	683b      	ldr	r3, [r7, #0]
 8000aa2:	88db      	ldrh	r3, [r3, #6]
 8000aa4:	461a      	mov	r2, r3
 8000aa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000aa8:	4313      	orrs	r3, r2
 8000aaa:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000aac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000aae:	b29a      	uxth	r2, r3
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	899b      	ldrh	r3, [r3, #12]
 8000ab8:	b29b      	uxth	r3, r3
 8000aba:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8000abc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000abe:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
 8000ac2:	4013      	ands	r3, r2
 8000ac4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000ac6:	683b      	ldr	r3, [r7, #0]
 8000ac8:	889a      	ldrh	r2, [r3, #4]
 8000aca:	683b      	ldr	r3, [r7, #0]
 8000acc:	891b      	ldrh	r3, [r3, #8]
 8000ace:	4313      	orrs	r3, r2
 8000ad0:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8000ad2:	683b      	ldr	r3, [r7, #0]
 8000ad4:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000ad6:	4313      	orrs	r3, r2
 8000ad8:	b29b      	uxth	r3, r3
 8000ada:	461a      	mov	r2, r3
 8000adc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ade:	4313      	orrs	r3, r2
 8000ae0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8000ae2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ae4:	b29a      	uxth	r2, r3
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	8a9b      	ldrh	r3, [r3, #20]
 8000aee:	b29b      	uxth	r3, r3
 8000af0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 8000af2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000af4:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 8000af8:	4013      	ands	r3, r2
 8000afa:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8000afc:	683b      	ldr	r3, [r7, #0]
 8000afe:	899b      	ldrh	r3, [r3, #12]
 8000b00:	461a      	mov	r2, r3
 8000b02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b04:	4313      	orrs	r3, r2
 8000b06:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8000b08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b0a:	b29a      	uxth	r2, r3
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8000b10:	f107 0308 	add.w	r3, r7, #8
 8000b14:	4618      	mov	r0, r3
 8000b16:	f7ff fcbd 	bl	8000494 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 8000b1a:	69fb      	ldr	r3, [r7, #28]
 8000b1c:	4a2e      	ldr	r2, [pc, #184]	; (8000bd8 <USART_Init+0x16c>)
 8000b1e:	4293      	cmp	r3, r2
 8000b20:	d102      	bne.n	8000b28 <USART_Init+0xbc>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8000b22:	697b      	ldr	r3, [r7, #20]
 8000b24:	62bb      	str	r3, [r7, #40]	; 0x28
 8000b26:	e001      	b.n	8000b2c <USART_Init+0xc0>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8000b28:	693b      	ldr	r3, [r7, #16]
 8000b2a:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	899b      	ldrh	r3, [r3, #12]
 8000b30:	b29b      	uxth	r3, r3
 8000b32:	b21b      	sxth	r3, r3
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	da0c      	bge.n	8000b52 <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000b38:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000b3a:	4613      	mov	r3, r2
 8000b3c:	009b      	lsls	r3, r3, #2
 8000b3e:	4413      	add	r3, r2
 8000b40:	009a      	lsls	r2, r3, #2
 8000b42:	441a      	add	r2, r3
 8000b44:	683b      	ldr	r3, [r7, #0]
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	005b      	lsls	r3, r3, #1
 8000b4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b4e:	627b      	str	r3, [r7, #36]	; 0x24
 8000b50:	e00b      	b.n	8000b6a <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8000b52:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000b54:	4613      	mov	r3, r2
 8000b56:	009b      	lsls	r3, r3, #2
 8000b58:	4413      	add	r3, r2
 8000b5a:	009a      	lsls	r2, r3, #2
 8000b5c:	441a      	add	r2, r3
 8000b5e:	683b      	ldr	r3, [r7, #0]
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	009b      	lsls	r3, r3, #2
 8000b64:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b68:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
 8000b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b6c:	4a1b      	ldr	r2, [pc, #108]	; (8000bdc <USART_Init+0x170>)
 8000b6e:	fba2 2303 	umull	r2, r3, r2, r3
 8000b72:	095b      	lsrs	r3, r3, #5
 8000b74:	011b      	lsls	r3, r3, #4
 8000b76:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8000b78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b7a:	091b      	lsrs	r3, r3, #4
 8000b7c:	2264      	movs	r2, #100	; 0x64
 8000b7e:	fb02 f303 	mul.w	r3, r2, r3
 8000b82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b84:	1ad3      	subs	r3, r2, r3
 8000b86:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	899b      	ldrh	r3, [r3, #12]
 8000b8c:	b29b      	uxth	r3, r3
 8000b8e:	b21b      	sxth	r3, r3
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	da0c      	bge.n	8000bae <USART_Init+0x142>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8000b94:	6a3b      	ldr	r3, [r7, #32]
 8000b96:	00db      	lsls	r3, r3, #3
 8000b98:	3332      	adds	r3, #50	; 0x32
 8000b9a:	4a10      	ldr	r2, [pc, #64]	; (8000bdc <USART_Init+0x170>)
 8000b9c:	fba2 2303 	umull	r2, r3, r2, r3
 8000ba0:	095b      	lsrs	r3, r3, #5
 8000ba2:	f003 0307 	and.w	r3, r3, #7
 8000ba6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000ba8:	4313      	orrs	r3, r2
 8000baa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000bac:	e00b      	b.n	8000bc6 <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8000bae:	6a3b      	ldr	r3, [r7, #32]
 8000bb0:	011b      	lsls	r3, r3, #4
 8000bb2:	3332      	adds	r3, #50	; 0x32
 8000bb4:	4a09      	ldr	r2, [pc, #36]	; (8000bdc <USART_Init+0x170>)
 8000bb6:	fba2 2303 	umull	r2, r3, r2, r3
 8000bba:	095b      	lsrs	r3, r3, #5
 8000bbc:	f003 030f 	and.w	r3, r3, #15
 8000bc0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000bc2:	4313      	orrs	r3, r2
 8000bc4:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 8000bc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000bc8:	b29a      	uxth	r2, r3
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	811a      	strh	r2, [r3, #8]
}
 8000bce:	bf00      	nop
 8000bd0:	3730      	adds	r7, #48	; 0x30
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	40013800 	.word	0x40013800
 8000bdc:	51eb851f 	.word	0x51eb851f

08000be0 <USART_StructInit>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
 8000be0:	b480      	push	{r7}
 8000be2:	b083      	sub	sp, #12
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000bee:	601a      	str	r2, [r3, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	809a      	strh	r2, [r3, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	80da      	strh	r2, [r3, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	2200      	movs	r2, #0
 8000c00:	811a      	strh	r2, [r3, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	220c      	movs	r2, #12
 8000c06:	815a      	strh	r2, [r3, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	819a      	strh	r2, [r3, #12]
}
 8000c0e:	bf00      	nop
 8000c10:	370c      	adds	r7, #12
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bc80      	pop	{r7}
 8000c16:	4770      	bx	lr

08000c18 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b083      	sub	sp, #12
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
 8000c20:	460b      	mov	r3, r1
 8000c22:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000c24:	78fb      	ldrb	r3, [r7, #3]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d008      	beq.n	8000c3c <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	899b      	ldrh	r3, [r3, #12]
 8000c2e:	b29b      	uxth	r3, r3
 8000c30:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000c34:	b29a      	uxth	r2, r3
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
  }
}
 8000c3a:	e007      	b.n	8000c4c <USART_Cmd+0x34>
    USARTx->CR1 &= CR1_UE_Reset;
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	899b      	ldrh	r3, [r3, #12]
 8000c40:	b29b      	uxth	r3, r3
 8000c42:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000c46:	b29a      	uxth	r2, r3
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	819a      	strh	r2, [r3, #12]
}
 8000c4c:	bf00      	nop
 8000c4e:	370c      	adds	r7, #12
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bc80      	pop	{r7}
 8000c54:	4770      	bx	lr

08000c56 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8000c56:	b480      	push	{r7}
 8000c58:	b087      	sub	sp, #28
 8000c5a:	af00      	add	r7, sp, #0
 8000c5c:	6078      	str	r0, [r7, #4]
 8000c5e:	460b      	mov	r3, r1
 8000c60:	807b      	strh	r3, [r7, #2]
 8000c62:	4613      	mov	r3, r2
 8000c64:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8000c66:	2300      	movs	r3, #0
 8000c68:	613b      	str	r3, [r7, #16]
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	60fb      	str	r3, [r7, #12]
 8000c6e:	2300      	movs	r3, #0
 8000c70:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8000c72:	2300      	movs	r3, #0
 8000c74:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  usartxbase = (uint32_t)USARTx;
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000c7a:	887b      	ldrh	r3, [r7, #2]
 8000c7c:	b2db      	uxtb	r3, r3
 8000c7e:	095b      	lsrs	r3, r3, #5
 8000c80:	b2db      	uxtb	r3, r3
 8000c82:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
 8000c84:	887b      	ldrh	r3, [r7, #2]
 8000c86:	f003 031f 	and.w	r3, r3, #31
 8000c8a:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8000c8c:	2201      	movs	r2, #1
 8000c8e:	68fb      	ldr	r3, [r7, #12]
 8000c90:	fa02 f303 	lsl.w	r3, r2, r3
 8000c94:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8000c96:	693b      	ldr	r3, [r7, #16]
 8000c98:	2b01      	cmp	r3, #1
 8000c9a:	d103      	bne.n	8000ca4 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8000c9c:	697b      	ldr	r3, [r7, #20]
 8000c9e:	330c      	adds	r3, #12
 8000ca0:	617b      	str	r3, [r7, #20]
 8000ca2:	e009      	b.n	8000cb8 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8000ca4:	693b      	ldr	r3, [r7, #16]
 8000ca6:	2b02      	cmp	r3, #2
 8000ca8:	d103      	bne.n	8000cb2 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8000caa:	697b      	ldr	r3, [r7, #20]
 8000cac:	3310      	adds	r3, #16
 8000cae:	617b      	str	r3, [r7, #20]
 8000cb0:	e002      	b.n	8000cb8 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8000cb2:	697b      	ldr	r3, [r7, #20]
 8000cb4:	3314      	adds	r3, #20
 8000cb6:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8000cb8:	787b      	ldrb	r3, [r7, #1]
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d006      	beq.n	8000ccc <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8000cbe:	697b      	ldr	r3, [r7, #20]
 8000cc0:	697a      	ldr	r2, [r7, #20]
 8000cc2:	6811      	ldr	r1, [r2, #0]
 8000cc4:	68ba      	ldr	r2, [r7, #8]
 8000cc6:	430a      	orrs	r2, r1
 8000cc8:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8000cca:	e006      	b.n	8000cda <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8000ccc:	697b      	ldr	r3, [r7, #20]
 8000cce:	697a      	ldr	r2, [r7, #20]
 8000cd0:	6811      	ldr	r1, [r2, #0]
 8000cd2:	68ba      	ldr	r2, [r7, #8]
 8000cd4:	43d2      	mvns	r2, r2
 8000cd6:	400a      	ands	r2, r1
 8000cd8:	601a      	str	r2, [r3, #0]
}
 8000cda:	bf00      	nop
 8000cdc:	371c      	adds	r7, #28
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bc80      	pop	{r7}
 8000ce2:	4770      	bx	lr

08000ce4 <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	b083      	sub	sp, #12
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
 8000cec:	460b      	mov	r3, r1
 8000cee:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8000cf0:	887b      	ldrh	r3, [r7, #2]
 8000cf2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000cf6:	b29a      	uxth	r2, r3
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	809a      	strh	r2, [r3, #4]
}
 8000cfc:	bf00      	nop
 8000cfe:	370c      	adds	r7, #12
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bc80      	pop	{r7}
 8000d04:	4770      	bx	lr

08000d06 <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8000d06:	b480      	push	{r7}
 8000d08:	b083      	sub	sp, #12
 8000d0a:	af00      	add	r7, sp, #0
 8000d0c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	889b      	ldrh	r3, [r3, #4]
 8000d12:	b29b      	uxth	r3, r3
 8000d14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000d18:	b29b      	uxth	r3, r3
}
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	370c      	adds	r7, #12
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bc80      	pop	{r7}
 8000d22:	4770      	bx	lr

08000d24 <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag
  *     @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8000d24:	b480      	push	{r7}
 8000d26:	b085      	sub	sp, #20
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
 8000d2c:	460b      	mov	r3, r1
 8000d2e:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000d30:	2300      	movs	r3, #0
 8000d32:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	881b      	ldrh	r3, [r3, #0]
 8000d38:	b29a      	uxth	r2, r3
 8000d3a:	887b      	ldrh	r3, [r7, #2]
 8000d3c:	4013      	ands	r3, r2
 8000d3e:	b29b      	uxth	r3, r3
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d002      	beq.n	8000d4a <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8000d44:	2301      	movs	r3, #1
 8000d46:	73fb      	strb	r3, [r7, #15]
 8000d48:	e001      	b.n	8000d4e <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000d4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d50:	4618      	mov	r0, r3
 8000d52:	3714      	adds	r7, #20
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bc80      	pop	{r7}
 8000d58:	4770      	bx	lr

08000d5a <USART_ClearFlag>:
  *   - TXE flag is cleared only by a write to the USART_DR register 
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearFlag(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8000d5a:	b480      	push	{r7}
 8000d5c:	b083      	sub	sp, #12
 8000d5e:	af00      	add	r7, sp, #0
 8000d60:	6078      	str	r0, [r7, #4]
 8000d62:	460b      	mov	r3, r1
 8000d64:	807b      	strh	r3, [r7, #2]
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
   
  USARTx->SR = (uint16_t)~USART_FLAG;
 8000d66:	887b      	ldrh	r3, [r7, #2]
 8000d68:	43db      	mvns	r3, r3
 8000d6a:	b29a      	uxth	r2, r3
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	801a      	strh	r2, [r3, #0]
}
 8000d70:	bf00      	nop
 8000d72:	370c      	adds	r7, #12
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bc80      	pop	{r7}
 8000d78:	4770      	bx	lr

08000d7a <USART_GetITStatus>:
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8000d7a:	b480      	push	{r7}
 8000d7c:	b087      	sub	sp, #28
 8000d7e:	af00      	add	r7, sp, #0
 8000d80:	6078      	str	r0, [r7, #4]
 8000d82:	460b      	mov	r3, r1
 8000d84:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8000d86:	2300      	movs	r3, #0
 8000d88:	60fb      	str	r3, [r7, #12]
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	617b      	str	r3, [r7, #20]
 8000d8e:	2300      	movs	r3, #0
 8000d90:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8000d92:	2300      	movs	r3, #0
 8000d94:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000d96:	887b      	ldrh	r3, [r7, #2]
 8000d98:	b2db      	uxtb	r3, r3
 8000d9a:	095b      	lsrs	r3, r3, #5
 8000d9c:	b2db      	uxtb	r3, r3
 8000d9e:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
 8000da0:	887b      	ldrh	r3, [r7, #2]
 8000da2:	f003 031f 	and.w	r3, r3, #31
 8000da6:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8000da8:	2201      	movs	r2, #1
 8000daa:	697b      	ldr	r3, [r7, #20]
 8000dac:	fa02 f303 	lsl.w	r3, r2, r3
 8000db0:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8000db2:	68bb      	ldr	r3, [r7, #8]
 8000db4:	2b01      	cmp	r3, #1
 8000db6:	d107      	bne.n	8000dc8 <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	899b      	ldrh	r3, [r3, #12]
 8000dbc:	b29b      	uxth	r3, r3
 8000dbe:	461a      	mov	r2, r3
 8000dc0:	697b      	ldr	r3, [r7, #20]
 8000dc2:	4013      	ands	r3, r2
 8000dc4:	617b      	str	r3, [r7, #20]
 8000dc6:	e011      	b.n	8000dec <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8000dc8:	68bb      	ldr	r3, [r7, #8]
 8000dca:	2b02      	cmp	r3, #2
 8000dcc:	d107      	bne.n	8000dde <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	8a1b      	ldrh	r3, [r3, #16]
 8000dd2:	b29b      	uxth	r3, r3
 8000dd4:	461a      	mov	r2, r3
 8000dd6:	697b      	ldr	r3, [r7, #20]
 8000dd8:	4013      	ands	r3, r2
 8000dda:	617b      	str	r3, [r7, #20]
 8000ddc:	e006      	b.n	8000dec <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	8a9b      	ldrh	r3, [r3, #20]
 8000de2:	b29b      	uxth	r3, r3
 8000de4:	461a      	mov	r2, r3
 8000de6:	697b      	ldr	r3, [r7, #20]
 8000de8:	4013      	ands	r3, r2
 8000dea:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8000dec:	887b      	ldrh	r3, [r7, #2]
 8000dee:	0a1b      	lsrs	r3, r3, #8
 8000df0:	b29b      	uxth	r3, r3
 8000df2:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8000df4:	2201      	movs	r2, #1
 8000df6:	68fb      	ldr	r3, [r7, #12]
 8000df8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dfc:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	881b      	ldrh	r3, [r3, #0]
 8000e02:	b29b      	uxth	r3, r3
 8000e04:	461a      	mov	r2, r3
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	4013      	ands	r3, r2
 8000e0a:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8000e0c:	697b      	ldr	r3, [r7, #20]
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d005      	beq.n	8000e1e <USART_GetITStatus+0xa4>
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d002      	beq.n	8000e1e <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8000e18:	2301      	movs	r3, #1
 8000e1a:	74fb      	strb	r3, [r7, #19]
 8000e1c:	e001      	b.n	8000e22 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8000e22:	7cfb      	ldrb	r3, [r7, #19]
}
 8000e24:	4618      	mov	r0, r3
 8000e26:	371c      	adds	r7, #28
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bc80      	pop	{r7}
 8000e2c:	4770      	bx	lr
	...

08000e30 <GPIO_Initialization>:
  * @param  None
  * @retval None
  * @attention Please run "RCC_Initialization()" before this function.
  */
void GPIO_Initialization(void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	af00      	add	r7, sp, #0
	/* Structure Declarations */
	GPIO_InitTypeDef GPIO_InitStructure;

	GPIO_StructInit(&GPIO_InitStructure);	// Fills each GPIO_InitStruct member with its default value
 8000e36:	1d3b      	adds	r3, r7, #4
 8000e38:	4618      	mov	r0, r3
 8000e3a:	f7ff fae9 	bl	8000410 <GPIO_StructInit>

	/* Configure the GPIO pin */
	/* user */
	// PA5: LED-user
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5;
 8000e3e:	2320      	movs	r3, #32
 8000e40:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8000e42:	2310      	movs	r3, #16
 8000e44:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8000e46:	2302      	movs	r3, #2
 8000e48:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000e4a:	1d3b      	adds	r3, r7, #4
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	4837      	ldr	r0, [pc, #220]	; (8000f2c <GPIO_Initialization+0xfc>)
 8000e50:	f7ff fa22 	bl	8000298 <GPIO_Init>

	// PC13: Button-user
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13;
 8000e54:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e58:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8000e5a:	2304      	movs	r3, #4
 8000e5c:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8000e5e:	2302      	movs	r3, #2
 8000e60:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8000e62:	1d3b      	adds	r3, r7, #4
 8000e64:	4619      	mov	r1, r3
 8000e66:	4832      	ldr	r0, [pc, #200]	; (8000f30 <GPIO_Initialization+0x100>)
 8000e68:	f7ff fa16 	bl	8000298 <GPIO_Init>


	/* USART */
	// PA2: USART2_TX
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
 8000e6c:	2304      	movs	r3, #4
 8000e6e:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8000e70:	2318      	movs	r3, #24
 8000e72:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000e74:	2303      	movs	r3, #3
 8000e76:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000e78:	1d3b      	adds	r3, r7, #4
 8000e7a:	4619      	mov	r1, r3
 8000e7c:	482b      	ldr	r0, [pc, #172]	; (8000f2c <GPIO_Initialization+0xfc>)
 8000e7e:	f7ff fa0b 	bl	8000298 <GPIO_Init>

	// PA3: USART2_RX
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;
 8000e82:	2308      	movs	r3, #8
 8000e84:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8000e86:	2304      	movs	r3, #4
 8000e88:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000e8a:	2303      	movs	r3, #3
 8000e8c:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000e8e:	1d3b      	adds	r3, r7, #4
 8000e90:	4619      	mov	r1, r3
 8000e92:	4826      	ldr	r0, [pc, #152]	; (8000f2c <GPIO_Initialization+0xfc>)
 8000e94:	f7ff fa00 	bl	8000298 <GPIO_Init>


	/* Motor0 */
	// PB5: Motor0_Enbale
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5;
 8000e98:	2320      	movs	r3, #32
 8000e9a:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8000e9c:	2310      	movs	r3, #16
 8000e9e:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8000ea0:	2302      	movs	r3, #2
 8000ea2:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000ea4:	1d3b      	adds	r3, r7, #4
 8000ea6:	4619      	mov	r1, r3
 8000ea8:	4822      	ldr	r0, [pc, #136]	; (8000f34 <GPIO_Initialization+0x104>)
 8000eaa:	f7ff f9f5 	bl	8000298 <GPIO_Init>

	// PB4: Motor0-Direction
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4;
 8000eae:	2310      	movs	r3, #16
 8000eb0:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8000eb2:	2310      	movs	r3, #16
 8000eb4:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8000eb6:	2302      	movs	r3, #2
 8000eb8:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000eba:	1d3b      	adds	r3, r7, #4
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	481d      	ldr	r0, [pc, #116]	; (8000f34 <GPIO_Initialization+0x104>)
 8000ec0:	f7ff f9ea 	bl	8000298 <GPIO_Init>

	// PB10: Motor0-Speed(PWM, TIM2_CH3)
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 8000ec4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ec8:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8000eca:	2318      	movs	r3, #24
 8000ecc:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000ece:	2303      	movs	r3, #3
 8000ed0:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000ed2:	1d3b      	adds	r3, r7, #4
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	4817      	ldr	r0, [pc, #92]	; (8000f34 <GPIO_Initialization+0x104>)
 8000ed8:	f7ff f9de 	bl	8000298 <GPIO_Init>


	/* Motor1 */
	// PA8: Motor1_Enbale
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8;
 8000edc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ee0:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8000ee2:	2310      	movs	r3, #16
 8000ee4:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8000ee6:	2302      	movs	r3, #2
 8000ee8:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000eea:	1d3b      	adds	r3, r7, #4
 8000eec:	4619      	mov	r1, r3
 8000eee:	480f      	ldr	r0, [pc, #60]	; (8000f2c <GPIO_Initialization+0xfc>)
 8000ef0:	f7ff f9d2 	bl	8000298 <GPIO_Init>

	// PA9: Motor1-Direction
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8;
 8000ef4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ef8:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8000efa:	2310      	movs	r3, #16
 8000efc:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8000efe:	2302      	movs	r3, #2
 8000f00:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000f02:	1d3b      	adds	r3, r7, #4
 8000f04:	4619      	mov	r1, r3
 8000f06:	4809      	ldr	r0, [pc, #36]	; (8000f2c <GPIO_Initialization+0xfc>)
 8000f08:	f7ff f9c6 	bl	8000298 <GPIO_Init>

	// PC7: Motor1-Speed(PWM, TIM3_CH2)
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_7;
 8000f0c:	2380      	movs	r3, #128	; 0x80
 8000f0e:	80bb      	strh	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8000f10:	2318      	movs	r3, #24
 8000f12:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000f14:	2303      	movs	r3, #3
 8000f16:	71bb      	strb	r3, [r7, #6]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8000f18:	1d3b      	adds	r3, r7, #4
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	4804      	ldr	r0, [pc, #16]	; (8000f30 <GPIO_Initialization+0x100>)
 8000f1e:	f7ff f9bb 	bl	8000298 <GPIO_Init>
}
 8000f22:	bf00      	nop
 8000f24:	3708      	adds	r7, #8
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	40010800 	.word	0x40010800
 8000f30:	40011000 	.word	0x40011000
 8000f34:	40010c00 	.word	0x40010c00

08000f38 <NVIC_Initialization>:
  * @brief  Initialize NVIC.
  * @param  None
  * @retval None
  */
void NVIC_Initialization(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
	NVIC_InitTypeDef NVIC_InitStructure;	// Structure Declarations

	/* Configures the priority grouping */
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 8000f3e:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8000f42:	f7ff f903 	bl	800014c <NVIC_PriorityGroupConfig>

	/* Configure the NVIC */
	NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQn;
 8000f46:	2326      	movs	r3, #38	; 0x26
 8000f48:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000f52:	2301      	movs	r3, #1
 8000f54:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 8000f56:	1d3b      	adds	r3, r7, #4
 8000f58:	4618      	mov	r0, r3
 8000f5a:	f7ff f909 	bl	8000170 <NVIC_Init>
}
 8000f5e:	bf00      	nop
 8000f60:	3708      	adds	r7, #8
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
	...

08000f68 <PWM_Initialization>:
  * @brief  Initialize PWM.
  * @param  None
  * @retval None
  */
void PWM_Initialization(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b088      	sub	sp, #32
 8000f6c:	af00      	add	r7, sp, #0
//	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
//	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
//	GPIO_Init(GPIOA, &GPIO_InitStructure);

	/* Time base configuration */
	TIM_TimeBaseStructure.TIM_Period = 999; // Set the Auto-Reload value
 8000f6e:	f240 33e7 	movw	r3, #999	; 0x3e7
 8000f72:	833b      	strh	r3, [r7, #24]
	TIM_TimeBaseStructure.TIM_Prescaler = 0; // Set the Prescaler value
 8000f74:	2300      	movs	r3, #0
 8000f76:	82bb      	strh	r3, [r7, #20]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;	// Select the Counter Mode
 8000f78:	2300      	movs	r3, #0
 8000f7a:	82fb      	strh	r3, [r7, #22]
	TIM_TimeBaseInit(TIM3, &TIM_TimeBaseStructure);
 8000f7c:	f107 0314 	add.w	r3, r7, #20
 8000f80:	4619      	mov	r1, r3
 8000f82:	481e      	ldr	r0, [pc, #120]	; (8000ffc <PWM_Initialization+0x94>)
 8000f84:	f7ff fb72 	bl	800066c <TIM_TimeBaseInit>
	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8000f88:	f107 0314 	add.w	r3, r7, #20
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000f92:	f7ff fb6b 	bl	800066c <TIM_TimeBaseInit>

	/* PWM1 Mode configuration */
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8000f96:	2360      	movs	r3, #96	; 0x60
 8000f98:	80bb      	strh	r3, [r7, #4]
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	80fb      	strh	r3, [r7, #6]
	TIM_OCInitStructure.TIM_Pulse = 333;	// TIM_Pulse=CCR1
 8000f9e:	f240 134d 	movw	r3, #333	; 0x14d
 8000fa2:	817b      	strh	r3, [r7, #10]
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	81bb      	strh	r3, [r7, #12]
	TIM_OC2Init(TIM3, &TIM_OCInitStructure);	// TIM3_CH2
 8000fa8:	1d3b      	adds	r3, r7, #4
 8000faa:	4619      	mov	r1, r3
 8000fac:	4813      	ldr	r0, [pc, #76]	; (8000ffc <PWM_Initialization+0x94>)
 8000fae:	f7ff fbd9 	bl	8000764 <TIM_OC2Init>
	TIM_OC3Init(TIM2, &TIM_OCInitStructure);	// TIM2_CH3
 8000fb2:	1d3b      	adds	r3, r7, #4
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000fba:	f7ff fc5b 	bl	8000874 <TIM_OC3Init>

	/* Enable */
	// TIM3
	TIM_OC2PreloadConfig(TIM3, TIM_OCPreload_Enable);	// TIMx peripheral Preload register on CCR1
 8000fbe:	2108      	movs	r1, #8
 8000fc0:	480e      	ldr	r0, [pc, #56]	; (8000ffc <PWM_Initialization+0x94>)
 8000fc2:	f7ff fd1b 	bl	80009fc <TIM_OC2PreloadConfig>
	TIM_ARRPreloadConfig(TIM3, ENABLE);					// TIMx peripheral Preload register on ARR
 8000fc6:	2101      	movs	r1, #1
 8000fc8:	480c      	ldr	r0, [pc, #48]	; (8000ffc <PWM_Initialization+0x94>)
 8000fca:	f7ff fcf8 	bl	80009be <TIM_ARRPreloadConfig>
	TIM_Cmd(TIM3, ENABLE);								// The specified TIM peripheral
 8000fce:	2101      	movs	r1, #1
 8000fd0:	480a      	ldr	r0, [pc, #40]	; (8000ffc <PWM_Initialization+0x94>)
 8000fd2:	f7ff fcd5 	bl	8000980 <TIM_Cmd>

	// TIM2
	TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Enable);	// TIMx peripheral Preload register on CCR1
 8000fd6:	2108      	movs	r1, #8
 8000fd8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000fdc:	f7ff fd2b 	bl	8000a36 <TIM_OC3PreloadConfig>
	TIM_ARRPreloadConfig(TIM2, ENABLE);					// TIMx peripheral Preload register on ARR
 8000fe0:	2101      	movs	r1, #1
 8000fe2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000fe6:	f7ff fcea 	bl	80009be <TIM_ARRPreloadConfig>
	TIM_Cmd(TIM2, ENABLE);								// The specified TIM peripheral
 8000fea:	2101      	movs	r1, #1
 8000fec:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000ff0:	f7ff fcc6 	bl	8000980 <TIM_Cmd>
}
 8000ff4:	bf00      	nop
 8000ff6:	3720      	adds	r7, #32
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	40000400 	.word	0x40000400

08001000 <RCC_Initialization>:
  * @param  None
  * @retval None
  * @attention Please run this function before any other initialization.
  */
void RCC_Initialization(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	af00      	add	r7, sp, #0
	/* Resets the RCC clock configuration to the default reset state */
	RCC_DeInit();
 8001004:	f7ff fa18 	bl	8000438 <RCC_DeInit>

	/* RCC APB1 */
	RCC_APB1PeriphClockCmd(	RCC_APB1Periph_USART2	|
 8001008:	2101      	movs	r1, #1
 800100a:	4804      	ldr	r0, [pc, #16]	; (800101c <RCC_Initialization+0x1c>)
 800100c:	f7ff fb10 	bl	8000630 <RCC_APB1PeriphClockCmd>
							RCC_APB1Periph_TIM2		|	// PWM:Motor0-Speed
							RCC_APB1Periph_TIM3		,	// PWM:Motor1-Speed
							ENABLE);

	/* RCC APB2 */
	RCC_APB2PeriphClockCmd(	RCC_APB2Periph_GPIOA |
 8001010:	2101      	movs	r1, #1
 8001012:	207c      	movs	r0, #124	; 0x7c
 8001014:	f7ff faee 	bl	80005f4 <RCC_APB2PeriphClockCmd>
							RCC_APB2Periph_GPIOB |
							RCC_APB2Periph_GPIOC |
							RCC_APB2Periph_GPIOD |
							RCC_APB2Periph_GPIOE ,
							ENABLE);
}
 8001018:	bf00      	nop
 800101a:	bd80      	pop	{r7, pc}
 800101c:	00020003 	.word	0x00020003

08001020 <USART_Initialization>:
  * @param  None
  * @retval None
  * @attention Please run "RCC_Initialization()" before this function.
  */
void USART_Initialization(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0
	/* Structure Declarations */
	USART_InitTypeDef USART_InitStructure;

//	USART_DeInit(USART2);
	USART_StructInit(&USART_InitStructure);	// Fills each USART_InitStruct member with its default value
 8001026:	463b      	mov	r3, r7
 8001028:	4618      	mov	r0, r3
 800102a:	f7ff fdd9 	bl	8000be0 <USART_StructInit>
	 * - One Stop Bit
	 * - No parity
	 * - Hardware flow control disabled (RTS and CTS signals)
	 * - Receive and transmit enabled
	 */
	USART_InitStructure.USART_BaudRate = 9600;
 800102e:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8001032:	603b      	str	r3, [r7, #0]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8001034:	2300      	movs	r3, #0
 8001036:	80bb      	strh	r3, [r7, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8001038:	2300      	movs	r3, #0
 800103a:	80fb      	strh	r3, [r7, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No;
 800103c:	2300      	movs	r3, #0
 800103e:	813b      	strh	r3, [r7, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8001040:	2300      	movs	r3, #0
 8001042:	81bb      	strh	r3, [r7, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8001044:	230c      	movs	r3, #12
 8001046:	817b      	strh	r3, [r7, #10]
	USART_Init(USART2, &USART_InitStructure);
 8001048:	463b      	mov	r3, r7
 800104a:	4619      	mov	r1, r3
 800104c:	480a      	ldr	r0, [pc, #40]	; (8001078 <USART_Initialization+0x58>)
 800104e:	f7ff fd0d 	bl	8000a6c <USART_Init>

	/* Enable "Receive data register not empty" interrupt */
	USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 8001052:	2201      	movs	r2, #1
 8001054:	f240 5125 	movw	r1, #1317	; 0x525
 8001058:	4807      	ldr	r0, [pc, #28]	; (8001078 <USART_Initialization+0x58>)
 800105a:	f7ff fdfc 	bl	8000c56 <USART_ITConfig>

	/* Enable USART */
	USART_Cmd(USART2, ENABLE);
 800105e:	2101      	movs	r1, #1
 8001060:	4805      	ldr	r0, [pc, #20]	; (8001078 <USART_Initialization+0x58>)
 8001062:	f7ff fdd9 	bl	8000c18 <USART_Cmd>

	/* Clear "Transmission Complete" flag, 否則第1位數據會丟失 */
	USART_ClearFlag(USART2, USART_FLAG_TC);
 8001066:	2140      	movs	r1, #64	; 0x40
 8001068:	4803      	ldr	r0, [pc, #12]	; (8001078 <USART_Initialization+0x58>)
 800106a:	f7ff fe76 	bl	8000d5a <USART_ClearFlag>
}
 800106e:	bf00      	nop
 8001070:	3710      	adds	r7, #16
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	40004400 	.word	0x40004400

0800107c <USART_Send>:
  *   				USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_Send(USART_TypeDef* USARTx, uint8_t* Data)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b084      	sub	sp, #16
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
 8001084:	6039      	str	r1, [r7, #0]
	for (int i = 0; Data[i] != '\0'; i++)
 8001086:	2300      	movs	r3, #0
 8001088:	60fb      	str	r3, [r7, #12]
 800108a:	e013      	b.n	80010b4 <USART_Send+0x38>
	{
		/* Transmits single data through the USARTx peripheral */
		USART_SendData(USARTx, (uint16_t)Data[i]);
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	683a      	ldr	r2, [r7, #0]
 8001090:	4413      	add	r3, r2
 8001092:	781b      	ldrb	r3, [r3, #0]
 8001094:	b29b      	uxth	r3, r3
 8001096:	4619      	mov	r1, r3
 8001098:	6878      	ldr	r0, [r7, #4]
 800109a:	f7ff fe23 	bl	8000ce4 <USART_SendData>

		/* Wait until transmission complete, use TC or TXE flag */
		while(USART_GetFlagStatus(USARTx, USART_FLAG_TC) == RESET)
 800109e:	bf00      	nop
 80010a0:	2140      	movs	r1, #64	; 0x40
 80010a2:	6878      	ldr	r0, [r7, #4]
 80010a4:	f7ff fe3e 	bl	8000d24 <USART_GetFlagStatus>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d0f8      	beq.n	80010a0 <USART_Send+0x24>
	for (int i = 0; Data[i] != '\0'; i++)
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	3301      	adds	r3, #1
 80010b2:	60fb      	str	r3, [r7, #12]
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	683a      	ldr	r2, [r7, #0]
 80010b8:	4413      	add	r3, r2
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d1e5      	bne.n	800108c <USART_Send+0x10>
		{/* Null */}
	}
}
 80010c0:	bf00      	nop
 80010c2:	3710      	adds	r7, #16
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}

080010c8 <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010c8:	b480      	push	{r7}
 80010ca:	b083      	sub	sp, #12
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	4603      	mov	r3, r0
 80010d0:	6039      	str	r1, [r7, #0]
 80010d2:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 80010d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	da0b      	bge.n	80010f4 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80010dc:	490d      	ldr	r1, [pc, #52]	; (8001114 <NVIC_SetPriority+0x4c>)
 80010de:	79fb      	ldrb	r3, [r7, #7]
 80010e0:	f003 030f 	and.w	r3, r3, #15
 80010e4:	3b04      	subs	r3, #4
 80010e6:	683a      	ldr	r2, [r7, #0]
 80010e8:	b2d2      	uxtb	r2, r2
 80010ea:	0112      	lsls	r2, r2, #4
 80010ec:	b2d2      	uxtb	r2, r2
 80010ee:	440b      	add	r3, r1
 80010f0:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 80010f2:	e009      	b.n	8001108 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 80010f4:	4908      	ldr	r1, [pc, #32]	; (8001118 <NVIC_SetPriority+0x50>)
 80010f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010fa:	683a      	ldr	r2, [r7, #0]
 80010fc:	b2d2      	uxtb	r2, r2
 80010fe:	0112      	lsls	r2, r2, #4
 8001100:	b2d2      	uxtb	r2, r2
 8001102:	440b      	add	r3, r1
 8001104:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001108:	bf00      	nop
 800110a:	370c      	adds	r7, #12
 800110c:	46bd      	mov	sp, r7
 800110e:	bc80      	pop	{r7}
 8001110:	4770      	bx	lr
 8001112:	bf00      	nop
 8001114:	e000ed00 	.word	0xe000ed00
 8001118:	e000e100 	.word	0xe000e100

0800111c <SysTick_Config>:
    \param [in]  ticks  Number of ticks between two interrupts
    \return          0  Function succeeded
    \return          1  Function failed
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800112a:	d301      	bcc.n	8001130 <SysTick_Config+0x14>
 800112c:	2301      	movs	r3, #1
 800112e:	e011      	b.n	8001154 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8001130:	4a0a      	ldr	r2, [pc, #40]	; (800115c <SysTick_Config+0x40>)
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001138:	3b01      	subs	r3, #1
 800113a:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
 800113c:	210f      	movs	r1, #15
 800113e:	f04f 30ff 	mov.w	r0, #4294967295
 8001142:	f7ff ffc1 	bl	80010c8 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8001146:	4b05      	ldr	r3, [pc, #20]	; (800115c <SysTick_Config+0x40>)
 8001148:	2200      	movs	r2, #0
 800114a:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800114c:	4b03      	ldr	r3, [pc, #12]	; (800115c <SysTick_Config+0x40>)
 800114e:	2207      	movs	r2, #7
 8001150:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8001152:	2300      	movs	r3, #0
}
 8001154:	4618      	mov	r0, r3
 8001156:	3708      	adds	r7, #8
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	e000e010 	.word	0xe000e010

08001160 <main>:
  * @brief	Main program
  * @param  None
  * @retval None
  */
int main(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
       To reconfigure the default setting of SystemInit() function, refer to
       system_stm32f10x.c file
     */  
  
  /* SysTick end of count event each 1ms */
  RCC_GetClocksFreq(&RCC_Clocks);
 8001166:	481d      	ldr	r0, [pc, #116]	; (80011dc <main+0x7c>)
 8001168:	f7ff f994 	bl	8000494 <RCC_GetClocksFreq>
  SysTick_Config(RCC_Clocks.HCLK_Frequency / 1000);
 800116c:	4b1b      	ldr	r3, [pc, #108]	; (80011dc <main+0x7c>)
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	4a1b      	ldr	r2, [pc, #108]	; (80011e0 <main+0x80>)
 8001172:	fba2 2303 	umull	r2, r3, r2, r3
 8001176:	099b      	lsrs	r3, r3, #6
 8001178:	4618      	mov	r0, r3
 800117a:	f7ff ffcf 	bl	800111c <SysTick_Config>
  
  /* Initialize */
  RCC_Initialization();
 800117e:	f7ff ff3f 	bl	8001000 <RCC_Initialization>
  GPIO_Initialization();
 8001182:	f7ff fe55 	bl	8000e30 <GPIO_Initialization>
  PWM_Initialization();
 8001186:	f7ff feef 	bl	8000f68 <PWM_Initialization>
  USART_Initialization();
 800118a:	f7ff ff49 	bl	8001020 <USART_Initialization>
  NVIC_Initialization();
 800118e:	f7ff fed3 	bl	8000f38 <NVIC_Initialization>
  
  /* Infinite loop */
  while(1)
  {
	  //USART_Send(USART2, "Hi");
	  uint8_t Data[] = "Hi\n";
 8001192:	4b14      	ldr	r3, [pc, #80]	; (80011e4 <main+0x84>)
 8001194:	603b      	str	r3, [r7, #0]
	  for (int i = 0; Data[i] != '\0'; i++)
 8001196:	2300      	movs	r3, #0
 8001198:	607b      	str	r3, [r7, #4]
 800119a:	e013      	b.n	80011c4 <main+0x64>
	  	{
	  		/* Transmits single data through the USARTx peripheral */
	  		USART_SendData(USART2, (uint16_t)Data[i]);
 800119c:	463a      	mov	r2, r7
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	4413      	add	r3, r2
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	b29b      	uxth	r3, r3
 80011a6:	4619      	mov	r1, r3
 80011a8:	480f      	ldr	r0, [pc, #60]	; (80011e8 <main+0x88>)
 80011aa:	f7ff fd9b 	bl	8000ce4 <USART_SendData>

	  		/* Wait until transmission complete, use TC or TXE flag */
	  		while(USART_GetFlagStatus(USART2, USART_FLAG_TC) == RESET)
 80011ae:	bf00      	nop
 80011b0:	2140      	movs	r1, #64	; 0x40
 80011b2:	480d      	ldr	r0, [pc, #52]	; (80011e8 <main+0x88>)
 80011b4:	f7ff fdb6 	bl	8000d24 <USART_GetFlagStatus>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d0f8      	beq.n	80011b0 <main+0x50>
	  for (int i = 0; Data[i] != '\0'; i++)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	3301      	adds	r3, #1
 80011c2:	607b      	str	r3, [r7, #4]
 80011c4:	463a      	mov	r2, r7
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	4413      	add	r3, r2
 80011ca:	781b      	ldrb	r3, [r3, #0]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d1e5      	bne.n	800119c <main+0x3c>
	  		{/* Null */}
	  	}
	  Delay(1000);
 80011d0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80011d4:	f000 f80a 	bl	80011ec <Delay>
  {
 80011d8:	e7db      	b.n	8001192 <main+0x32>
 80011da:	bf00      	nop
 80011dc:	20000038 	.word	0x20000038
 80011e0:	10624dd3 	.word	0x10624dd3
 80011e4:	000a6948 	.word	0x000a6948
 80011e8:	40004400 	.word	0x40004400

080011ec <Delay>:
* @brief  Inserts a delay time.
* @param  nTime: specifies the delay time length, in 1 ms.
* @retval None
*/
void Delay(__IO uint32_t nTime)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b083      	sub	sp, #12
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  TimingDelay = nTime;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	4a06      	ldr	r2, [pc, #24]	; (8001210 <Delay+0x24>)
 80011f8:	6013      	str	r3, [r2, #0]

  while(TimingDelay != 0);
 80011fa:	bf00      	nop
 80011fc:	4b04      	ldr	r3, [pc, #16]	; (8001210 <Delay+0x24>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d1fb      	bne.n	80011fc <Delay+0x10>
}
 8001204:	bf00      	nop
 8001206:	370c      	adds	r7, #12
 8001208:	46bd      	mov	sp, r7
 800120a:	bc80      	pop	{r7}
 800120c:	4770      	bx	lr
 800120e:	bf00      	nop
 8001210:	20000030 	.word	0x20000030

08001214 <TimingDelay_Decrement>:
* @brief  Decrements the TimingDelay variable.
* @param  None
* @retval None
*/
void TimingDelay_Decrement(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  if (TimingDelay != 0x00)
 8001218:	4b06      	ldr	r3, [pc, #24]	; (8001234 <TimingDelay_Decrement+0x20>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d004      	beq.n	800122a <TimingDelay_Decrement+0x16>
  { 
    TimingDelay--;
 8001220:	4b04      	ldr	r3, [pc, #16]	; (8001234 <TimingDelay_Decrement+0x20>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	3b01      	subs	r3, #1
 8001226:	4a03      	ldr	r2, [pc, #12]	; (8001234 <TimingDelay_Decrement+0x20>)
 8001228:	6013      	str	r3, [r2, #0]
  }
}
 800122a:	bf00      	nop
 800122c:	46bd      	mov	sp, r7
 800122e:	bc80      	pop	{r7}
 8001230:	4770      	bx	lr
 8001232:	bf00      	nop
 8001234:	20000030 	.word	0x20000030

08001238 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001238:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001270 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800123c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800123e:	e003      	b.n	8001248 <LoopCopyDataInit>

08001240 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001240:	4b0c      	ldr	r3, [pc, #48]	; (8001274 <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 8001242:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001244:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001246:	3104      	adds	r1, #4

08001248 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001248:	480b      	ldr	r0, [pc, #44]	; (8001278 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 800124a:	4b0c      	ldr	r3, [pc, #48]	; (800127c <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 800124c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800124e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001250:	d3f6      	bcc.n	8001240 <CopyDataInit>
	ldr	r2, =_sbss
 8001252:	4a0b      	ldr	r2, [pc, #44]	; (8001280 <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 8001254:	e002      	b.n	800125c <LoopFillZerobss>

08001256 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001256:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001258:	f842 3b04 	str.w	r3, [r2], #4

0800125c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800125c:	4b09      	ldr	r3, [pc, #36]	; (8001284 <LoopFillZerobss+0x28>)
	cmp	r2, r3
 800125e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001260:	d3f9      	bcc.n	8001256 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001262:	f000 f87f 	bl	8001364 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001266:	f000 f90d 	bl	8001484 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800126a:	f7ff ff79 	bl	8001160 <main>
	bx	lr
 800126e:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001270:	20005000 	.word	0x20005000
	ldr	r3, =_sidata
 8001274:	080014f8 	.word	0x080014f8
	ldr	r0, =_sdata
 8001278:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800127c:	20000014 	.word	0x20000014
	ldr	r2, =_sbss
 8001280:	20000014 	.word	0x20000014
	ldr	r3, = _ebss
 8001284:	2000004c 	.word	0x2000004c

08001288 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001288:	e7fe      	b.n	8001288 <ADC1_2_IRQHandler>

0800128a <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800128a:	b480      	push	{r7}
 800128c:	af00      	add	r7, sp, #0
}
 800128e:	bf00      	nop
 8001290:	46bd      	mov	sp, r7
 8001292:	bc80      	pop	{r7}
 8001294:	4770      	bx	lr

08001296 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001296:	b480      	push	{r7}
 8001298:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 800129a:	e7fe      	b.n	800129a <HardFault_Handler+0x4>

0800129c <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80012a0:	e7fe      	b.n	80012a0 <MemManage_Handler+0x4>

080012a2 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80012a2:	b480      	push	{r7}
 80012a4:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80012a6:	e7fe      	b.n	80012a6 <BusFault_Handler+0x4>

080012a8 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80012ac:	e7fe      	b.n	80012ac <UsageFault_Handler+0x4>

080012ae <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80012ae:	b480      	push	{r7}
 80012b0:	af00      	add	r7, sp, #0
}
 80012b2:	bf00      	nop
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bc80      	pop	{r7}
 80012b8:	4770      	bx	lr

080012ba <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80012ba:	b480      	push	{r7}
 80012bc:	af00      	add	r7, sp, #0
}
 80012be:	bf00      	nop
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bc80      	pop	{r7}
 80012c4:	4770      	bx	lr

080012c6 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80012c6:	b480      	push	{r7}
 80012c8:	af00      	add	r7, sp, #0
}
 80012ca:	bf00      	nop
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bc80      	pop	{r7}
 80012d0:	4770      	bx	lr

080012d2 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80012d2:	b580      	push	{r7, lr}
 80012d4:	af00      	add	r7, sp, #0
  TimingDelay_Decrement();
 80012d6:	f7ff ff9d 	bl	8001214 <TimingDelay_Decrement>
}
 80012da:	bf00      	nop
 80012dc:	bd80      	pop	{r7, pc}
	...

080012e0 <EXTI15_10_IRQHandler>:
  * @brief  This function handles EXTI15_10_IRQHandler Handler.
  * @param  None
  * @retval None
  */
void EXTI15_10_IRQHandler(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	af00      	add	r7, sp, #0
  if (EXTI_GetITStatus(USER_BUTTON_EXTI_LINE) != RESET)
 80012e4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80012e8:	f7fe ffa4 	bl	8000234 <EXTI_GetITStatus>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d013      	beq.n	800131a <EXTI15_10_IRQHandler+0x3a>
  {		
    if(BlinkSpeed == 1)
 80012f2:	4b0b      	ldr	r3, [pc, #44]	; (8001320 <EXTI15_10_IRQHandler+0x40>)
 80012f4:	781b      	ldrb	r3, [r3, #0]
 80012f6:	b2db      	uxtb	r3, r3
 80012f8:	2b01      	cmp	r3, #1
 80012fa:	d103      	bne.n	8001304 <EXTI15_10_IRQHandler+0x24>
    {
      BlinkSpeed = 0;
 80012fc:	4b08      	ldr	r3, [pc, #32]	; (8001320 <EXTI15_10_IRQHandler+0x40>)
 80012fe:	2200      	movs	r2, #0
 8001300:	701a      	strb	r2, [r3, #0]
 8001302:	e006      	b.n	8001312 <EXTI15_10_IRQHandler+0x32>
    }
    else
    {
      BlinkSpeed ++;
 8001304:	4b06      	ldr	r3, [pc, #24]	; (8001320 <EXTI15_10_IRQHandler+0x40>)
 8001306:	781b      	ldrb	r3, [r3, #0]
 8001308:	b2db      	uxtb	r3, r3
 800130a:	3301      	adds	r3, #1
 800130c:	b2da      	uxtb	r2, r3
 800130e:	4b04      	ldr	r3, [pc, #16]	; (8001320 <EXTI15_10_IRQHandler+0x40>)
 8001310:	701a      	strb	r2, [r3, #0]
    }
    /* Clear the EXTI line pending bit */
    EXTI_ClearITPendingBit(USER_BUTTON_EXTI_LINE);
 8001312:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001316:	f7fe ffb1 	bl	800027c <EXTI_ClearITPendingBit>
  }	
}
 800131a:	bf00      	nop
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	20000034 	.word	0x20000034

08001324 <USART2_IRQHandler>:
  * @brief  This function handles USART2_IRQHandler Handler.
  * @param  None
  * @retval None
  */
void USART2_IRQHandler(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
	if(USART_GetITStatus(USART2, USART_IT_RXNE) != RESET) // 注意不是USART_FLAG_RXNE
 800132a:	f240 5125 	movw	r1, #1317	; 0x525
 800132e:	480b      	ldr	r0, [pc, #44]	; (800135c <USART2_IRQHandler+0x38>)
 8001330:	f7ff fd23 	bl	8000d7a <USART_GetITStatus>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d00c      	beq.n	8001354 <USART2_IRQHandler+0x30>
	{
		uint8_t selMotor = 0xFF;	// The motor which be selected
 800133a:	23ff      	movs	r3, #255	; 0xff
 800133c:	71fb      	strb	r3, [r7, #7]
//		extern uint8_t USART_ReceivData[];	// main.c
		uint16_t USART_ReceivData = 0xF0;
 800133e:	23f0      	movs	r3, #240	; 0xf0
 8001340:	80bb      	strh	r3, [r7, #4]

		USART_ReceivData = USART_ReceiveData(USART2);
 8001342:	4806      	ldr	r0, [pc, #24]	; (800135c <USART2_IRQHandler+0x38>)
 8001344:	f7ff fcdf 	bl	8000d06 <USART_ReceiveData>
 8001348:	4603      	mov	r3, r0
 800134a:	80bb      	strh	r3, [r7, #4]

//		USART_Send(USART2, USART_ReceivData);
		USART_Send(USART2, "STM32:OK.\n");
 800134c:	4904      	ldr	r1, [pc, #16]	; (8001360 <USART2_IRQHandler+0x3c>)
 800134e:	4803      	ldr	r0, [pc, #12]	; (800135c <USART2_IRQHandler+0x38>)
 8001350:	f7ff fe94 	bl	800107c <USART_Send>
//			}
//		}
		/* NO need to clears the USARTx's interrupt pending bits */
		/* USART_ClearITPendingBit(USART2,USART_IT_RXNE); */
	}
}
 8001354:	bf00      	nop
 8001356:	3708      	adds	r7, #8
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	40004400 	.word	0x40004400
 8001360:	080014e4 	.word	0x080014e4

08001364 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001368:	4a15      	ldr	r2, [pc, #84]	; (80013c0 <SystemInit+0x5c>)
 800136a:	4b15      	ldr	r3, [pc, #84]	; (80013c0 <SystemInit+0x5c>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f043 0301 	orr.w	r3, r3, #1
 8001372:	6013      	str	r3, [r2, #0]

  /* Reset SW,SWS, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */

  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8001374:	4912      	ldr	r1, [pc, #72]	; (80013c0 <SystemInit+0x5c>)
 8001376:	4b12      	ldr	r3, [pc, #72]	; (80013c0 <SystemInit+0x5c>)
 8001378:	685a      	ldr	r2, [r3, #4]
 800137a:	4b12      	ldr	r3, [pc, #72]	; (80013c4 <SystemInit+0x60>)
 800137c:	4013      	ands	r3, r2
 800137e:	604b      	str	r3, [r1, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001380:	4a0f      	ldr	r2, [pc, #60]	; (80013c0 <SystemInit+0x5c>)
 8001382:	4b0f      	ldr	r3, [pc, #60]	; (80013c0 <SystemInit+0x5c>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800138a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800138e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001390:	4a0b      	ldr	r2, [pc, #44]	; (80013c0 <SystemInit+0x5c>)
 8001392:	4b0b      	ldr	r3, [pc, #44]	; (80013c0 <SystemInit+0x5c>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800139a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 800139c:	4a08      	ldr	r2, [pc, #32]	; (80013c0 <SystemInit+0x5c>)
 800139e:	4b08      	ldr	r3, [pc, #32]	; (80013c0 <SystemInit+0x5c>)
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80013a6:	6053      	str	r3, [r2, #4]

  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 80013a8:	4b05      	ldr	r3, [pc, #20]	; (80013c0 <SystemInit+0x5c>)
 80013aa:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80013ae:	609a      	str	r2, [r3, #8]

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 80013b0:	f000 f80c 	bl	80013cc <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80013b4:	4b04      	ldr	r3, [pc, #16]	; (80013c8 <SystemInit+0x64>)
 80013b6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80013ba:	609a      	str	r2, [r3, #8]
#endif 
}
 80013bc:	bf00      	nop
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	40021000 	.word	0x40021000
 80013c4:	f8ff0000 	.word	0xf8ff0000
 80013c8:	e000ed00 	.word	0xe000ed00

080013cc <SetSysClock>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	b083      	sub	sp, #12
 80013d0:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80013d2:	2300      	movs	r3, #0
 80013d4:	607b      	str	r3, [r7, #4]
 80013d6:	2300      	movs	r3, #0
 80013d8:	603b      	str	r3, [r7, #0]
  
 #ifdef PLL_SOURCE_HSI  
  /* At this stage the HSI is already enabled */
  
  /*  PLL configuration: PLLCLK = HSI/2 * 16 = 64 MHz */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL));
 80013da:	4a28      	ldr	r2, [pc, #160]	; (800147c <SetSysClock+0xb0>)
 80013dc:	4b27      	ldr	r3, [pc, #156]	; (800147c <SetSysClock+0xb0>)
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 80013e4:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_Div2 | RCC_CFGR_PLLMULL16);
 80013e6:	4a25      	ldr	r2, [pc, #148]	; (800147c <SetSysClock+0xb0>)
 80013e8:	4b24      	ldr	r3, [pc, #144]	; (800147c <SetSysClock+0xb0>)
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	f443 1360 	orr.w	r3, r3, #3670016	; 0x380000
 80013f0:	6053      	str	r3, [r2, #4]
  }
  
#endif /*PLL_SOURCE_HSI*/
  
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 80013f2:	4a23      	ldr	r2, [pc, #140]	; (8001480 <SetSysClock+0xb4>)
 80013f4:	4b22      	ldr	r3, [pc, #136]	; (8001480 <SetSysClock+0xb4>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f043 0310 	orr.w	r3, r3, #16
 80013fc:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 80013fe:	4a20      	ldr	r2, [pc, #128]	; (8001480 <SetSysClock+0xb4>)
 8001400:	4b1f      	ldr	r3, [pc, #124]	; (8001480 <SetSysClock+0xb4>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f023 0303 	bic.w	r3, r3, #3
 8001408:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 800140a:	4a1d      	ldr	r2, [pc, #116]	; (8001480 <SetSysClock+0xb4>)
 800140c:	4b1c      	ldr	r3, [pc, #112]	; (8001480 <SetSysClock+0xb4>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f043 0302 	orr.w	r3, r3, #2
 8001414:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8001416:	4a19      	ldr	r2, [pc, #100]	; (800147c <SetSysClock+0xb0>)
 8001418:	4b18      	ldr	r3, [pc, #96]	; (800147c <SetSysClock+0xb0>)
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 800141e:	4a17      	ldr	r2, [pc, #92]	; (800147c <SetSysClock+0xb0>)
 8001420:	4b16      	ldr	r3, [pc, #88]	; (800147c <SetSysClock+0xb0>)
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8001426:	4a15      	ldr	r2, [pc, #84]	; (800147c <SetSysClock+0xb0>)
 8001428:	4b14      	ldr	r3, [pc, #80]	; (800147c <SetSysClock+0xb0>)
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001430:	6053      	str	r3, [r2, #4]

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001432:	4a12      	ldr	r2, [pc, #72]	; (800147c <SetSysClock+0xb0>)
 8001434:	4b11      	ldr	r3, [pc, #68]	; (800147c <SetSysClock+0xb0>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800143c:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800143e:	bf00      	nop
 8001440:	4b0e      	ldr	r3, [pc, #56]	; (800147c <SetSysClock+0xb0>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001448:	2b00      	cmp	r3, #0
 800144a:	d0f9      	beq.n	8001440 <SetSysClock+0x74>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800144c:	4a0b      	ldr	r2, [pc, #44]	; (800147c <SetSysClock+0xb0>)
 800144e:	4b0b      	ldr	r3, [pc, #44]	; (800147c <SetSysClock+0xb0>)
 8001450:	685b      	ldr	r3, [r3, #4]
 8001452:	f023 0303 	bic.w	r3, r3, #3
 8001456:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8001458:	4a08      	ldr	r2, [pc, #32]	; (800147c <SetSysClock+0xb0>)
 800145a:	4b08      	ldr	r3, [pc, #32]	; (800147c <SetSysClock+0xb0>)
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	f043 0302 	orr.w	r3, r3, #2
 8001462:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8001464:	bf00      	nop
 8001466:	4b05      	ldr	r3, [pc, #20]	; (800147c <SetSysClock+0xb0>)
 8001468:	685b      	ldr	r3, [r3, #4]
 800146a:	f003 030c 	and.w	r3, r3, #12
 800146e:	2b08      	cmp	r3, #8
 8001470:	d1f9      	bne.n	8001466 <SetSysClock+0x9a>
    {
    }
  }
 8001472:	bf00      	nop
 8001474:	370c      	adds	r7, #12
 8001476:	46bd      	mov	sp, r7
 8001478:	bc80      	pop	{r7}
 800147a:	4770      	bx	lr
 800147c:	40021000 	.word	0x40021000
 8001480:	40022000 	.word	0x40022000

08001484 <__libc_init_array>:
 8001484:	b570      	push	{r4, r5, r6, lr}
 8001486:	2500      	movs	r5, #0
 8001488:	4e0c      	ldr	r6, [pc, #48]	; (80014bc <__libc_init_array+0x38>)
 800148a:	4c0d      	ldr	r4, [pc, #52]	; (80014c0 <__libc_init_array+0x3c>)
 800148c:	1ba4      	subs	r4, r4, r6
 800148e:	10a4      	asrs	r4, r4, #2
 8001490:	42a5      	cmp	r5, r4
 8001492:	d109      	bne.n	80014a8 <__libc_init_array+0x24>
 8001494:	f000 f81a 	bl	80014cc <_init>
 8001498:	2500      	movs	r5, #0
 800149a:	4e0a      	ldr	r6, [pc, #40]	; (80014c4 <__libc_init_array+0x40>)
 800149c:	4c0a      	ldr	r4, [pc, #40]	; (80014c8 <__libc_init_array+0x44>)
 800149e:	1ba4      	subs	r4, r4, r6
 80014a0:	10a4      	asrs	r4, r4, #2
 80014a2:	42a5      	cmp	r5, r4
 80014a4:	d105      	bne.n	80014b2 <__libc_init_array+0x2e>
 80014a6:	bd70      	pop	{r4, r5, r6, pc}
 80014a8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80014ac:	4798      	blx	r3
 80014ae:	3501      	adds	r5, #1
 80014b0:	e7ee      	b.n	8001490 <__libc_init_array+0xc>
 80014b2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80014b6:	4798      	blx	r3
 80014b8:	3501      	adds	r5, #1
 80014ba:	e7f2      	b.n	80014a2 <__libc_init_array+0x1e>
 80014bc:	080014f0 	.word	0x080014f0
 80014c0:	080014f0 	.word	0x080014f0
 80014c4:	080014f0 	.word	0x080014f0
 80014c8:	080014f4 	.word	0x080014f4

080014cc <_init>:
 80014cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80014ce:	bf00      	nop
 80014d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80014d2:	bc08      	pop	{r3}
 80014d4:	469e      	mov	lr, r3
 80014d6:	4770      	bx	lr

080014d8 <_fini>:
 80014d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80014da:	bf00      	nop
 80014dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80014de:	bc08      	pop	{r3}
 80014e0:	469e      	mov	lr, r3
 80014e2:	4770      	bx	lr
