<dec f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.h' l='470' type='bool llvm::HexagonInstrInfo::getPredReg(ArrayRef&lt;llvm::MachineOperand&gt; Cond, unsigned int &amp; PredReg, unsigned int &amp; PredRegPos, unsigned int &amp; PredRegFlags) const'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='462' u='c' c='_ZNK12_GLOBAL__N_120HexagonHardwareLoops21findInductionRegisterEPN4llvm11MachineLoopERjRlRPNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='648' u='c' c='_ZN12_GLOBAL__N_120HexagonHardwareLoops16getLoopTripCountEPN4llvm11MachineLoopERNS1_15SmallVectorImplIPNS1_12MachineInstrEEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='1580' u='c' c='_ZNK4llvm16HexagonInstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE'/>
<def f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='4250' ll='4268' type='bool llvm::HexagonInstrInfo::getPredReg(ArrayRef&lt;llvm::MachineOperand&gt; Cond, unsigned int &amp; PredReg, unsigned int &amp; PredRegPos, unsigned int &amp; PredRegFlags) const'/>
