library IEEE;
use IEEE.std_logic_1164.all;

entity gene_protein is
  port(
    clk : in std_logic;
    nuc_in : in std_logic_vector(1 downto 0); -- Input nucleotide
    nuc_out : out std_logic_vector(1 downto 0); -- Input nucleotide
    is_protein : out std_logic -- Whether the output nucleotide is a cytosine
  );
end;

architecture synth of gene_protein is
begin


end;

