Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat May  1 19:06:56 2021
| Host         : Hyperion running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file mips_timing_summary_routed.rpt -pb mips_timing_summary_routed.pb -rpx mips_timing_summary_routed.rpx -warn_on_violation
| Design       : mips
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     44.799        0.000                      0                  420        0.076        0.000                      0                  420       49.020        0.000                       0                   263  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        44.799        0.000                      0                  420        0.076        0.000                      0                  420       49.020        0.000                       0                   263  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       44.799ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.799ns  (required time - arrival time)
  Source:                 mem_to_reg_w_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decode/reg_file/registers_reg_1/DIBDI[15]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin fall@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.656ns  (logic 0.802ns (17.223%)  route 3.854ns (82.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 54.827 - 50.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  mem_to_reg_w_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.478     5.630 r  mem_to_reg_w_reg__0/Q
                         net (fo=32, routed)          2.694     8.325    writeback/mem_to_reg
    SLICE_X7Y24          LUT3 (Prop_lut3_I2_O)        0.324     8.649 r  writeback/result_OBUF[31]_inst_i_1/O
                         net (fo=3, routed)           1.160     9.809    decode/reg_file/result_OBUF[31]
    RAMB18_X0Y6          RAMB18E1                                     r  decode/reg_file/registers_reg_1/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    53.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.486    54.827    decode/reg_file/registers_reg_1_0
    RAMB18_X0Y6          RAMB18E1                                     r  decode/reg_file/registers_reg_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.260    55.087    
                         clock uncertainty           -0.035    55.051    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.444    54.607    decode/reg_file/registers_reg_1
  -------------------------------------------------------------------
                         required time                         54.607    
                         arrival time                          -9.809    
  -------------------------------------------------------------------
                         slack                                 44.799    

Slack (MET) :             44.994ns  (required time - arrival time)
  Source:                 mem_to_reg_w_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decode/reg_file/registers_reg_1/DIBDI[11]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin fall@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 0.773ns (16.574%)  route 3.891ns (83.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 54.827 - 50.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  mem_to_reg_w_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.478     5.630 r  mem_to_reg_w_reg__0/Q
                         net (fo=32, routed)          2.694     8.325    writeback/mem_to_reg
    SLICE_X7Y24          LUT3 (Prop_lut3_I2_O)        0.295     8.620 r  writeback/result_OBUF[27]_inst_i_1/O
                         net (fo=3, routed)           1.197     9.816    decode/reg_file/result_OBUF[27]
    RAMB18_X0Y6          RAMB18E1                                     r  decode/reg_file/registers_reg_1/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    53.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.486    54.827    decode/reg_file/registers_reg_1_0
    RAMB18_X0Y6          RAMB18E1                                     r  decode/reg_file/registers_reg_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.260    55.087    
                         clock uncertainty           -0.035    55.051    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                     -0.241    54.810    decode/reg_file/registers_reg_1
  -------------------------------------------------------------------
                         required time                         54.810    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                 44.994    

Slack (MET) :             45.179ns  (required time - arrival time)
  Source:                 mem_to_reg_w_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decode/reg_file/registers_reg_2/DIBDI[5]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin fall@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 0.773ns (17.257%)  route 3.706ns (82.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 54.827 - 50.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  mem_to_reg_w_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.478     5.630 r  mem_to_reg_w_reg__0/Q
                         net (fo=32, routed)          2.379     8.010    writeback/mem_to_reg
    SLICE_X7Y23          LUT3 (Prop_lut3_I2_O)        0.295     8.305 r  writeback/result_OBUF[21]_inst_i_1/O
                         net (fo=3, routed)           1.327     9.632    decode/reg_file/result_OBUF[21]
    RAMB18_X0Y7          RAMB18E1                                     r  decode/reg_file/registers_reg_2/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    53.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.486    54.827    decode/reg_file/registers_reg_1_0
    RAMB18_X0Y7          RAMB18E1                                     r  decode/reg_file/registers_reg_2/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.260    55.087    
                         clock uncertainty           -0.035    55.051    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                     -0.241    54.810    decode/reg_file/registers_reg_2
  -------------------------------------------------------------------
                         required time                         54.810    
                         arrival time                          -9.632    
  -------------------------------------------------------------------
                         slack                                 45.179    

Slack (MET) :             45.329ns  (required time - arrival time)
  Source:                 mem_to_reg_w_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decode/reg_file/registers_reg_2/DIBDI[15]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin fall@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 0.802ns (19.438%)  route 3.324ns (80.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 54.827 - 50.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  mem_to_reg_w_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.478     5.630 r  mem_to_reg_w_reg__0/Q
                         net (fo=32, routed)          2.694     8.325    writeback/mem_to_reg
    SLICE_X7Y24          LUT3 (Prop_lut3_I2_O)        0.324     8.649 r  writeback/result_OBUF[31]_inst_i_1/O
                         net (fo=3, routed)           0.630     9.278    decode/reg_file/result_OBUF[31]
    RAMB18_X0Y7          RAMB18E1                                     r  decode/reg_file/registers_reg_2/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    53.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.486    54.827    decode/reg_file/registers_reg_1_0
    RAMB18_X0Y7          RAMB18E1                                     r  decode/reg_file/registers_reg_2/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.260    55.087    
                         clock uncertainty           -0.035    55.051    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.444    54.607    decode/reg_file/registers_reg_2
  -------------------------------------------------------------------
                         required time                         54.607    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                 45.329    

Slack (MET) :             45.381ns  (required time - arrival time)
  Source:                 mem_to_reg_w_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decode/reg_file/registers_reg_1/DIBDI[13]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin fall@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 0.799ns (19.712%)  route 3.254ns (80.288%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 54.827 - 50.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  mem_to_reg_w_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.478     5.630 r  mem_to_reg_w_reg__0/Q
                         net (fo=32, routed)          2.326     7.956    writeback/mem_to_reg
    SLICE_X6Y24          LUT3 (Prop_lut3_I2_O)        0.321     8.277 r  writeback/result_OBUF[29]_inst_i_1/O
                         net (fo=3, routed)           0.928     9.206    decode/reg_file/result_OBUF[29]
    RAMB18_X0Y6          RAMB18E1                                     r  decode/reg_file/registers_reg_1/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    53.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.486    54.827    decode/reg_file/registers_reg_1_0
    RAMB18_X0Y6          RAMB18E1                                     r  decode/reg_file/registers_reg_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.260    55.087    
                         clock uncertainty           -0.035    55.051    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.465    54.586    decode/reg_file/registers_reg_1
  -------------------------------------------------------------------
                         required time                         54.586    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                 45.381    

Slack (MET) :             45.431ns  (required time - arrival time)
  Source:                 mem_to_reg_w_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decode/reg_file/registers_reg_1/DIADI[15]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin fall@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.801ns (19.928%)  route 3.219ns (80.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 54.827 - 50.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  mem_to_reg_w_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.478     5.630 r  mem_to_reg_w_reg__0/Q
                         net (fo=32, routed)          2.305     7.935    writeback/mem_to_reg
    SLICE_X7Y24          LUT3 (Prop_lut3_I2_O)        0.323     8.258 r  writeback/result_OBUF[15]_inst_i_1/O
                         net (fo=3, routed)           0.913     9.172    decode/reg_file/result_OBUF[15]
    RAMB18_X0Y6          RAMB18E1                                     r  decode/reg_file/registers_reg_1/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    53.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.486    54.827    decode/reg_file/registers_reg_1_0
    RAMB18_X0Y6          RAMB18E1                                     r  decode/reg_file/registers_reg_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.260    55.087    
                         clock uncertainty           -0.035    55.051    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[15])
                                                     -0.449    54.602    decode/reg_file/registers_reg_1
  -------------------------------------------------------------------
                         required time                         54.602    
                         arrival time                          -9.172    
  -------------------------------------------------------------------
                         slack                                 45.431    

Slack (MET) :             45.438ns  (required time - arrival time)
  Source:                 mem_to_reg_w_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decode/reg_file/registers_reg_2/DIBDI[11]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin fall@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.773ns (18.318%)  route 3.447ns (81.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 54.827 - 50.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  mem_to_reg_w_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.478     5.630 r  mem_to_reg_w_reg__0/Q
                         net (fo=32, routed)          2.694     8.325    writeback/mem_to_reg
    SLICE_X7Y24          LUT3 (Prop_lut3_I2_O)        0.295     8.620 r  writeback/result_OBUF[27]_inst_i_1/O
                         net (fo=3, routed)           0.753     9.372    decode/reg_file/result_OBUF[27]
    RAMB18_X0Y7          RAMB18E1                                     r  decode/reg_file/registers_reg_2/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    53.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.486    54.827    decode/reg_file/registers_reg_1_0
    RAMB18_X0Y7          RAMB18E1                                     r  decode/reg_file/registers_reg_2/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.260    55.087    
                         clock uncertainty           -0.035    55.051    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                     -0.241    54.810    decode/reg_file/registers_reg_2
  -------------------------------------------------------------------
                         required time                         54.810    
                         arrival time                          -9.372    
  -------------------------------------------------------------------
                         slack                                 45.438    

Slack (MET) :             45.460ns  (required time - arrival time)
  Source:                 mem_to_reg_w_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decode/reg_file/registers_reg_1/DIBDI[5]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin fall@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 0.773ns (18.413%)  route 3.425ns (81.587%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 54.827 - 50.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  mem_to_reg_w_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.478     5.630 r  mem_to_reg_w_reg__0/Q
                         net (fo=32, routed)          2.379     8.010    writeback/mem_to_reg
    SLICE_X7Y23          LUT3 (Prop_lut3_I2_O)        0.295     8.305 r  writeback/result_OBUF[21]_inst_i_1/O
                         net (fo=3, routed)           1.046     9.350    decode/reg_file/result_OBUF[21]
    RAMB18_X0Y6          RAMB18E1                                     r  decode/reg_file/registers_reg_1/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    53.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.486    54.827    decode/reg_file/registers_reg_1_0
    RAMB18_X0Y6          RAMB18E1                                     r  decode/reg_file/registers_reg_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.260    55.087    
                         clock uncertainty           -0.035    55.051    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                     -0.241    54.810    decode/reg_file/registers_reg_1
  -------------------------------------------------------------------
                         required time                         54.810    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                 45.460    

Slack (MET) :             45.478ns  (required time - arrival time)
  Source:                 mem_to_reg_w_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decode/reg_file/registers_reg_2/DIADI[12]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin fall@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.773ns (18.493%)  route 3.407ns (81.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 54.827 - 50.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  mem_to_reg_w_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.478     5.630 r  mem_to_reg_w_reg__0/Q
                         net (fo=32, routed)          1.889     7.519    writeback/mem_to_reg
    SLICE_X4Y20          LUT3 (Prop_lut3_I2_O)        0.295     7.814 r  writeback/result_OBUF[12]_inst_i_1/O
                         net (fo=3, routed)           1.518     9.332    decode/reg_file/result_OBUF[12]
    RAMB18_X0Y7          RAMB18E1                                     r  decode/reg_file/registers_reg_2/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    53.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.486    54.827    decode/reg_file/registers_reg_1_0
    RAMB18_X0Y7          RAMB18E1                                     r  decode/reg_file/registers_reg_2/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.260    55.087    
                         clock uncertainty           -0.035    55.051    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[12])
                                                     -0.241    54.810    decode/reg_file/registers_reg_2
  -------------------------------------------------------------------
                         required time                         54.810    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                 45.478    

Slack (MET) :             45.483ns  (required time - arrival time)
  Source:                 mem_to_reg_w_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decode/reg_file/registers_reg_2/DIBDI[13]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin fall@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.799ns (20.220%)  route 3.153ns (79.780%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 54.827 - 50.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.631     5.152    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  mem_to_reg_w_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.478     5.630 r  mem_to_reg_w_reg__0/Q
                         net (fo=32, routed)          2.326     7.956    writeback/mem_to_reg
    SLICE_X6Y24          LUT3 (Prop_lut3_I2_O)        0.321     8.277 r  writeback/result_OBUF[29]_inst_i_1/O
                         net (fo=3, routed)           0.826     9.104    decode/reg_file/result_OBUF[29]
    RAMB18_X0Y7          RAMB18E1                                     r  decode/reg_file/registers_reg_2/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    51.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    53.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.486    54.827    decode/reg_file/registers_reg_1_0
    RAMB18_X0Y7          RAMB18E1                                     r  decode/reg_file/registers_reg_2/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.260    55.087    
                         clock uncertainty           -0.035    55.051    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.465    54.586    decode/reg_file/registers_reg_2
  -------------------------------------------------------------------
                         required time                         54.586    
                         arrival time                          -9.104    
  -------------------------------------------------------------------
                         slack                                 45.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 rd_2_e_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/mem/mips_mem_reg/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.744%)  route 0.120ns (42.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  rd_2_e_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  rd_2_e_reg[26]/Q
                         net (fo=6, routed)           0.120     1.723    memory/mem/Q[26]
    RAMB36_X0Y4          RAMB36E1                                     r  memory/mem/mips_mem_reg/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.863     1.991    memory/mem/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  memory/mem/mips_mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.493    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.155     1.648    memory/mem/mips_mem_reg
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 alu_result_m_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_result_w_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  alu_result_m_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  alu_result_m_reg[22]/Q
                         net (fo=1, routed)           0.056     1.665    alu_result[22]
    SLICE_X3Y22          FDRE                                         r  alu_result_w_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.853     1.980    clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  alu_result_w_reg[22]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X3Y22          FDRE (Hold_fdre_C_D)         0.075     1.543    alu_result_w_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 alu_result_m_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_result_w_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  alu_result_m_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  alu_result_m_reg[24]/Q
                         net (fo=1, routed)           0.056     1.665    alu_result[24]
    SLICE_X3Y21          FDRE                                         r  alu_result_w_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  alu_result_w_reg[24]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.075     1.543    alu_result_w_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 alu_result_m_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_result_w_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.580     1.463    clk_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  alu_result_m_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  alu_result_m_reg[30]/Q
                         net (fo=1, routed)           0.056     1.660    alu_result[30]
    SLICE_X5Y25          FDRE                                         r  alu_result_w_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.848     1.975    clk_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  alu_result_w_reg[30]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X5Y25          FDRE (Hold_fdre_C_D)         0.075     1.538    alu_result_w_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 rd_2_e_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/mem/mips_mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.844%)  route 0.196ns (58.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  rd_2_e_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     1.582 r  rd_2_e_reg[4]/Q
                         net (fo=32, routed)          0.196     1.778    memory/mem/Q[4]
    RAMB36_X0Y4          RAMB36E1                                     r  memory/mem/mips_mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.863     1.991    memory/mem/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  memory/mem/mips_mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.493    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     1.648    memory/mem/mips_mem_reg
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 rd_2_e_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/mem/mips_mem_reg/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.885%)  route 0.178ns (52.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X8Y19          FDRE                                         r  rd_2_e_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164     1.605 r  rd_2_e_reg[22]/Q
                         net (fo=8, routed)           0.178     1.784    memory/mem/Q[22]
    RAMB36_X0Y4          RAMB36E1                                     r  memory/mem/mips_mem_reg/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.863     1.991    memory/mem/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  memory/mem/mips_mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.493    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[22])
                                                      0.155     1.648    memory/mem/mips_mem_reg
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 rd_2_e_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/mem/mips_mem_reg/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.774%)  route 0.214ns (60.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  rd_2_e_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  rd_2_e_reg[14]/Q
                         net (fo=23, routed)          0.214     1.795    memory/mem/Q[14]
    RAMB36_X0Y4          RAMB36E1                                     r  memory/mem/mips_mem_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.863     1.991    memory/mem/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  memory/mem/mips_mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.493    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.155     1.648    memory/mem/mips_mem_reg
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 instruction_d_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            imm_e_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.256%)  route 0.114ns (44.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  instruction_d_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  instruction_d_reg[11]/Q
                         net (fo=1, routed)           0.114     1.728    rd_d[0]
    SLICE_X5Y17          FDRE                                         r  imm_e_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X5Y17          FDRE                                         r  imm_e_reg[11]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X5Y17          FDRE (Hold_fdre_C_D)         0.070     1.575    imm_e_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 rd_2_e_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            memory/mem/mips_mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.278%)  route 0.218ns (60.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  rd_2_e_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  rd_2_e_reg[0]/Q
                         net (fo=19, routed)          0.218     1.801    memory/mem/Q[0]
    RAMB36_X0Y4          RAMB36E1                                     r  memory/mem/mips_mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.863     1.991    memory/mem/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  memory/mem/mips_mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.493    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.648    memory/mem/mips_mem_reg
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 alu_result_m_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            alu_result_w_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  alu_result_m_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  alu_result_m_reg[21]/Q
                         net (fo=1, routed)           0.117     1.724    alu_result[21]
    SLICE_X5Y23          FDRE                                         r  alu_result_w_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.849     1.976    clk_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  alu_result_w_reg[21]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X5Y23          FDRE (Hold_fdre_C_D)         0.071     1.569    alu_result_w_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB18_X0Y7    decode/reg_file/registers_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         100.000     97.056     RAMB18_X0Y7    decode/reg_file/registers_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB18_X0Y6    decode/reg_file/registers_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         100.000     97.056     RAMB18_X0Y6    decode/reg_file/registers_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y4    memory/mem/mips_mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X7Y17    alu_control_e_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X7Y17    alu_control_e_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X7Y17    alu_control_e_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X7Y17    alu_control_e_reg[3]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X2Y15    mem_to_reg_m_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X2Y15    mem_to_reg_m_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X2Y15    reg_write_m_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X2Y15    reg_write_m_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y17    rd_1_e_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y17    rd_1_e_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y17    rd_1_e_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X9Y17    rd_1_e_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y17    rd_1_e_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y17    rd_1_e_reg[20]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X2Y15    mem_to_reg_m_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X2Y15    mem_to_reg_m_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X2Y15    reg_write_m_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X2Y15    reg_write_m_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y17    alu_control_e_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y17    alu_control_e_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y17    alu_control_e_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y17    alu_control_e_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y17    alu_control_e_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y17    alu_control_e_reg[2]/C



