--------------------------------------------------------------------------------
Release 9.2i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

C:\Xilinx92i\bin\nt\trce.exe -ise X:/try1/try1.ise -intstyle ise -e 3 -s 6 -xml
uart_test1 uart_test1.ncd -o uart_test1.twr uart_test1.pcf -ucf uart_test1.ucf

Design file:              uart_test1.ncd
Physical constraint file: uart_test1.pcf
Device,package,speed:     xc2vp30,ff896,-6 (PRODUCTION 1.93 2007-04-13)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
btn         |    6.709(R)|    0.448(R)|clk_BUFGP         |   0.000|
rx          |    1.788(R)|    0.442(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
led<0>      |    9.202(R)|clk_BUFGP         |   0.000|
led<1>      |    9.054(R)|clk_BUFGP         |   0.000|
led<2>      |    8.283(R)|clk_BUFGP         |   0.000|
led<3>      |    8.747(R)|clk_BUFGP         |   0.000|
led<4>      |    9.165(R)|clk_BUFGP         |   0.000|
led<5>      |    9.621(R)|clk_BUFGP         |   0.000|
led<6>      |    9.191(R)|clk_BUFGP         |   0.000|
led<7>      |    9.560(R)|clk_BUFGP         |   0.000|
tx          |    5.205(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.924|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Apr 26 15:02:14 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 143 MB



