$date
	Sun Mar 15 16:45:34 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module SR_LAT_TEST $end
$var wire 1 ! nQG $end
$var wire 1 " nQ $end
$var wire 1 # QG $end
$var wire 1 $ Q $end
$var reg 1 % nR $end
$var reg 1 & nS $end
$scope module SR $end
$var wire 1 % nR $end
$var wire 1 & nS $end
$var wire 1 " nQ $end
$var wire 1 $ Q $end
$upscope $end
$scope module SRG $end
$var wire 1 # Q $end
$var wire 1 ! nQ $end
$var wire 1 % nR $end
$var wire 1 & nS $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
1%
x$
x#
x"
x!
$end
#5
0%
#6
1"
1!
#7
0$
0#
#10
1%
#15
0&
#16
1$
1#
#17
0"
0!
#20
1&
#25
0%
0&
#26
1"
1!
#30
1&
#31
0$
0#
1%
#35
0%
0&
#36
1$
1#
#40
1%
1&
#41
0"
0!
0$
0#
#42
1$
1#
1"
1!
#43
0"
0!
0$
0#
#44
1$
1#
1"
1!
#45
0"
0!
0$
0#
#46
1$
1#
1"
1!
#47
0"
0!
0$
0#
#48
1$
1#
1"
1!
#49
0"
0!
0$
0#
#50
1$
1#
1"
1!
#51
0"
0!
0$
0#
#52
1$
1#
1"
1!
#53
0"
0!
0$
0#
#54
1$
1#
1"
1!
#55
0"
0!
0$
0#
