{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1767909316620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767909316636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 08 18:55:16 2026 " "Processing started: Thu Jan 08 18:55:16 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767909316636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909316636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto-Processador -c Projeto-Processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto-Processador -c Projeto-Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909316636 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Fitter Effort Standard Fit " "Mode behavior is affected by advanced setting Fitter Effort (default for this mode is Standard Fit)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1767909317980 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909317980 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1767909318243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/unidade_processamento.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/unidade_processamento.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_processamento " "Found entity 1: unidade_processamento" {  } { { "modulos/unidade_processamento.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909340111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/unidade_pc_output.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/unidade_pc_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_pc_output " "Found entity 1: unidade_pc_output" {  } { { "modulos/unidade_pc_output.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_pc_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909340111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/unidade_controle_ula.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/unidade_controle_ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_controle_ula " "Found entity 1: unidade_controle_ula" {  } { { "modulos/unidade_controle_ULA.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_controle_ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909340126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/unidade_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/unidade_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_controle " "Found entity 1: unidade_controle" {  } { { "modulos/unidade_controle.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909340126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/tela_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/tela_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 tela_lcd " "Found entity 1: tela_lcd" {  } { { "modulos/tela_lcd.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/tela_lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909340133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_Delay " "Found entity 1: reset_Delay" {  } { { "modulos/reset_delay.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909340133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/multiplex_saida.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/multiplex_saida.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex_saida " "Found entity 1: multiplex_saida" {  } { { "modulos/multiplex_saida.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/multiplex_saida.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909340148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/multiplex_regdst.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/multiplex_regdst.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex_regdst " "Found entity 1: multiplex_regdst" {  } { { "modulos/multiplex_regdst.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/multiplex_regdst.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909340148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/multiplex_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/multiplex_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex_pc " "Found entity 1: multiplex_pc" {  } { { "modulos/multiplex_pc.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/multiplex_pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909340164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/multiplex_memtoreg.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/multiplex_memtoreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex_memtoreg " "Found entity 1: multiplex_memtoreg" {  } { { "modulos/multiplex_memtoreg.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/multiplex_memtoreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909340164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/multiplex_jump.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/multiplex_jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex_jump " "Found entity 1: multiplex_jump" {  } { { "modulos/multiplex_jump.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/multiplex_jump.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909340164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/multiplex_jr.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/multiplex_jr.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex_jr " "Found entity 1: multiplex_jr" {  } { { "modulos/multiplex_jr.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/multiplex_jr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909340180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/modulo_offset_base.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/modulo_offset_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_offset_base " "Found entity 1: modulo_offset_base" {  } { { "modulos/modulo_offset_base.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_offset_base.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909340180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/multiplex_jal.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/multiplex_jal.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex_jal " "Found entity 1: multiplex_jal" {  } { { "modulos/multiplex_jal.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/multiplex_jal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909340180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/modulo_mem_instrucoes.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/modulo_mem_instrucoes.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_mem_instrucoes " "Found entity 1: modulo_mem_instrucoes" {  } { { "modulos/modulo_mem_instrucoes.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_mem_instrucoes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909340195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/modulo_mem_dados.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/modulo_mem_dados.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_mem_dados " "Found entity 1: modulo_mem_dados" {  } { { "modulos/modulo_mem_dados.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_mem_dados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909340195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/modulo_interrupcao.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/modulo_interrupcao.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_interrupcao " "Found entity 1: modulo_interrupcao" {  } { { "modulos/modulo_interrupcao.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_interrupcao.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909340195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/multiplex_entrada.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/multiplex_entrada.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex_entrada " "Found entity 1: multiplex_entrada" {  } { { "modulos/multiplex_entrada.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/multiplex_entrada.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909340211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/multiplex_destino.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/multiplex_destino.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex_destino " "Found entity 1: multiplex_destino" {  } { { "modulos/multiplex_destino.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/multiplex_destino.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909340211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/multiplex_alusrc.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/multiplex_alusrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex_ALUSrc " "Found entity 1: multiplex_ALUSrc" {  } { { "modulos/multiplex_ALUSrc.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/multiplex_ALUSrc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909340211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/modulo_ula.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/modulo_ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_ula " "Found entity 1: modulo_ula" {  } { { "modulos/modulo_ula.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909340226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/modulo_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/modulo_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_pc " "Found entity 1: modulo_pc" {  } { { "modulos/modulo_pc.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909340233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/modulo_output.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/modulo_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_output " "Found entity 1: modulo_output" {  } { { "modulos/modulo_output.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909340233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/modulo_jump.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/modulo_jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_jump " "Found entity 1: modulo_jump" {  } { { "modulos/modulo_jump.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_jump.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909340233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/modulo_input.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/modulo_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_input " "Found entity 1: modulo_input" {  } { { "modulos/modulo_input.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909340249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/modulo_branch.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/modulo_branch.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_branch " "Found entity 1: modulo_branch" {  } { { "modulos/modulo_branch.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_branch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909340249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340249 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "modulos/modulo_mapper_md.v " "Can't analyze file -- file modulos/modulo_mapper_md.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1767909340249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/lcdlab3.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/lcdlab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcdlab3 " "Found entity 1: lcdlab3" {  } { { "modulos/lcdlab3.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/lcdlab3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909340264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/display_lcd.v 2 2 " "Found 2 design units, including 2 entities, in source file modulos/display_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_lcd " "Found entity 1: display_lcd" {  } { { "modulos/display_lcd.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/display_lcd.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909340264 ""} { "Info" "ISGN_ENTITY_NAME" "2 LCD_display_string " "Found entity 2: LCD_display_string" {  } { { "modulos/display_lcd.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/display_lcd.v" 301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909340264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/display_7segmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/display_7segmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_7segmentos " "Found entity 1: display_7segmentos" {  } { { "modulos/display_7segmentos.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/display_7segmentos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909340280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/debounce.v 3 3 " "Found 3 design units, including 3 entities, in source file modulos/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "modulos/debounce.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909340280 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_div " "Found entity 2: clock_div" {  } { { "modulos/debounce.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/debounce.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909340280 ""} { "Info" "ISGN_ENTITY_NAME" "3 my_dff " "Found entity 3: my_dff" {  } { { "modulos/debounce.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/debounce.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909340280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/bne_or_beq.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/bne_or_beq.v" { { "Info" "ISGN_ENTITY_NAME" "1 bne_or_beq " "Found entity 1: bne_or_beq" {  } { { "modulos/bne_or_beq.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/bne_or_beq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909340280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "modulos/bcd.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909340296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/banco_registradores.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/banco_registradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 banco_registradores " "Found entity 1: banco_registradores" {  } { { "modulos/banco_registradores.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/banco_registradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909340296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/modulo_pc_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/modulo_pc_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_pc_v2 " "Found entity 1: modulo_pc_v2" {  } { { "modulos/modulo_pc_v2.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_pc_v2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909340296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/modulo_output_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/modulo_output_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_output_v2 " "Found entity 1: modulo_output_v2" {  } { { "modulos/modulo_output_v2.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output_v2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909340311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340311 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "modulos/unidade_processamento_v2.v " "Can't analyze file -- file modulos/unidade_processamento_v2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1767909340311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GPIO_0 tela_lcd.v(88) " "Verilog HDL Implicit Net warning at tela_lcd.v(88): created implicit net for \"GPIO_0\"" {  } { { "modulos/tela_lcd.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/tela_lcd.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909340311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GPIO_1 tela_lcd.v(89) " "Verilog HDL Implicit Net warning at tela_lcd.v(89): created implicit net for \"GPIO_1\"" {  } { { "modulos/tela_lcd.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/tela_lcd.v" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909340311 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "unidade_processamento " "Elaborating entity \"unidade_processamento\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1767909340712 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 unidade_processamento.v(169) " "Verilog HDL assignment warning at unidade_processamento.v(169): truncated value with size 32 to match size of target (13)" {  } { { "modulos/unidade_processamento.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767909340734 "|unidade_processamento"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 unidade_processamento.v(182) " "Verilog HDL assignment warning at unidade_processamento.v(182): truncated value with size 32 to match size of target (13)" {  } { { "modulos/unidade_processamento.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767909340734 "|unidade_processamento"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_output_v2 modulo_output_v2:exit " "Elaborating entity \"modulo_output_v2\" for hierarchy \"modulo_output_v2:exit\"" {  } { { "modulos/unidade_processamento.v" "exit" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909340866 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 modulo_output_v2.v(61) " "Verilog HDL assignment warning at modulo_output_v2.v(61): truncated value with size 32 to match size of target (4)" {  } { { "modulos/modulo_output_v2.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output_v2.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767909340866 "|unidade_processamento|modulo_output_v2:exit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 modulo_output_v2.v(62) " "Verilog HDL assignment warning at modulo_output_v2.v(62): truncated value with size 32 to match size of target (4)" {  } { { "modulos/modulo_output_v2.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output_v2.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767909340866 "|unidade_processamento|modulo_output_v2:exit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 modulo_output_v2.v(70) " "Verilog HDL assignment warning at modulo_output_v2.v(70): truncated value with size 32 to match size of target (4)" {  } { { "modulos/modulo_output_v2.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output_v2.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767909340866 "|unidade_processamento|modulo_output_v2:exit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 modulo_output_v2.v(71) " "Verilog HDL assignment warning at modulo_output_v2.v(71): truncated value with size 32 to match size of target (4)" {  } { { "modulos/modulo_output_v2.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output_v2.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767909340866 "|unidade_processamento|modulo_output_v2:exit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 modulo_output_v2.v(72) " "Verilog HDL assignment warning at modulo_output_v2.v(72): truncated value with size 32 to match size of target (4)" {  } { { "modulos/modulo_output_v2.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output_v2.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767909340866 "|unidade_processamento|modulo_output_v2:exit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 modulo_output_v2.v(73) " "Verilog HDL assignment warning at modulo_output_v2.v(73): truncated value with size 32 to match size of target (4)" {  } { { "modulos/modulo_output_v2.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output_v2.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767909340866 "|unidade_processamento|modulo_output_v2:exit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 modulo_output_v2.v(79) " "Verilog HDL assignment warning at modulo_output_v2.v(79): truncated value with size 32 to match size of target (4)" {  } { { "modulos/modulo_output_v2.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output_v2.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767909340866 "|unidade_processamento|modulo_output_v2:exit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 modulo_output_v2.v(80) " "Verilog HDL assignment warning at modulo_output_v2.v(80): truncated value with size 32 to match size of target (4)" {  } { { "modulos/modulo_output_v2.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output_v2.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767909340866 "|unidade_processamento|modulo_output_v2:exit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_7segmentos modulo_output_v2:exit\|display_7segmentos:bcd_1 " "Elaborating entity \"display_7segmentos\" for hierarchy \"modulo_output_v2:exit\|display_7segmentos:bcd_1\"" {  } { { "modulos/modulo_output_v2.v" "bcd_1" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output_v2.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909340897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_input modulo_input:enter " "Elaborating entity \"modulo_input\" for hierarchy \"modulo_input:enter\"" {  } { { "modulos/unidade_processamento.v" "enter" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909340966 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 modulo_input.v(37) " "Verilog HDL assignment warning at modulo_input.v(37): truncated value with size 32 to match size of target (4)" {  } { { "modulos/modulo_input.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_input.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767909340966 "|unidade_processamento|modulo_input:enter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 modulo_input.v(45) " "Verilog HDL assignment warning at modulo_input.v(45): truncated value with size 32 to match size of target (4)" {  } { { "modulos/modulo_input.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_input.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767909340966 "|unidade_processamento|modulo_input:enter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 modulo_input.v(59) " "Verilog HDL assignment warning at modulo_input.v(59): truncated value with size 32 to match size of target (26)" {  } { { "modulos/modulo_input.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_input.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767909340966 "|unidade_processamento|modulo_input:enter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 modulo_input.v(70) " "Verilog HDL assignment warning at modulo_input.v(70): truncated value with size 32 to match size of target (26)" {  } { { "modulos/modulo_input.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_input.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767909340966 "|unidade_processamento|modulo_input:enter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 modulo_input.v(82) " "Verilog HDL assignment warning at modulo_input.v(82): truncated value with size 32 to match size of target (26)" {  } { { "modulos/modulo_input.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_input.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767909340966 "|unidade_processamento|modulo_input:enter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resultado modulo_input.v(90) " "Verilog HDL Always Construct warning at modulo_input.v(90): inferring latch(es) for variable \"resultado\", which holds its previous value in one or more paths through the always construct" {  } { { "modulos/modulo_input.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_input.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1767909340966 "|unidade_processamento|modulo_input:enter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[0\] modulo_input.v(90) " "Inferred latch for \"resultado\[0\]\" at modulo_input.v(90)" {  } { { "modulos/modulo_input.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_input.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340982 "|unidade_processamento|modulo_input:enter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[1\] modulo_input.v(90) " "Inferred latch for \"resultado\[1\]\" at modulo_input.v(90)" {  } { { "modulos/modulo_input.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_input.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340982 "|unidade_processamento|modulo_input:enter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[2\] modulo_input.v(90) " "Inferred latch for \"resultado\[2\]\" at modulo_input.v(90)" {  } { { "modulos/modulo_input.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_input.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340982 "|unidade_processamento|modulo_input:enter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[3\] modulo_input.v(90) " "Inferred latch for \"resultado\[3\]\" at modulo_input.v(90)" {  } { { "modulos/modulo_input.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_input.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340982 "|unidade_processamento|modulo_input:enter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[4\] modulo_input.v(90) " "Inferred latch for \"resultado\[4\]\" at modulo_input.v(90)" {  } { { "modulos/modulo_input.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_input.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340982 "|unidade_processamento|modulo_input:enter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[5\] modulo_input.v(90) " "Inferred latch for \"resultado\[5\]\" at modulo_input.v(90)" {  } { { "modulos/modulo_input.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_input.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340982 "|unidade_processamento|modulo_input:enter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[6\] modulo_input.v(90) " "Inferred latch for \"resultado\[6\]\" at modulo_input.v(90)" {  } { { "modulos/modulo_input.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_input.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340982 "|unidade_processamento|modulo_input:enter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[7\] modulo_input.v(90) " "Inferred latch for \"resultado\[7\]\" at modulo_input.v(90)" {  } { { "modulos/modulo_input.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_input.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340982 "|unidade_processamento|modulo_input:enter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[8\] modulo_input.v(90) " "Inferred latch for \"resultado\[8\]\" at modulo_input.v(90)" {  } { { "modulos/modulo_input.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_input.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340982 "|unidade_processamento|modulo_input:enter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[9\] modulo_input.v(90) " "Inferred latch for \"resultado\[9\]\" at modulo_input.v(90)" {  } { { "modulos/modulo_input.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_input.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340982 "|unidade_processamento|modulo_input:enter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[10\] modulo_input.v(90) " "Inferred latch for \"resultado\[10\]\" at modulo_input.v(90)" {  } { { "modulos/modulo_input.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_input.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340982 "|unidade_processamento|modulo_input:enter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[11\] modulo_input.v(90) " "Inferred latch for \"resultado\[11\]\" at modulo_input.v(90)" {  } { { "modulos/modulo_input.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_input.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340982 "|unidade_processamento|modulo_input:enter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[12\] modulo_input.v(90) " "Inferred latch for \"resultado\[12\]\" at modulo_input.v(90)" {  } { { "modulos/modulo_input.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_input.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340982 "|unidade_processamento|modulo_input:enter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[13\] modulo_input.v(90) " "Inferred latch for \"resultado\[13\]\" at modulo_input.v(90)" {  } { { "modulos/modulo_input.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_input.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909340982 "|unidade_processamento|modulo_input:enter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_controle unidade_controle:uc " "Elaborating entity \"unidade_controle\" for hierarchy \"unidade_controle:uc\"" {  } { { "modulos/unidade_processamento.v" "uc" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909340997 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_mem_read unidade_controle.v(34) " "Verilog HDL or VHDL warning at unidade_controle.v(34): object \"reg_mem_read\" assigned a value but never read" {  } { { "modulos/unidade_controle.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_controle.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767909340997 "|unidade_processamento|unidade_controle:uc"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "unidade_controle.v(84) " "Verilog HDL Case Statement warning at unidade_controle.v(84): incomplete case statement has no default case item" {  } { { "modulos/unidade_controle.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_controle.v" 84 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1767909340997 "|unidade_processamento|unidade_controle:uc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_controle_ula unidade_controle_ula:ucula " "Elaborating entity \"unidade_controle_ula\" for hierarchy \"unidade_controle_ula:ucula\"" {  } { { "modulos/unidade_processamento.v" "ucula" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909341035 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "unidade_controle_ULA.v(34) " "Verilog HDL Case Statement warning at unidade_controle_ULA.v(34): incomplete case statement has no default case item" {  } { { "modulos/unidade_controle_ULA.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_controle_ULA.v" 34 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1767909341066 "|unidade_processamento|unidade_controle_ula:ucula"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "unidade_controle_ULA.v(24) " "Verilog HDL Case Statement warning at unidade_controle_ULA.v(24): incomplete case statement has no default case item" {  } { { "modulos/unidade_controle_ULA.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_controle_ULA.v" 24 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1767909341066 "|unidade_processamento|unidade_controle_ula:ucula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_registradores banco_registradores:br " "Elaborating entity \"banco_registradores\" for hierarchy \"banco_registradores:br\"" {  } { { "modulos/unidade_processamento.v" "br" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909341066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_ula modulo_ula:ula " "Elaborating entity \"modulo_ula\" for hierarchy \"modulo_ula:ula\"" {  } { { "modulos/unidade_processamento.v" "ula" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909341336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_mem_dados modulo_mem_dados:ram_dados " "Elaborating entity \"modulo_mem_dados\" for hierarchy \"modulo_mem_dados:ram_dados\"" {  } { { "modulos/unidade_processamento.v" "ram_dados" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909341383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex_memtoreg multiplex_memtoreg:mult_mrm " "Elaborating entity \"multiplex_memtoreg\" for hierarchy \"multiplex_memtoreg:mult_mrm\"" {  } { { "modulos/unidade_processamento.v" "mult_mrm" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909341699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex_ALUSrc multiplex_ALUSrc:mas " "Elaborating entity \"multiplex_ALUSrc\" for hierarchy \"multiplex_ALUSrc:mas\"" {  } { { "modulos/unidade_processamento.v" "mas" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909341746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex_regdst multiplex_regdst:mrd " "Elaborating entity \"multiplex_regdst\" for hierarchy \"multiplex_regdst:mrd\"" {  } { { "modulos/unidade_processamento.v" "mrd" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909341792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_pc_v2 modulo_pc_v2:pc " "Elaborating entity \"modulo_pc_v2\" for hierarchy \"modulo_pc_v2:pc\"" {  } { { "modulos/unidade_processamento.v" "pc" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909341830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_mem_instrucoes modulo_mem_instrucoes:rom " "Elaborating entity \"modulo_mem_instrucoes\" for hierarchy \"modulo_mem_instrucoes:rom\"" {  } { { "modulos/unidade_processamento.v" "rom" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909341861 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4000 0 8191 modulo_mem_instrucoes.v(21) " "Verilog HDL warning at modulo_mem_instrucoes.v(21): number of words (4000) in memory file does not match the number of elements in the address range \[0:8191\]" {  } { { "modulos/modulo_mem_instrucoes.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_mem_instrucoes.v" 21 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1767909341999 "|unidade_processamento|modulo_mem_instrucoes:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 modulo_mem_instrucoes.v(16) " "Net \"rom.data_a\" at modulo_mem_instrucoes.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "modulos/modulo_mem_instrucoes.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_mem_instrucoes.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767909350150 "|unidade_processamento|modulo_mem_instrucoes:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 modulo_mem_instrucoes.v(16) " "Net \"rom.waddr_a\" at modulo_mem_instrucoes.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "modulos/modulo_mem_instrucoes.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_mem_instrucoes.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767909350150 "|unidade_processamento|modulo_mem_instrucoes:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 modulo_mem_instrucoes.v(16) " "Net \"rom.we_a\" at modulo_mem_instrucoes.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "modulos/modulo_mem_instrucoes.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_mem_instrucoes.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1767909350150 "|unidade_processamento|modulo_mem_instrucoes:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_branch modulo_branch:branch " "Elaborating entity \"modulo_branch\" for hierarchy \"modulo_branch:branch\"" {  } { { "modulos/unidade_processamento.v" "branch" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909350182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_jump modulo_jump:jump " "Elaborating entity \"modulo_jump\" for hierarchy \"modulo_jump:jump\"" {  } { { "modulos/unidade_processamento.v" "jump" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909350188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex_jump multiplex_jump:mj " "Elaborating entity \"multiplex_jump\" for hierarchy \"multiplex_jump:mj\"" {  } { { "modulos/unidade_processamento.v" "mj" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909350220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bne_or_beq bne_or_beq:bob " "Elaborating entity \"bne_or_beq\" for hierarchy \"bne_or_beq:bob\"" {  } { { "modulos/unidade_processamento.v" "bob" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909350251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex_entrada multiplex_entrada:mentr " "Elaborating entity \"multiplex_entrada\" for hierarchy \"multiplex_entrada:mentr\"" {  } { { "modulos/unidade_processamento.v" "mentr" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909350288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex_saida multiplex_saida:msaid " "Elaborating entity \"multiplex_saida\" for hierarchy \"multiplex_saida:msaid\"" {  } { { "modulos/unidade_processamento.v" "msaid" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909350335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex_destino multiplex_destino:mdest " "Elaborating entity \"multiplex_destino\" for hierarchy \"multiplex_destino:mdest\"" {  } { { "modulos/unidade_processamento.v" "mdest" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909350367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex_jal multiplex_jal:mjal " "Elaborating entity \"multiplex_jal\" for hierarchy \"multiplex_jal:mjal\"" {  } { { "modulos/unidade_processamento.v" "mjal" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909350405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex_jr multiplex_jr:mjr " "Elaborating entity \"multiplex_jr\" for hierarchy \"multiplex_jr:mjr\"" {  } { { "modulos/unidade_processamento.v" "mjr" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909350436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_offset_base modulo_offset_base:offset_base_module " "Elaborating entity \"modulo_offset_base\" for hierarchy \"modulo_offset_base:offset_base_module\"" {  } { { "modulos/unidade_processamento.v" "offset_base_module" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909350467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplex_pc multiplex_pc:mpc " "Elaborating entity \"multiplex_pc\" for hierarchy \"multiplex_pc:mpc\"" {  } { { "modulos/unidade_processamento.v" "mpc" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909350505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tela_lcd tela_lcd:tlcd " "Elaborating entity \"tela_lcd\" for hierarchy \"tela_lcd:tlcd\"" {  } { { "modulos/unidade_processamento.v" "tlcd" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909350536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd tela_lcd:tlcd\|bcd:bcd_1 " "Elaborating entity \"bcd\" for hierarchy \"tela_lcd:tlcd\|bcd:bcd_1\"" {  } { { "modulos/tela_lcd.v" "bcd_1" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/tela_lcd.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909350583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdlab3 tela_lcd:tlcd\|lcdlab3:lcd " "Elaborating entity \"lcdlab3\" for hierarchy \"tela_lcd:tlcd\|lcdlab3:lcd\"" {  } { { "modulos/tela_lcd.v" "lcd" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/tela_lcd.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909350626 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RST lcdlab3.v(29) " "Verilog HDL or VHDL warning at lcdlab3.v(29): object \"RST\" assigned a value but never read" {  } { { "modulos/lcdlab3.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/lcdlab3.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1767909350657 "|unidade_processamento|tela_lcd:tlcd|lcdlab3:lcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_Delay tela_lcd:tlcd\|lcdlab3:lcd\|reset_Delay:r0 " "Elaborating entity \"reset_Delay\" for hierarchy \"tela_lcd:tlcd\|lcdlab3:lcd\|reset_Delay:r0\"" {  } { { "modulos/lcdlab3.v" "r0" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/lcdlab3.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909350657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_lcd tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1 " "Elaborating entity \"display_lcd\" for hierarchy \"tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\"" {  } { { "modulos/lcdlab3.v" "u1" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/lcdlab3.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909350706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_display_string tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|LCD_display_string:u1 " "Elaborating entity \"LCD_display_string\" for hierarchy \"tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|LCD_display_string:u1\"" {  } { { "modulos/display_lcd.v" "u1" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/display_lcd.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909350737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_interrupcao modulo_interrupcao:inter " "Elaborating entity \"modulo_interrupcao\" for hierarchy \"modulo_interrupcao:inter\"" {  } { { "modulos/unidade_processamento.v" "inter" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909350784 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[31\] " "Net \"endereco_do_jump\[31\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[31\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[30\] " "Net \"endereco_do_jump\[30\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[30\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[29\] " "Net \"endereco_do_jump\[29\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[29\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[28\] " "Net \"endereco_do_jump\[28\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[28\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[27\] " "Net \"endereco_do_jump\[27\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[27\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[26\] " "Net \"endereco_do_jump\[26\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[26\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[25\] " "Net \"endereco_do_jump\[25\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[25\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[24\] " "Net \"endereco_do_jump\[24\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[24\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[23\] " "Net \"endereco_do_jump\[23\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[23\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[22\] " "Net \"endereco_do_jump\[22\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[22\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[21\] " "Net \"endereco_do_jump\[21\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[21\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[20\] " "Net \"endereco_do_jump\[20\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[20\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[19\] " "Net \"endereco_do_jump\[19\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[19\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[18\] " "Net \"endereco_do_jump\[18\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[18\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[17\] " "Net \"endereco_do_jump\[17\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[17\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[16\] " "Net \"endereco_do_jump\[16\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[16\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[15\] " "Net \"endereco_do_jump\[15\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[15\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[14\] " "Net \"endereco_do_jump\[14\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[14\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[13\] " "Net \"endereco_do_jump\[13\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[13\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1767909351091 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[31\] " "Net \"endereco_do_jump\[31\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[31\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[30\] " "Net \"endereco_do_jump\[30\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[30\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[29\] " "Net \"endereco_do_jump\[29\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[29\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[28\] " "Net \"endereco_do_jump\[28\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[28\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[27\] " "Net \"endereco_do_jump\[27\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[27\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[26\] " "Net \"endereco_do_jump\[26\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[26\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[25\] " "Net \"endereco_do_jump\[25\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[25\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[24\] " "Net \"endereco_do_jump\[24\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[24\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[23\] " "Net \"endereco_do_jump\[23\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[23\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[22\] " "Net \"endereco_do_jump\[22\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[22\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[21\] " "Net \"endereco_do_jump\[21\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[21\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[20\] " "Net \"endereco_do_jump\[20\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[20\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[19\] " "Net \"endereco_do_jump\[19\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[19\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[18\] " "Net \"endereco_do_jump\[18\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[18\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[17\] " "Net \"endereco_do_jump\[17\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[17\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[16\] " "Net \"endereco_do_jump\[16\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[16\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[15\] " "Net \"endereco_do_jump\[15\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[15\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[14\] " "Net \"endereco_do_jump\[14\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[14\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[13\] " "Net \"endereco_do_jump\[13\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[13\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1767909351091 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[31\] " "Net \"endereco_do_jump\[31\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[31\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[30\] " "Net \"endereco_do_jump\[30\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[30\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[29\] " "Net \"endereco_do_jump\[29\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[29\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[28\] " "Net \"endereco_do_jump\[28\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[28\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[27\] " "Net \"endereco_do_jump\[27\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[27\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[26\] " "Net \"endereco_do_jump\[26\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[26\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[25\] " "Net \"endereco_do_jump\[25\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[25\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[24\] " "Net \"endereco_do_jump\[24\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[24\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[23\] " "Net \"endereco_do_jump\[23\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[23\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[22\] " "Net \"endereco_do_jump\[22\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[22\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[21\] " "Net \"endereco_do_jump\[21\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[21\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[20\] " "Net \"endereco_do_jump\[20\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[20\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[19\] " "Net \"endereco_do_jump\[19\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[19\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[18\] " "Net \"endereco_do_jump\[18\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[18\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[17\] " "Net \"endereco_do_jump\[17\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[17\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[16\] " "Net \"endereco_do_jump\[16\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[16\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[15\] " "Net \"endereco_do_jump\[15\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[15\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[14\] " "Net \"endereco_do_jump\[14\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[14\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[13\] " "Net \"endereco_do_jump\[13\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[13\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1767909351091 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[31\] " "Net \"endereco_do_jump\[31\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[31\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[30\] " "Net \"endereco_do_jump\[30\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[30\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[29\] " "Net \"endereco_do_jump\[29\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[29\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[28\] " "Net \"endereco_do_jump\[28\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[28\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[27\] " "Net \"endereco_do_jump\[27\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[27\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[26\] " "Net \"endereco_do_jump\[26\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[26\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[25\] " "Net \"endereco_do_jump\[25\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[25\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[24\] " "Net \"endereco_do_jump\[24\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[24\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[23\] " "Net \"endereco_do_jump\[23\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[23\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[22\] " "Net \"endereco_do_jump\[22\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[22\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[21\] " "Net \"endereco_do_jump\[21\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[21\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[20\] " "Net \"endereco_do_jump\[20\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[20\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[19\] " "Net \"endereco_do_jump\[19\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[19\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[18\] " "Net \"endereco_do_jump\[18\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[18\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[17\] " "Net \"endereco_do_jump\[17\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[17\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[16\] " "Net \"endereco_do_jump\[16\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[16\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[15\] " "Net \"endereco_do_jump\[15\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[15\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[14\] " "Net \"endereco_do_jump\[14\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[14\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[13\] " "Net \"endereco_do_jump\[13\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[13\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1767909351091 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[31\] " "Net \"endereco_do_jump\[31\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[31\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[30\] " "Net \"endereco_do_jump\[30\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[30\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[29\] " "Net \"endereco_do_jump\[29\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[29\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[28\] " "Net \"endereco_do_jump\[28\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[28\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[27\] " "Net \"endereco_do_jump\[27\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[27\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[26\] " "Net \"endereco_do_jump\[26\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[26\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[25\] " "Net \"endereco_do_jump\[25\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[25\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[24\] " "Net \"endereco_do_jump\[24\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[24\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[23\] " "Net \"endereco_do_jump\[23\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[23\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[22\] " "Net \"endereco_do_jump\[22\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[22\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[21\] " "Net \"endereco_do_jump\[21\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[21\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[20\] " "Net \"endereco_do_jump\[20\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[20\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[19\] " "Net \"endereco_do_jump\[19\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[19\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[18\] " "Net \"endereco_do_jump\[18\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[18\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[17\] " "Net \"endereco_do_jump\[17\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[17\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[16\] " "Net \"endereco_do_jump\[16\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[16\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[15\] " "Net \"endereco_do_jump\[15\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[15\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[14\] " "Net \"endereco_do_jump\[14\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[14\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[13\] " "Net \"endereco_do_jump\[13\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[13\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1767909351091 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[31\] " "Net \"endereco_do_jump\[31\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[31\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[30\] " "Net \"endereco_do_jump\[30\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[30\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[29\] " "Net \"endereco_do_jump\[29\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[29\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[28\] " "Net \"endereco_do_jump\[28\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[28\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[27\] " "Net \"endereco_do_jump\[27\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[27\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[26\] " "Net \"endereco_do_jump\[26\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[26\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[25\] " "Net \"endereco_do_jump\[25\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[25\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[24\] " "Net \"endereco_do_jump\[24\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[24\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[23\] " "Net \"endereco_do_jump\[23\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[23\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[22\] " "Net \"endereco_do_jump\[22\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[22\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[21\] " "Net \"endereco_do_jump\[21\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[21\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[20\] " "Net \"endereco_do_jump\[20\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[20\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[19\] " "Net \"endereco_do_jump\[19\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[19\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[18\] " "Net \"endereco_do_jump\[18\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[18\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[17\] " "Net \"endereco_do_jump\[17\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[17\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[16\] " "Net \"endereco_do_jump\[16\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[16\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[15\] " "Net \"endereco_do_jump\[15\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[15\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[14\] " "Net \"endereco_do_jump\[14\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[14\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[13\] " "Net \"endereco_do_jump\[13\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[13\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351091 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1767909351091 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[31\] " "Net \"endereco_do_jump\[31\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[31\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[30\] " "Net \"endereco_do_jump\[30\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[30\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[29\] " "Net \"endereco_do_jump\[29\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[29\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[28\] " "Net \"endereco_do_jump\[28\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[28\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[27\] " "Net \"endereco_do_jump\[27\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[27\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[26\] " "Net \"endereco_do_jump\[26\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[26\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[25\] " "Net \"endereco_do_jump\[25\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[25\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[24\] " "Net \"endereco_do_jump\[24\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[24\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[23\] " "Net \"endereco_do_jump\[23\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[23\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[22\] " "Net \"endereco_do_jump\[22\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[22\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[21\] " "Net \"endereco_do_jump\[21\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[21\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[20\] " "Net \"endereco_do_jump\[20\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[20\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[19\] " "Net \"endereco_do_jump\[19\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[19\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[18\] " "Net \"endereco_do_jump\[18\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[18\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[17\] " "Net \"endereco_do_jump\[17\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[17\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[16\] " "Net \"endereco_do_jump\[16\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[16\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[15\] " "Net \"endereco_do_jump\[15\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[15\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[14\] " "Net \"endereco_do_jump\[14\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[14\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[13\] " "Net \"endereco_do_jump\[13\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[13\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1767909351106 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[31\] " "Net \"endereco_do_jump\[31\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[31\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[30\] " "Net \"endereco_do_jump\[30\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[30\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[29\] " "Net \"endereco_do_jump\[29\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[29\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[28\] " "Net \"endereco_do_jump\[28\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[28\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[27\] " "Net \"endereco_do_jump\[27\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[27\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[26\] " "Net \"endereco_do_jump\[26\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[26\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[25\] " "Net \"endereco_do_jump\[25\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[25\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[24\] " "Net \"endereco_do_jump\[24\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[24\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[23\] " "Net \"endereco_do_jump\[23\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[23\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[22\] " "Net \"endereco_do_jump\[22\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[22\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[21\] " "Net \"endereco_do_jump\[21\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[21\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[20\] " "Net \"endereco_do_jump\[20\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[20\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[19\] " "Net \"endereco_do_jump\[19\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[19\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[18\] " "Net \"endereco_do_jump\[18\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[18\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[17\] " "Net \"endereco_do_jump\[17\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[17\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[16\] " "Net \"endereco_do_jump\[16\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[16\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[15\] " "Net \"endereco_do_jump\[15\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[15\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[14\] " "Net \"endereco_do_jump\[14\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[14\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[13\] " "Net \"endereco_do_jump\[13\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[13\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1767909351106 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[31\] " "Net \"endereco_do_jump\[31\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[31\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[30\] " "Net \"endereco_do_jump\[30\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[30\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[29\] " "Net \"endereco_do_jump\[29\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[29\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[28\] " "Net \"endereco_do_jump\[28\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[28\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[27\] " "Net \"endereco_do_jump\[27\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[27\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[26\] " "Net \"endereco_do_jump\[26\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[26\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[25\] " "Net \"endereco_do_jump\[25\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[25\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[24\] " "Net \"endereco_do_jump\[24\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[24\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[23\] " "Net \"endereco_do_jump\[23\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[23\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[22\] " "Net \"endereco_do_jump\[22\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[22\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[21\] " "Net \"endereco_do_jump\[21\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[21\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[20\] " "Net \"endereco_do_jump\[20\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[20\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[19\] " "Net \"endereco_do_jump\[19\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[19\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[18\] " "Net \"endereco_do_jump\[18\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[18\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[17\] " "Net \"endereco_do_jump\[17\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[17\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[16\] " "Net \"endereco_do_jump\[16\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[16\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[15\] " "Net \"endereco_do_jump\[15\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[15\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[14\] " "Net \"endereco_do_jump\[14\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[14\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[13\] " "Net \"endereco_do_jump\[13\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[13\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1767909351106 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[31\] " "Net \"endereco_do_jump\[31\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[31\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[30\] " "Net \"endereco_do_jump\[30\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[30\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[29\] " "Net \"endereco_do_jump\[29\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[29\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[28\] " "Net \"endereco_do_jump\[28\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[28\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[27\] " "Net \"endereco_do_jump\[27\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[27\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[26\] " "Net \"endereco_do_jump\[26\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[26\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[25\] " "Net \"endereco_do_jump\[25\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[25\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[24\] " "Net \"endereco_do_jump\[24\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[24\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[23\] " "Net \"endereco_do_jump\[23\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[23\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[22\] " "Net \"endereco_do_jump\[22\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[22\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[21\] " "Net \"endereco_do_jump\[21\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[21\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[20\] " "Net \"endereco_do_jump\[20\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[20\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[19\] " "Net \"endereco_do_jump\[19\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[19\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[18\] " "Net \"endereco_do_jump\[18\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[18\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[17\] " "Net \"endereco_do_jump\[17\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[17\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[16\] " "Net \"endereco_do_jump\[16\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[16\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[15\] " "Net \"endereco_do_jump\[15\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[15\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[14\] " "Net \"endereco_do_jump\[14\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[14\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[13\] " "Net \"endereco_do_jump\[13\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[13\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1767909351106 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[31\] " "Net \"endereco_do_jump\[31\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[31\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[30\] " "Net \"endereco_do_jump\[30\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[30\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[29\] " "Net \"endereco_do_jump\[29\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[29\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[28\] " "Net \"endereco_do_jump\[28\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[28\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[27\] " "Net \"endereco_do_jump\[27\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[27\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[26\] " "Net \"endereco_do_jump\[26\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[26\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[25\] " "Net \"endereco_do_jump\[25\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[25\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[24\] " "Net \"endereco_do_jump\[24\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[24\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[23\] " "Net \"endereco_do_jump\[23\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[23\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[22\] " "Net \"endereco_do_jump\[22\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[22\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[21\] " "Net \"endereco_do_jump\[21\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[21\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[20\] " "Net \"endereco_do_jump\[20\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[20\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[19\] " "Net \"endereco_do_jump\[19\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[19\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[18\] " "Net \"endereco_do_jump\[18\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[18\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[17\] " "Net \"endereco_do_jump\[17\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[17\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[16\] " "Net \"endereco_do_jump\[16\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[16\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[15\] " "Net \"endereco_do_jump\[15\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[15\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[14\] " "Net \"endereco_do_jump\[14\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[14\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[13\] " "Net \"endereco_do_jump\[13\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[13\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351106 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1767909351106 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[31\] " "Net \"endereco_do_jump\[31\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[31\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[30\] " "Net \"endereco_do_jump\[30\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[30\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[29\] " "Net \"endereco_do_jump\[29\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[29\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[28\] " "Net \"endereco_do_jump\[28\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[28\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[27\] " "Net \"endereco_do_jump\[27\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[27\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[26\] " "Net \"endereco_do_jump\[26\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[26\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[25\] " "Net \"endereco_do_jump\[25\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[25\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[24\] " "Net \"endereco_do_jump\[24\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[24\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[23\] " "Net \"endereco_do_jump\[23\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[23\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[22\] " "Net \"endereco_do_jump\[22\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[22\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[21\] " "Net \"endereco_do_jump\[21\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[21\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[20\] " "Net \"endereco_do_jump\[20\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[20\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[19\] " "Net \"endereco_do_jump\[19\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[19\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[18\] " "Net \"endereco_do_jump\[18\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[18\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[17\] " "Net \"endereco_do_jump\[17\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[17\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[16\] " "Net \"endereco_do_jump\[16\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[16\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[15\] " "Net \"endereco_do_jump\[15\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[15\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[14\] " "Net \"endereco_do_jump\[14\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[14\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[13\] " "Net \"endereco_do_jump\[13\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[13\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1767909351122 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[31\] " "Net \"endereco_do_jump\[31\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[31\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[30\] " "Net \"endereco_do_jump\[30\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[30\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[29\] " "Net \"endereco_do_jump\[29\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[29\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[28\] " "Net \"endereco_do_jump\[28\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[28\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[27\] " "Net \"endereco_do_jump\[27\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[27\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[26\] " "Net \"endereco_do_jump\[26\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[26\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[25\] " "Net \"endereco_do_jump\[25\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[25\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[24\] " "Net \"endereco_do_jump\[24\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[24\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[23\] " "Net \"endereco_do_jump\[23\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[23\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[22\] " "Net \"endereco_do_jump\[22\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[22\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[21\] " "Net \"endereco_do_jump\[21\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[21\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[20\] " "Net \"endereco_do_jump\[20\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[20\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[19\] " "Net \"endereco_do_jump\[19\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[19\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[18\] " "Net \"endereco_do_jump\[18\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[18\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[17\] " "Net \"endereco_do_jump\[17\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[17\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[16\] " "Net \"endereco_do_jump\[16\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[16\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[15\] " "Net \"endereco_do_jump\[15\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[15\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[14\] " "Net \"endereco_do_jump\[14\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[14\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[13\] " "Net \"endereco_do_jump\[13\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[13\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1767909351122 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[31\] " "Net \"endereco_do_jump\[31\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[31\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[30\] " "Net \"endereco_do_jump\[30\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[30\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[29\] " "Net \"endereco_do_jump\[29\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[29\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[28\] " "Net \"endereco_do_jump\[28\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[28\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[27\] " "Net \"endereco_do_jump\[27\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[27\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[26\] " "Net \"endereco_do_jump\[26\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[26\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[25\] " "Net \"endereco_do_jump\[25\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[25\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[24\] " "Net \"endereco_do_jump\[24\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[24\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[23\] " "Net \"endereco_do_jump\[23\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[23\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[22\] " "Net \"endereco_do_jump\[22\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[22\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[21\] " "Net \"endereco_do_jump\[21\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[21\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[20\] " "Net \"endereco_do_jump\[20\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[20\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[19\] " "Net \"endereco_do_jump\[19\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[19\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[18\] " "Net \"endereco_do_jump\[18\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[18\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[17\] " "Net \"endereco_do_jump\[17\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[17\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[16\] " "Net \"endereco_do_jump\[16\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[16\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[15\] " "Net \"endereco_do_jump\[15\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[15\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[14\] " "Net \"endereco_do_jump\[14\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[14\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "endereco_do_jump\[13\] " "Net \"endereco_do_jump\[13\]\" is missing source, defaulting to GND" {  } { { "modulos/unidade_processamento.v" "endereco_do_jump\[13\]" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 101 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767909351122 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1767909351122 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "modulo_mem_dados:ram_dados\|ram_rtl_0 " "Inferred dual-clock RAM node \"modulo_mem_dados:ram_dados\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1767909353057 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "9 " "Found 9 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|LCD_display_string:u1\|Ram0 " "RAM logic \"tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|LCD_display_string:u1\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "modulos/display_lcd.v" "Ram0" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/display_lcd.v" 359 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1767909353057 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|LCD_display_string:u1\|Ram1 " "RAM logic \"tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|LCD_display_string:u1\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "modulos/display_lcd.v" "Ram1" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/display_lcd.v" 460 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1767909353057 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|LCD_display_string:u1\|Ram2 " "RAM logic \"tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|LCD_display_string:u1\|Ram2\" is uninferred due to inappropriate RAM size" {  } { { "modulos/display_lcd.v" "Ram2" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/display_lcd.v" 491 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1767909353057 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|LCD_display_string:u1\|Ram3 " "RAM logic \"tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|LCD_display_string:u1\|Ram3\" is uninferred due to inappropriate RAM size" {  } { { "modulos/display_lcd.v" "Ram3" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/display_lcd.v" 523 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1767909353057 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|LCD_display_string:u1\|Ram4 " "RAM logic \"tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|LCD_display_string:u1\|Ram4\" is uninferred due to inappropriate RAM size" {  } { { "modulos/display_lcd.v" "Ram4" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/display_lcd.v" 554 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1767909353057 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|LCD_display_string:u1\|Ram5 " "RAM logic \"tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|LCD_display_string:u1\|Ram5\" is uninferred due to inappropriate RAM size" {  } { { "modulos/display_lcd.v" "Ram5" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/display_lcd.v" 594 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1767909353057 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|LCD_display_string:u1\|Ram6 " "RAM logic \"tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|LCD_display_string:u1\|Ram6\" is uninferred due to inappropriate RAM size" {  } { { "modulos/display_lcd.v" "Ram6" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/display_lcd.v" 766 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1767909353057 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|LCD_display_string:u1\|Ram7 " "RAM logic \"tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|LCD_display_string:u1\|Ram7\" is uninferred due to inappropriate RAM size" {  } { { "modulos/display_lcd.v" "Ram7" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/display_lcd.v" 876 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1767909353057 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|LCD_display_string:u1\|Ram8 " "RAM logic \"tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|LCD_display_string:u1\|Ram8\" is uninferred due to inappropriate RAM size" {  } { { "modulos/display_lcd.v" "Ram8" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/display_lcd.v" 1014 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1767909353057 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1767909353057 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Projetos-FPGA/FerM32bIPS/db/Projeto-Processador.ram0_modulo_mem_instrucoes_3393ee91.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Projetos-FPGA/FerM32bIPS/db/Projeto-Processador.ram0_modulo_mem_instrucoes_3393ee91.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1767909353591 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1767909354555 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "modulo_mem_dados:ram_dados\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"modulo_mem_dados:ram_dados\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767909393625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767909393625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767909393625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767909393625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767909393625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767909393625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767909393625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767909393625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767909393625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767909393625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767909393625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767909393625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767909393625 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1767909393625 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1767909393625 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1767909393625 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "15 " "Inferred 15 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modulo_ula:ula\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modulo_ula:ula\|Div0\"" {  } { { "modulos/modulo_ula.v" "Div0" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_ula.v" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767909393627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "modulo_ula:ula\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"modulo_ula:ula\|Mult0\"" {  } { { "modulos/modulo_ula.v" "Mult0" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_ula.v" 40 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767909393627 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modulo_output_v2:exit\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modulo_output_v2:exit\|Mod2\"" {  } { { "modulos/modulo_output_v2.v" "Mod2" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output_v2.v" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767909393627 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modulo_output_v2:exit\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modulo_output_v2:exit\|Mod3\"" {  } { { "modulos/modulo_output_v2.v" "Mod3" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output_v2.v" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767909393627 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modulo_output_v2:exit\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modulo_output_v2:exit\|Div1\"" {  } { { "modulos/modulo_output_v2.v" "Div1" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output_v2.v" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767909393627 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modulo_output_v2:exit\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modulo_output_v2:exit\|Mod4\"" {  } { { "modulos/modulo_output_v2.v" "Mod4" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output_v2.v" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767909393627 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modulo_output_v2:exit\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modulo_output_v2:exit\|Div2\"" {  } { { "modulos/modulo_output_v2.v" "Div2" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output_v2.v" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767909393627 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modulo_output_v2:exit\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modulo_output_v2:exit\|Mod5\"" {  } { { "modulos/modulo_output_v2.v" "Mod5" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output_v2.v" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767909393627 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modulo_output_v2:exit\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modulo_output_v2:exit\|Div3\"" {  } { { "modulos/modulo_output_v2.v" "Div3" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output_v2.v" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767909393627 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modulo_output_v2:exit\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modulo_output_v2:exit\|Mod6\"" {  } { { "modulos/modulo_output_v2.v" "Mod6" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output_v2.v" 79 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767909393627 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modulo_output_v2:exit\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modulo_output_v2:exit\|Mod7\"" {  } { { "modulos/modulo_output_v2.v" "Mod7" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output_v2.v" 80 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767909393627 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modulo_output_v2:exit\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modulo_output_v2:exit\|Div4\"" {  } { { "modulos/modulo_output_v2.v" "Div4" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output_v2.v" 80 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767909393627 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modulo_output_v2:exit\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modulo_output_v2:exit\|Mod0\"" {  } { { "modulos/modulo_output_v2.v" "Mod0" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output_v2.v" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767909393627 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modulo_output_v2:exit\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modulo_output_v2:exit\|Mod1\"" {  } { { "modulos/modulo_output_v2.v" "Mod1" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output_v2.v" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767909393627 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "modulo_output_v2:exit\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"modulo_output_v2:exit\|Div0\"" {  } { { "modulos/modulo_output_v2.v" "Div0" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output_v2.v" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767909393627 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1767909393627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "modulo_mem_dados:ram_dados\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"modulo_mem_dados:ram_dados\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909394354 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "modulo_mem_dados:ram_dados\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"modulo_mem_dados:ram_dados\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909394354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909394354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909394354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909394354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909394354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909394354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909394354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909394354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909394354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909394354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909394354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909394354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909394354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909394354 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767909394354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g9d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g9d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g9d1 " "Found entity 1: altsyncram_g9d1" {  } { { "db/altsyncram_g9d1.tdf" "" { Text "C:/Projetos-FPGA/FerM32bIPS/db/altsyncram_g9d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909394555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909394555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "modulo_ula:ula\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"modulo_ula:ula\|lpm_divide:Div0\"" {  } { { "modulos/modulo_ula.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_ula.v" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909394824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "modulo_ula:ula\|lpm_divide:Div0 " "Instantiated megafunction \"modulo_ula:ula\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909394824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909394824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909394824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909394824 ""}  } { { "modulos/modulo_ula.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_ula.v" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767909394824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "C:/Projetos-FPGA/FerM32bIPS/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909394918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909394918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Projetos-FPGA/FerM32bIPS/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909394987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909394987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Projetos-FPGA/FerM32bIPS/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909395140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909395140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Projetos-FPGA/FerM32bIPS/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909395303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909395303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Projetos-FPGA/FerM32bIPS/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909395418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909395418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "modulo_ula:ula\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"modulo_ula:ula\|lpm_mult:Mult0\"" {  } { { "modulos/modulo_ula.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_ula.v" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909395687 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "modulo_ula:ula\|lpm_mult:Mult0 " "Instantiated megafunction \"modulo_ula:ula\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909395687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909395687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909395687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909395687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909395687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909395687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909395687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909395687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909395687 ""}  } { { "modulos/modulo_ula.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_ula.v" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767909395687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Projetos-FPGA/FerM32bIPS/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909395803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909395803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "modulo_output_v2:exit\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"modulo_output_v2:exit\|lpm_divide:Mod2\"" {  } { { "modulos/modulo_output_v2.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output_v2.v" 70 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909395918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "modulo_output_v2:exit\|lpm_divide:Mod2 " "Instantiated megafunction \"modulo_output_v2:exit\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909395918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909395918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909395918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909395918 ""}  } { { "modulos/modulo_output_v2.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output_v2.v" 70 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767909395918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3bm " "Found entity 1: lpm_divide_3bm" {  } { { "db/lpm_divide_3bm.tdf" "" { Text "C:/Projetos-FPGA/FerM32bIPS/db/lpm_divide_3bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909395987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909395987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Projetos-FPGA/FerM32bIPS/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909396372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909396372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/Projetos-FPGA/FerM32bIPS/db/alt_u_div_47f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909396488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909396488 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "modulo_output_v2:exit\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"modulo_output_v2:exit\|lpm_divide:Mod3\"" {  } { { "modulos/modulo_output_v2.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output_v2.v" 71 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909396572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "modulo_output_v2:exit\|lpm_divide:Mod3 " "Instantiated megafunction \"modulo_output_v2:exit\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909396572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909396572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909396572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909396572 ""}  } { { "modulos/modulo_output_v2.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output_v2.v" 71 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767909396572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6bm " "Found entity 1: lpm_divide_6bm" {  } { { "db/lpm_divide_6bm.tdf" "" { Text "C:/Projetos-FPGA/FerM32bIPS/db/lpm_divide_6bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909396657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909396657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Projetos-FPGA/FerM32bIPS/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909396725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909396725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "C:/Projetos-FPGA/FerM32bIPS/db/alt_u_div_a7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909396841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909396841 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "modulo_output_v2:exit\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"modulo_output_v2:exit\|lpm_divide:Div1\"" {  } { { "modulos/modulo_output_v2.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output_v2.v" 71 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909396941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "modulo_output_v2:exit\|lpm_divide:Div1 " "Instantiated megafunction \"modulo_output_v2:exit\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909396941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909396941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909396941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909396941 ""}  } { { "modulos/modulo_output_v2.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output_v2.v" 71 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767909396941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "C:/Projetos-FPGA/FerM32bIPS/db/lpm_divide_ihm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909397019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909397019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Projetos-FPGA/FerM32bIPS/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909397072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909397072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Projetos-FPGA/FerM32bIPS/db/alt_u_div_84f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909397141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909397141 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "modulo_output_v2:exit\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"modulo_output_v2:exit\|lpm_divide:Mod4\"" {  } { { "modulos/modulo_output_v2.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output_v2.v" 72 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909397257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "modulo_output_v2:exit\|lpm_divide:Mod4 " "Instantiated megafunction \"modulo_output_v2:exit\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909397257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909397257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909397257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909397257 ""}  } { { "modulos/modulo_output_v2.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output_v2.v" 72 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767909397257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gcm " "Found entity 1: lpm_divide_gcm" {  } { { "db/lpm_divide_gcm.tdf" "" { Text "C:/Projetos-FPGA/FerM32bIPS/db/lpm_divide_gcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909397342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909397342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Projetos-FPGA/FerM32bIPS/db/sign_div_unsign_5nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909397388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909397388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u9f " "Found entity 1: alt_u_div_u9f" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "C:/Projetos-FPGA/FerM32bIPS/db/alt_u_div_u9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909397520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909397520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "modulo_output_v2:exit\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"modulo_output_v2:exit\|lpm_divide:Div2\"" {  } { { "modulos/modulo_output_v2.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output_v2.v" 72 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909397620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "modulo_output_v2:exit\|lpm_divide:Div2 " "Instantiated megafunction \"modulo_output_v2:exit\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909397620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909397620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909397620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909397620 ""}  } { { "modulos/modulo_output_v2.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output_v2.v" 72 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767909397620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "C:/Projetos-FPGA/FerM32bIPS/db/lpm_divide_vim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909397689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909397689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Projetos-FPGA/FerM32bIPS/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909397758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909397758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Projetos-FPGA/FerM32bIPS/db/alt_u_div_27f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909397826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909397826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "modulo_output_v2:exit\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"modulo_output_v2:exit\|lpm_divide:Mod5\"" {  } { { "modulos/modulo_output_v2.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output_v2.v" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909397904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "modulo_output_v2:exit\|lpm_divide:Mod5 " "Instantiated megafunction \"modulo_output_v2:exit\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909397904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909397904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909397904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909397904 ""}  } { { "modulos/modulo_output_v2.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output_v2.v" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767909397904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "C:/Projetos-FPGA/FerM32bIPS/db/lpm_divide_kcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909397989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909397989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "C:/Projetos-FPGA/FerM32bIPS/db/sign_div_unsign_anh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909398042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909398042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_7af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_7af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_7af " "Found entity 1: alt_u_div_7af" {  } { { "db/alt_u_div_7af.tdf" "" { Text "C:/Projetos-FPGA/FerM32bIPS/db/alt_u_div_7af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909398174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909398174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "modulo_output_v2:exit\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"modulo_output_v2:exit\|lpm_divide:Div3\"" {  } { { "modulos/modulo_output_v2.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output_v2.v" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909398305 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "modulo_output_v2:exit\|lpm_divide:Div3 " "Instantiated megafunction \"modulo_output_v2:exit\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909398305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909398305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909398305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909398305 ""}  } { { "modulos/modulo_output_v2.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output_v2.v" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767909398305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dkm " "Found entity 1: lpm_divide_dkm" {  } { { "db/lpm_divide_dkm.tdf" "" { Text "C:/Projetos-FPGA/FerM32bIPS/db/lpm_divide_dkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909398374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909398374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "C:/Projetos-FPGA/FerM32bIPS/db/sign_div_unsign_6nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909398427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909398427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_v9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_v9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_v9f " "Found entity 1: alt_u_div_v9f" {  } { { "db/alt_u_div_v9f.tdf" "" { Text "C:/Projetos-FPGA/FerM32bIPS/db/alt_u_div_v9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909398505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909398505 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "modulo_output_v2:exit\|lpm_divide:Mod6 " "Elaborated megafunction instantiation \"modulo_output_v2:exit\|lpm_divide:Mod6\"" {  } { { "modulos/modulo_output_v2.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output_v2.v" 79 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909398606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "modulo_output_v2:exit\|lpm_divide:Mod6 " "Instantiated megafunction \"modulo_output_v2:exit\|lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909398606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909398606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909398606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909398606 ""}  } { { "modulos/modulo_output_v2.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output_v2.v" 79 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767909398606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vam.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vam.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vam " "Found entity 1: lpm_divide_vam" {  } { { "db/lpm_divide_vam.tdf" "" { Text "C:/Projetos-FPGA/FerM32bIPS/db/lpm_divide_vam.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909398675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909398675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/Projetos-FPGA/FerM32bIPS/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909398744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909398744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s6f " "Found entity 1: alt_u_div_s6f" {  } { { "db/alt_u_div_s6f.tdf" "" { Text "C:/Projetos-FPGA/FerM32bIPS/db/alt_u_div_s6f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909398806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909398806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "modulo_output_v2:exit\|lpm_divide:Mod7 " "Elaborated megafunction instantiation \"modulo_output_v2:exit\|lpm_divide:Mod7\"" {  } { { "modulos/modulo_output_v2.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output_v2.v" 80 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909398922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "modulo_output_v2:exit\|lpm_divide:Mod7 " "Instantiated megafunction \"modulo_output_v2:exit\|lpm_divide:Mod7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909398922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909398922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909398922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767909398922 ""}  } { { "modulos/modulo_output_v2.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_output_v2.v" 80 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767909398922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4bm " "Found entity 1: lpm_divide_4bm" {  } { { "db/lpm_divide_4bm.tdf" "" { Text "C:/Projetos-FPGA/FerM32bIPS/db/lpm_divide_4bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767909398991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909398991 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "modulo_ula:ula\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"modulo_ula:ula\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Projetos-FPGA/FerM32bIPS/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "modulos/modulo_ula.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_ula.v" 40 -1 0 } } { "modulos/unidade_processamento.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767909400061 "|unidade_processamento|modulo_ula:ula|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "modulo_ula:ula\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"modulo_ula:ula\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Projetos-FPGA/FerM32bIPS/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "modulos/modulo_ula.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/modulo_ula.v" 40 -1 0 } } { "modulos/unidade_processamento.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767909400061 "|unidade_processamento|modulo_ula:ula|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1767909400061 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1767909400061 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1767909404531 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1767909404763 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1767909404763 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|DATA_BUS\[0\]~synth " "Node \"tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|DATA_BUS\[0\]~synth\"" {  } { { "modulos/display_lcd.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/display_lcd.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767909434647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|DATA_BUS\[1\]~synth " "Node \"tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|DATA_BUS\[1\]~synth\"" {  } { { "modulos/display_lcd.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/display_lcd.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767909434647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|DATA_BUS\[2\]~synth " "Node \"tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|DATA_BUS\[2\]~synth\"" {  } { { "modulos/display_lcd.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/display_lcd.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767909434647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|DATA_BUS\[3\]~synth " "Node \"tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|DATA_BUS\[3\]~synth\"" {  } { { "modulos/display_lcd.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/display_lcd.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767909434647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|DATA_BUS\[4\]~synth " "Node \"tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|DATA_BUS\[4\]~synth\"" {  } { { "modulos/display_lcd.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/display_lcd.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767909434647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|DATA_BUS\[5\]~synth " "Node \"tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|DATA_BUS\[5\]~synth\"" {  } { { "modulos/display_lcd.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/display_lcd.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767909434647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|DATA_BUS\[6\]~synth " "Node \"tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|DATA_BUS\[6\]~synth\"" {  } { { "modulos/display_lcd.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/display_lcd.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767909434647 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|DATA_BUS\[7\]~synth " "Node \"tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|DATA_BUS\[7\]~synth\"" {  } { { "modulos/display_lcd.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/display_lcd.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1767909434647 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1767909434647 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "modulos/unidade_processamento.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767909434647 "|unidade_processamento|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "modulos/unidade_processamento.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767909434647 "|unidade_processamento|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "modulos/unidade_processamento.v" "" { Text "C:/Projetos-FPGA/FerM32bIPS/modulos/unidade_processamento.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767909434647 "|unidade_processamento|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1767909434647 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1767909608483 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909610031 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "The Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Analysis & Synthesis" 0 -1 1767909612497 ""}
{ "Info" "ISTA_SDC_FOUND" "Projeto-Processador.sdc " "Reading SDC File: 'Projeto-Processador.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1767909612523 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Analysis & Synthesis" 0 -1 1767909612586 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "modulo_input:enter\|reg_clock " "Node: modulo_input:enter\|reg_clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register modulo_output_v2:exit\|valor_display_2\[0\] modulo_input:enter\|reg_clock " "Register modulo_output_v2:exit\|valor_display_2\[0\] is being clocked by modulo_input:enter\|reg_clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1767909612654 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Analysis & Synthesis" 0 -1 1767909612654 "|unidade_processamento|modulo_input:enter|reg_clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sw\[13\] " "Node: sw\[13\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch modulo_input:enter\|resultado\[1\] sw\[13\] " "Latch modulo_input:enter\|resultado\[1\] is being clocked by sw\[13\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1767909612654 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Analysis & Synthesis" 0 -1 1767909612654 "|unidade_processamento|sw[13]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|CLK_400HZ " "Node: tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|CLK_400HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|CHAR_COUNT\[0\] tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|CLK_400HZ " "Register tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|CHAR_COUNT\[0\] is being clocked by tela_lcd:tlcd\|lcdlab3:lcd\|display_lcd:u1\|CLK_400HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1767909612654 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Analysis & Synthesis" 0 -1 1767909612654 "|unidade_processamento|tela_lcd:tlcd|lcdlab3:lcd|display_lcd:u1|CLK_400HZ"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Analysis & Synthesis" 0 -1 1767909612770 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1767909612786 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1767909612786 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1767909612786 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      CLK_50M " "  20.000      CLK_50M" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1767909612786 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909612786 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909613256 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1767909614506 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909614763 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1767909615229 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:05 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:05" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909615260 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1767909617471 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767909617471 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14580 " "Implemented 14580 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1767909618822 ""} { "Info" "ICUT_CUT_TM_OPINS" "76 " "Implemented 76 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1767909618822 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1767909618822 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14440 " "Implemented 14440 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1767909618822 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1767909618822 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1767909618822 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1767909618822 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 333 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 333 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5019 " "Peak virtual memory: 5019 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767909618985 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 08 19:00:18 2026 " "Processing ended: Thu Jan 08 19:00:18 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767909618985 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:02 " "Elapsed time: 00:05:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767909618985 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:19 " "Total CPU time (on all processors): 00:05:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767909618985 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1767909618985 ""}
