$date
	Wed Mar 22 17:14:39 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$scope module minha_ula_instancia_01 $end
$var wire 4 ! input_a [3:0] $end
$var wire 4 " input_b [3:0] $end
$var wire 1 # sel $end
$var wire 1 $ ovf $end
$var wire 4 % output_s [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
x$
x#
bx "
bx !
$end
#1
b100 %
0$
0#
b11 !
b1 "
#3
b1 %
1$
b1111 !
b10 "
#5
b100 %
0$
1#
b111 !
b11 "
#7
b1111 %
1$
b1000 "
#8
