<?xml version="1.0" encoding="UTF-8"?>
<ip_inst>
    <header>
        <vendor>Pango</vendor>
        <id>022007</id>
        <display_name>QSGMII</display_name>
        <name>Logos QSGMII</name>
        <version>v1.0</version>
        <instance>qsgmii_test</instance>
        <family>Logos</family>
        <device>PGL50H</device>
        <package>FBG484</package>
        <speedgrade>-6</speedgrade>
        <generator version="2022.2-SP1-Lite" build="132640">IP Compiler</generator>
    </header>
    <param_list>
        <param>
            <name>Mode_Select</name>
            <value>1</value>
        </param>
        <param>
            <name>SGMII_PHY_Mode</name>
            <value>false</value>
        </param>
        <param>
            <name>MDIO</name>
            <value>false</value>
        </param>
        <param>
            <name>CLOCKEN</name>
            <value>true</value>
        </param>
        <param>
            <name>GE_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>AUTO_NEGOTIATION</name>
            <value>true</value>
        </param>
        <param>
            <name>CLOCKING_LOGIC</name>
            <value>true</value>
        </param>
        <param>
            <name>PCS_CH0_BYPASS_CTC</name>
            <value>true</value>
        </param>
        <param>
            <name>SGMII_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>Both_GE_And_SGMII_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>No_Buffer</name>
            <value>false</value>
        </param>
    </param_list>
    <pin_list>
        <pin>
            <name>p0_gmii_txd</name>
            <text>p0_gmii_txd</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>7</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p0_gmii_tx_en</name>
            <text>p0_gmii_tx_en</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p0_gmii_tx_er</name>
            <text>p0_gmii_tx_er</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p0_gmii_rxd</name>
            <text>p0_gmii_rxd</text>
            <dir>output</dir>
            <pos>left</pos>
            <msb>7</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p0_gmii_rx_dv</name>
            <text>p0_gmii_rx_dv</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p0_gmii_rx_er</name>
            <text>p0_gmii_rx_er</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p0_receiving</name>
            <text>p0_receiving</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p0_transmitting</name>
            <text>p0_transmitting</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p0_sgmii_clk</name>
            <text>p0_sgmii_clk</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p0_tx_clken</name>
            <text>p0_tx_clken</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p0_tx_rstn_sync</name>
            <text>p0_tx_rstn_sync</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p0_rx_rstn_sync</name>
            <text>p0_rx_rstn_sync</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p1_gmii_txd</name>
            <text>p1_gmii_txd</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>7</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p1_gmii_tx_en</name>
            <text>p1_gmii_tx_en</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p1_gmii_tx_er</name>
            <text>p1_gmii_tx_er</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p1_gmii_rxd</name>
            <text>p1_gmii_rxd</text>
            <dir>output</dir>
            <pos>left</pos>
            <msb>7</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p1_gmii_rx_dv</name>
            <text>p1_gmii_rx_dv</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p1_gmii_rx_er</name>
            <text>p1_gmii_rx_er</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p1_receiving</name>
            <text>p1_receiving</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p1_transmitting</name>
            <text>p1_transmitting</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p1_sgmii_clk</name>
            <text>p1_sgmii_clk</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p1_tx_clken</name>
            <text>p1_tx_clken</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p1_tx_rstn_sync</name>
            <text>p1_tx_rstn_sync</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p1_rx_rstn_sync</name>
            <text>p1_rx_rstn_sync</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p2_gmii_txd</name>
            <text>p2_gmii_txd</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>7</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p2_gmii_tx_en</name>
            <text>p2_gmii_tx_en</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p2_gmii_tx_er</name>
            <text>p2_gmii_tx_er</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p2_gmii_rxd</name>
            <text>p2_gmii_rxd</text>
            <dir>output</dir>
            <pos>left</pos>
            <msb>7</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p2_gmii_rx_dv</name>
            <text>p2_gmii_rx_dv</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p2_gmii_rx_er</name>
            <text>p2_gmii_rx_er</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p2_receiving</name>
            <text>p2_receiving</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p2_transmitting</name>
            <text>p2_transmitting</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p2_sgmii_clk</name>
            <text>p2_sgmii_clk</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p2_tx_clken</name>
            <text>p2_tx_clken</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p2_tx_rstn_sync</name>
            <text>p2_tx_rstn_sync</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p2_rx_rstn_sync</name>
            <text>p2_rx_rstn_sync</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p3_gmii_txd</name>
            <text>p3_gmii_txd</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>7</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p3_gmii_tx_en</name>
            <text>p3_gmii_tx_en</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p3_gmii_tx_er</name>
            <text>p3_gmii_tx_er</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p3_gmii_rxd</name>
            <text>p3_gmii_rxd</text>
            <dir>output</dir>
            <pos>left</pos>
            <msb>7</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p3_gmii_rx_dv</name>
            <text>p3_gmii_rx_dv</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p3_gmii_rx_er</name>
            <text>p3_gmii_rx_er</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p3_receiving</name>
            <text>p3_receiving</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p3_transmitting</name>
            <text>p3_transmitting</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p3_sgmii_clk</name>
            <text>p3_sgmii_clk</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p3_tx_clken</name>
            <text>p3_tx_clken</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p3_tx_rstn_sync</name>
            <text>p3_tx_rstn_sync</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p3_rx_rstn_sync</name>
            <text>p3_rx_rstn_sync</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p0_pclk</name>
            <text>p0_pclk</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p0_paddr</name>
            <text>p0_paddr</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>18</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p0_pwrite</name>
            <text>p0_pwrite</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p0_psel</name>
            <text>p0_psel</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p0_penable</name>
            <text>p0_penable</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p0_pwdata</name>
            <text>p0_pwdata</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>31</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p0_prdata</name>
            <text>p0_prdata</text>
            <dir>output</dir>
            <pos>left</pos>
            <msb>31</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p0_pready</name>
            <text>p0_pready</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p0_cfg_rst_n</name>
            <text>p0_cfg_rstn</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p1_pclk</name>
            <text>p1_pclk</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p1_paddr</name>
            <text>p1_paddr</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>18</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p1_pwrite</name>
            <text>p1_pwrite</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p1_psel</name>
            <text>p1_psel</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p1_penable</name>
            <text>p1_penable</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p1_pwdata</name>
            <text>p1_pwdata</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>31</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p1_prdata</name>
            <text>p1_prdata</text>
            <dir>output</dir>
            <pos>left</pos>
            <msb>31</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p1_pready</name>
            <text>p1_pready</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p1_cfg_rst_n</name>
            <text>p1_cfg_rstn</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p2_pclk</name>
            <text>p2_pclk</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p2_paddr</name>
            <text>p2_paddr</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>18</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p2_pwrite</name>
            <text>p2_pwrite</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p2_psel</name>
            <text>p2_psel</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p2_penable</name>
            <text>p2_penable</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p2_pwdata</name>
            <text>p2_pwdata</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>31</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p2_prdata</name>
            <text>p2_prdata</text>
            <dir>output</dir>
            <pos>left</pos>
            <msb>31</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p2_pready</name>
            <text>p2_pready</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p2_cfg_rst_n</name>
            <text>p2_cfg_rstn</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p3_pclk</name>
            <text>p3_pclk</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p3_paddr</name>
            <text>p3_paddr</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>18</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p3_pwrite</name>
            <text>p3_pwrite</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p3_psel</name>
            <text>p3_psel</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p3_penable</name>
            <text>p3_penable</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p3_pwdata</name>
            <text>p3_pwdata</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>31</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p3_prdata</name>
            <text>p3_prdata</text>
            <dir>output</dir>
            <pos>left</pos>
            <msb>31</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p3_pready</name>
            <text>p3_pready</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p3_cfg_rst_n</name>
            <text>p3_cfg_rstn</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>P_REFCKN</name>
            <text>P_REFCKN</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>P_REFCKP</name>
            <text>P_REFCKP</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>free_clk</name>
            <text>free_clk</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>external_rstn</name>
            <text>external_rstn</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>qsgmii_tx_rstn</name>
            <text>qsgmii_tx_rstn</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>qsgmii_rx_rstn</name>
            <text>qsgmii_rx_rstn</text>
            <dir>output</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p0_soft_rstn</name>
            <text>p0_soft_rstn</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p1_soft_rstn</name>
            <text>p1_soft_rstn</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p2_soft_rstn</name>
            <text>p2_soft_rstn</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>p3_soft_rstn</name>
            <text>p3_soft_rstn</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>txpll_sof_rst_n</name>
            <text>txpll_sof_rst_n</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>hsst_cfg_soft_rstn</name>
            <text>hsst_cfg_soft_rstn</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>txlane_sof_rst_n</name>
            <text>txlane_sof_rst_n</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>rxlane_sof_rst_n</name>
            <text>rxlane_sof_rst_n</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>wtchdg_clr</name>
            <text>wtchdg_clr</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>hsst_ch_ready</name>
            <text>hsst_ch_ready</text>
            <dir>output</dir>
            <pos>left</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>P_L0TXN</name>
            <text>P_L0TXN</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>P_L0TXP</name>
            <text>P_L0TXP</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>P_L0RXN</name>
            <text>P_L0RXN</text>
            <dir>input</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>P_L0RXP</name>
            <text>P_L0RXP</text>
            <dir>input</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>l0_signal_loss</name>
            <text>l0_signal_loss</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>l0_cdr_align</name>
            <text>l0_cdr_align</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>l0_tx_pll_lock</name>
            <text>l0_tx_pll_lock</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>l0_lsm_synced</name>
            <text>l0_lsm_synced</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>l0_pcs_nearend_loop</name>
            <text>l0_pcs_nearend_loop</text>
            <dir>input</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>l0_pcs_farend_loop</name>
            <text>l0_pcs_farend_loop</text>
            <dir>input</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>l0_pma_nearend_ploop</name>
            <text>l0_pma_nearend_ploop</text>
            <dir>input</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>l0_pma_nearend_sloop</name>
            <text>l0_pma_nearend_sloop</text>
            <dir>input</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>p0_AN_CS</name>
            <text>p0_AN_CS</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p0_AN_NS</name>
            <text>p0_AN_NS</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p0_RS_CS</name>
            <text>p0_RS_CS</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>4</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p0_RS_NS</name>
            <text>p0_RS_NS</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>4</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p0_TS_CS</name>
            <text>p0_TS_CS</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>4</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p0_TS_NS</name>
            <text>p0_TS_NS</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>4</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p0_xmit</name>
            <text>p0_xmit</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>1</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p0_rx_unitdata_indicate</name>
            <text>p0_rx_unitdata_indicate</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>1</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p1_AN_CS</name>
            <text>p1_AN_CS</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p1_AN_NS</name>
            <text>p1_AN_NS</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p1_RS_CS</name>
            <text>p1_RS_CS</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>4</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p1_RS_NS</name>
            <text>p1_RS_NS</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>4</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p1_TS_CS</name>
            <text>p1_TS_CS</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>4</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p1_TS_NS</name>
            <text>p1_TS_NS</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>4</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p1_xmit</name>
            <text>p1_xmit</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>1</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p1_rx_unitdata_indicate</name>
            <text>p1_rx_unitdata_indicate</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>1</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p2_AN_CS</name>
            <text>p2_AN_CS</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p2_AN_NS</name>
            <text>p2_AN_NS</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p2_RS_CS</name>
            <text>p2_RS_CS</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>4</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p2_RS_NS</name>
            <text>p2_RS_NS</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>4</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p2_TS_CS</name>
            <text>p2_TS_CS</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>4</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p2_TS_NS</name>
            <text>p2_TS_NS</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>4</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p2_xmit</name>
            <text>p2_xmit</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>1</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p2_rx_unitdata_indicate</name>
            <text>p2_rx_unitdata_indicate</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>1</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p3_AN_CS</name>
            <text>p3_AN_CS</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p3_AN_NS</name>
            <text>p3_AN_NS</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p3_RS_CS</name>
            <text>p3_RS_CS</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>4</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p3_RS_NS</name>
            <text>p3_RS_NS</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>4</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p3_TS_CS</name>
            <text>p3_TS_CS</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>4</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p3_TS_NS</name>
            <text>p3_TS_NS</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>4</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p3_xmit</name>
            <text>p3_xmit</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>1</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p3_rx_unitdata_indicate</name>
            <text>p3_rx_unitdata_indicate</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>1</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>l0_pcs_clk</name>
            <text>l0_pcs_clk</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>l0_pcs_rx_clk</name>
            <text>l0_pcs_rx_clk</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>l0_pcs_rxk</name>
            <text>l0_pcs_rxk</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>l0_pcs_rdispdec_er</name>
            <text>l0_pcs_rdispdec_er</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>l0_pcs_rxd</name>
            <text>l0_pcs_rxd</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>31</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>l0_pcs_txk</name>
            <text>l0_pcs_txk</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>l0_pcs_tx_dispctrl</name>
            <text>l0_pcs_tx_dispctrl</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>l0_pcs_tx_dispsel</name>
            <text>l0_pcs_tx_dispsel</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>l0_pcs_txd</name>
            <text>l0_pcs_txd</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>31</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p0_status_vector</name>
            <text>p0_status_vector</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>15</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p0_pin_cfg_en</name>
            <text>p0_pin_cfg_en</text>
            <dir>input</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>p0_phy_link</name>
            <text>p0_phy_link</text>
            <dir>input</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>p0_phy_duplex</name>
            <text>p0_phy_duplex</text>
            <dir>input</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>p0_phy_speed</name>
            <text>p0_phy_speed</text>
            <dir>input</dir>
            <pos>right</pos>
            <msb>1</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p0_unidir_en</name>
            <text>p0_unidir_en</text>
            <dir>input</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>p0_an_restart</name>
            <text>p0_an_restart</text>
            <dir>input</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>p0_an_enable</name>
            <text>p0_an_enable</text>
            <dir>input</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>p0_loopback</name>
            <text>p0_loopback</text>
            <dir>input</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>p1_status_vector</name>
            <text>p1_status_vector</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>15</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p1_pin_cfg_en</name>
            <text>p1_pin_cfg_en</text>
            <dir>input</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>p1_phy_link</name>
            <text>p1_phy_link</text>
            <dir>input</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>p1_phy_duplex</name>
            <text>p1_phy_duplex</text>
            <dir>input</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>p1_phy_speed</name>
            <text>p1_phy_speed</text>
            <dir>input</dir>
            <pos>right</pos>
            <msb>1</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p1_unidir_en</name>
            <text>p1_unidir_en</text>
            <dir>input</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>p1_an_restart</name>
            <text>p1_an_restart</text>
            <dir>input</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>p1_an_enable</name>
            <text>p1_an_enable</text>
            <dir>input</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>p1_loopback</name>
            <text>p1_loopback</text>
            <dir>input</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>p2_status_vector</name>
            <text>p2_status_vector</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>15</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p2_pin_cfg_en</name>
            <text>p2_pin_cfg_en</text>
            <dir>input</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>p2_phy_link</name>
            <text>p2_phy_link</text>
            <dir>input</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>p2_phy_duplex</name>
            <text>p2_phy_duplex</text>
            <dir>input</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>p2_phy_speed</name>
            <text>p2_phy_speed</text>
            <dir>input</dir>
            <pos>right</pos>
            <msb>1</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p2_unidir_en</name>
            <text>p2_unidir_en</text>
            <dir>input</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>p2_an_restart</name>
            <text>p2_an_restart</text>
            <dir>input</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>p2_an_enable</name>
            <text>p2_an_enable</text>
            <dir>input</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>p2_loopback</name>
            <text>p2_loopback</text>
            <dir>input</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>p3_status_vector</name>
            <text>p3_status_vector</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>15</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p3_pin_cfg_en</name>
            <text>p3_pin_cfg_en</text>
            <dir>input</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>p3_phy_link</name>
            <text>p3_phy_link</text>
            <dir>input</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>p3_phy_duplex</name>
            <text>p3_phy_duplex</text>
            <dir>input</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>p3_phy_speed</name>
            <text>p3_phy_speed</text>
            <dir>input</dir>
            <pos>right</pos>
            <msb>1</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>p3_unidir_en</name>
            <text>p3_unidir_en</text>
            <dir>input</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>p3_an_restart</name>
            <text>p3_an_restart</text>
            <dir>input</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>p3_an_enable</name>
            <text>p3_an_enable</text>
            <dir>input</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>p3_loopback</name>
            <text>p3_loopback</text>
            <dir>input</dir>
            <pos>right</pos>
        </pin>
    </pin_list>
    <synthesis>
        <script><![CDATA[set_option -vlog_std v2001]]></script>
        <script><![CDATA[set_option -disable_io_insertion 1]]></script>
    </synthesis>
    <file_list>
        <output>
            <file pathname="generate.log" format="log" description="Generate Log"/>
            <file pathname="example_design/rtl/ipsxb_qsgmii_dut_top_qsgmii_test.v" format="verilog" description="Compiled File"/>
            <file pathname="example_design/rtl/ipsxb_qsgmii_onboard_top.v" format="verilog" description="Compiled File"/>
            <file pathname="example_design/bench/ipsxb_qsgmii_dut_top_tb.v" format="verilog" description="Compiled File"/>
            <file pathname="example_design/bench/ipsxb_qsgmii_dut_sim_top.v" format="verilog" description="Compiled File"/>
            <file pathname="pnr/core_only/ipsxb_qsgmii_core_only_v1_0.v" format="verilog" description="Compiled File"/>
            <file pathname="qsgmii_test_tmpl.v" format="verilog" description="Instantiation Template"/>
            <file pathname="qsgmii_test_tmpl.vhdl" format="vhdl" description="Instantiation Template"/>
        </output>
        <source>
            <file pathname="rtl/synplify/ipsxb_qsgmii_v1_0_vpAll.vp"/>
            <file pathname="rtl/common/ips2l_sgmii_apb_union_v1_0.v"/>
            <file pathname="rtl/common/async_fifo_deep16_width2.v"/>
            <file pathname="rtl/common/fifo_128depth_16_width.v"/>
            <file pathname="rtl/common/ipm_distributed_fifo_ctr_v1_0.v"/>
            <file pathname="rtl/common/ipm_distributed_fifo_v1_2_async_fifo_deep16_width2.v"/>
            <file pathname="rtl/common/ipm_distributed_sdpram_v1_2_async_fifo_deep16_width2.v"/>
            <file pathname="rtl/common/ipml_fifo_ctrl_v1_3.v"/>
            <file pathname="rtl/common/ipml_fifo_v1_5_fifo_128depth_16_width.v"/>
            <file pathname="rtl/common/ipml_sdpram_v1_5_fifo_128depth_16_width.v"/>
            <file pathname="rtl/common/ips_sgmii_sync_v1_0.v"/>
            <file pathname="rtl/ipsxb_sgmii_ge_pcs_core_v1_0_qsgmii_test.v"/>
            <file pathname="rtl/ipsxb_sgmii_core_v1_0_qsgmii_test.v"/>
            <file pathname="rtl/ipsxb_qsgmii_pcs_tx_v1_0.v"/>
            <file pathname="rtl/ipsxb_qsgmii_pcs_rx_v1_0.v"/>
            <file pathname="rtl/ipsxb_qsgmii_pcs_reset_gen_v1_0.v"/>
            <file pathname="rtl/ipsxb_qsgmii_pcs_core_v1_0_qsgmii_test.v"/>
            <file pathname="qsgmii_test.v"/>
            <file pathname="rtl/hsst/ipmxb_qsgmii_hsst/ipmxb_qsgmii_hsst.v"/>
            <file pathname="rtl/hsst/ipmxb_qsgmii_hsst/rtl/ipmxb_qsgmii_hsst_wrapper_v1_4.v"/>
            <file pathname="rtl/hsst/ipmxb_qsgmii_hsst/rtl/ipmxb_hsst_rst/ipmxb_hsst_fifo_clr_v1_0.v"/>
            <file pathname="rtl/hsst/ipmxb_qsgmii_hsst/rtl/ipmxb_hsst_rst/ipmxb_hsst_pll_rst_fsm_v1_0.v"/>
            <file pathname="rtl/hsst/ipmxb_qsgmii_hsst/rtl/ipmxb_hsst_rst/ipmxb_hsst_lane_powerup_v1_0.v"/>
            <file pathname="rtl/hsst/ipmxb_qsgmii_hsst/rtl/ipmxb_hsst_rst/ipmxb_hsst_rst_debounce_v1_0.v"/>
            <file pathname="rtl/hsst/ipmxb_qsgmii_hsst/rtl/ipmxb_hsst_rst/ipmxb_hsst_rst_pll_v1_0.v"/>
            <file pathname="rtl/hsst/ipmxb_qsgmii_hsst/rtl/ipmxb_hsst_rst/ipmxb_hsst_rst_rx_v1_1.v"/>
            <file pathname="rtl/hsst/ipmxb_qsgmii_hsst/rtl/ipmxb_hsst_rst/ipmxb_hsst_rst_sync_v1_0.v"/>
            <file pathname="rtl/hsst/ipmxb_qsgmii_hsst/rtl/ipmxb_hsst_rst/ipmxb_hsst_rst_tx_v1_0.v"/>
            <file pathname="rtl/hsst/ipmxb_qsgmii_hsst/rtl/ipmxb_hsst_rst/ipmxb_hsst_rst_v1_1.v"/>
            <file pathname="rtl/hsst/ipmxb_qsgmii_hsst/rtl/ipmxb_hsst_rst/ipmxb_hsst_rst_wtchdg_v1_0.v"/>
            <file pathname="rtl/hsst/ipmxb_qsgmii_hsst/rtl/ipmxb_hsst_rst/ipmxb_hsst_rxlane_rst_fsm_v1_1.v"/>
            <file pathname="rtl/hsst/ipmxb_qsgmii_hsst/rtl/ipmxb_hsst_rst/ipmxb_hsst_txlane_rst_fsm_v1_0.v"/>
        </source>
    </file_list>
</ip_inst>
