;;
; USART (8251+8253) software implementation by R2AKT
; Use ZASM assembler (https://github.com/Megatokio/zasm) for compilation
;

;;
; Divisor = PIT_CLK/(BOUD_RATE*16) for prescaller = 16,
; Divisor = PIT_CLK/(BOUD_RATE) for prescaller = 1
;
;	Example:
;	- External ocilator = 1.8432MHz, Speed = 9600:
;		1843200 / (9600*16) = 115200/9600 = 12 (prescaller = 16)
;		1843200 / (9600) = 192 (prescaller = 1)

;;
;
;#define USART_PRESCALER 1
#define USART_PRESCALER 16

;;
;
;#define USART_Rx_Boud 19200
;#define USART_Tx_Boud 19200
#define USART_Rx_Boud 9600
#define USART_Tx_Boud 9600

;;
;
;#define USART_Freq_kHz 1778	; PIT Clk = 1.778MHz
#define USART_Freq_kHz 1843		; PIT Clk = 1.8432MHz
;#define USART_Freq_kHz 2000	; PIT Clk = 2.0MHz
;#define USART_Freq_kHz 2433	; PIT Clk = 2.433MHz
;#define USART_Freq_kHz 2457	; PIT Clk = 2.457MHz
;#define USART_Freq_kHz 24576	; PIT Clk = 2.4576MHz
;#define USART_Freq_kHz 2500	; PIT Clk = 2.5MHz
;#define USART_Freq_kHz 3000	; PIT Clk = 3.0MHz

;;
; USART bit definition
USART_CMD_Tx_En		EQU		01
USART_CMD_DTR		EQU		02
USART_CMD_Rx_En		EQU		04
USART_CMD_Err_Rst	EQU		16
USART_CMD_RTS		EQU		32
USART_CMD_Reset		EQU		64
;
USART_ST_TxRdy		EQU		01
USART_ST_RxRdy		EQU		02
USART_ST_TxEmpty	EQU		04
USART_ST_ParityErr	EQU		08
USART_ST_OverErr	EQU		16
USART_ST_FrameErr	EQU		32
USART_ST_Break		EQU		64
USART_ST_DSR		EQU		128

;;
;
#if USART_PRESCALER = 1
#if USART_Freq_kHz = 1778				; 1.778MHz (F2TTL) -!!!-NEW-!!!-
USART_45   		EQU 	39506
USART_50   		EQU 	35556
USART_75   		EQU 	23704
USART_100   	EQU 	17778
USART_110   	EQU 	16162
USART_134   	EQU 	13267
USART_150   	EQU 	11852
USART_300   	EQU 	5926
USART_600   	EQU 	2963
USART_1200  	EQU 	1481
USART_1800  	EQU 	988
USART_2000  	EQU 	889
USART_2400  	EQU 	741
USART_3600  	EQU 	494
USART_4800  	EQU 	370
USART_7200  	EQU 	247
USART_9600  	EQU 	185
USART_14400 	EQU 	123
USART_19200 	EQU 	93
USART_28800 	EQU 	62
USART_38400 	EQU 	46
USART_56000 	EQU 	32
USART_57600 	EQU 	31
USART_115200	EQU 	15			; Out of chip range !!!
#elif USART_Freq_kHz = 1843				; 1.8432MHz (External Oscilator) -!!!-NEW-!!!-
USART_45   		EQU 	40960
USART_50   		EQU 	36864
USART_75   		EQU 	24576
USART_100   	EQU 	18432
USART_110   	EQU 	16756
USART_134   	EQU 	13755
USART_150   	EQU 	12288
USART_300   	EQU 	6144
USART_600   	EQU 	3072
USART_1200   	EQU 	1536
USART_1800   	EQU 	1024
USART_2000  	EQU 	922
USART_2400   	EQU 	768
USART_3600  	EQU 	512
USART_4800   	EQU 	384
USART_7200   	EQU 	256
USART_9600   	EQU 	192
USART_14400   	EQU 	128
USART_19200   	EQU 	96
USART_28800 	EQU 	64
USART_38400   	EQU 	48
USART_56000 	EQU 	33
USART_57600   	EQU 	32
USART_115200   	EQU 	16			; Out of chip range !!!
#elif USART_Freq_kHz = 2000				; 2.0MHz (F2TTL/External Oscilator) -!!!-NEW-!!!-
USART_45   		EQU		44445
USART_50   		EQU		40000
USART_75   		EQU		26668
USART_100   	EQU		20000
USART_110   	EQU		18182
USART_134   	EQU		14926
USART_150   	EQU		13334
USART_300   	EQU		6667
USART_600   	EQU		3333
USART_1200   	EQU		1667
USART_1800   	EQU		1111
USART_2000  	EQU 	1000
USART_2400   	EQU		833
USART_3600  	EQU 	556
USART_4800   	EQU		417
USART_7200   	EQU		278
USART_9600   	EQU		208
USART_14400   	EQU		139
USART_19200   	EQU		104
USART_28800 	EQU 	69
USART_38400   	EQU		52
USART_56000 	EQU 	36
USART_57600   	EQU		35
USART_115200   	EQU		17			; Out of chip range !!!
#else ; 2.5 MHz						; 2.5MHz (F2TTL/External Oscilator) -!!!-NEW-!!!-
USART_45   		EQU		55558
USART_50   		EQU		50000
USART_75   		EQU		33332
USART_100   	EQU		25000
USART_110   	EQU		22728
USART_134   	EQU		18656
USART_150   	EQU		16666
USART_300   	EQU		8333
USART_600   	EQU		4167
USART_1200   	EQU		2083
USART_1800   	EQU		1389
USART_2000  	EQU 	1250
USART_2400   	EQU		1042
USART_3600  	EQU 	694
USART_4800   	EQU		521
USART_7200   	EQU		347
USART_9600   	EQU		260
USART_14400   	EQU		174
USART_19200   	EQU		130
USART_28800 	EQU 	87
USART_38400   	EQU		65
USART_56000 	EQU 	45
USART_57600   	EQU		43
USART_115200   	EQU		22
#endif
#else ; USART_PRESCALER = 16
#if USART_Freq_kHz = 1778				; 1.778MHz (F2TTL)
USART_45   		EQU 	2469
USART_50   		EQU 	2222
USART_75   		EQU 	1481
USART_100   	EQU 	1111
USART_110   	EQU 	1010
USART_134   	EQU 	829
USART_150   	EQU 	741
USART_300   	EQU 	370
USART_600   	EQU 	185
USART_1200  	EQU 	93
USART_1800  	EQU 	62
USART_2000  	EQU 	56
USART_2400  	EQU 	46
USART_3600  	EQU 	31
USART_4800  	EQU 	23
USART_7200  	EQU 	15
USART_9600  	EQU 	12
USART_14400 	EQU 	8
USART_19200 	EQU 	6
USART_28800 	EQU 	4
USART_38400 	EQU 	3
USART_56000 	EQU 	2
USART_57600 	EQU 	2
USART_115200	EQU 	1
#elif USART_Freq_kHz = 1843				; 1.8432MHz (External Oscilator)
USART_45   		EQU 	2560
USART_50   		EQU 	2304
USART_75   		EQU 	1536
USART_100   	EQU 	1152
USART_110   	EQU 	1047
USART_134   	EQU 	860
USART_150   	EQU 	768
USART_300   	EQU 	384
USART_600   	EQU 	192
USART_1200   	EQU 	96
USART_1800   	EQU 	64
USART_2000  	EQU 	58
USART_2400   	EQU 	48
USART_3600  	EQU 	32
USART_4800   	EQU 	24
USART_7200   	EQU 	16
USART_9600   	EQU 	12
USART_14400   	EQU 	8
USART_19200   	EQU 	6
USART_28800 	EQU 	4
USART_38400   	EQU 	3
USART_56000 	EQU 	2
USART_57600   	EQU 	2
USART_115200   	EQU 	1
#elif USART_Freq_kHz = 2000				; 2.0MHz (F2TTL/External Oscilator)
USART_45   		EQU		2778
USART_50   		EQU		2500
USART_75   		EQU		1667
USART_100   	EQU		1250
USART_110   	EQU		1136
USART_134   	EQU		933
USART_150   	EQU		833
USART_300   	EQU		417
USART_600   	EQU		208
USART_1200   	EQU		104
USART_1800   	EQU		69
USART_2000  	EQU 	63
USART_2400   	EQU		52
USART_3600  	EQU 	35
USART_4800   	EQU		26
USART_7200   	EQU		17
USART_9600   	EQU		13
USART_14400   	EQU		9
USART_19200   	EQU		7
USART_28800 	EQU 	4
USART_38400   	EQU		3
USART_56000 	EQU 	2
USART_57600   	EQU		2
USART_115200   	EQU		1
#else ; 2.5 MHz							; 2.5MHz (F2TTL/External Oscilator)
USART_45   		EQU		3472
USART_50   		EQU		3125
USART_75   		EQU		2083
USART_100   	EQU		1562
USART_110   	EQU		1420
USART_134   	EQU		1166
USART_150   	EQU		1040
USART_300   	EQU		520
USART_600   	EQU		260
USART_1200   	EQU		130
USART_1800   	EQU		87
USART_2000  	EQU 	78
USART_2400   	EQU		65
USART_3600  	EQU 	43
USART_4800   	EQU		32
USART_7200   	EQU		22
USART_9600   	EQU		16
USART_14400   	EQU		11
USART_19200   	EQU		8
USART_28800 	EQU 	5
USART_38400   	EQU		4
USART_56000 	EQU 	3
USART_57600   	EQU		3
USART_115200   	EQU		2
#endif
#endif

;;
; Set Rx boudrate
#if USART_Rx_Boud = 45
CLK_RX_LSB		EQU		(USART_45) 
CLK_RX_MSB		EQU		(USART_45/256)
#elif USART_Rx_Boud = 50
CLK_RX_LSB		EQU		(USART_50) 
CLK_RX_MSB		EQU		(USART_50/256)
#elif USART_Rx_Boud = 75
CLK_RX_LSB		EQU		(USART_75) 
CLK_RX_MSB		EQU		(USART_75/256)
#elif USART_Rx_Boud = 100
CLK_RX_LSB		EQU		(USART_100) 
CLK_RX_MSB		EQU		(USART_100/256)
#elif USART_Rx_Boud = 110
CLK_RX_LSB		EQU		(USART_110) 
CLK_RX_MSB		EQU		(USART_110/256)
#elif USART_Rx_Boud = 134
CLK_RX_LSB		EQU		(USART_134) 
CLK_RX_MSB		EQU		(USART_134/256)
#elif USART_Rx_Boud = 150
CLK_RX_LSB		EQU		(USART_150) 
CLK_RX_MSB		EQU		(USART_150/256)
#elif USART_Rx_Boud = 300
CLK_RX_LSB		EQU		(USART_300) 
CLK_RX_MSB		EQU		(USART_300/256)
#elif USART_Rx_Boud = 600
CLK_RX_LSB		EQU		(USART_600) 
CLK_RX_MSB		EQU		(USART_600/256)
#elif USART_Rx_Boud = 1200
CLK_RX_LSB		EQU		(USART_1200) 
CLK_RX_MSB		EQU		(USART_1200/256)
#elif USART_Rx_Boud = 1800
CLK_RX_LSB		EQU		(USART_1800) 
CLK_RX_MSB		EQU		(USART_1800/256)
#elif USART_Rx_Boud = 2000
CLK_RX_LSB		EQU		(USART_2000) 
CLK_RX_MSB		EQU		(USART_2000/256)
#elif USART_Rx_Boud = 2400
CLK_RX_LSB		EQU		(USART_2400) 
CLK_RX_MSB		EQU		(USART_2400/256)
#elif USART_Rx_Boud = 3600
CLK_RX_LSB		EQU		(USART_3600) 
CLK_RX_MSB		EQU		(USART_3600/256)
#elif USART_Rx_Boud = 4800
CLK_RX_LSB		EQU		(USART_4800) 
CLK_RX_MSB		EQU		(USART_4800/256)
#elif USART_Rx_Boud = 7200
CLK_RX_LSB		EQU		(USART_7200) 
CLK_RX_MSB		EQU		(USART_7200/256)
#elif USART_Rx_Boud = 9600
CLK_RX_LSB		EQU		(USART_9600) 
CLK_RX_MSB		EQU		(USART_9600/256)
#elif USART_Rx_Boud = 14400
CLK_RX_LSB		EQU		(USART_14400) 
CLK_RX_MSB		EQU		(USART_14400/256)
#elif USART_Rx_Boud = 19200
CLK_RX_LSB		EQU		(USART_19200) 
CLK_RX_MSB		EQU		(USART_19200/256)
#elif USART_Rx_Boud = 28800
CLK_RX_LSB		EQU		(USART_28800) 
CLK_RX_MSB		EQU		(USART_28800/256)
#elif USART_Rx_Boud = 38400
CLK_RX_LSB		EQU		(USART_38400) 
CLK_RX_MSB		EQU		(USART_38400/256)
#elif USART_Rx_Boud = 56000
CLK_RX_LSB		EQU		(USART_56000) 
CLK_RX_MSB		EQU		(USART_56000/256)
#elif USART_Rx_Boud = 57600
CLK_RX_LSB		EQU		(USART_57600) 
CLK_RX_MSB		EQU		(USART_57600/256)
#elif USART_Rx_Boud = 115200
CLK_RX_LSB		EQU		(USART_115200) 
CLK_RX_MSB		EQU		(USART_115200/256)
#endif

; Set Tx boudrate
#if USART_Tx_Boud = 45
CLK_TX_LSB		EQU		(USART_45) 
CLK_TX_MSB		EQU		(USART_45/256)
#elif USART_Tx_Boud = 50
CLK_TX_LSB		EQU		(USART_50) 
CLK_TX_MSB		EQU		(USART_50/256)
#elif USART_Tx_Boud = 75
CLK_TX_LSB		EQU		(USART_75) 
CLK_TX_MSB		EQU		(USART_75/256)
#elif USART_Tx_Boud = 100
CLK_TX_LSB		EQU		(USART_100) 
CLK_TX_MSB		EQU		(USART_100/256)
#elif USART_Tx_Boud = 110
CLK_TX_LSB		EQU		(USART_110) 
CLK_TX_MSB		EQU		(USART_110/256)
#elif USART_Tx_Boud = 134
CLK_TX_LSB		EQU		(USART_134) 
CLK_TX_MSB		EQU		(USART_134/256)
#elif USART_Tx_Boud = 150
CLK_TX_LSB		EQU		(USART_150) 
CLK_TX_MSB		EQU		(USART_150/256)
#elif USART_Tx_Boud = 300
CLK_TX_LSB		EQU		(USART_300) 
CLK_TX_MSB		EQU		(USART_300/256)
#elif USART_Tx_Boud = 600
CLK_TX_LSB		EQU		(USART_600) 
CLK_TX_MSB		EQU		(USART_600/256)
#elif USART_Tx_Boud = 1200
CLK_TX_LSB		EQU		(USART_1200) 
CLK_TX_MSB		EQU		(USART_1200/256)
#elif USART_Tx_Boud = 1800
CLK_TX_LSB		EQU		(USART_1800) 
CLK_TX_MSB		EQU		(USART_1800/256)
#elif USART_Tx_Boud = 2000
CLK_TX_LSB		EQU		(USART_2000) 
CLK_TX_MSB		EQU		(USART_2000/256)
#elif USART_Tx_Boud = 2400
CLK_TX_LSB		EQU		(USART_2400) 
CLK_TX_MSB		EQU		(USART_2400/256)
#elif USART_Tx_Boud = 3600
CLK_TX_LSB		EQU		(USART_3600) 
CLK_TX_MSB		EQU		(USART_3600/256)
#elif USART_Tx_Boud = 4800
CLK_TX_LSB		EQU		(USART_4800) 
CLK_TX_MSB		EQU		(USART_4800/256)
#elif USART_Tx_Boud = 7200
CLK_TX_LSB		EQU		(USART_7200) 
CLK_TX_MSB		EQU		(USART_7200/256)
#elif USART_Tx_Boud = 9600
CLK_TX_LSB		EQU		(USART_9600) 
CLK_TX_MSB		EQU		(USART_9600/256)
#elif USART_Tx_Boud = 14400
CLK_TX_LSB		EQU		(USART_14400) 
CLK_TX_MSB		EQU		(USART_14400/256)
#elif USART_Tx_Boud = 19200
CLK_TX_LSB		EQU		(USART_19200) 
CLK_TX_MSB		EQU		(USART_19200/256)
#elif USART_Tx_Boud = 28800
CLK_TX_LSB		EQU		(USART_28800) 
CLK_TX_MSB		EQU		(USART_28800/256)
#elif USART_Tx_Boud = 38400
CLK_TX_LSB		EQU		(USART_38400) 
CLK_TX_MSB		EQU		(USART_38400/256)
#elif USART_Tx_Boud = 56000
CLK_TX_LSB		EQU		(USART_56000) 
CLK_TX_MSB		EQU		(USART_56000/256)
#elif USART_Tx_Boud = 57600
CLK_TX_LSB		EQU		(USART_57600) 
CLK_TX_MSB		EQU		(USART_57600/256)
#elif USART_Tx_Boud = 115200
CLK_TX_LSB		EQU		(USART_115200) 
CLK_TX_MSB		EQU		(USART_115200/256)
#endif

;;
; Subroutine to Initialize & start USART 
INITUSART::
	CALL	INIT8253_BOUDCLK
	CALL	INIT8251_USART
	;
	RET

;;
; Subroutine to Initialize 8251 USART
INIT8251_USART::
	XRA		A					; A = 0 (Dummy squency)
	OUT 	USART8251CMD		; Write to COMMAND Reg.
	OUT 	USART8251CMD		; Write to COMMAND Reg.
	OUT 	USART8251CMD		; Write to COMMAND Reg.
	; Software reset 8251
	MVI		A,USART_CMD_Reset	; Send 'Reset' command
	OUT 	USART8251CMD		; Write to COMMAND Reg.
	; Set USART MODE	
#if USART_PRESCALER = 16
	MVI 	A,01001110b			; Load COMMAND Reg.: Stop 1, No parity, 8 bit, prescaller 16 (*,8N1)
#else
	MVI 	A,01001101b			; Load COMMAND Reg.: Stop 1, No parity, 8 bit, prescaller 1 (*,8N1)
#endif
	OUT 	USART8251CMD		; Write to CMD Reg.
	; Set USART COMMAND
	;MVI 	A,00010000b			; Load COMMAND Reg.: Disable receiver, disable transmiter, clean DTR, clean RTS, clean error
	;OUT 	USART8251CMD		; Write to COMMAND Reg.
	;
	;IN		USART8251CMD		; Read USART Status
	;ANI	USART_ST_TxRdy		; Mask 'Tx Ready'
	;CPI	USART_ST_TxRdy		; 'Tx Ready' clean ?
	;JZ		TxInitNotReady		; Transmiter Ready, exit with error
	;
	MVI 	A,00110111b			; Load COMMAND Reg.: Enable receiver, enable transmiter, set DTR, set RTS, clean error
	;MVI	A,00000101b			; Load COMMAND Reg.: Enable receiver, enable transmiter, clean DTR, clean RTS
	OUT 	USART8251CMD		; Write to COMMAND Reg.
	;
	IN		USART8251CMD		; Read USART Status	
	ANI		USART_ST_TxRdy		; Mask 'TxReady'
	CPI		USART_ST_TxRdy		; 'TxReady' set ?
	JNZ		USARTNotReady		; USART Not Ready, exit with error
	;
	;XRA	A					; A = 0
	;OUT	USART8251DATA		; Dummy write DATA Reg.
	;
	IN		USART8251DATA		; Dummy read DATA Reg.
	;
	XRA		A					; A = 0, clean 'carry' (No error)
	RET
USARTNotReady:
	MVI 	A,00010000b			; Load COMMAND Reg.: Disable receiver, disable transmiter, clean DTR, clean RTS, clean error
	OUT 	USART8251CMD		; Write to COMMAND Reg.
	;
	STC							; Set 'carry' (USART error!)
	RET

;;
;
; Subroutine to Initialize USART Boudrate generator (8253 PIT)
INIT8253_BOUDCLK:
	; Set MODE Ch0 (USART Rx)
	MVI 	A,00110110b     	; Load Command Ch.0, binary, mode3 (Square Wave Rate Generator), uint16 couter
	OUT 	PIT8253_USARTMOD	; Write to MODE Reg. Ch.0
	; Set MODE Ch1 (USART Tx)
	MVI 	A,01110110b     	; Load Command Ch.1, binary, mode3 (Square Wave Rate Generator), uint16 counter
	OUT 	PIT8253_USARTMOD	; Write to MODE Reg. Ch.1
	; Set MODE Ch2 (CLK/1000)
	MVI 	A,10110110b     	; Load Command Ch.2, binary, mode3 (Square Wave Rate Generator), uint16 counter
	OUT 	PIT8253_USARTMOD	; Write to MODE Reg. Ch.2
	; Set DIVIDE COUNTER Ch0
	MVI 	A,CLK_RX_LSB		; Load Counter Ch.0 prescaller, LSB
	OUT 	PIT8253_USARTCNT0	; Write LSB prescaller
	MVI 	A,CLK_RX_MSB		; Load Counter Ch.0 prescaller, MSB
	OUT 	PIT8253_USARTCNT0	; Write LSB prescaller
	; Set DIVIDE COUNTER Ch1
	MVI 	A,CLK_TX_LSB		; Load Counter Ch.1 prescaller, LSB
	OUT 	PIT8253_USARTCNT1	; Write LSB prescaller
	MVI 	A,CLK_RX_MSB		; Load Counter Ch.1 prescaller, MSB
	OUT 	PIT8253_USARTCNT1	; Write LSB prescaller
	; Set DIVIDE COUNTER Ch2
	MVI 	A,0E8h				; Load Counter Ch.2 prescaller, LSB
	OUT 	PIT8253_USARTCNT2	; Write LSB prescaller
	MVI 	A,03h				; Load Counter Ch.2 prescaller, MSB
	OUT 	PIT8253_USARTCNT2	; Write LSB prescaller
	;
	RET

;;
;
USART_Start::
	; Set USART COMMAND
	MVI 	A,00000010b			; Load COMMAND Reg.: Disable receiver, disable transmiter, set DTR
	OUT 	USART8251CMD		; Write to COMMAND Reg.
	;
	IN		USART8251CMD		; Read USART Status
	ANI		USART_ST_DSR		; Mask 'DSR'
	CPI		USART_ST_DSR		; 'DSR' set ?
	JNZ		DCENotReady			; DCE Not Ready, exit with error
	;
	XRA		A					; A = 0, clean 'carry' (No error)
	RET
TxNotReady:
	MVI 	A,00010000b			; Load COMMAND Reg.: Disable receiver, disable transmiter, clean DTR, clean RTS, clean error
	OUT 	USART8251CMD		; Write to COMMAND Reg.
	;
	STC							; Set 'carry' (USART error (Transmiter not ready!))
	RET
DCENotReady:
	MVI 	A,00010000b			; Load COMMAND Reg.: Disable receiver, disable transmiter, clean DTR, clean RTS, clean error
	;MVI 	A,00110111b			; Load COMMAND Reg.: Enable receiver, enable transmiter, set DTR, set RTS, clean error
	OUT 	USART8251CMD		; Write to COMMAND Reg.
	;
	STC							; Set 'carry' (USART error (DCE not ready!))
	RET

;;
;
USART_Stop::
	; Set USART COMMAND
	MVI 	A,00000000b			; Load COMMAND Reg.: Disable receiver, disable transmiter, clean DTR, clean RTS
	OUT 	USART8251CMD		; Write to COMMAND Reg.
	;
	RET

;;
;
USART_En_Tx::
	MVI 	A,00100111b			; Load COMMAND Reg.: Enable receiver, enable transmiter, set DTR, set RTS
	OUT 	USART8251CMD		; Write to COMMAND Reg.
	;
	RET

;;
;
USART_Dis_Tx::
	MVI 	A,00000110b			; Load COMMAND Reg.: Enable receiver, disable transmiter, set DTR, set RTS
	OUT 	USART8251CMD		; Write to COMMAND Reg.
	;
	RET

;;
;
USART_GetByte::
	IN		USART8251CMD		; Read USART Status
	;ANI	USART_ST_DSR	; Mask 'DSR'
	;CPI	USART_ST_DSR	; 'DSR' set ?
	;JNZ	GetByteErr			; DCE Not Ready, exit with error
	;
	ANI		USART_ST_RxRdy		; Mask 'RxReady'
	CPI		USART_ST_RxRdy		; 'RxReady' set ?
	JNZ		GetByteErr			; No data, exit with error
	;
	;ANI	USART_ST_OverErr	; Mask 'Overrun'
	;CPI	USART_ST_OverErr	; 'Overrun' set ?
	;JNZ	GetByteErr			; No data, exit with error
	;
	;ANI	USART_ST_FrameErr	; Maks 'Frame error'
	;CPI	USART_ST_FrameErr	; 'Frame error' set ?
	;JNZ	GetByteErr			; No data, exit with error
	;
	IN		USART8251DATA		; Read USART Data to A
	;
	ANA		A					; Clean 'carry' (No error)
	RET
GetByteErr:
	;MVI 	A,00110111b			; Load COMMAND Reg.: Enable receiver, enable transmiter, set DTR, set RTS, clean error
	;OUT 	USART8251CMD		; Write to COMMAND Reg.
	;
	XRA		A					; Clean A
	STC							; Set 'carry' (USART error (DCE not ready or no data!))
	RET

;;
;
USART_PutByte::
	PUSH	PSW					; Store A (Data) in stack
	;
	IN		USART8251CMD		; Read USART Status
	ANI		USART_ST_TxRdy		; Mask 'Tx Ready'
	CPI		USART_ST_TxRdy		; 'Tx Ready'	set ?
	JNZ		PutByteErr			; Tx full/Tx disabled/No CTC set, exit with error
	;
	POP		PSW					; Restore A (Data) from stack
	;
	OUT		USART8251DATA		; Write Data to USART
	;
	ANA		A					; Clean 'carry' (No error)
	RET
PutByteErr:
	POP		PSW					; Restore A (Data) from stack
	;
	;MVI 	A,00110111b			; Load COMMAND Reg.: Enable receiver, enable transmiter, set DTR, set RTS, clean error
	;OUT 	USART8251CMD		; Write to COMMAND Reg.
	;
	STC							; Set 'carry' (USART error (DCE not ready or no data!))
	RET

;;
; HL - destination, BC - byte counter
USART_GetBlock::
	PUSH	H					; Store destination (HL) to stack
	MOV		A,B					; Copy B to A
	ORA		C					; A = A | C (are both A and C zero?)
	JZ		USART_GetBlockErr	; Jump if the zero-flag is set.
USART_GetBlockReadLoop:
	JZ		USART_EndBlockRead
	CALL	USART_GetByte		; Read USART byte
	MOV		M,A					; Store byte (A) to destination (HL)
	INX		H					; Increment HL (destination)
	DCX		B					; Decrement BC (counter)
	JMP		USART_GetBlockReadLoop
USART_GetBlockErr:
	POP		H					; Restore destination (HL) from stack
	STC							; Set 'carry' (RTC error (Lost data!))
	RET
USART_EndBlockRead:
	POP		H					; Restore destination (HL) from stack
	ANA		A					; Clean 'carry' (No error)
	RET

;;
; HL - source, BC - byte counter
USART_PutBlock::
	PUSH	H					; Store destination (HL) to stack
	MOV		A,B					; Copy B to A
	ORA		C					; A = A | C (are both A and C zero?)
	JZ		USART_PutBlockErr	; Jump if the zero-flag is set.
USART_PutBlockWriteLoop:
	JZ		USART_EndBlockWrite
	MOV		A,M					; Read byte (A) from source (HL)
	CALL	USART_PutByte		; Write USART byte
	INX		H					; Increment HL (source)
	DCX		B					; Decrement C (counter)
	JMP		USART_PutBlockWriteLoop
USART_PutBlockErr:
	POP		H					; Restore destination (HL) from stack
	STC							; Set 'carry' (RTC error (Lost data!))
	RET
USART_EndBlockWrite:
	POP		H					; Restore destination (HL) from stack
	ANA		A					; Set 'carry' (No error)
	RET
