/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [22:0] celloutsig_0_6z;
  reg [5:0] celloutsig_0_7z;
  wire [17:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [22:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  reg [12:0] celloutsig_1_17z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~(celloutsig_1_0z | in_data[159]);
  assign celloutsig_1_4z = ~(celloutsig_1_2z | 1'h1);
  assign celloutsig_1_7z = ~(celloutsig_1_4z | celloutsig_1_5z[2]);
  assign celloutsig_0_5z = ~celloutsig_0_1z;
  assign celloutsig_1_0z = in_data[170] | ~(in_data[154]);
  assign celloutsig_1_19z = celloutsig_1_7z | ~(1'h1);
  assign celloutsig_0_3z = ~(celloutsig_0_0z ^ in_data[92]);
  assign celloutsig_0_6z = { in_data[60:45], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z } & { in_data[63:53], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_10z = { in_data[127], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_6z } & { in_data[153:132], celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[82:71] === in_data[86:75];
  assign celloutsig_0_4z = { in_data[33:22], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z } === { in_data[28:24], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_6z = { in_data[177:174], celloutsig_1_2z } === { in_data[126:124], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_12z = { 3'h7, celloutsig_1_8z } === in_data[156:153];
  assign celloutsig_1_8z = celloutsig_1_5z[2:0] <= { 2'h3, celloutsig_1_6z };
  assign celloutsig_0_2z = in_data[63:46] <= { in_data[36:26], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_5z = celloutsig_1_1z[3] ? { celloutsig_1_1z[4], 1'h1, celloutsig_1_2z, 5'h1f } : in_data[110:103];
  assign celloutsig_1_11z = celloutsig_1_10z[12] ? 3'h7 : { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_18z = celloutsig_1_5z[2] ? { celloutsig_1_17z[7:6], celloutsig_1_0z, 5'h1f, celloutsig_1_8z } : { celloutsig_1_5z[7:3], 1'h0, celloutsig_1_5z[1:0], celloutsig_1_6z };
  assign celloutsig_1_9z = & { celloutsig_1_7z, celloutsig_1_5z[5:2], celloutsig_1_2z };
  assign celloutsig_0_1z = ^ in_data[74:66];
  assign celloutsig_0_8z = in_data[19:2] ~^ { celloutsig_0_6z[14:2], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_1z = in_data[155:151] ~^ { in_data[170:168], celloutsig_1_0z, celloutsig_1_0z };
  always_latch
    if (clkin_data[32]) celloutsig_0_7z = 6'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_7z = in_data[6:1];
  always_latch
    if (!clkin_data[64]) celloutsig_1_17z = 13'h0000;
    else if (clkin_data[0]) celloutsig_1_17z = { celloutsig_1_11z[2], celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_7z, 5'h1f };
  assign { out_data[136:128], out_data[96], out_data[37:32], out_data[17:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_7z, celloutsig_0_8z };
endmodule
