// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module cabac_top_decode_regular_Pipeline_VITIS_LOOP_53_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read5,
        p_read6,
        p_read4,
        select_ln1076_2,
        select_ln1076,
        bStream_address0,
        bStream_ce0,
        bStream_q0,
        state_bstate_n_bits_held_0_out,
        state_bstate_n_bits_held_0_out_ap_vld,
        state_bstate_held_aligned_word_0_out,
        state_bstate_held_aligned_word_0_out_ap_vld,
        state_bstate_currIdx_0_out,
        state_bstate_currIdx_0_out_ap_vld,
        phi_ln65_out,
        phi_ln65_out_ap_vld,
        state_ivlCurrRange_1_out,
        state_ivlCurrRange_1_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] p_read5;
input  [7:0] p_read6;
input  [31:0] p_read4;
input  [31:0] select_ln1076_2;
input  [31:0] select_ln1076;
output  [2:0] bStream_address0;
output   bStream_ce0;
input  [7:0] bStream_q0;
output  [7:0] state_bstate_n_bits_held_0_out;
output   state_bstate_n_bits_held_0_out_ap_vld;
output  [7:0] state_bstate_held_aligned_word_0_out;
output   state_bstate_held_aligned_word_0_out_ap_vld;
output  [31:0] state_bstate_currIdx_0_out;
output   state_bstate_currIdx_0_out_ap_vld;
output  [31:0] phi_ln65_out;
output   phi_ln65_out_ap_vld;
output  [31:0] state_ivlCurrRange_1_out;
output   state_ivlCurrRange_1_out_ap_vld;

reg ap_idle;
reg bStream_ce0;
reg state_bstate_n_bits_held_0_out_ap_vld;
reg state_bstate_held_aligned_word_0_out_ap_vld;
reg state_bstate_currIdx_0_out_ap_vld;
reg phi_ln65_out_ap_vld;
reg state_ivlCurrRange_1_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln1072_fu_223_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] state_ivlCurrRange_1_load_reg_443;
reg   [0:0] icmp_ln1072_reg_448;
reg   [7:0] state_bstate_n_bits_held_0_load_reg_452;
wire   [0:0] icmp_ln13_fu_238_p2;
reg   [0:0] icmp_ln13_reg_457;
wire   [8:0] zext_ln11_fu_314_p1;
wire   [8:0] retVal_fu_330_p3;
wire   [8:0] ap_phi_reg_pp0_iter0_val_reg_176;
reg   [8:0] ap_phi_reg_pp0_iter1_val_reg_176;
reg   [8:0] ap_phi_reg_pp0_iter2_val_reg_176;
reg   [8:0] ap_phi_reg_pp0_iter3_val_reg_176;
wire   [63:0] zext_ln5_fu_258_p1;
wire    ap_block_pp0_stage0;
reg   [31:0] state_ivlCurrRange_1_fu_78;
wire   [31:0] shl_ln1026_fu_232_p2;
wire    ap_loop_init;
reg   [31:0] ret_1_fu_82;
wire   [31:0] ret_fu_374_p3;
reg   [7:0] state_bstate_n_bits_held_0_fu_86;
wire   [7:0] add_ln16_fu_244_p2;
reg   [31:0] state_bstate_currIdx_0_fu_90;
wire   [31:0] add_ln6_fu_263_p2;
reg   [7:0] aligned_word_fu_94;
wire    ap_block_pp0_stage0_01001;
wire   [23:0] tmp_fu_213_p4;
wire   [8:0] zext_ln13_fu_287_p1;
wire   [8:0] add_ln14_fu_294_p2;
wire   [31:0] zext_ln23_fu_290_p1;
wire  signed [31:0] sext_ln14_fu_300_p1;
wire   [31:0] retVal_2_fu_304_p2;
wire   [0:0] retVal_3_fu_310_p1;
wire   [0:0] tmp_765_fu_318_p3;
wire   [7:0] zext_ln42_fu_326_p1;
wire   [7:0] trunc_ln1543_fu_346_p1;
wire   [8:0] shl_ln1_fu_350_p3;
wire   [22:0] tmp_s_fu_364_p4;
wire   [8:0] or_ln1543_fu_358_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_321;
reg    ap_condition_325;
reg    ap_condition_328;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_done_reg = 1'b0;
end

cabac_top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            aligned_word_fu_94 <= p_read6;
        end else if ((1'b1 == ap_condition_321)) begin
            aligned_word_fu_94 <= bStream_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln1072_reg_448 == 1'd1) & (icmp_ln13_reg_457 == 1'd0))) begin
            ap_phi_reg_pp0_iter3_val_reg_176 <= zext_ln11_fu_314_p1;
        end else if (((icmp_ln1072_reg_448 == 1'd1) & (icmp_ln13_reg_457 == 1'd1))) begin
            ap_phi_reg_pp0_iter3_val_reg_176 <= retVal_fu_330_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_val_reg_176 <= ap_phi_reg_pp0_iter2_val_reg_176;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            ret_1_fu_82 <= select_ln1076_2;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            ret_1_fu_82 <= ret_fu_374_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            state_bstate_currIdx_0_fu_90 <= p_read4;
        end else if ((1'b1 == ap_condition_325)) begin
            state_bstate_currIdx_0_fu_90 <= add_ln6_fu_263_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            state_bstate_n_bits_held_0_fu_86 <= p_read5;
        end else if ((1'b1 == ap_condition_325)) begin
            state_bstate_n_bits_held_0_fu_86 <= 8'd7;
        end else if ((1'b1 == ap_condition_328)) begin
            state_bstate_n_bits_held_0_fu_86 <= add_ln16_fu_244_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            state_ivlCurrRange_1_fu_78 <= select_ln1076;
        end else if (((icmp_ln1072_fu_223_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            state_ivlCurrRange_1_fu_78 <= shl_ln1026_fu_232_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        icmp_ln1072_reg_448 <= icmp_ln1072_fu_223_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_val_reg_176 <= ap_phi_reg_pp0_iter0_val_reg_176;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_val_reg_176 <= ap_phi_reg_pp0_iter1_val_reg_176;
        state_ivlCurrRange_1_load_reg_443 <= state_ivlCurrRange_1_fu_78;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1072_fu_223_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln13_reg_457 <= icmp_ln13_fu_238_p2;
        state_bstate_n_bits_held_0_load_reg_452 <= state_bstate_n_bits_held_0_fu_86;
    end
end

always @ (*) begin
    if (((icmp_ln1072_fu_223_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bStream_ce0 = 1'b1;
    end else begin
        bStream_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1072_reg_448 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        phi_ln65_out_ap_vld = 1'b1;
    end else begin
        phi_ln65_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1072_reg_448 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        state_bstate_currIdx_0_out_ap_vld = 1'b1;
    end else begin
        state_bstate_currIdx_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1072_reg_448 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        state_bstate_held_aligned_word_0_out_ap_vld = 1'b1;
    end else begin
        state_bstate_held_aligned_word_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1072_reg_448 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        state_bstate_n_bits_held_0_out_ap_vld = 1'b1;
    end else begin
        state_bstate_n_bits_held_0_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1072_reg_448 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        state_ivlCurrRange_1_out_ap_vld = 1'b1;
    end else begin
        state_ivlCurrRange_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln14_fu_294_p2 = ($signed(zext_ln13_fu_287_p1) + $signed(9'd511));

assign add_ln16_fu_244_p2 = ($signed(state_bstate_n_bits_held_0_fu_86) + $signed(8'd255));

assign add_ln6_fu_263_p2 = (state_bstate_currIdx_0_fu_90 + 32'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_321 = ((icmp_ln1072_reg_448 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln13_reg_457 == 1'd1));
end

always @ (*) begin
    ap_condition_325 = ((icmp_ln1072_fu_223_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln13_fu_238_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_328 = ((icmp_ln1072_fu_223_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln13_fu_238_p2 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign ap_phi_reg_pp0_iter0_val_reg_176 = 'bx;

assign bStream_address0 = zext_ln5_fu_258_p1;

assign icmp_ln1072_fu_223_p2 = ((tmp_fu_213_p4 == 24'd0) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_238_p2 = ((state_bstate_n_bits_held_0_fu_86 == 8'd0) ? 1'b1 : 1'b0);

assign or_ln1543_fu_358_p2 = (shl_ln1_fu_350_p3 | ap_phi_reg_pp0_iter3_val_reg_176);

assign phi_ln65_out = ret_1_fu_82;

assign retVal_2_fu_304_p2 = zext_ln23_fu_290_p1 >> sext_ln14_fu_300_p1;

assign retVal_3_fu_310_p1 = retVal_2_fu_304_p2[0:0];

assign retVal_fu_330_p3 = {{1'd0}, {zext_ln42_fu_326_p1}};

assign ret_fu_374_p3 = {{tmp_s_fu_364_p4}, {or_ln1543_fu_358_p2}};

assign sext_ln14_fu_300_p1 = $signed(add_ln14_fu_294_p2);

assign shl_ln1026_fu_232_p2 = state_ivlCurrRange_1_fu_78 << 32'd1;

assign shl_ln1_fu_350_p3 = {{trunc_ln1543_fu_346_p1}, {1'd0}};

assign state_bstate_currIdx_0_out = state_bstate_currIdx_0_fu_90;

assign state_bstate_held_aligned_word_0_out = aligned_word_fu_94;

assign state_bstate_n_bits_held_0_out = state_bstate_n_bits_held_0_fu_86;

assign state_ivlCurrRange_1_out = state_ivlCurrRange_1_load_reg_443;

assign tmp_765_fu_318_p3 = bStream_q0[32'd7];

assign tmp_fu_213_p4 = {{state_ivlCurrRange_1_fu_78[31:8]}};

assign tmp_s_fu_364_p4 = {{ret_1_fu_82[30:8]}};

assign trunc_ln1543_fu_346_p1 = ret_1_fu_82[7:0];

assign zext_ln11_fu_314_p1 = retVal_3_fu_310_p1;

assign zext_ln13_fu_287_p1 = state_bstate_n_bits_held_0_load_reg_452;

assign zext_ln23_fu_290_p1 = aligned_word_fu_94;

assign zext_ln42_fu_326_p1 = tmp_765_fu_318_p3;

assign zext_ln5_fu_258_p1 = state_bstate_currIdx_0_fu_90;

endmodule //cabac_top_decode_regular_Pipeline_VITIS_LOOP_53_1
