--------------- Build Started: 05/12/2025 20:26:48 Project: Jazzy_Dude, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\student\AppData\Local\Cypress Semiconductor\PSoC Creator\3.3" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p "E:\final project\Workspace01\Jazzy_Dude.cydsn\Jazzy_Dude.cyprj" -d CY8C5868AXI-LP035 -s "E:\final project\Workspace01\Jazzy_Dude.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: pft.M0028: warning: Clock Warning: (Clock_1's accuracy range '30.303  Hz -50% +100%, (15.152  Hz - 60.606  Hz)' is not within the specified tolerance range '30  Hz +/- 5%, (28.5  Hz - 31.5  Hz)'.).
 * E:\final project\Workspace01\Jazzy_Dude.cydsn\Jazzy_Dude.cydwr (Clock_1)
 * E:\final project\Workspace01\Jazzy_Dude.cydsn\TopDesign\TopDesign.cysch (Instance:Clock_1)
HDL Generation ...
Synthesis ...
--------------- Build Canceled: 05/12/2025 20:26:53 ---------------
