<module name="IVA_PRM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PM_IVA_PWRSTCTRL" acronym="PM_IVA_PWRSTCTRL" offset="0x0" width="32" description="This register controls the IVA power state to reach upon a domain sleep transition">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="TCM2_MEM_ONSTATE" width="2" begin="23" end="22" resetval="0x3" description="TCM2 memory state when domain is ON." range="" rwaccess="R">
      <bitenum value="3" id="Mem_on" token="TCM2_MEM_ONSTATE_3_r" description="Memory bank is on when the domain is ON."/>
    </bitfield>
    <bitfield id="TCM1_MEM_ONSTATE" width="2" begin="21" end="20" resetval="0x3" description="TCM1 memory state when domain is ON." range="" rwaccess="R">
      <bitenum value="3" id="Mem_on" token="TCM1_MEM_ONSTATE_3_r" description="Memory bank is on when the domain is ON."/>
    </bitfield>
    <bitfield id="SL2_MEM_ONSTATE" width="2" begin="19" end="18" resetval="0x3" description="SL2 memory state when domain is ON." range="" rwaccess="R">
      <bitenum value="3" id="Mem_on" token="SL2_MEM_ONSTATE_3_r" description="Memory bank is on when the domain is ON."/>
    </bitfield>
    <bitfield id="HWA_MEM_ONSTATE" width="2" begin="17" end="16" resetval="0x3" description="HWA memory state when domain is ON." range="" rwaccess="R">
      <bitenum value="3" id="Mem_on" token="HWA_MEM_ONSTATE_3_r" description="Memory bank is on when the domain is ON."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TCM2_MEM_RETSTATE" width="1" begin="11" end="11" resetval="1" description="TCM2 memory state when domain is RETENTION." range="" rwaccess="RW">
      <bitenum value="0" id="mem_off" token="TCM2_MEM_RETSTATE_0" description="Memory bank is off when the domain is in the RETENTION state."/>
      <bitenum value="1" id="mem_ret" token="TCM2_MEM_RETSTATE_1" description="Memory bank is retained when domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="TCM1_MEM_RETSTATE" width="1" begin="10" end="10" resetval="1" description="TCM1 memory state when domain is RETENTION." range="" rwaccess="RW">
      <bitenum value="0" id="mem_off" token="TCM1_MEM_RETSTATE_0" description="Memory bank is off when the domain is in the RETENTION state."/>
      <bitenum value="1" id="mem_ret" token="TCM1_MEM_RETSTATE_1" description="Memory bank is retained when domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="SL2_MEM_RETSTATE" width="1" begin="9" end="9" resetval="1" description="SL2 memory state when domain is RETENTION." range="" rwaccess="RW">
      <bitenum value="0" id="mem_off" token="SL2_MEM_RETSTATE_0" description="Memory bank is off when the domain is in the RETENTION state."/>
      <bitenum value="1" id="mem_ret" token="SL2_MEM_RETSTATE_1" description="Memory bank is retained when domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="HWA_MEM_RETSTATE" width="1" begin="8" end="8" resetval="0" description="HWA memory state when domain is RETENTION." range="" rwaccess="R">
      <bitenum value="0" id="mem_off" token="HWA_MEM_RETSTATE_0_r" description="Memory bank is off when the domain is in the RETENTION state."/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LOWPOWERSTATECHANGE" width="1" begin="4" end="4" resetval="0" description="Power state change request when domain has already performed a sleep transition. Allows going into deeper low power state without waking up the power domain." range="" rwaccess="RW WSpecial">
      <bitenum value="0" id="DIS" token="LOWPOWERSTATECHANGE_0" description="Do not request a low power state change."/>
      <bitenum value="1" id="EN" token="LOWPOWERSTATECHANGE_1" description="Request a low power state change. This bit is automatically cleared when the power state is effectively changed or when power state is ON."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="LOGICRETSTATE" width="1" begin="2" end="2" resetval="0" description="Logic state when power domain is RETENTION" range="" rwaccess="R">
      <bitenum value="0" id="logic_off" token="LOGICRETSTATE_0_r" description="Whole logic is off when the domain is in RETENTION state."/>
    </bitfield>
    <bitfield id="POWERSTATE" width="2" begin="1" end="0" resetval="0x3" description="Power state control" range="" rwaccess="RW">
      <bitenum value="0" id="OFF" token="POWERSTATE_0" description="Reserved"/>
      <bitenum value="1" id="RET" token="POWERSTATE_1" description="RETENTION state"/>
      <bitenum value="2" id="INACT" token="POWERSTATE_2" description="INACTIVE state"/>
      <bitenum value="3" id="ON" token="POWERSTATE_3" description="ON State"/>
    </bitfield>
  </register>
  <register id="PM_IVA_PWRSTST" acronym="PM_IVA_PWRSTST" offset="0x4" width="32" description="This register provides a status on the current IVA power domain state. [warm reset insensitive]">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LASTPOWERSTATEENTERED" width="2" begin="25" end="24" resetval="0x0" description="Last low power state entered. Set to 0x3 upon write of the same only. This register is intended for debug purpose only." range="" rwaccess="RW W1toSet">
      <bitenum value="3" id="ON" token="LASTPOWERSTATEENTERED_3_r" description="Power domain was previously ON-ACTIVE"/>
      <bitenum value="2" id="INACTIVE" token="LASTPOWERSTATEENTERED_2_r" description="Power domain was previously ON-INACTIVE"/>
      <bitenum value="1" id="RET" token="LASTPOWERSTATEENTERED_1_r" description="Power domain was previously in RETENTION"/>
      <bitenum value="0" id="OFF" token="LASTPOWERSTATEENTERED_0_r" description="Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="INTRANSITION" width="1" begin="20" end="20" resetval="0" description="Domain transition status" range="" rwaccess="R">
      <bitenum value="0" id="No" token="INTRANSITION_0_r" description="No on-going transition on power domain"/>
      <bitenum value="1" id="Ongoing" token="INTRANSITION_1_r" description="Power domain transition is in progress."/>
    </bitfield>
    <bitfield id="RESERVED" width="8" begin="19" end="12" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="TCM2_MEM_STATEST" width="2" begin="11" end="10" resetval="0x3" description="TCM2 memory state status" range="" rwaccess="R">
      <bitenum value="0" id="Mem_off" token="TCM2_MEM_STATEST_0_r" description="Reserved"/>
      <bitenum value="1" id="Mem_ret" token="TCM2_MEM_STATEST_1_r" description="Memory is RETENTION"/>
      <bitenum value="2" id="Reserved" token="TCM2_MEM_STATEST_2_r" description="Reserved"/>
      <bitenum value="3" id="Mem_on" token="TCM2_MEM_STATEST_3_r" description="Memory is ON"/>
    </bitfield>
    <bitfield id="TCM1_MEM_STATEST" width="2" begin="9" end="8" resetval="0x3" description="TCM1 memory state status" range="" rwaccess="R">
      <bitenum value="0" id="Mem_off" token="TCM1_MEM_STATEST_0_r" description="Reserved"/>
      <bitenum value="1" id="Mem_ret" token="TCM1_MEM_STATEST_1_r" description="Memory is RETENTION"/>
      <bitenum value="2" id="Reserved" token="TCM1_MEM_STATEST_2_r" description="Reserved"/>
      <bitenum value="3" id="Mem_on" token="TCM1_MEM_STATEST_3_r" description="Memory is ON"/>
    </bitfield>
    <bitfield id="SL2_MEM_STATEST" width="2" begin="7" end="6" resetval="0x3" description="SL2 memory state status" range="" rwaccess="R">
      <bitenum value="0" id="Mem_off" token="SL2_MEM_STATEST_0_r" description="Reserved"/>
      <bitenum value="1" id="Mem_ret" token="SL2_MEM_STATEST_1_r" description="Memory is RETENTION"/>
      <bitenum value="2" id="Reserved" token="SL2_MEM_STATEST_2_r" description="Reserved"/>
      <bitenum value="3" id="Mem_on" token="SL2_MEM_STATEST_3_r" description="Memory is ON"/>
    </bitfield>
    <bitfield id="HWA_MEM_STATEST" width="2" begin="5" end="4" resetval="0x3" description="HWA memory state status" range="" rwaccess="R">
      <bitenum value="0" id="Mem_off" token="HWA_MEM_STATEST_0_r" description="Reserved"/>
      <bitenum value="1" id="Mem_ret" token="HWA_MEM_STATEST_1_r" description="Memory is RETENTION"/>
      <bitenum value="2" id="Reserved" token="HWA_MEM_STATEST_2_r" description="Reserved"/>
      <bitenum value="3" id="Mem_on" token="HWA_MEM_STATEST_3_r" description="Memory is ON"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="LOGICSTATEST" width="1" begin="2" end="2" resetval="1" description="Logic state status" range="" rwaccess="R">
      <bitenum value="0" id="OFF" token="LOGICSTATEST_0_r" description="Logic in domain is OFF"/>
      <bitenum value="1" id="ON" token="LOGICSTATEST_1_r" description="Logic in domain is ON"/>
    </bitfield>
    <bitfield id="POWERSTATEST" width="2" begin="1" end="0" resetval="0x3" description="Current power state status" range="" rwaccess="R">
      <bitenum value="0" id="OFF" token="POWERSTATEST_0_r" description="Reserved"/>
      <bitenum value="1" id="RET" token="POWERSTATEST_1_r" description="Power domain is in RETENTION"/>
      <bitenum value="2" id="INACTIVE" token="POWERSTATEST_2_r" description="Power domain is ON-INACTIVE"/>
      <bitenum value="3" id="ON" token="POWERSTATEST_3_r" description="Power domain is ON-ACTIVE"/>
    </bitfield>
  </register>
  <register id="RM_IVA_RSTCTRL" acronym="RM_IVA_RSTCTRL" offset="0x10" width="32" description="This register controls the release of the IVA sub-system resets.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="RST_LOGIC" width="1" begin="2" end="2" resetval="1" description="IVA logic and SL2 reset control" range="" rwaccess="RW">
      <bitenum value="0" id="CLEAR" token="RST_LOGIC_0" description="Reset is cleared for the IVA logic and SL2"/>
      <bitenum value="1" id="ASSERT" token="RST_LOGIC_1" description="Reset is asserted for IVA logic and SL2"/>
    </bitfield>
    <bitfield id="RST_SEQ2" width="1" begin="1" end="1" resetval="1" description="IVA Sequencer2 reset control" range="" rwaccess="RW">
      <bitenum value="0" id="CLEAR" token="RST_SEQ2_0" description="Reset is cleared for IVA Sequencer CPU2"/>
      <bitenum value="1" id="ASSERT" token="RST_SEQ2_1" description="Reset is asserted for IVA Sequencer CPU2"/>
    </bitfield>
    <bitfield id="RST_SEQ1" width="1" begin="0" end="0" resetval="1" description="IVA sequencer1 reset control" range="" rwaccess="RW">
      <bitenum value="0" id="CLEAR" token="RST_SEQ1_0" description="Reset is cleared for the IVA Sequencer CPU1"/>
      <bitenum value="1" id="ASSERT" token="RST_SEQ1_1" description="Reset is asserted for the IVA sequencer CPU1"/>
    </bitfield>
  </register>
  <register id="RM_IVA_RSTST" acronym="RM_IVA_RSTST" offset="0x14" width="32" description="This register logs the different reset sources of the IVA domain. Each bit is set upon release of the domain reset signal. Must be cleared by software. [warm reset insensitive]">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="RST_ICECRUSHER_SEQ2" width="1" begin="6" end="6" resetval="0" description="Sequencer2 CPU has been reset due to IVA ICECRUSHER2 reset event" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="RESET_NO" token="RST_ICECRUSHER_SEQ2_0" description="No icecrusher reset"/>
      <bitenum value="1" id="RESET_YES" token="RST_ICECRUSHER_SEQ2_1" description="Sequencer2 has been reset upon icecrusher reset"/>
    </bitfield>
    <bitfield id="RST_ICECRUSHER_SEQ1" width="1" begin="5" end="5" resetval="0" description="Sequencer1 CPU has been reset due to IVA ICECRUSHER1 reset event" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="RESET_NO" token="RST_ICECRUSHER_SEQ1_0" description="No icecrusher reset"/>
      <bitenum value="1" id="RESET_YES" token="RST_ICECRUSHER_SEQ1_1" description="Sequencer1 has been reset upon icecrusher reset"/>
    </bitfield>
    <bitfield id="RST_EMULATION_SEQ2" width="1" begin="4" end="4" resetval="0" description="Sequencer2 CPU has been reset due to emulation reset source e.g. assert reset command initiated by the icepick module" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="RESET_NO" token="RST_EMULATION_SEQ2_0" description="No emulation reset"/>
      <bitenum value="1" id="RESET_YES" token="RST_EMULATION_SEQ2_1" description="Sequencer2 has been reset upon emulation reset"/>
    </bitfield>
    <bitfield id="RST_EMULATION_SEQ1" width="1" begin="3" end="3" resetval="0" description="Sequencer1 CPU has been reset due to emulation reset source e.g. assert reset command initiated by the icepick module" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="RESET_NO" token="RST_EMULATION_SEQ1_0" description="No emulation reset"/>
      <bitenum value="1" id="RESET_YES" token="RST_EMULATION_SEQ1_1" description="Sequencer1 has been reset upon emulation reset"/>
    </bitfield>
    <bitfield id="RST_LOGIC" width="1" begin="2" end="2" resetval="0" description="IVA logic and SL2 SW reset" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="RESET_NO" token="RST_LOGIC_0" description="No SW reset occured"/>
      <bitenum value="1" id="RESET_YES" token="RST_LOGIC_1" description="IVA logic and SL2 has been reset upon SW reset"/>
    </bitfield>
    <bitfield id="RST_SEQ2" width="1" begin="1" end="1" resetval="0" description="IVA Sequencer2 CPU SW reset" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="RESET_NO" token="RST_SEQ2_0" description="No SW reset occured"/>
      <bitenum value="1" id="RESET_YES" token="RST_SEQ2_1" description="Sequencer2 has been reset upon SW reset"/>
    </bitfield>
    <bitfield id="RST_SEQ1" width="1" begin="0" end="0" resetval="0" description="IVA Sequencer1 CPU SW reset" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="RESET_NO" token="RST_SEQ1_0" description="No SW reset occured"/>
      <bitenum value="1" id="RESET_YES" token="RST_SEQ1_1" description="Sequencer1 has been reset upon SW reset"/>
    </bitfield>
  </register>
  <register id="RM_IVA_IVA_CONTEXT" acronym="RM_IVA_IVA_CONTEXT" offset="0x24" width="32" description="This register contains dedicated IVA context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_HWA_MEM" width="1" begin="10" end="10" resetval="1" description="Specify if memory-based context in HWA_MEM memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTMEM_HWA_MEM_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTMEM_HWA_MEM_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTMEM_TCM2_MEM" width="1" begin="9" end="9" resetval="1" description="Specify if memory-based context in TCM2_MEM memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTMEM_TCM2_MEM_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTMEM_TCM2_MEM_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="LOSTMEM_TCM1_MEM" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in TCM1_MEM memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTMEM_TCM1_MEM_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTMEM_TCM1_MEM_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of IVA_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
  <register id="RM_IVA_SL2_CONTEXT" acronym="RM_IVA_SL2_CONTEXT" offset="0x2C" width="32" description="This register contains dedicated SL2 context statuses. [warm reset insensitive]">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTMEM_SL2_MEM" width="1" begin="8" end="8" resetval="1" description="Specify if memory-based context in SL2_MEM memory bank has been lost due to a previous power transition or other reset source." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTMEM_SL2_MEM_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTMEM_SL2_MEM_1" description="Context has been lost"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="LOSTCONTEXT_DFF" width="1" begin="0" end="0" resetval="1" description="Specify if DFF-based context has been lost due to a previous power transition or other reset source. (set upon assertion of IVA_RST signal)" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="Maintained" token="LOSTCONTEXT_DFF_0" description="Context has been maintained"/>
      <bitenum value="1" id="Lost" token="LOSTCONTEXT_DFF_1" description="Context has been lost"/>
    </bitfield>
  </register>
</module>
