#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5569decfc100 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -11;
v0x5569ded25e70_0 .var "clk", 0 0;
L_0x7fc5b97fa378 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5569ded25f30_0 .net "e", 7 0, L_0x7fc5b97fa378;  1 drivers
L_0x7fc5b97fa3c0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5569ded25ff0_0 .net "e1", 7 0, L_0x7fc5b97fa3c0;  1 drivers
L_0x7fc5b97fa408 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5569ded26090_0 .net "e2", 7 0, L_0x7fc5b97fa408;  1 drivers
L_0x7fc5b97fa450 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5569ded26150_0 .net "e3", 7 0, L_0x7fc5b97fa450;  1 drivers
v0x5569ded26260_0 .var "inter", 0 0;
v0x5569ded26350_0 .var "reset", 0 0;
v0x5569ded263f0_0 .net "s", 7 0, L_0x5569ded3a640;  1 drivers
v0x5569ded26500_0 .net "s1", 7 0, L_0x5569ded3aa30;  1 drivers
v0x5569ded265c0_0 .net "s2", 7 0, L_0x5569ded3aae0;  1 drivers
v0x5569ded266d0_0 .net "s3", 7 0, L_0x5569ded3ab50;  1 drivers
S_0x5569decfbd80 .scope module, "micpu" "cpu" 2 23, 3 1 0, S_0x5569decfc100;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "interrupcion"
    .port_info 3 /INPUT 8 "e"
    .port_info 4 /INPUT 8 "e1"
    .port_info 5 /INPUT 8 "e2"
    .port_info 6 /INPUT 8 "e3"
    .port_info 7 /OUTPUT 8 "s"
    .port_info 8 /OUTPUT 8 "s1"
    .port_info 9 /OUTPUT 8 "s2"
    .port_info 10 /OUTPUT 8 "s3"
v0x5569ded24940_0 .net "clk", 0 0, v0x5569ded25e70_0;  1 drivers
v0x5569ded24a00_0 .net "e", 7 0, L_0x7fc5b97fa378;  alias, 1 drivers
v0x5569ded24b10_0 .net "e1", 7 0, L_0x7fc5b97fa3c0;  alias, 1 drivers
v0x5569ded24c00_0 .net "e2", 7 0, L_0x7fc5b97fa408;  alias, 1 drivers
v0x5569ded24d10_0 .net "e3", 7 0, L_0x7fc5b97fa450;  alias, 1 drivers
v0x5569ded24e70_0 .net "interrupcion", 0 0, v0x5569ded26260_0;  1 drivers
v0x5569ded24f10_0 .net "op_alu", 2 0, v0x5569ded23960_0;  1 drivers
v0x5569ded24fb0_0 .net "opcode", 5 0, L_0x5569ded3a910;  1 drivers
v0x5569ded250c0_0 .net "pop", 0 0, v0x5569ded23b10_0;  1 drivers
v0x5569ded25160_0 .net "push", 0 0, v0x5569ded23c00_0;  1 drivers
v0x5569ded25200_0 .net "reset", 0 0, v0x5569ded26350_0;  1 drivers
v0x5569ded252a0_0 .net "s", 7 0, L_0x5569ded3a640;  alias, 1 drivers
v0x5569ded25360_0 .net "s1", 7 0, L_0x5569ded3aa30;  alias, 1 drivers
v0x5569ded25400_0 .net "s2", 7 0, L_0x5569ded3aae0;  alias, 1 drivers
v0x5569ded254a0_0 .net "s3", 7 0, L_0x5569ded3ab50;  alias, 1 drivers
v0x5569ded25540_0 .net "s_cargaes", 0 0, v0x5569ded23d40_0;  1 drivers
v0x5569ded255e0_0 .net "s_inc", 0 0, v0x5569ded23e30_0;  1 drivers
v0x5569ded25790_0 .net "s_inm", 0 0, v0x5569ded23f20_0;  1 drivers
v0x5569ded25830_0 .net "s_interrupcion", 0 0, v0x5569ded24010_0;  1 drivers
v0x5569ded258d0_0 .net "s_load", 0 0, v0x5569ded240b0_0;  1 drivers
v0x5569ded25970_0 .net "s_pop", 0 0, v0x5569ded241a0_0;  1 drivers
v0x5569ded25a10_0 .net "we3", 0 0, v0x5569ded24290_0;  1 drivers
v0x5569ded25ab0_0 .net "we_es", 0 0, v0x5569ded24380_0;  1 drivers
v0x5569ded25b50_0 .net "wez", 0 0, v0x5569ded24420_0;  1 drivers
v0x5569ded25bf0_0 .net "write_enable", 0 0, v0x5569ded24510_0;  1 drivers
v0x5569ded25c90_0 .net "z", 0 0, v0x5569ded18210_0;  1 drivers
S_0x5569decfba90 .scope module, "camino_de_datos" "cd" 3 7, 4 1 0, S_0x5569decfbd80;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "e"
    .port_info 1 /INPUT 8 "e1"
    .port_info 2 /INPUT 8 "e2"
    .port_info 3 /INPUT 8 "e3"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "reset"
    .port_info 6 /INPUT 1 "s_inc"
    .port_info 7 /INPUT 1 "s_inm"
    .port_info 8 /INPUT 1 "we3"
    .port_info 9 /INPUT 1 "wez"
    .port_info 10 /INPUT 1 "push"
    .port_info 11 /INPUT 1 "pop"
    .port_info 12 /INPUT 1 "s_pop"
    .port_info 13 /INPUT 1 "write_enable"
    .port_info 14 /INPUT 1 "s_load"
    .port_info 15 /INPUT 1 "we_es"
    .port_info 16 /INPUT 1 "s_cargaes"
    .port_info 17 /INPUT 1 "s_interrupcion"
    .port_info 18 /INPUT 3 "op_alu"
    .port_info 19 /OUTPUT 1 "z"
    .port_info 20 /OUTPUT 6 "opcode"
    .port_info 21 /OUTPUT 8 "s"
    .port_info 22 /OUTPUT 8 "s1"
    .port_info 23 /OUTPUT 8 "s2"
    .port_info 24 /OUTPUT 8 "s3"
L_0x5569ded39a50 .functor AND 1, L_0x5569ded39960, v0x5569ded24380_0, C4<1>, C4<1>;
L_0x5569ded39bb0 .functor AND 1, L_0x5569ded39b10, v0x5569ded24380_0, C4<1>, C4<1>;
L_0x5569ded39db0 .functor AND 1, L_0x5569ded39cb0, v0x5569ded24380_0, C4<1>, C4<1>;
L_0x5569ded39ec0 .functor AND 1, L_0x5569ded39e20, v0x5569ded24380_0, C4<1>, C4<1>;
L_0x5569ded3a640 .functor BUFZ 8, v0x5569ded1df80_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5569ded3aa30 .functor BUFZ 8, v0x5569ded1e770_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5569ded3aae0 .functor BUFZ 8, v0x5569ded1ef10_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5569ded3ab50 .functor BUFZ 8, v0x5569ded1f5d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5569ded1fe40_0 .net *"_s17", 0 0, L_0x5569ded39960;  1 drivers
v0x5569ded1ff20_0 .net *"_s21", 0 0, L_0x5569ded39b10;  1 drivers
v0x5569ded20000_0 .net *"_s25", 0 0, L_0x5569ded39cb0;  1 drivers
v0x5569ded200f0_0 .net *"_s29", 0 0, L_0x5569ded39e20;  1 drivers
v0x5569ded201d0_0 .net "clk", 0 0, v0x5569ded25e70_0;  alias, 1 drivers
v0x5569ded202c0_0 .net "dir", 9 0, v0x5569ded1cf30_0;  1 drivers
v0x5569ded20380_0 .net "e", 7 0, L_0x7fc5b97fa378;  alias, 1 drivers
v0x5569ded20440_0 .net "e1", 7 0, L_0x7fc5b97fa3c0;  alias, 1 drivers
v0x5569ded20510_0 .net "e2", 7 0, L_0x7fc5b97fa408;  alias, 1 drivers
v0x5569ded205e0_0 .net "e3", 7 0, L_0x7fc5b97fa450;  alias, 1 drivers
v0x5569ded206b0_0 .net "instruccion", 15 0, L_0x5569ded37d50;  1 drivers
v0x5569ded20780_0 .net "op_alu", 2 0, v0x5569ded23960_0;  alias, 1 drivers
v0x5569ded20850_0 .net "opcode", 5 0, L_0x5569ded3a910;  alias, 1 drivers
v0x5569ded20910_0 .net "pop", 0 0, v0x5569ded23b10_0;  alias, 1 drivers
v0x5569ded209e0_0 .net "push", 0 0, v0x5569ded23c00_0;  alias, 1 drivers
v0x5569ded20ab0_0 .net "rd1", 7 0, L_0x5569ded36e30;  1 drivers
v0x5569ded20b50_0 .net "rd2", 7 0, L_0x5569ded37500;  1 drivers
v0x5569ded20d00_0 .net "reset", 0 0, v0x5569ded26350_0;  alias, 1 drivers
v0x5569ded20da0_0 .net "s", 7 0, L_0x5569ded3a640;  alias, 1 drivers
v0x5569ded20e80_0 .net "s1", 7 0, L_0x5569ded3aa30;  alias, 1 drivers
v0x5569ded20f60_0 .net "s2", 7 0, L_0x5569ded3aae0;  alias, 1 drivers
v0x5569ded21040_0 .net "s3", 7 0, L_0x5569ded3ab50;  alias, 1 drivers
v0x5569ded21120_0 .net "s_cargaes", 0 0, v0x5569ded23d40_0;  alias, 1 drivers
v0x5569ded211c0_0 .net "s_inc", 0 0, v0x5569ded23e30_0;  alias, 1 drivers
v0x5569ded21290_0 .net "s_inm", 0 0, v0x5569ded23f20_0;  alias, 1 drivers
v0x5569ded21360_0 .net "s_interrupcion", 0 0, v0x5569ded24010_0;  alias, 1 drivers
v0x5569ded21430_0 .net "s_load", 0 0, v0x5569ded240b0_0;  alias, 1 drivers
v0x5569ded21500_0 .net "s_pop", 0 0, v0x5569ded241a0_0;  alias, 1 drivers
v0x5569ded215d0_0 .net "sa", 7 0, v0x5569ded1df80_0;  1 drivers
v0x5569ded216a0_0 .net "sa1", 7 0, v0x5569ded1e770_0;  1 drivers
v0x5569ded21770_0 .net "sa2", 7 0, v0x5569ded1ef10_0;  1 drivers
v0x5569ded21840_0 .net "sa3", 7 0, v0x5569ded1f5d0_0;  1 drivers
v0x5569ded21910_0 .net "salida_alu", 7 0, v0x5569ded14ec0_0;  1 drivers
v0x5569ded21bc0_0 .net "salida_deco", 3 0, L_0x5569ded39290;  1 drivers
v0x5569ded21c90_0 .net "salida_memdata", 7 0, L_0x5569ded38030;  1 drivers
v0x5569ded21d30_0 .net "salida_mux4a1", 7 0, L_0x5569ded3a470;  1 drivers
v0x5569ded21e20_0 .net "salida_muxalu", 7 0, L_0x5569ded37960;  1 drivers
v0x5569ded21f10_0 .net "salida_muxinterrupcion", 9 0, L_0x5569ded3a750;  1 drivers
v0x5569ded22000_0 .net "salida_muxizq", 9 0, L_0x5569ded37dc0;  1 drivers
v0x5569ded220f0_0 .net "salida_muxmemdata", 7 0, L_0x5569ded386c0;  1 drivers
v0x5569ded22200_0 .net "salida_muxpila", 9 0, L_0x5569ded38130;  1 drivers
v0x5569ded22310_0 .net "salida_pila", 9 0, v0x5569ded1d5c0_0;  1 drivers
v0x5569ded22420_0 .net "salida_sum", 9 0, L_0x5569ded37f90;  1 drivers
v0x5569ded22530_0 .net "wd3", 7 0, L_0x5569ded39f30;  1 drivers
v0x5569ded22640_0 .net "we3", 0 0, v0x5569ded24290_0;  alias, 1 drivers
v0x5569ded226e0_0 .net "we_es", 0 0, v0x5569ded24380_0;  alias, 1 drivers
v0x5569ded22780_0 .net "wez", 0 0, v0x5569ded24420_0;  alias, 1 drivers
v0x5569ded22820_0 .net "write_enable", 0 0, v0x5569ded24510_0;  alias, 1 drivers
v0x5569ded228c0_0 .net "z", 0 0, v0x5569ded18210_0;  alias, 1 drivers
v0x5569ded22960_0 .net "zalu", 0 0, L_0x5569ded26910;  1 drivers
L_0x5569ded376a0 .part L_0x5569ded37d50, 8, 4;
L_0x5569ded37790 .part L_0x5569ded37d50, 4, 4;
L_0x5569ded37830 .part L_0x5569ded37d50, 0, 4;
L_0x5569ded37a90 .part L_0x5569ded37d50, 4, 8;
L_0x5569ded37ef0 .part L_0x5569ded37d50, 0, 10;
L_0x5569ded38480 .part L_0x5569ded37d50, 0, 6;
L_0x5569ded398c0 .part L_0x5569ded37d50, 10, 2;
L_0x5569ded39960 .part L_0x5569ded39290, 0, 1;
L_0x5569ded39b10 .part L_0x5569ded39290, 1, 1;
L_0x5569ded39cb0 .part L_0x5569ded39290, 2, 1;
L_0x5569ded39e20 .part L_0x5569ded39290, 3, 1;
L_0x5569ded3a5a0 .part L_0x5569ded37d50, 11, 1;
L_0x5569ded3a6b0 .part L_0x5569ded37d50, 10, 1;
L_0x5569ded3a910 .part L_0x5569ded37d50, 10, 6;
S_0x5569decfb7a0 .scope module, "alu_derecha" "alu" 4 7, 5 1 0, S_0x5569decfba90;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op_alu"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x5569ded26910 .functor NOT 1, L_0x5569ded26870, C4<0>, C4<0>, C4<0>;
v0x5569decece40_0 .net *"_s3", 0 0, L_0x5569ded26870;  1 drivers
v0x5569dececf10_0 .net "a", 7 0, L_0x5569ded36e30;  alias, 1 drivers
v0x5569ded14d20_0 .net "b", 7 0, L_0x5569ded37500;  alias, 1 drivers
v0x5569ded14de0_0 .net "op_alu", 2 0, v0x5569ded23960_0;  alias, 1 drivers
v0x5569ded14ec0_0 .var "s", 7 0;
v0x5569ded14ff0_0 .net "y", 7 0, v0x5569ded14ec0_0;  alias, 1 drivers
v0x5569ded150d0_0 .net "zero", 0 0, L_0x5569ded26910;  alias, 1 drivers
E_0x5569decbd940 .event edge, v0x5569ded14de0_0, v0x5569ded14d20_0, v0x5569dececf10_0;
L_0x5569ded26870 .reduce/or v0x5569ded14ec0_0;
S_0x5569ded15230 .scope module, "banco_registro" "regfile" 4 9, 6 4 0, S_0x5569decfba90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x5569ded15490_0 .net *"_s0", 31 0, L_0x5569ded269a0;  1 drivers
v0x5569ded15590_0 .net *"_s10", 5 0, L_0x5569ded36ca0;  1 drivers
L_0x7fc5b97fa0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5569ded15670_0 .net *"_s13", 1 0, L_0x7fc5b97fa0a8;  1 drivers
L_0x7fc5b97fa0f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5569ded15730_0 .net/2u *"_s14", 7 0, L_0x7fc5b97fa0f0;  1 drivers
v0x5569ded15810_0 .net *"_s18", 31 0, L_0x5569ded36fc0;  1 drivers
L_0x7fc5b97fa138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5569ded15940_0 .net *"_s21", 27 0, L_0x7fc5b97fa138;  1 drivers
L_0x7fc5b97fa180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5569ded15a20_0 .net/2u *"_s22", 31 0, L_0x7fc5b97fa180;  1 drivers
v0x5569ded15b00_0 .net *"_s24", 0 0, L_0x5569ded37140;  1 drivers
v0x5569ded15bc0_0 .net *"_s26", 7 0, L_0x5569ded37280;  1 drivers
v0x5569ded15ca0_0 .net *"_s28", 5 0, L_0x5569ded37370;  1 drivers
L_0x7fc5b97fa018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5569ded15d80_0 .net *"_s3", 27 0, L_0x7fc5b97fa018;  1 drivers
L_0x7fc5b97fa1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5569ded15e60_0 .net *"_s31", 1 0, L_0x7fc5b97fa1c8;  1 drivers
L_0x7fc5b97fa210 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5569ded15f40_0 .net/2u *"_s32", 7 0, L_0x7fc5b97fa210;  1 drivers
L_0x7fc5b97fa060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5569ded16020_0 .net/2u *"_s4", 31 0, L_0x7fc5b97fa060;  1 drivers
v0x5569ded16100_0 .net *"_s6", 0 0, L_0x5569ded36ac0;  1 drivers
v0x5569ded161c0_0 .net *"_s8", 7 0, L_0x5569ded36c00;  1 drivers
v0x5569ded162a0_0 .net "clk", 0 0, v0x5569ded25e70_0;  alias, 1 drivers
v0x5569ded16360_0 .net "ra1", 3 0, L_0x5569ded376a0;  1 drivers
v0x5569ded16440_0 .net "ra2", 3 0, L_0x5569ded37790;  1 drivers
v0x5569ded16520_0 .net "rd1", 7 0, L_0x5569ded36e30;  alias, 1 drivers
v0x5569ded165e0_0 .net "rd2", 7 0, L_0x5569ded37500;  alias, 1 drivers
v0x5569ded16680 .array "regb", 15 0, 7 0;
v0x5569ded16720_0 .net "wa3", 3 0, L_0x5569ded37830;  1 drivers
v0x5569ded16800_0 .net "wd3", 7 0, L_0x5569ded39f30;  alias, 1 drivers
v0x5569ded168e0_0 .net "we3", 0 0, v0x5569ded24290_0;  alias, 1 drivers
E_0x5569decbdb40 .event posedge, v0x5569ded162a0_0;
L_0x5569ded269a0 .concat [ 4 28 0 0], L_0x5569ded376a0, L_0x7fc5b97fa018;
L_0x5569ded36ac0 .cmp/ne 32, L_0x5569ded269a0, L_0x7fc5b97fa060;
L_0x5569ded36c00 .array/port v0x5569ded16680, L_0x5569ded36ca0;
L_0x5569ded36ca0 .concat [ 4 2 0 0], L_0x5569ded376a0, L_0x7fc5b97fa0a8;
L_0x5569ded36e30 .functor MUXZ 8, L_0x7fc5b97fa0f0, L_0x5569ded36c00, L_0x5569ded36ac0, C4<>;
L_0x5569ded36fc0 .concat [ 4 28 0 0], L_0x5569ded37790, L_0x7fc5b97fa138;
L_0x5569ded37140 .cmp/ne 32, L_0x5569ded36fc0, L_0x7fc5b97fa180;
L_0x5569ded37280 .array/port v0x5569ded16680, L_0x5569ded37370;
L_0x5569ded37370 .concat [ 4 2 0 0], L_0x5569ded37790, L_0x7fc5b97fa1c8;
L_0x5569ded37500 .functor MUXZ 8, L_0x7fc5b97fa210, L_0x5569ded37280, L_0x5569ded37140, C4<>;
S_0x5569ded16aa0 .scope module, "deco24" "dec24" 4 19, 6 72 0, S_0x5569decfba90;
 .timescale -9 -11;
    .port_info 0 /INPUT 2 "entrada"
    .port_info 1 /OUTPUT 4 "salida"
L_0x5569ded38920 .functor NOT 1, L_0x5569ded38880, C4<0>, C4<0>, C4<0>;
L_0x5569ded38a30 .functor NOT 1, L_0x5569ded38990, C4<0>, C4<0>, C4<0>;
L_0x5569ded38aa0 .functor AND 1, L_0x5569ded38920, L_0x5569ded38a30, C4<1>, C4<1>;
L_0x5569ded38c50 .functor NOT 1, L_0x5569ded38bb0, C4<0>, C4<0>, C4<0>;
L_0x5569ded38e40 .functor AND 1, L_0x5569ded38c50, L_0x5569ded38d10, C4<1>, C4<1>;
L_0x5569ded39080 .functor NOT 1, L_0x5569ded38fa0, C4<0>, C4<0>, C4<0>;
L_0x5569ded39180 .functor AND 1, L_0x5569ded38f00, L_0x5569ded39080, C4<1>, C4<1>;
L_0x5569ded39710 .functor AND 1, L_0x5569ded39470, L_0x5569ded39560, C4<1>, C4<1>;
v0x5569ded16c20_0 .net *"_s10", 0 0, L_0x5569ded38aa0;  1 drivers
v0x5569ded16d20_0 .net *"_s15", 0 0, L_0x5569ded38bb0;  1 drivers
v0x5569ded16e00_0 .net *"_s16", 0 0, L_0x5569ded38c50;  1 drivers
v0x5569ded16ec0_0 .net *"_s19", 0 0, L_0x5569ded38d10;  1 drivers
v0x5569ded16fa0_0 .net *"_s20", 0 0, L_0x5569ded38e40;  1 drivers
v0x5569ded170d0_0 .net *"_s25", 0 0, L_0x5569ded38f00;  1 drivers
v0x5569ded171b0_0 .net *"_s27", 0 0, L_0x5569ded38fa0;  1 drivers
v0x5569ded17290_0 .net *"_s28", 0 0, L_0x5569ded39080;  1 drivers
v0x5569ded17370_0 .net *"_s3", 0 0, L_0x5569ded38880;  1 drivers
v0x5569ded17450_0 .net *"_s30", 0 0, L_0x5569ded39180;  1 drivers
v0x5569ded17530_0 .net *"_s36", 0 0, L_0x5569ded39470;  1 drivers
v0x5569ded17610_0 .net *"_s38", 0 0, L_0x5569ded39560;  1 drivers
v0x5569ded176f0_0 .net *"_s39", 0 0, L_0x5569ded39710;  1 drivers
v0x5569ded177d0_0 .net *"_s4", 0 0, L_0x5569ded38920;  1 drivers
v0x5569ded178b0_0 .net *"_s7", 0 0, L_0x5569ded38990;  1 drivers
v0x5569ded17990_0 .net *"_s8", 0 0, L_0x5569ded38a30;  1 drivers
v0x5569ded17a70_0 .net "entrada", 1 0, L_0x5569ded398c0;  1 drivers
v0x5569ded17c60_0 .net "salida", 3 0, L_0x5569ded39290;  alias, 1 drivers
L_0x5569ded38880 .part L_0x5569ded398c0, 1, 1;
L_0x5569ded38990 .part L_0x5569ded398c0, 0, 1;
L_0x5569ded38bb0 .part L_0x5569ded398c0, 1, 1;
L_0x5569ded38d10 .part L_0x5569ded398c0, 0, 1;
L_0x5569ded38f00 .part L_0x5569ded398c0, 1, 1;
L_0x5569ded38fa0 .part L_0x5569ded398c0, 0, 1;
L_0x5569ded39290 .concat8 [ 1 1 1 1], L_0x5569ded38aa0, L_0x5569ded38e40, L_0x5569ded39180, L_0x5569ded39710;
L_0x5569ded39470 .part L_0x5569ded398c0, 1, 1;
L_0x5569ded39560 .part L_0x5569ded398c0, 0, 1;
S_0x5569ded17da0 .scope module, "ffz" "ffd" 4 8, 6 61 0, S_0x5569decfba90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x5569ded17f40_0 .net "carga", 0 0, v0x5569ded24420_0;  alias, 1 drivers
v0x5569ded18020_0 .net "clk", 0 0, v0x5569ded25e70_0;  alias, 1 drivers
v0x5569ded18110_0 .net "d", 0 0, L_0x5569ded26910;  alias, 1 drivers
v0x5569ded18210_0 .var "q", 0 0;
v0x5569ded182b0_0 .net "reset", 0 0, v0x5569ded26350_0;  alias, 1 drivers
E_0x5569decfe590 .event posedge, v0x5569ded182b0_0, v0x5569ded162a0_0;
S_0x5569ded18400 .scope module, "memoria_de_programa" "memprog" 4 11, 7 3 0, S_0x5569decfba90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x5569ded37d50 .functor BUFZ 16, L_0x5569ded37b30, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5569ded18690_0 .net *"_s0", 15 0, L_0x5569ded37b30;  1 drivers
v0x5569ded18790_0 .net *"_s2", 11 0, L_0x5569ded37bd0;  1 drivers
L_0x7fc5b97fa258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5569ded18870_0 .net *"_s5", 1 0, L_0x7fc5b97fa258;  1 drivers
v0x5569ded18930_0 .net "a", 9 0, v0x5569ded1cf30_0;  alias, 1 drivers
v0x5569ded18a10_0 .net "clk", 0 0, v0x5569ded25e70_0;  alias, 1 drivers
v0x5569ded18b50 .array "mem", 1023 0, 15 0;
v0x5569ded18c10_0 .net "rd", 15 0, L_0x5569ded37d50;  alias, 1 drivers
L_0x5569ded37b30 .array/port v0x5569ded18b50, L_0x5569ded37bd0;
L_0x5569ded37bd0 .concat [ 10 2 0 0], v0x5569ded1cf30_0, L_0x7fc5b97fa258;
S_0x5569ded18d70 .scope module, "memoriadatos" "memdata" 4 17, 8 1 0, S_0x5569decfba90;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "salida"
    .port_info 1 /INPUT 6 "direccion"
    .port_info 2 /INPUT 8 "entrada"
    .port_info 3 /INPUT 1 "write_enable"
    .port_info 4 /INPUT 1 "clk"
L_0x5569ded38030 .functor BUFZ 8, L_0x5569ded382f0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5569ded18f60_0 .net *"_s0", 7 0, L_0x5569ded382f0;  1 drivers
v0x5569ded19060_0 .net *"_s2", 9 0, L_0x5569ded38390;  1 drivers
L_0x7fc5b97fa2e8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5569ded19140_0 .net *"_s5", 3 0, L_0x7fc5b97fa2e8;  1 drivers
v0x5569ded19200_0 .net "clk", 0 0, v0x5569ded25e70_0;  alias, 1 drivers
v0x5569ded192a0_0 .net "direccion", 5 0, L_0x5569ded38480;  1 drivers
v0x5569ded193d0_0 .net "entrada", 7 0, v0x5569ded14ec0_0;  alias, 1 drivers
v0x5569ded19490 .array "memoria", 255 0, 7 0;
v0x5569ded19530_0 .net "salida", 7 0, L_0x5569ded38030;  alias, 1 drivers
v0x5569ded19610_0 .net "write_enable", 0 0, v0x5569ded24510_0;  alias, 1 drivers
E_0x5569decfe330 .event edge, v0x5569ded19610_0, v0x5569ded14ff0_0, v0x5569ded192a0_0;
L_0x5569ded382f0 .array/port v0x5569ded19490, L_0x5569ded38390;
L_0x5569ded38390 .concat [ 6 4 0 0], L_0x5569ded38480, L_0x7fc5b97fa2e8;
S_0x5569ded19770 .scope module, "mux4a1" "mux41" 4 25, 6 95 0, S_0x5569decfba90;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 8 "c"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /INPUT 1 "s1"
    .port_info 5 /INPUT 1 "s0"
    .port_info 6 /OUTPUT 8 "out"
v0x5569ded199a0_0 .net *"_s0", 7 0, L_0x5569ded3a0f0;  1 drivers
v0x5569ded19aa0_0 .net *"_s2", 7 0, L_0x5569ded3a2b0;  1 drivers
v0x5569ded19b80_0 .net "a", 7 0, L_0x7fc5b97fa378;  alias, 1 drivers
v0x5569ded19c40_0 .net "b", 7 0, L_0x7fc5b97fa3c0;  alias, 1 drivers
v0x5569ded19d20_0 .net "c", 7 0, L_0x7fc5b97fa408;  alias, 1 drivers
v0x5569ded19e50_0 .net "d", 7 0, L_0x7fc5b97fa450;  alias, 1 drivers
v0x5569ded19f30_0 .net "out", 7 0, L_0x5569ded3a470;  alias, 1 drivers
v0x5569ded1a010_0 .net "s0", 0 0, L_0x5569ded3a6b0;  1 drivers
v0x5569ded1a0d0_0 .net "s1", 0 0, L_0x5569ded3a5a0;  1 drivers
L_0x5569ded3a0f0 .functor MUXZ 8, L_0x7fc5b97fa408, L_0x7fc5b97fa450, L_0x5569ded3a6b0, C4<>;
L_0x5569ded3a2b0 .functor MUXZ 8, L_0x7fc5b97fa378, L_0x7fc5b97fa3c0, L_0x5569ded3a6b0, C4<>;
L_0x5569ded3a470 .functor MUXZ 8, L_0x5569ded3a2b0, L_0x5569ded3a0f0, L_0x5569ded3a5a0, C4<>;
S_0x5569ded1a2b0 .scope module, "mux_alu" "mux2" 4 10, 6 50 0, S_0x5569decfba90;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x5569ded1a430 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001000>;
v0x5569ded1a500_0 .net "d0", 7 0, v0x5569ded14ec0_0;  alias, 1 drivers
v0x5569ded1a630_0 .net "d1", 7 0, L_0x5569ded37a90;  1 drivers
v0x5569ded1a710_0 .net "s", 0 0, v0x5569ded23f20_0;  alias, 1 drivers
v0x5569ded1a7b0_0 .net "y", 7 0, L_0x5569ded37960;  alias, 1 drivers
L_0x5569ded37960 .functor MUXZ 8, v0x5569ded14ec0_0, L_0x5569ded37a90, v0x5569ded23f20_0, C4<>;
S_0x5569ded1a940 .scope module, "mux_es" "mux2" 4 24, 6 50 0, S_0x5569decfba90;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x5569ded185d0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001000>;
v0x5569ded1ab90_0 .net "d0", 7 0, L_0x5569ded386c0;  alias, 1 drivers
v0x5569ded1ac90_0 .net "d1", 7 0, L_0x5569ded3a470;  alias, 1 drivers
v0x5569ded1ad80_0 .net "s", 0 0, v0x5569ded23d40_0;  alias, 1 drivers
v0x5569ded1ae50_0 .net "y", 7 0, L_0x5569ded39f30;  alias, 1 drivers
L_0x5569ded39f30 .functor MUXZ 8, L_0x5569ded386c0, L_0x5569ded3a470, v0x5569ded23d40_0, C4<>;
S_0x5569ded1afb0 .scope module, "mux_interrupcion" "mux2" 4 26, 6 50 0, S_0x5569decfba90;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x5569ded1b180 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x5569ded1b250_0 .net "d0", 9 0, L_0x5569ded38130;  alias, 1 drivers
L_0x7fc5b97fa330 .functor BUFT 1, C4<1110000100>, C4<0>, C4<0>, C4<0>;
v0x5569ded1b350_0 .net "d1", 9 0, L_0x7fc5b97fa330;  1 drivers
v0x5569ded1b430_0 .net "s", 0 0, v0x5569ded24010_0;  alias, 1 drivers
v0x5569ded1b500_0 .net "y", 9 0, L_0x5569ded3a750;  alias, 1 drivers
L_0x5569ded3a750 .functor MUXZ 10, L_0x5569ded38130, L_0x7fc5b97fa330, v0x5569ded24010_0, C4<>;
S_0x5569ded1b690 .scope module, "mux_izquierda" "mux2" 4 12, 6 50 0, S_0x5569decfba90;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x5569ded1b860 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x5569ded1b930_0 .net "d0", 9 0, L_0x5569ded37ef0;  1 drivers
v0x5569ded1ba30_0 .net "d1", 9 0, L_0x5569ded37f90;  alias, 1 drivers
v0x5569ded1bb10_0 .net "s", 0 0, v0x5569ded23e30_0;  alias, 1 drivers
v0x5569ded1bbe0_0 .net "y", 9 0, L_0x5569ded37dc0;  alias, 1 drivers
L_0x5569ded37dc0 .functor MUXZ 10, L_0x5569ded37ef0, L_0x5569ded37f90, v0x5569ded23e30_0, C4<>;
S_0x5569ded1bd70 .scope module, "mux_memdata" "mux2" 4 18, 6 50 0, S_0x5569decfba90;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x5569ded1bf40 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001000>;
v0x5569ded1c010_0 .net "d0", 7 0, L_0x5569ded37960;  alias, 1 drivers
v0x5569ded1c120_0 .net "d1", 7 0, L_0x5569ded38030;  alias, 1 drivers
v0x5569ded1c1f0_0 .net "s", 0 0, v0x5569ded240b0_0;  alias, 1 drivers
v0x5569ded1c2c0_0 .net "y", 7 0, L_0x5569ded386c0;  alias, 1 drivers
L_0x5569ded386c0 .functor MUXZ 8, L_0x5569ded37960, L_0x5569ded38030, v0x5569ded240b0_0, C4<>;
S_0x5569ded1c420 .scope module, "mux_pila" "mux2" 4 15, 6 50 0, S_0x5569decfba90;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x5569ded1c5f0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x5569ded1c6c0_0 .net "d0", 9 0, L_0x5569ded37dc0;  alias, 1 drivers
v0x5569ded1c7d0_0 .net "d1", 9 0, v0x5569ded1d5c0_0;  alias, 1 drivers
v0x5569ded1c890_0 .net "s", 0 0, v0x5569ded241a0_0;  alias, 1 drivers
v0x5569ded1c960_0 .net "y", 9 0, L_0x5569ded38130;  alias, 1 drivers
L_0x5569ded38130 .functor MUXZ 10, L_0x5569ded37dc0, v0x5569ded1d5c0_0, v0x5569ded241a0_0, C4<>;
S_0x5569ded1cae0 .scope module, "pc" "registro" 4 14, 6 38 0, S_0x5569decfba90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x5569ded1ccb0 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001010>;
v0x5569ded1cd80_0 .net "clk", 0 0, v0x5569ded25e70_0;  alias, 1 drivers
v0x5569ded1ce40_0 .net "d", 9 0, L_0x5569ded3a750;  alias, 1 drivers
v0x5569ded1cf30_0 .var "q", 9 0;
v0x5569ded1d030_0 .net "reset", 0 0, v0x5569ded26350_0;  alias, 1 drivers
S_0x5569ded1d150 .scope module, "pila" "stack" 4 16, 9 1 0, S_0x5569decfba90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "push"
    .port_info 3 /INPUT 1 "pop"
    .port_info 4 /INPUT 10 "inpush"
    .port_info 5 /OUTPUT 10 "outpop"
v0x5569ded1d3f0_0 .net "clk", 0 0, v0x5569ded25e70_0;  alias, 1 drivers
v0x5569ded1d4b0_0 .net "inpush", 9 0, v0x5569ded1cf30_0;  alias, 1 drivers
v0x5569ded1d5c0_0 .var "outpop", 9 0;
v0x5569ded1d660 .array "pila", 15 0, 9 0;
v0x5569ded1d700_0 .net "pop", 0 0, v0x5569ded23b10_0;  alias, 1 drivers
v0x5569ded1d810_0 .net "push", 0 0, v0x5569ded23c00_0;  alias, 1 drivers
v0x5569ded1d8d0_0 .net "reset", 0 0, v0x5569ded26350_0;  alias, 1 drivers
v0x5569ded1d9c0_0 .var "sp", 3 0;
E_0x5569ded1d370 .event edge, v0x5569ded182b0_0, v0x5569ded1d700_0, v0x5569ded1d810_0;
S_0x5569ded1dba0 .scope module, "registro1" "registroes" 4 20, 6 81 0, S_0x5569decfba90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /OUTPUT 8 "q"
v0x5569ded1ddb0_0 .net "clk", 0 0, v0x5569ded25e70_0;  alias, 1 drivers
v0x5569ded1de70_0 .net "d", 7 0, L_0x5569ded37500;  alias, 1 drivers
v0x5569ded1df80_0 .var "q", 7 0;
v0x5569ded1e040_0 .net "reset", 0 0, v0x5569ded26350_0;  alias, 1 drivers
v0x5569ded1e0e0_0 .net "we", 0 0, L_0x5569ded39a50;  1 drivers
E_0x5569decfe550 .event edge, v0x5569ded182b0_0, v0x5569ded1e0e0_0, v0x5569ded14d20_0;
S_0x5569ded1e290 .scope module, "registro2" "registroes" 4 21, 6 81 0, S_0x5569decfba90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /OUTPUT 8 "q"
v0x5569ded1e5f0_0 .net "clk", 0 0, v0x5569ded25e70_0;  alias, 1 drivers
v0x5569ded1e6b0_0 .net "d", 7 0, L_0x5569ded37500;  alias, 1 drivers
v0x5569ded1e770_0 .var "q", 7 0;
v0x5569ded1e830_0 .net "reset", 0 0, v0x5569ded26350_0;  alias, 1 drivers
v0x5569ded1e8d0_0 .net "we", 0 0, L_0x5569ded39bb0;  1 drivers
E_0x5569ded1e570 .event edge, v0x5569ded182b0_0, v0x5569ded1e8d0_0, v0x5569ded14d20_0;
S_0x5569ded1ea30 .scope module, "registro3" "registroes" 4 22, 6 81 0, S_0x5569decfba90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /OUTPUT 8 "q"
v0x5569ded1ec80_0 .net "clk", 0 0, v0x5569ded25e70_0;  alias, 1 drivers
v0x5569ded1ee50_0 .net "d", 7 0, L_0x5569ded37500;  alias, 1 drivers
v0x5569ded1ef10_0 .var "q", 7 0;
v0x5569ded1f000_0 .net "reset", 0 0, v0x5569ded26350_0;  alias, 1 drivers
v0x5569ded1f0a0_0 .net "we", 0 0, L_0x5569ded39db0;  1 drivers
E_0x5569ded1ec00 .event edge, v0x5569ded182b0_0, v0x5569ded1f0a0_0, v0x5569ded14d20_0;
S_0x5569ded1f200 .scope module, "registro4" "registroes" 4 23, 6 81 0, S_0x5569decfba90;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 8 "d"
    .port_info 4 /OUTPUT 8 "q"
v0x5569ded1f450_0 .net "clk", 0 0, v0x5569ded25e70_0;  alias, 1 drivers
v0x5569ded1f510_0 .net "d", 7 0, L_0x5569ded37500;  alias, 1 drivers
v0x5569ded1f5d0_0 .var "q", 7 0;
v0x5569ded1f6c0_0 .net "reset", 0 0, v0x5569ded26350_0;  alias, 1 drivers
v0x5569ded1f760_0 .net "we", 0 0, L_0x5569ded39ec0;  1 drivers
E_0x5569ded1f3d0 .event edge, v0x5569ded182b0_0, v0x5569ded1f760_0, v0x5569ded14d20_0;
S_0x5569ded1f910 .scope module, "sumador" "sum" 4 13, 6 30 0, S_0x5569decfba90;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
L_0x7fc5b97fa2a0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x5569ded1fb50_0 .net "a", 9 0, L_0x7fc5b97fa2a0;  1 drivers
v0x5569ded1fc50_0 .net "b", 9 0, v0x5569ded1cf30_0;  alias, 1 drivers
v0x5569ded1fd10_0 .net "y", 9 0, L_0x5569ded37f90;  alias, 1 drivers
L_0x5569ded37f90 .arith/sum 10, L_0x7fc5b97fa2a0, v0x5569ded1cf30_0;
S_0x5569ded22de0 .scope module, "unidad_de_control" "uc" 3 6, 10 1 0, S_0x5569decfbd80;
 .timescale -9 -11;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 1 "z"
    .port_info 2 /INPUT 1 "interrupcion"
    .port_info 3 /OUTPUT 1 "s_inc"
    .port_info 4 /OUTPUT 1 "s_inm"
    .port_info 5 /OUTPUT 1 "we3"
    .port_info 6 /OUTPUT 1 "wez"
    .port_info 7 /OUTPUT 1 "push"
    .port_info 8 /OUTPUT 1 "pop"
    .port_info 9 /OUTPUT 1 "s_pop"
    .port_info 10 /OUTPUT 1 "write_enable"
    .port_info 11 /OUTPUT 1 "s_load"
    .port_info 12 /OUTPUT 1 "we_es"
    .port_info 13 /OUTPUT 1 "s_cargaes"
    .port_info 14 /OUTPUT 1 "s_interrupcion"
    .port_info 15 /OUTPUT 3 "op_alu"
P_0x5569ded22fd0 .param/l "carga_inmediata" 0 10 6, C4<1010zz>;
P_0x5569ded23010 .param/l "cargar_memoria" 0 10 12, C4<0100zz>;
P_0x5569ded23050 .param/l "entrada_es" 0 10 13, C4<0101zz>;
P_0x5569ded23090 .param/l "guardar_memoria" 0 10 11, C4<0011zz>;
P_0x5569ded230d0 .param/l "resta" 0 10 8, C4<0010zz>;
P_0x5569ded23110 .param/l "retorno_sub" 0 10 10, C4<111101>;
P_0x5569ded23150 .param/l "salida_es" 0 10 14, C4<0110zz>;
P_0x5569ded23190 .param/l "salto_absoluto" 0 10 3, C4<000011>;
P_0x5569ded231d0 .param/l "salto_condicional_noz" 0 10 5, C4<000000>;
P_0x5569ded23210 .param/l "salto_condicional_z" 0 10 4, C4<000001>;
P_0x5569ded23250 .param/l "salto_sub" 0 10 9, C4<111100>;
P_0x5569ded23290 .param/l "suma" 0 10 7, C4<0001zz>;
v0x5569ded23880_0 .net "interrupcion", 0 0, v0x5569ded26260_0;  alias, 1 drivers
v0x5569ded23960_0 .var "op_alu", 2 0;
v0x5569ded23a70_0 .net "opcode", 5 0, L_0x5569ded3a910;  alias, 1 drivers
v0x5569ded23b10_0 .var "pop", 0 0;
v0x5569ded23c00_0 .var "push", 0 0;
v0x5569ded23d40_0 .var "s_cargaes", 0 0;
v0x5569ded23e30_0 .var "s_inc", 0 0;
v0x5569ded23f20_0 .var "s_inm", 0 0;
v0x5569ded24010_0 .var "s_interrupcion", 0 0;
v0x5569ded240b0_0 .var "s_load", 0 0;
v0x5569ded241a0_0 .var "s_pop", 0 0;
v0x5569ded24290_0 .var "we3", 0 0;
v0x5569ded24380_0 .var "we_es", 0 0;
v0x5569ded24420_0 .var "wez", 0 0;
v0x5569ded24510_0 .var "write_enable", 0 0;
v0x5569ded24600_0 .net "z", 0 0, v0x5569ded18210_0;  alias, 1 drivers
E_0x5569ded23820 .event edge, v0x5569ded23880_0, v0x5569ded20850_0, v0x5569ded18210_0;
    .scope S_0x5569ded22de0;
T_0 ;
    %wait E_0x5569ded23820;
    %load/vec4 v0x5569ded23880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24420_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5569ded23960_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569ded23c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded241a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded240b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569ded24010_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5569ded23a70_0;
    %dup/vec4;
    %pushi/vec4 60, 0, 6;
    %cmp/z;
    %jmp/1 T_0.2, 4;
    %dup/vec4;
    %pushi/vec4 61, 0, 6;
    %cmp/z;
    %jmp/1 T_0.3, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/z;
    %jmp/1 T_0.4, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/z;
    %jmp/1 T_0.5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/z;
    %jmp/1 T_0.6, 4;
    %dup/vec4;
    %pushi/vec4 40, 3, 6;
    %cmp/z;
    %jmp/1 T_0.7, 4;
    %dup/vec4;
    %pushi/vec4 4, 3, 6;
    %cmp/z;
    %jmp/1 T_0.8, 4;
    %dup/vec4;
    %pushi/vec4 8, 3, 6;
    %cmp/z;
    %jmp/1 T_0.9, 4;
    %dup/vec4;
    %pushi/vec4 12, 3, 6;
    %cmp/z;
    %jmp/1 T_0.10, 4;
    %dup/vec4;
    %pushi/vec4 16, 3, 6;
    %cmp/z;
    %jmp/1 T_0.11, 4;
    %dup/vec4;
    %pushi/vec4 20, 3, 6;
    %cmp/z;
    %jmp/1 T_0.12, 4;
    %dup/vec4;
    %pushi/vec4 24, 3, 6;
    %cmp/z;
    %jmp/1 T_0.13, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24420_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5569ded23960_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded241a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded240b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24010_0, 0, 1;
    %jmp T_0.15;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24420_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5569ded23960_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569ded23c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded241a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded240b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24010_0, 0, 1;
    %jmp T_0.15;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24420_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5569ded23960_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569ded23b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569ded241a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded240b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24010_0, 0, 1;
    %jmp T_0.15;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24420_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5569ded23960_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded241a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded240b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24010_0, 0, 1;
    %jmp T_0.15;
T_0.5 ;
    %load/vec4 v0x5569ded24600_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569ded24420_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5569ded23960_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded241a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded240b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24010_0, 0, 1;
    %jmp T_0.17;
T_0.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569ded23e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569ded24420_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5569ded23960_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded241a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded240b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24010_0, 0, 1;
T_0.17 ;
    %jmp T_0.15;
T_0.6 ;
    %load/vec4 v0x5569ded24600_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.18, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569ded23e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569ded24420_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5569ded23960_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded241a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded240b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24010_0, 0, 1;
    %jmp T_0.19;
T_0.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569ded24420_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5569ded23960_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded241a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded240b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24010_0, 0, 1;
T_0.19 ;
    %jmp T_0.15;
T_0.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569ded23e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569ded23f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569ded24290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24420_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5569ded23960_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded241a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded240b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24010_0, 0, 1;
    %jmp T_0.15;
T_0.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569ded23e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569ded24290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569ded24420_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5569ded23960_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded241a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded240b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24010_0, 0, 1;
    %jmp T_0.15;
T_0.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569ded23e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569ded24290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569ded24420_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5569ded23960_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded241a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded240b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24010_0, 0, 1;
    %jmp T_0.15;
T_0.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569ded23e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24420_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5569ded23960_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded241a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569ded24510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded240b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24010_0, 0, 1;
    %jmp T_0.15;
T_0.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569ded23e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569ded24290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24420_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5569ded23960_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded241a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569ded240b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24010_0, 0, 1;
    %jmp T_0.15;
T_0.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569ded23e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23f20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569ded24290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24420_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5569ded23960_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded241a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded240b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569ded23d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24010_0, 0, 1;
    %jmp T_0.15;
T_0.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569ded23e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24420_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5569ded23960_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded241a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded240b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569ded24380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded23d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded24010_0, 0, 1;
    %jmp T_0.15;
T_0.15 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5569decfb7a0;
T_1 ;
    %wait E_0x5569decbd940;
    %load/vec4 v0x5569ded14de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x5569ded14ec0_0, 0, 8;
    %jmp T_1.9;
T_1.0 ;
    %load/vec4 v0x5569dececf10_0;
    %store/vec4 v0x5569ded14ec0_0, 0, 8;
    %jmp T_1.9;
T_1.1 ;
    %load/vec4 v0x5569dececf10_0;
    %inv;
    %store/vec4 v0x5569ded14ec0_0, 0, 8;
    %jmp T_1.9;
T_1.2 ;
    %load/vec4 v0x5569dececf10_0;
    %load/vec4 v0x5569ded14d20_0;
    %add;
    %store/vec4 v0x5569ded14ec0_0, 0, 8;
    %jmp T_1.9;
T_1.3 ;
    %load/vec4 v0x5569dececf10_0;
    %load/vec4 v0x5569ded14d20_0;
    %sub;
    %store/vec4 v0x5569ded14ec0_0, 0, 8;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v0x5569dececf10_0;
    %load/vec4 v0x5569ded14d20_0;
    %and;
    %store/vec4 v0x5569ded14ec0_0, 0, 8;
    %jmp T_1.9;
T_1.5 ;
    %load/vec4 v0x5569dececf10_0;
    %load/vec4 v0x5569ded14d20_0;
    %or;
    %store/vec4 v0x5569ded14ec0_0, 0, 8;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v0x5569dececf10_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x5569ded14ec0_0, 0, 8;
    %jmp T_1.9;
T_1.7 ;
    %load/vec4 v0x5569ded14d20_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x5569ded14ec0_0, 0, 8;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5569ded17da0;
T_2 ;
    %wait E_0x5569decfe590;
    %load/vec4 v0x5569ded182b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5569ded18210_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5569ded17f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5569ded18110_0;
    %assign/vec4 v0x5569ded18210_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5569ded15230;
T_3 ;
    %vpi_call 6 14 "$readmemb", "regfile.dat", v0x5569ded16680 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5569ded15230;
T_4 ;
    %wait E_0x5569decbdb40;
    %load/vec4 v0x5569ded168e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5569ded16800_0;
    %load/vec4 v0x5569ded16720_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5569ded16680, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5569ded18400;
T_5 ;
    %vpi_call 7 11 "$readmemb", "progfile.dat", v0x5569ded18b50 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5569ded1cae0;
T_6 ;
    %wait E_0x5569decfe590;
    %load/vec4 v0x5569ded1d030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5569ded1cf30_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5569ded1ce40_0;
    %assign/vec4 v0x5569ded1cf30_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5569ded1d150;
T_7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5569ded1d9c0_0, 0, 4;
    %end;
    .thread T_7;
    .scope S_0x5569ded1d150;
T_8 ;
    %wait E_0x5569ded1d370;
    %load/vec4 v0x5569ded1d8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5569ded1d9c0_0, 0, 4;
T_8.0 ;
    %load/vec4 v0x5569ded1d810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5569ded1d9c0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x5569ded1d9c0_0, 0, 4;
    %load/vec4 v0x5569ded1d4b0_0;
    %load/vec4 v0x5569ded1d9c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x5569ded1d660, 4, 0;
T_8.2 ;
    %load/vec4 v0x5569ded1d700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x5569ded1d9c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5569ded1d660, 4;
    %addi 1, 0, 10;
    %store/vec4 v0x5569ded1d5c0_0, 0, 10;
    %load/vec4 v0x5569ded1d9c0_0;
    %subi 1, 0, 4;
    %store/vec4 v0x5569ded1d9c0_0, 0, 4;
T_8.4 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5569ded18d70;
T_9 ;
    %wait E_0x5569decfe330;
    %load/vec4 v0x5569ded19610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5569ded193d0_0;
    %load/vec4 v0x5569ded192a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5569ded19490, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5569ded1dba0;
T_10 ;
    %wait E_0x5569decfe550;
    %load/vec4 v0x5569ded1e040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5569ded1df80_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5569ded1e0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x5569ded1de70_0;
    %store/vec4 v0x5569ded1df80_0, 0, 8;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5569ded1e290;
T_11 ;
    %wait E_0x5569ded1e570;
    %load/vec4 v0x5569ded1e830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5569ded1e770_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5569ded1e8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x5569ded1e6b0_0;
    %store/vec4 v0x5569ded1e770_0, 0, 8;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5569ded1ea30;
T_12 ;
    %wait E_0x5569ded1ec00;
    %load/vec4 v0x5569ded1f000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5569ded1ef10_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5569ded1f0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x5569ded1ee50_0;
    %store/vec4 v0x5569ded1ef10_0, 0, 8;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5569ded1f200;
T_13 ;
    %wait E_0x5569ded1f3d0;
    %load/vec4 v0x5569ded1f6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5569ded1f5d0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5569ded1f760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x5569ded1f510_0;
    %store/vec4 v0x5569ded1f5d0_0, 0, 8;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5569decfc100;
T_14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569ded25e70_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded25e70_0, 0, 1;
    %delay 3000, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5569decfc100;
T_15 ;
    %vpi_call 2 27 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569ded26350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded26260_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded26350_0, 0, 1;
    %delay 5100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5569ded26260_0, 0, 1;
    %delay 6000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5569ded26260_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x5569decfc100;
T_16 ;
    %delay 180000, 0;
    %vpi_call 2 46 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
    "memdata.v";
    "stack.v";
    "uc.v";
