

================================================================
== Vivado HLS Report for 'tpg_calculate_square_border'
================================================================
* Date:           Sun May 24 19:04:50 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.375|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    4|    3|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|     24|       0|    1443|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     234|    -|
|Register         |        -|      -|     340|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     24|     340|    1677|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      4|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln32_fu_355_p2      |     *    |      4|  0|  22|          33|          32|
    |mul_ln46_fu_562_p2      |     *    |      4|  0|  22|          33|          32|
    |mul_ln60_fu_812_p2      |     *    |      4|  0|  22|          32|          33|
    |mul_ln76_fu_751_p2      |     *    |      4|  0|  22|          32|          33|
    |mul_ln82_fu_771_p2      |     *    |      4|  0|  22|          32|          33|
    |mul_ln92_fu_647_p2      |     *    |      4|  0|  22|          32|          33|
    |add_ln46_fu_553_p2      |     +    |      0|  0|  39|          32|          32|
    |add_ln62_fu_1067_p2     |     +    |      0|  0|  39|          32|           3|
    |add_ln72_fu_700_p2      |     +    |      0|  0|  39|          32|          10|
    |add_ln75_fu_720_p2      |     +    |      0|  0|  39|          32|          32|
    |add_ln78_fu_972_p2      |     +    |      0|  0|  37|          30|           3|
    |add_ln88_fu_607_p2      |     +    |      0|  0|  39|          32|          10|
    |add_ln91_fu_627_p2      |     +    |      0|  0|  39|          32|          32|
    |add_ln94_fu_901_p2      |     +    |      0|  0|  37|          30|           3|
    |ana_sq_w_1_fu_484_p2    |     +    |      0|  0|  39|           2|          32|
    |sq_w_1_fu_416_p2        |     +    |      0|  0|  38|           2|          31|
    |ana_sq_w_fu_465_p2      |     -    |      0|  0|  39|          32|          32|
    |sub_ln33_fu_391_p2      |     -    |      0|  0|  10|           2|           2|
    |sub_ln40_fu_471_p2      |     -    |      0|  0|  39|          32|          32|
    |sub_ln44_fu_507_p2      |     -    |      0|  0|  39|          32|          32|
    |sub_ln50_fu_587_p2      |     -    |      0|  0|  39|          32|          32|
    |sub_ln59_fu_792_p2      |     -    |      0|  0|  39|          32|          32|
    |sub_ln61_fu_1046_p2     |     -    |      0|  0|  39|          32|          32|
    |sub_ln63_fu_1082_p2     |     -    |      0|  0|  39|          32|          32|
    |sub_ln67_fu_850_p2      |     -    |      0|  0|  39|          32|          32|
    |sub_ln75_fu_735_p2      |     -    |      0|  0|  39|          32|          32|
    |sub_ln77_fu_951_p2      |     -    |      0|  0|  39|          32|          32|
    |sub_ln79_fu_991_p2      |     -    |      0|  0|  39|          32|          32|
    |sub_ln83_fu_1019_p2     |     -    |      0|  0|  39|          32|          32|
    |sub_ln93_fu_880_p2      |     -    |      0|  0|  39|          32|          32|
    |sub_ln95_fu_920_p2      |     -    |      0|  0|  39|          32|          32|
    |sub_ln99_fu_685_p2      |     -    |      0|  0|  39|          32|          32|
    |icmp_ln37_fu_433_p2     |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln45_fu_527_p2     |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln59_fu_802_p2     |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln61_fu_1061_p2    |   icmp   |      0|  0|  18|          30|           1|
    |icmp_ln75_fu_741_p2     |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln77_fu_966_p2     |   icmp   |      0|  0|  18|          30|           1|
    |icmp_ln91_fu_637_p2     |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln93_fu_895_p2     |   icmp   |      0|  0|  18|          30|           1|
    |select_ln37_fu_498_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln40_fu_490_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln61_fu_1073_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln77_fu_978_p3   |  select  |      0|  0|  30|           1|          30|
    |select_ln93_fu_907_p3   |  select  |      0|  0|  30|           1|          30|
    |sq_w_3_fu_422_p3        |  select  |      0|  0|  31|           1|          31|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |     24|  0|1443|        1188|        1154|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                        |  33|          6|    1|          6|
    |ap_phi_mux_tpg_border_height_ne_phi_fu_320_p20   |  15|          3|   32|         96|
    |ap_phi_mux_tpg_border_left_new_s_phi_fu_229_p20  |  27|          5|   31|        155|
    |ap_phi_mux_tpg_border_top_new_0_phi_fu_288_p20   |  15|          3|   31|         93|
    |ap_phi_mux_tpg_border_width_new_phi_fu_261_p20   |  27|          5|   32|        160|
    |sq_h_1_reg_216                                   |   9|          2|   31|         62|
    |tpg_border_height_ne_reg_315                     |  33|          6|   32|        192|
    |tpg_border_left_new_s_reg_225                    |  21|          4|   31|        124|
    |tpg_border_top_new_0_reg_284                     |  33|          6|   31|        186|
    |tpg_border_width_new_reg_258                     |  21|          4|   32|        128|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            | 234|         44|  284|       1202|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_ln46_reg_1175              |  30|   0|   32|          2|
    |ap_CS_fsm                      |   5|   0|    5|          0|
    |icmp_ln45_reg_1171             |   1|   0|    1|          0|
    |icmp_ln59_reg_1228             |   1|   0|    1|          0|
    |icmp_ln75_reg_1214             |   1|   0|    1|          0|
    |icmp_ln91_reg_1190             |   1|   0|    1|          0|
    |sq_h_1_reg_216                 |  31|   0|   31|          0|
    |tmp_11_reg_1194                |  28|   0|   28|          0|
    |tmp_1_reg_1133                 |  29|   0|   29|          0|
    |tmp_2_reg_1138                 |   1|   0|    1|          0|
    |tmp_5_reg_1232                 |  30|   0|   30|          0|
    |tmp_7_reg_1223                 |  28|   0|   28|          0|
    |tmp_8_reg_1218                 |  28|   0|   28|          0|
    |tpg_border_height_ne_reg_315   |  32|   0|   32|          0|
    |tpg_border_left_new_s_reg_225  |  31|   0|   31|          0|
    |tpg_border_top_new_0_reg_284   |  31|   0|   31|          0|
    |tpg_border_width_new_reg_258   |  32|   0|   32|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 340|   0|  342|          2|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+--------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | tpg_calculate_square_border | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | tpg_calculate_square_border | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | tpg_calculate_square_border | return value |
|ap_done                   | out |    1| ap_ctrl_hs | tpg_calculate_square_border | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | tpg_calculate_square_border | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | tpg_calculate_square_border | return value |
|tpg_src_width             |  in |   32|   ap_none  |        tpg_src_width        |    pointer   |
|tpg_src_height            |  in |   32|   ap_none  |        tpg_src_height       |    pointer   |
|tpg_vid_aspect            |  in |   32|   ap_none  |        tpg_vid_aspect       |    pointer   |
|tpg_pix_aspect            |  in |   32|   ap_none  |        tpg_pix_aspect       |    pointer   |
|tpg_border_left           | out |   32|   ap_vld   |       tpg_border_left       |    pointer   |
|tpg_border_left_ap_vld    | out |    1|   ap_vld   |       tpg_border_left       |    pointer   |
|tpg_border_width          | out |   32|   ap_vld   |       tpg_border_width      |    pointer   |
|tpg_border_width_ap_vld   | out |    1|   ap_vld   |       tpg_border_width      |    pointer   |
|tpg_border_top            | out |   32|   ap_vld   |        tpg_border_top       |    pointer   |
|tpg_border_top_ap_vld     | out |    1|   ap_vld   |        tpg_border_top       |    pointer   |
|tpg_border_height         | out |   32|   ap_vld   |      tpg_border_height      |    pointer   |
|tpg_border_height_ap_vld  | out |    1|   ap_vld   |      tpg_border_height      |    pointer   |
|tpg_square_width          | out |   32|   ap_vld   |       tpg_square_width      |    pointer   |
|tpg_square_width_ap_vld   | out |    1|   ap_vld   |       tpg_square_width      |    pointer   |
|tpg_square_left           | out |   32|   ap_vld   |       tpg_square_left       |    pointer   |
|tpg_square_left_ap_vld    | out |    1|   ap_vld   |       tpg_square_left       |    pointer   |
|tpg_square_height         | out |   32|   ap_vld   |      tpg_square_height      |    pointer   |
|tpg_square_height_ap_vld  | out |    1|   ap_vld   |      tpg_square_height      |    pointer   |
|tpg_square_top            | out |   32|   ap_vld   |        tpg_square_top       |    pointer   |
|tpg_square_top_ap_vld     | out |    1|   ap_vld   |        tpg_square_top       |    pointer   |
+--------------------------+-----+-----+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.59>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%w = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %tpg_src_width)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:28]   --->   Operation 6 'read' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%shl_ln32 = shl i32 %w, 1" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:32]   --->   Operation 7 'shl' 'shl_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i32 %shl_ln32 to i65" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:32]   --->   Operation 8 'zext' 'zext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (6.59ns)   --->   "%mul_ln32 = mul i65 6871947674, %zext_ln32_1" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:32]   --->   Operation 9 'mul' 'mul_ln32' <Predicate = true> <Delay = 6.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_1 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %mul_ln32, i32 36, i32 64)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:32]   --->   Operation 10 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i32 %w to i2" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:33]   --->   Operation 11 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i65.i32(i65 %mul_ln32, i32 36)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:33]   --->   Operation 12 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%and_ln = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %tmp, i1 false)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:33]   --->   Operation 13 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%sub_ln33 = sub i2 %trunc_ln33, %and_ln" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:33]   --->   Operation 14 'sub' 'sub_ln33' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %sub_ln33, i32 1)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:33]   --->   Operation 15 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.33>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %tpg_src_width), !map !30"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %tpg_src_height), !map !34"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %tpg_vid_aspect), !map !38"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %tpg_pix_aspect), !map !42"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %tpg_border_left), !map !46"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %tpg_border_width), !map !50"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %tpg_border_top), !map !54"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %tpg_border_height), !map !58"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %tpg_square_width), !map !62"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %tpg_square_left), !map !66"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %tpg_square_height), !map !70"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %tpg_square_top), !map !74"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([28 x i8]* @tpg_calculate_square) nounwind"   --->   Operation 28 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%h = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %tpg_src_height)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:29]   --->   Operation 29 'read' 'h' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sq_w = call i30 @_ssdm_op_BitConcatenate.i30.i29.i1(i29 %tmp_1, i1 false)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:32]   --->   Operation 30 'bitconcatenate' 'sq_w' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i30 %sq_w to i31" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:32]   --->   Operation 31 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.74ns)   --->   "%sq_w_1 = add i31 2, %zext_ln32" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:34]   --->   Operation 32 'add' 'sq_w_1' <Predicate = (tmp_2)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.61ns)   --->   "%sq_w_3 = select i1 %tmp_2, i31 %sq_w_1, i31 %zext_ln32" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:33]   --->   Operation 33 'select' 'sq_w_3' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln37)   --->   "%zext_ln33 = zext i31 %sq_w_3 to i32" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:33]   --->   Operation 34 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tpg_vid_aspect_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %tpg_vid_aspect)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:37]   --->   Operation 35 'read' 'tpg_vid_aspect_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.54ns)   --->   "%icmp_ln37 = icmp eq i32 %tpg_vid_aspect_read, 0" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:37]   --->   Operation 36 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%lshr_ln = call i29 @_ssdm_op_PartSelect.i29.i31.i32.i32(i31 %sq_w_3, i32 2, i32 30)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:38]   --->   Operation 37 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i29 %lshr_ln to i32" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:38]   --->   Operation 38 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%and_ln1 = call i31 @_ssdm_op_BitConcatenate.i31.i29.i2(i29 %lshr_ln, i2 0)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:38]   --->   Operation 39 'bitconcatenate' 'and_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i31 %and_ln1 to i32" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:38]   --->   Operation 40 'zext' 'zext_ln38_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.76ns)   --->   "%ana_sq_w = sub i32 %zext_ln38_1, %zext_ln38" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:38]   --->   Operation 41 'sub' 'ana_sq_w' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.78ns)   --->   "%sub_ln40 = sub i32 %w, %ana_sq_w" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:40]   --->   Operation 42 'sub' 'sub_ln40' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln37)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sub_ln40, i32 1)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:40]   --->   Operation 43 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.78ns)   --->   "%ana_sq_w_1 = add i32 2, %ana_sq_w" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:41]   --->   Operation 44 'add' 'ana_sq_w_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln37)   --->   "%select_ln40 = select i1 %tmp_3, i32 %ana_sq_w_1, i32 %ana_sq_w" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:40]   --->   Operation 45 'select' 'select_ln40' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.63ns) (out node of the LUT)   --->   "%select_ln37 = select i1 %icmp_ln37, i32 %select_ln40, i32 %zext_ln33" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:37]   --->   Operation 46 'select' 'select_ln37' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.78ns)   --->   "%sub_ln44 = sub i32 %w, %select_ln37" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:44]   --->   Operation 47 'sub' 'sub_ln44' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%lshr_ln1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln44, i32 1, i32 31)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:44]   --->   Operation 48 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i31 %lshr_ln1 to i32" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:44]   --->   Operation 49 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %tpg_square_left, i32 %zext_ln44)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:44]   --->   Operation 50 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tpg_pix_aspect_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %tpg_pix_aspect)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:45]   --->   Operation 51 'read' 'tpg_pix_aspect_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.54ns)   --->   "%icmp_ln45 = icmp eq i32 %tpg_pix_aspect_read, 0" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:45]   --->   Operation 52 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %tpg_square_width, i32 %select_ln37)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:36]   --->   Operation 53 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.06ns)   --->   "br i1 %icmp_ln45, label %0, label %._crit_edge1" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:45]   --->   Operation 54 'br' <Predicate = true> <Delay = 1.06>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i31 %sq_w_3 to i29" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:46]   --->   Operation 55 'trunc' 'trunc_ln46' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln1 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %trunc_ln46, i3 0)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:46]   --->   Operation 56 'bitconcatenate' 'shl_ln1' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln46_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %sq_w_3, i1 false)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:46]   --->   Operation 57 'bitconcatenate' 'shl_ln46_1' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.78ns)   --->   "%add_ln46 = add i32 %shl_ln46_1, %shl_ln1" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:46]   --->   Operation 58 'add' 'add_ln46' <Predicate = (icmp_ln45)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.59>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i32 %add_ln46 to i65" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:46]   --->   Operation 59 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (6.59ns)   --->   "%mul_ln46 = mul i65 6247225158, %zext_ln46" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:46]   --->   Operation 60 'mul' 'mul_ln46' <Predicate = true> <Delay = 6.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_4 = call i29 @_ssdm_op_PartSelect.i29.i65.i32.i32(i65 %mul_ln46, i32 36, i32 64)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:46]   --->   Operation 61 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i29 %tmp_4 to i31" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:46]   --->   Operation 62 'zext' 'zext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.06ns)   --->   "br label %._crit_edge1" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:46]   --->   Operation 63 'br' <Predicate = true> <Delay = 1.06>

State 4 <SV = 3> <Delay = 8.37>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%sq_h_1 = phi i31 [ %zext_ln46_1, %0 ], [ %sq_w_3, %_ifconv ]"   --->   Operation 64 'phi' 'sq_h_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i31 %sq_h_1 to i32" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:49]   --->   Operation 65 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %tpg_square_height, i32 %zext_ln49)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:49]   --->   Operation 66 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.78ns)   --->   "%sub_ln50 = sub i32 %h, %zext_ln49" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:50]   --->   Operation 67 'sub' 'sub_ln50' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%lshr_ln2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln50, i32 1, i32 31)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:50]   --->   Operation 68 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i31 %lshr_ln2 to i32" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:50]   --->   Operation 69 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %tpg_square_top, i32 %zext_ln50)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:50]   --->   Operation 70 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.33ns)   --->   "switch i32 %tpg_vid_aspect_read, label %mergeST15 [
    i32 128, label %1
    i32 130, label %4
    i32 129, label %8
  ]" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:55]   --->   Operation 71 'switch' <Predicate = true> <Delay = 1.33>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %icmp_ln45, label %10, label %9" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:86]   --->   Operation 72 'br' <Predicate = (tpg_vid_aspect_read == 129)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.78ns)   --->   "%add_ln88 = add i32 %h, -442" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:88]   --->   Operation 73 'add' 'add_ln88' <Predicate = (!icmp_ln45 & tpg_vid_aspect_read == 129)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln4 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln88, i32 1, i32 31)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:89]   --->   Operation 74 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln45 & tpg_vid_aspect_read == 129)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.33ns)   --->   "br label %mergeST15" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:89]   --->   Operation 75 'br' <Predicate = (!icmp_ln45 & tpg_vid_aspect_read == 129)> <Delay = 1.33>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node add_ln91)   --->   "%shl_ln91 = shl i32 %w, 3" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:91]   --->   Operation 76 'shl' 'shl_ln91' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 129)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln91 = add i32 %w, %shl_ln91" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:91]   --->   Operation 77 'add' 'add_ln91' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 129)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln91_1 = shl i32 %h, 4" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:91]   --->   Operation 78 'shl' 'shl_ln91_1' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 129)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.54ns)   --->   "%icmp_ln91 = icmp ult i32 %add_ln91, %shl_ln91_1" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:91]   --->   Operation 79 'icmp' 'icmp_ln91' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 129)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %icmp_ln91, label %11, label %._crit_edge6" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:91]   --->   Operation 80 'br' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 129)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln92_2 = zext i32 %shl_ln91_1 to i65" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:92]   --->   Operation 81 'zext' 'zext_ln92_2' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 129 & !icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (6.59ns)   --->   "%mul_ln92 = mul i65 %zext_ln92_2, 7635497416" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:92]   --->   Operation 82 'mul' 'mul_ln92' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 129 & !icmp_ln91)> <Delay = 6.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_11 = call i28 @_ssdm_op_PartSelect.i28.i65.i32.i32(i65 %mul_ln92, i32 37, i32 64)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:92]   --->   Operation 83 'partselect' 'tmp_11' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 129 & !icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_10 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %add_ln91, i32 5, i32 31)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:98]   --->   Operation 84 'partselect' 'tmp_10' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 129 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%and_ln6 = call i28 @_ssdm_op_BitConcatenate.i28.i27.i1(i27 %tmp_10, i1 false)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:98]   --->   Operation 85 'bitconcatenate' 'and_ln6' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 129 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i28 %and_ln6 to i32" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:98]   --->   Operation 86 'zext' 'zext_ln98' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 129 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (1.78ns)   --->   "%sub_ln99 = sub i32 %h, %zext_ln98" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:99]   --->   Operation 87 'sub' 'sub_ln99' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 129 & icmp_ln91)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln9 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln99, i32 1, i32 31)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:100]   --->   Operation 88 'partselect' 'trunc_ln9' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 129 & icmp_ln91)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (1.33ns)   --->   "br label %mergeST15" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:100]   --->   Operation 89 'br' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 129 & icmp_ln91)> <Delay = 1.33>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %icmp_ln45, label %6, label %5" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:70]   --->   Operation 90 'br' <Predicate = (tpg_vid_aspect_read == 130)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (1.78ns)   --->   "%add_ln72 = add i32 %h, -506" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:72]   --->   Operation 91 'add' 'add_ln72' <Predicate = (!icmp_ln45 & tpg_vid_aspect_read == 130)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln72, i32 1, i32 31)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:73]   --->   Operation 92 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln45 & tpg_vid_aspect_read == 130)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (1.33ns)   --->   "br label %mergeST15" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:73]   --->   Operation 93 'br' <Predicate = (!icmp_ln45 & tpg_vid_aspect_read == 130)> <Delay = 1.33>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node add_ln75)   --->   "%shl_ln75 = shl i32 %w, 3" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:75]   --->   Operation 94 'shl' 'shl_ln75' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 130)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln75 = add i32 %w, %shl_ln75" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:75]   --->   Operation 95 'add' 'add_ln75' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 130)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node sub_ln75)   --->   "%shl_ln75_1 = shl i32 %h, 4" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:75]   --->   Operation 96 'shl' 'shl_ln75_1' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 130)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node sub_ln75)   --->   "%shl_ln75_2 = shl i32 %h, 1" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:75]   --->   Operation 97 'shl' 'shl_ln75_2' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 130)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (1.78ns) (out node of the LUT)   --->   "%sub_ln75 = sub i32 %shl_ln75_1, %shl_ln75_2" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:75]   --->   Operation 98 'sub' 'sub_ln75' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 130)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (1.54ns)   --->   "%icmp_ln75 = icmp ult i32 %add_ln75, %sub_ln75" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:75]   --->   Operation 99 'icmp' 'icmp_ln75' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 130)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %icmp_ln75, label %7, label %._crit_edge5" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:75]   --->   Operation 100 'br' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 130)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln76_2 = zext i32 %sub_ln75 to i65" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:76]   --->   Operation 101 'zext' 'zext_ln76_2' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 130 & !icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (6.59ns)   --->   "%mul_ln76 = mul i65 %zext_ln76_2, 7635497416" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:76]   --->   Operation 102 'mul' 'mul_ln76' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 130 & !icmp_ln75)> <Delay = 6.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_8 = call i28 @_ssdm_op_PartSelect.i28.i65.i32.i32(i65 %mul_ln76, i32 37, i32 64)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:76]   --->   Operation 103 'partselect' 'tmp_8' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 130 & !icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln82_1 = zext i32 %add_ln75 to i65" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:82]   --->   Operation 104 'zext' 'zext_ln82_1' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 130 & icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (6.59ns)   --->   "%mul_ln82 = mul i65 %zext_ln82_1, 4908534053" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:82]   --->   Operation 105 'mul' 'mul_ln82' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 130 & icmp_ln75)> <Delay = 6.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_7 = call i28 @_ssdm_op_PartSelect.i28.i65.i32.i32(i65 %mul_ln82, i32 37, i32 64)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:82]   --->   Operation 106 'partselect' 'tmp_7' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 130 & icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (1.33ns)   --->   "br i1 %icmp_ln45, label %2, label %mergeST15" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:57]   --->   Operation 107 'br' <Predicate = (tpg_vid_aspect_read == 128)> <Delay = 1.33>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node sub_ln59)   --->   "%shl_ln59 = shl i32 %w, 2" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:59]   --->   Operation 108 'shl' 'shl_ln59' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 128)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (1.78ns) (out node of the LUT)   --->   "%sub_ln59 = sub i32 %shl_ln59, %w" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:59]   --->   Operation 109 'sub' 'sub_ln59' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 128)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln59_1 = shl i32 %h, 2" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:59]   --->   Operation 110 'shl' 'shl_ln59_1' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 128)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (1.54ns)   --->   "%icmp_ln59 = icmp ult i32 %sub_ln59, %shl_ln59_1" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:59]   --->   Operation 111 'icmp' 'icmp_ln59' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 128)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "br i1 %icmp_ln59, label %3, label %._crit_edge4" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:59]   --->   Operation 112 'br' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 128)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i32 %shl_ln59_1 to i65" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:60]   --->   Operation 113 'zext' 'zext_ln60_1' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 128 & !icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (6.59ns)   --->   "%mul_ln60 = mul i65 %zext_ln60_1, 5726623062" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:60]   --->   Operation 114 'mul' 'mul_ln60' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 128 & !icmp_ln59)> <Delay = 6.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_5 = call i30 @_ssdm_op_PartSelect.i30.i65.i32.i32(i65 %mul_ln60, i32 35, i32 64)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:60]   --->   Operation 115 'partselect' 'tmp_5' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 128 & !icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_s = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %sub_ln59, i32 3, i32 31)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:66]   --->   Operation 116 'partselect' 'tmp_s' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 128 & icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%and_ln2 = call i30 @_ssdm_op_BitConcatenate.i30.i29.i1(i29 %tmp_s, i1 false)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:66]   --->   Operation 117 'bitconcatenate' 'and_ln2' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 128 & icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i30 %and_ln2 to i32" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:66]   --->   Operation 118 'zext' 'zext_ln66' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 128 & icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (1.78ns)   --->   "%sub_ln67 = sub i32 %h, %zext_ln66" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:67]   --->   Operation 119 'sub' 'sub_ln67' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 128 & icmp_ln59)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln5 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln67, i32 1, i32 31)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:68]   --->   Operation 120 'partselect' 'trunc_ln5' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 128 & icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (1.33ns)   --->   "br label %mergeST15" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:68]   --->   Operation 121 'br' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 128 & icmp_ln59)> <Delay = 1.33>

State 5 <SV = 4> <Delay = 7.07>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%and_ln7 = call i29 @_ssdm_op_BitConcatenate.i29.i28.i1(i28 %tmp_11, i1 false)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:92]   --->   Operation 122 'bitconcatenate' 'and_ln7' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 129 & !icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i29 %and_ln7 to i30" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:92]   --->   Operation 123 'zext' 'zext_ln92' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 129 & !icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln92_1 = zext i29 %and_ln7 to i32" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:92]   --->   Operation 124 'zext' 'zext_ln92_1' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 129 & !icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (1.78ns)   --->   "%sub_ln93 = sub i32 %w, %zext_ln92_1" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:93]   --->   Operation 125 'sub' 'sub_ln93' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 129 & !icmp_ln91)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_12 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %sub_ln93, i32 2, i32 31)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:93]   --->   Operation 126 'partselect' 'tmp_12' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 129 & !icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (1.54ns)   --->   "%icmp_ln93 = icmp ne i30 %tmp_12, 0" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:93]   --->   Operation 127 'icmp' 'icmp_ln93' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 129 & !icmp_ln91)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (1.72ns)   --->   "%add_ln94 = add i30 %zext_ln92, -2" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:94]   --->   Operation 128 'add' 'add_ln94' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 129 & !icmp_ln91)> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.59ns)   --->   "%select_ln93 = select i1 %icmp_ln93, i30 %add_ln94, i30 %zext_ln92" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:93]   --->   Operation 129 'select' 'select_ln93' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 129 & !icmp_ln91)> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln93 = sext i30 %select_ln93 to i32" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:93]   --->   Operation 130 'sext' 'sext_ln93' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 129 & !icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (1.78ns)   --->   "%sub_ln95 = sub i32 %w, %sext_ln93" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:95]   --->   Operation 131 'sub' 'sub_ln95' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 129 & !icmp_ln91)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln95, i32 1, i32 31)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:96]   --->   Operation 132 'partselect' 'trunc_ln' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 129 & !icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (1.33ns)   --->   "br label %mergeST15" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:96]   --->   Operation 133 'br' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 129 & !icmp_ln91)> <Delay = 1.33>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%and_ln5 = call i29 @_ssdm_op_BitConcatenate.i29.i28.i1(i28 %tmp_8, i1 false)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:76]   --->   Operation 134 'bitconcatenate' 'and_ln5' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 130 & !icmp_ln75)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i29 %and_ln5 to i30" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:76]   --->   Operation 135 'zext' 'zext_ln76' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 130 & !icmp_ln75)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i29 %and_ln5 to i32" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:76]   --->   Operation 136 'zext' 'zext_ln76_1' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 130 & !icmp_ln75)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (1.78ns)   --->   "%sub_ln77 = sub i32 %w, %zext_ln76_1" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:77]   --->   Operation 137 'sub' 'sub_ln77' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 130 & !icmp_ln75)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_9 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %sub_ln77, i32 2, i32 31)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:77]   --->   Operation 138 'partselect' 'tmp_9' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 130 & !icmp_ln75)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (1.54ns)   --->   "%icmp_ln77 = icmp ne i30 %tmp_9, 0" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:77]   --->   Operation 139 'icmp' 'icmp_ln77' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 130 & !icmp_ln75)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (1.72ns)   --->   "%add_ln78 = add i30 %zext_ln76, -2" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:78]   --->   Operation 140 'add' 'add_ln78' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 130 & !icmp_ln75)> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.59ns)   --->   "%select_ln77 = select i1 %icmp_ln77, i30 %add_ln78, i30 %zext_ln76" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:77]   --->   Operation 141 'select' 'select_ln77' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 130 & !icmp_ln75)> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i30 %select_ln77 to i32" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:77]   --->   Operation 142 'sext' 'sext_ln77' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 130 & !icmp_ln75)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (1.78ns)   --->   "%sub_ln79 = sub i32 %w, %sext_ln77" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:79]   --->   Operation 143 'sub' 'sub_ln79' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 130 & !icmp_ln75)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln8 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln79, i32 1, i32 31)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:80]   --->   Operation 144 'partselect' 'trunc_ln8' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 130 & !icmp_ln75)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (1.33ns)   --->   "br label %mergeST15" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:80]   --->   Operation 145 'br' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 130 & !icmp_ln75)> <Delay = 1.33>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%and_ln4 = call i29 @_ssdm_op_BitConcatenate.i29.i28.i1(i28 %tmp_7, i1 false)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:82]   --->   Operation 146 'bitconcatenate' 'and_ln4' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 130 & icmp_ln75)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i29 %and_ln4 to i32" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:82]   --->   Operation 147 'zext' 'zext_ln82' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 130 & icmp_ln75)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (1.78ns)   --->   "%sub_ln83 = sub i32 %h, %zext_ln82" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:83]   --->   Operation 148 'sub' 'sub_ln83' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 130 & icmp_ln75)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln7 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln83, i32 1, i32 31)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:84]   --->   Operation 149 'partselect' 'trunc_ln7' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 130 & icmp_ln75)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (1.33ns)   --->   "br label %mergeST15" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:84]   --->   Operation 150 'br' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 130 & icmp_ln75)> <Delay = 1.33>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%and_ln3 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %tmp_5, i1 false)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:60]   --->   Operation 151 'bitconcatenate' 'and_ln3' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 128 & !icmp_ln59)> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i31 %and_ln3 to i32" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:60]   --->   Operation 152 'zext' 'zext_ln60' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 128 & !icmp_ln59)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (1.78ns)   --->   "%sub_ln61 = sub i32 %w, %zext_ln60" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:61]   --->   Operation 153 'sub' 'sub_ln61' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 128 & !icmp_ln59)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_6 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %sub_ln61, i32 2, i32 31)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:61]   --->   Operation 154 'partselect' 'tmp_6' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 128 & !icmp_ln59)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (1.54ns)   --->   "%icmp_ln61 = icmp ne i30 %tmp_6, 0" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:61]   --->   Operation 155 'icmp' 'icmp_ln61' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 128 & !icmp_ln59)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (1.76ns)   --->   "%add_ln62 = add i32 %zext_ln60, -2" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:62]   --->   Operation 156 'add' 'add_ln62' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 128 & !icmp_ln59)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.63ns)   --->   "%select_ln61 = select i1 %icmp_ln61, i32 %add_ln62, i32 %zext_ln60" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:61]   --->   Operation 157 'select' 'select_ln61' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 128 & !icmp_ln59)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (1.78ns)   --->   "%sub_ln63 = sub i32 %w, %select_ln61" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:63]   --->   Operation 158 'sub' 'sub_ln63' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 128 & !icmp_ln59)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln6 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln63, i32 1, i32 31)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:64]   --->   Operation 159 'partselect' 'trunc_ln6' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 128 & !icmp_ln59)> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (1.33ns)   --->   "br label %mergeST15" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:64]   --->   Operation 160 'br' <Predicate = (icmp_ln45 & tpg_vid_aspect_read == 128 & !icmp_ln59)> <Delay = 1.33>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%tpg_border_left_new_s = phi i31 [ 0, %._crit_edge1 ], [ 0, %11 ], [ %trunc_ln, %._crit_edge6 ], [ 0, %9 ], [ 0, %7 ], [ %trunc_ln8, %._crit_edge5 ], [ 0, %5 ], [ 0, %3 ], [ %trunc_ln6, %._crit_edge4 ], [ 0, %1 ]" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:96]   --->   Operation 161 'phi' 'tpg_border_left_new_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%tpg_border_width_new = phi i32 [ %w, %._crit_edge1 ], [ %w, %11 ], [ %sext_ln93, %._crit_edge6 ], [ %w, %9 ], [ %w, %7 ], [ %sext_ln77, %._crit_edge5 ], [ %w, %5 ], [ %w, %3 ], [ %select_ln61, %._crit_edge4 ], [ %w, %1 ]"   --->   Operation 162 'phi' 'tpg_border_width_new' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%tpg_border_top_new_0 = phi i31 [ 0, %._crit_edge1 ], [ %trunc_ln9, %11 ], [ 0, %._crit_edge6 ], [ %trunc_ln4, %9 ], [ %trunc_ln7, %7 ], [ 0, %._crit_edge5 ], [ %trunc_ln3, %5 ], [ %trunc_ln5, %3 ], [ 0, %._crit_edge4 ], [ 0, %1 ]" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:100]   --->   Operation 163 'phi' 'tpg_border_top_new_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%tpg_border_height_ne = phi i32 [ %h, %._crit_edge1 ], [ %zext_ln98, %11 ], [ %h, %._crit_edge6 ], [ 442, %9 ], [ %zext_ln82, %7 ], [ %h, %._crit_edge5 ], [ 506, %5 ], [ %zext_ln66, %3 ], [ %h, %._crit_edge4 ], [ %h, %1 ]"   --->   Operation 164 'phi' 'tpg_border_height_ne' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i31 %tpg_border_left_new_s to i32" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:54]   --->   Operation 165 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i31 %tpg_border_top_new_0 to i32" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:54]   --->   Operation 166 'zext' 'zext_ln54_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %tpg_border_height, i32 %tpg_border_height_ne)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:54]   --->   Operation 167 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %tpg_border_top, i32 %zext_ln54_1)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:53]   --->   Operation 168 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %tpg_border_width, i32 %tpg_border_width_new)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:52]   --->   Operation 169 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %tpg_border_left, i32 %zext_ln54)" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:51]   --->   Operation 170 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "ret void" [extr_.linuxdriversmediacommonv4l2-tpgv4l2-tpg-core.c_tpg_calculate_square_border_with_main.c:104]   --->   Operation 171 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tpg_src_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tpg_src_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tpg_vid_aspect]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tpg_pix_aspect]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tpg_border_left]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tpg_border_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tpg_border_top]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tpg_border_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tpg_square_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tpg_square_left]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tpg_square_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tpg_square_top]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w                     (read          ) [ 001111]
shl_ln32              (shl           ) [ 000000]
zext_ln32_1           (zext          ) [ 000000]
mul_ln32              (mul           ) [ 000000]
tmp_1                 (partselect    ) [ 001000]
trunc_ln33            (trunc         ) [ 000000]
tmp                   (bitselect     ) [ 000000]
and_ln                (bitconcatenate) [ 000000]
sub_ln33              (sub           ) [ 000000]
tmp_2                 (bitselect     ) [ 001000]
specbitsmap_ln0       (specbitsmap   ) [ 000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000]
spectopmodule_ln0     (spectopmodule ) [ 000000]
h                     (read          ) [ 000111]
sq_w                  (bitconcatenate) [ 000000]
zext_ln32             (zext          ) [ 000000]
sq_w_1                (add           ) [ 000000]
sq_w_3                (select        ) [ 001110]
zext_ln33             (zext          ) [ 000000]
tpg_vid_aspect_read   (read          ) [ 000111]
icmp_ln37             (icmp          ) [ 000000]
lshr_ln               (partselect    ) [ 000000]
zext_ln38             (zext          ) [ 000000]
and_ln1               (bitconcatenate) [ 000000]
zext_ln38_1           (zext          ) [ 000000]
ana_sq_w              (sub           ) [ 000000]
sub_ln40              (sub           ) [ 000000]
tmp_3                 (bitselect     ) [ 000000]
ana_sq_w_1            (add           ) [ 000000]
select_ln40           (select        ) [ 000000]
select_ln37           (select        ) [ 000000]
sub_ln44              (sub           ) [ 000000]
lshr_ln1              (partselect    ) [ 000000]
zext_ln44             (zext          ) [ 000000]
write_ln44            (write         ) [ 000000]
tpg_pix_aspect_read   (read          ) [ 000000]
icmp_ln45             (icmp          ) [ 001111]
write_ln36            (write         ) [ 000000]
br_ln45               (br            ) [ 001110]
trunc_ln46            (trunc         ) [ 000000]
shl_ln1               (bitconcatenate) [ 000000]
shl_ln46_1            (bitconcatenate) [ 000000]
add_ln46              (add           ) [ 000100]
zext_ln46             (zext          ) [ 000000]
mul_ln46              (mul           ) [ 000000]
tmp_4                 (partselect    ) [ 000000]
zext_ln46_1           (zext          ) [ 001110]
br_ln46               (br            ) [ 001110]
sq_h_1                (phi           ) [ 000010]
zext_ln49             (zext          ) [ 000000]
write_ln49            (write         ) [ 000000]
sub_ln50              (sub           ) [ 000000]
lshr_ln2              (partselect    ) [ 000000]
zext_ln50             (zext          ) [ 000000]
write_ln50            (write         ) [ 000000]
switch_ln55           (switch        ) [ 000011]
br_ln86               (br            ) [ 000000]
add_ln88              (add           ) [ 000000]
trunc_ln4             (partselect    ) [ 000011]
br_ln89               (br            ) [ 000011]
shl_ln91              (shl           ) [ 000000]
add_ln91              (add           ) [ 000000]
shl_ln91_1            (shl           ) [ 000000]
icmp_ln91             (icmp          ) [ 000011]
br_ln91               (br            ) [ 000000]
zext_ln92_2           (zext          ) [ 000000]
mul_ln92              (mul           ) [ 000000]
tmp_11                (partselect    ) [ 000001]
tmp_10                (partselect    ) [ 000000]
and_ln6               (bitconcatenate) [ 000000]
zext_ln98             (zext          ) [ 000011]
sub_ln99              (sub           ) [ 000000]
trunc_ln9             (partselect    ) [ 000011]
br_ln100              (br            ) [ 000011]
br_ln70               (br            ) [ 000000]
add_ln72              (add           ) [ 000000]
trunc_ln3             (partselect    ) [ 000011]
br_ln73               (br            ) [ 000011]
shl_ln75              (shl           ) [ 000000]
add_ln75              (add           ) [ 000000]
shl_ln75_1            (shl           ) [ 000000]
shl_ln75_2            (shl           ) [ 000000]
sub_ln75              (sub           ) [ 000000]
icmp_ln75             (icmp          ) [ 000011]
br_ln75               (br            ) [ 000000]
zext_ln76_2           (zext          ) [ 000000]
mul_ln76              (mul           ) [ 000000]
tmp_8                 (partselect    ) [ 000001]
zext_ln82_1           (zext          ) [ 000000]
mul_ln82              (mul           ) [ 000000]
tmp_7                 (partselect    ) [ 000001]
br_ln57               (br            ) [ 000011]
shl_ln59              (shl           ) [ 000000]
sub_ln59              (sub           ) [ 000000]
shl_ln59_1            (shl           ) [ 000000]
icmp_ln59             (icmp          ) [ 000011]
br_ln59               (br            ) [ 000000]
zext_ln60_1           (zext          ) [ 000000]
mul_ln60              (mul           ) [ 000000]
tmp_5                 (partselect    ) [ 000001]
tmp_s                 (partselect    ) [ 000000]
and_ln2               (bitconcatenate) [ 000000]
zext_ln66             (zext          ) [ 000011]
sub_ln67              (sub           ) [ 000000]
trunc_ln5             (partselect    ) [ 000011]
br_ln68               (br            ) [ 000011]
and_ln7               (bitconcatenate) [ 000000]
zext_ln92             (zext          ) [ 000000]
zext_ln92_1           (zext          ) [ 000000]
sub_ln93              (sub           ) [ 000000]
tmp_12                (partselect    ) [ 000000]
icmp_ln93             (icmp          ) [ 000000]
add_ln94              (add           ) [ 000000]
select_ln93           (select        ) [ 000000]
sext_ln93             (sext          ) [ 000000]
sub_ln95              (sub           ) [ 000000]
trunc_ln              (partselect    ) [ 000000]
br_ln96               (br            ) [ 000000]
and_ln5               (bitconcatenate) [ 000000]
zext_ln76             (zext          ) [ 000000]
zext_ln76_1           (zext          ) [ 000000]
sub_ln77              (sub           ) [ 000000]
tmp_9                 (partselect    ) [ 000000]
icmp_ln77             (icmp          ) [ 000000]
add_ln78              (add           ) [ 000000]
select_ln77           (select        ) [ 000000]
sext_ln77             (sext          ) [ 000000]
sub_ln79              (sub           ) [ 000000]
trunc_ln8             (partselect    ) [ 000000]
br_ln80               (br            ) [ 000000]
and_ln4               (bitconcatenate) [ 000000]
zext_ln82             (zext          ) [ 000000]
sub_ln83              (sub           ) [ 000000]
trunc_ln7             (partselect    ) [ 000000]
br_ln84               (br            ) [ 000000]
and_ln3               (bitconcatenate) [ 000000]
zext_ln60             (zext          ) [ 000000]
sub_ln61              (sub           ) [ 000000]
tmp_6                 (partselect    ) [ 000000]
icmp_ln61             (icmp          ) [ 000000]
add_ln62              (add           ) [ 000000]
select_ln61           (select        ) [ 000000]
sub_ln63              (sub           ) [ 000000]
trunc_ln6             (partselect    ) [ 000000]
br_ln64               (br            ) [ 000000]
tpg_border_left_new_s (phi           ) [ 000001]
tpg_border_width_new  (phi           ) [ 000001]
tpg_border_top_new_0  (phi           ) [ 000001]
tpg_border_height_ne  (phi           ) [ 000001]
zext_ln54             (zext          ) [ 000000]
zext_ln54_1           (zext          ) [ 000000]
write_ln54            (write         ) [ 000000]
write_ln53            (write         ) [ 000000]
write_ln52            (write         ) [ 000000]
write_ln51            (write         ) [ 000000]
ret_ln104             (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tpg_src_width">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpg_src_width"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tpg_src_height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpg_src_height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tpg_vid_aspect">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpg_vid_aspect"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tpg_pix_aspect">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpg_pix_aspect"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tpg_border_left">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpg_border_left"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tpg_border_width">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpg_border_width"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tpg_border_top">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpg_border_top"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tpg_border_height">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpg_border_height"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tpg_square_width">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpg_square_width"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="tpg_square_left">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpg_square_left"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="tpg_square_height">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpg_square_height"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="tpg_square_top">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpg_square_top"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i65.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tpg_calculate_square"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i29.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i29.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i29.i3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i27.i1"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i28.i1"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i30.i1"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="w_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="h_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tpg_vid_aspect_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tpg_vid_aspect_read/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="write_ln44_write_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="31" slack="0"/>
<pin id="158" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln44/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tpg_pix_aspect_read_read_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tpg_pix_aspect_read/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="write_ln36_write_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="0" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="0" index="2" bw="32" slack="0"/>
<pin id="171" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="write_ln49_write_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="31" slack="0"/>
<pin id="178" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln49/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="write_ln50_write_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="0" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="0" index="2" bw="31" slack="0"/>
<pin id="185" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="write_ln54_write_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="32" slack="0"/>
<pin id="192" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/5 "/>
</bind>
</comp>

<comp id="195" class="1004" name="write_ln53_write_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="0" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="0" index="2" bw="31" slack="0"/>
<pin id="199" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/5 "/>
</bind>
</comp>

<comp id="202" class="1004" name="write_ln52_write_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="32" slack="0"/>
<pin id="206" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/5 "/>
</bind>
</comp>

<comp id="209" class="1004" name="write_ln51_write_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="0" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="0" index="2" bw="31" slack="0"/>
<pin id="213" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/5 "/>
</bind>
</comp>

<comp id="216" class="1005" name="sq_h_1_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="31" slack="2147483647"/>
<pin id="218" dir="1" index="1" bw="31" slack="2147483647"/>
</pin_list>
<bind>
<opset="sq_h_1 (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="sq_h_1_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="29" slack="1"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="31" slack="2"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sq_h_1/4 "/>
</bind>
</comp>

<comp id="225" class="1005" name="tpg_border_left_new_s_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="31" slack="1"/>
<pin id="227" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tpg_border_left_new_s (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="tpg_border_left_new_s_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="1" slack="1"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="4" bw="31" slack="0"/>
<pin id="235" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="6" bw="1" slack="1"/>
<pin id="237" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="8" bw="1" slack="0"/>
<pin id="239" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="10" bw="31" slack="0"/>
<pin id="241" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="12" bw="1" slack="1"/>
<pin id="243" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="14" bw="1" slack="1"/>
<pin id="245" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="16" bw="31" slack="0"/>
<pin id="247" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="18" bw="1" slack="1"/>
<pin id="249" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="20" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tpg_border_left_new_s/5 "/>
</bind>
</comp>

<comp id="258" class="1005" name="tpg_border_width_new_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="260" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="tpg_border_width_new (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="tpg_border_width_new_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="4"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="32" slack="4"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="4" bw="30" slack="0"/>
<pin id="267" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="6" bw="32" slack="4"/>
<pin id="269" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="8" bw="32" slack="4"/>
<pin id="271" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="10" bw="30" slack="0"/>
<pin id="273" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="12" bw="32" slack="4"/>
<pin id="275" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="14" bw="32" slack="4"/>
<pin id="277" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="16" bw="32" slack="0"/>
<pin id="279" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="18" bw="32" slack="4"/>
<pin id="281" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="20" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tpg_border_width_new/5 "/>
</bind>
</comp>

<comp id="284" class="1005" name="tpg_border_top_new_0_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="31" slack="1"/>
<pin id="286" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tpg_border_top_new_0 (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="tpg_border_top_new_0_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="31" slack="1"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="4" bw="1" slack="0"/>
<pin id="294" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="6" bw="31" slack="1"/>
<pin id="296" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="8" bw="31" slack="0"/>
<pin id="298" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="10" bw="1" slack="0"/>
<pin id="300" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="12" bw="31" slack="1"/>
<pin id="302" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="14" bw="31" slack="1"/>
<pin id="304" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="16" bw="1" slack="0"/>
<pin id="306" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="18" bw="1" slack="1"/>
<pin id="308" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="20" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tpg_border_top_new_0/5 "/>
</bind>
</comp>

<comp id="315" class="1005" name="tpg_border_height_ne_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="1"/>
<pin id="317" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tpg_border_height_ne (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="tpg_border_height_ne_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="3"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="28" slack="1"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="4" bw="32" slack="3"/>
<pin id="326" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="6" bw="10" slack="1"/>
<pin id="328" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="8" bw="29" slack="0"/>
<pin id="330" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="10" bw="32" slack="3"/>
<pin id="332" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="12" bw="10" slack="1"/>
<pin id="334" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="14" bw="30" slack="1"/>
<pin id="336" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="16" bw="32" slack="3"/>
<pin id="338" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="18" bw="32" slack="3"/>
<pin id="340" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="20" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tpg_border_height_ne/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="shl_ln32_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln32/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln32_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_1/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="mul_ln32_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="34" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="0"/>
<pin id="358" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln32/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="29" slack="0"/>
<pin id="363" dir="0" index="1" bw="65" slack="0"/>
<pin id="364" dir="0" index="2" bw="7" slack="0"/>
<pin id="365" dir="0" index="3" bw="8" slack="0"/>
<pin id="366" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="trunc_ln33_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="65" slack="0"/>
<pin id="378" dir="0" index="2" bw="7" slack="0"/>
<pin id="379" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="and_ln_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="2" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="0" index="2" bw="1" slack="0"/>
<pin id="387" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="sub_ln33_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="2" slack="0"/>
<pin id="393" dir="0" index="1" bw="2" slack="0"/>
<pin id="394" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_2_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="2" slack="0"/>
<pin id="400" dir="0" index="2" bw="1" slack="0"/>
<pin id="401" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="sq_w_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="30" slack="0"/>
<pin id="407" dir="0" index="1" bw="29" slack="1"/>
<pin id="408" dir="0" index="2" bw="1" slack="0"/>
<pin id="409" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sq_w/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="zext_ln32_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="30" slack="0"/>
<pin id="414" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="sq_w_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="3" slack="0"/>
<pin id="418" dir="0" index="1" bw="30" slack="0"/>
<pin id="419" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sq_w_1/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="sq_w_3_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="1"/>
<pin id="424" dir="0" index="1" bw="31" slack="0"/>
<pin id="425" dir="0" index="2" bw="31" slack="0"/>
<pin id="426" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sq_w_3/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln33_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="31" slack="0"/>
<pin id="431" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="icmp_ln37_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="lshr_ln_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="29" slack="0"/>
<pin id="441" dir="0" index="1" bw="31" slack="0"/>
<pin id="442" dir="0" index="2" bw="3" slack="0"/>
<pin id="443" dir="0" index="3" bw="6" slack="0"/>
<pin id="444" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln38_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="29" slack="0"/>
<pin id="451" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="and_ln1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="31" slack="0"/>
<pin id="455" dir="0" index="1" bw="29" slack="0"/>
<pin id="456" dir="0" index="2" bw="1" slack="0"/>
<pin id="457" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln1/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="zext_ln38_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="31" slack="0"/>
<pin id="463" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_1/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="ana_sq_w_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="31" slack="0"/>
<pin id="467" dir="0" index="1" bw="29" slack="0"/>
<pin id="468" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ana_sq_w/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="sub_ln40_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="1"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln40/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_3_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="0"/>
<pin id="479" dir="0" index="2" bw="1" slack="0"/>
<pin id="480" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="ana_sq_w_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="3" slack="0"/>
<pin id="486" dir="0" index="1" bw="32" slack="0"/>
<pin id="487" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ana_sq_w_1/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="select_ln40_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="32" slack="0"/>
<pin id="493" dir="0" index="2" bw="32" slack="0"/>
<pin id="494" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="select_ln37_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="0"/>
<pin id="501" dir="0" index="2" bw="32" slack="0"/>
<pin id="502" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="sub_ln44_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="1"/>
<pin id="509" dir="0" index="1" bw="32" slack="0"/>
<pin id="510" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln44/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="lshr_ln1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="31" slack="0"/>
<pin id="514" dir="0" index="1" bw="32" slack="0"/>
<pin id="515" dir="0" index="2" bw="1" slack="0"/>
<pin id="516" dir="0" index="3" bw="6" slack="0"/>
<pin id="517" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln44_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="31" slack="0"/>
<pin id="524" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="icmp_ln45_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="trunc_ln46_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="31" slack="0"/>
<pin id="535" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="shl_ln1_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="0"/>
<pin id="539" dir="0" index="1" bw="29" slack="0"/>
<pin id="540" dir="0" index="2" bw="1" slack="0"/>
<pin id="541" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="shl_ln46_1_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="0" index="1" bw="31" slack="0"/>
<pin id="548" dir="0" index="2" bw="1" slack="0"/>
<pin id="549" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln46_1/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="add_ln46_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="0" index="1" bw="32" slack="0"/>
<pin id="556" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="zext_ln46_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="1"/>
<pin id="561" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="mul_ln46_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="34" slack="0"/>
<pin id="564" dir="0" index="1" bw="32" slack="0"/>
<pin id="565" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln46/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_4_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="29" slack="0"/>
<pin id="570" dir="0" index="1" bw="65" slack="0"/>
<pin id="571" dir="0" index="2" bw="7" slack="0"/>
<pin id="572" dir="0" index="3" bw="8" slack="0"/>
<pin id="573" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="578" class="1004" name="zext_ln46_1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="29" slack="0"/>
<pin id="580" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_1/3 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln49_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="31" slack="0"/>
<pin id="584" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/4 "/>
</bind>
</comp>

<comp id="587" class="1004" name="sub_ln50_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="2"/>
<pin id="589" dir="0" index="1" bw="31" slack="0"/>
<pin id="590" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln50/4 "/>
</bind>
</comp>

<comp id="592" class="1004" name="lshr_ln2_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="31" slack="0"/>
<pin id="594" dir="0" index="1" bw="32" slack="0"/>
<pin id="595" dir="0" index="2" bw="1" slack="0"/>
<pin id="596" dir="0" index="3" bw="6" slack="0"/>
<pin id="597" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/4 "/>
</bind>
</comp>

<comp id="602" class="1004" name="zext_ln50_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="31" slack="0"/>
<pin id="604" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/4 "/>
</bind>
</comp>

<comp id="607" class="1004" name="add_ln88_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="2"/>
<pin id="609" dir="0" index="1" bw="10" slack="0"/>
<pin id="610" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/4 "/>
</bind>
</comp>

<comp id="612" class="1004" name="trunc_ln4_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="31" slack="0"/>
<pin id="614" dir="0" index="1" bw="32" slack="0"/>
<pin id="615" dir="0" index="2" bw="1" slack="0"/>
<pin id="616" dir="0" index="3" bw="6" slack="0"/>
<pin id="617" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/4 "/>
</bind>
</comp>

<comp id="622" class="1004" name="shl_ln91_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="3"/>
<pin id="624" dir="0" index="1" bw="3" slack="0"/>
<pin id="625" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln91/4 "/>
</bind>
</comp>

<comp id="627" class="1004" name="add_ln91_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="3"/>
<pin id="629" dir="0" index="1" bw="32" slack="0"/>
<pin id="630" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/4 "/>
</bind>
</comp>

<comp id="632" class="1004" name="shl_ln91_1_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="2"/>
<pin id="634" dir="0" index="1" bw="4" slack="0"/>
<pin id="635" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln91_1/4 "/>
</bind>
</comp>

<comp id="637" class="1004" name="icmp_ln91_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="0"/>
<pin id="639" dir="0" index="1" bw="32" slack="0"/>
<pin id="640" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/4 "/>
</bind>
</comp>

<comp id="643" class="1004" name="zext_ln92_2_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="0"/>
<pin id="645" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92_2/4 "/>
</bind>
</comp>

<comp id="647" class="1004" name="mul_ln92_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="0"/>
<pin id="649" dir="0" index="1" bw="34" slack="0"/>
<pin id="650" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln92/4 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_11_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="28" slack="0"/>
<pin id="655" dir="0" index="1" bw="65" slack="0"/>
<pin id="656" dir="0" index="2" bw="7" slack="0"/>
<pin id="657" dir="0" index="3" bw="8" slack="0"/>
<pin id="658" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="663" class="1004" name="tmp_10_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="27" slack="0"/>
<pin id="665" dir="0" index="1" bw="32" slack="0"/>
<pin id="666" dir="0" index="2" bw="4" slack="0"/>
<pin id="667" dir="0" index="3" bw="6" slack="0"/>
<pin id="668" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="673" class="1004" name="and_ln6_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="28" slack="0"/>
<pin id="675" dir="0" index="1" bw="27" slack="0"/>
<pin id="676" dir="0" index="2" bw="1" slack="0"/>
<pin id="677" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln6/4 "/>
</bind>
</comp>

<comp id="681" class="1004" name="zext_ln98_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="28" slack="0"/>
<pin id="683" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/4 "/>
</bind>
</comp>

<comp id="685" class="1004" name="sub_ln99_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="2"/>
<pin id="687" dir="0" index="1" bw="28" slack="0"/>
<pin id="688" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln99/4 "/>
</bind>
</comp>

<comp id="690" class="1004" name="trunc_ln9_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="31" slack="0"/>
<pin id="692" dir="0" index="1" bw="32" slack="0"/>
<pin id="693" dir="0" index="2" bw="1" slack="0"/>
<pin id="694" dir="0" index="3" bw="6" slack="0"/>
<pin id="695" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/4 "/>
</bind>
</comp>

<comp id="700" class="1004" name="add_ln72_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="2"/>
<pin id="702" dir="0" index="1" bw="10" slack="0"/>
<pin id="703" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/4 "/>
</bind>
</comp>

<comp id="705" class="1004" name="trunc_ln3_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="31" slack="0"/>
<pin id="707" dir="0" index="1" bw="32" slack="0"/>
<pin id="708" dir="0" index="2" bw="1" slack="0"/>
<pin id="709" dir="0" index="3" bw="6" slack="0"/>
<pin id="710" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/4 "/>
</bind>
</comp>

<comp id="715" class="1004" name="shl_ln75_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="3"/>
<pin id="717" dir="0" index="1" bw="3" slack="0"/>
<pin id="718" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln75/4 "/>
</bind>
</comp>

<comp id="720" class="1004" name="add_ln75_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="3"/>
<pin id="722" dir="0" index="1" bw="32" slack="0"/>
<pin id="723" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/4 "/>
</bind>
</comp>

<comp id="725" class="1004" name="shl_ln75_1_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="2"/>
<pin id="727" dir="0" index="1" bw="4" slack="0"/>
<pin id="728" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln75_1/4 "/>
</bind>
</comp>

<comp id="730" class="1004" name="shl_ln75_2_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="2"/>
<pin id="732" dir="0" index="1" bw="1" slack="0"/>
<pin id="733" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln75_2/4 "/>
</bind>
</comp>

<comp id="735" class="1004" name="sub_ln75_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="0"/>
<pin id="737" dir="0" index="1" bw="32" slack="0"/>
<pin id="738" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln75/4 "/>
</bind>
</comp>

<comp id="741" class="1004" name="icmp_ln75_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="0"/>
<pin id="743" dir="0" index="1" bw="32" slack="0"/>
<pin id="744" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/4 "/>
</bind>
</comp>

<comp id="747" class="1004" name="zext_ln76_2_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="0"/>
<pin id="749" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_2/4 "/>
</bind>
</comp>

<comp id="751" class="1004" name="mul_ln76_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="0"/>
<pin id="753" dir="0" index="1" bw="34" slack="0"/>
<pin id="754" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln76/4 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_8_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="28" slack="0"/>
<pin id="759" dir="0" index="1" bw="65" slack="0"/>
<pin id="760" dir="0" index="2" bw="7" slack="0"/>
<pin id="761" dir="0" index="3" bw="8" slack="0"/>
<pin id="762" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="767" class="1004" name="zext_ln82_1_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="0"/>
<pin id="769" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82_1/4 "/>
</bind>
</comp>

<comp id="771" class="1004" name="mul_ln82_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="0"/>
<pin id="773" dir="0" index="1" bw="34" slack="0"/>
<pin id="774" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln82/4 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp_7_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="28" slack="0"/>
<pin id="779" dir="0" index="1" bw="65" slack="0"/>
<pin id="780" dir="0" index="2" bw="7" slack="0"/>
<pin id="781" dir="0" index="3" bw="8" slack="0"/>
<pin id="782" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="787" class="1004" name="shl_ln59_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="3"/>
<pin id="789" dir="0" index="1" bw="3" slack="0"/>
<pin id="790" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln59/4 "/>
</bind>
</comp>

<comp id="792" class="1004" name="sub_ln59_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="0"/>
<pin id="794" dir="0" index="1" bw="32" slack="3"/>
<pin id="795" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln59/4 "/>
</bind>
</comp>

<comp id="797" class="1004" name="shl_ln59_1_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="2"/>
<pin id="799" dir="0" index="1" bw="3" slack="0"/>
<pin id="800" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln59_1/4 "/>
</bind>
</comp>

<comp id="802" class="1004" name="icmp_ln59_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="0"/>
<pin id="804" dir="0" index="1" bw="32" slack="0"/>
<pin id="805" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/4 "/>
</bind>
</comp>

<comp id="808" class="1004" name="zext_ln60_1_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="0"/>
<pin id="810" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_1/4 "/>
</bind>
</comp>

<comp id="812" class="1004" name="mul_ln60_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="0"/>
<pin id="814" dir="0" index="1" bw="34" slack="0"/>
<pin id="815" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60/4 "/>
</bind>
</comp>

<comp id="818" class="1004" name="tmp_5_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="30" slack="0"/>
<pin id="820" dir="0" index="1" bw="65" slack="0"/>
<pin id="821" dir="0" index="2" bw="7" slack="0"/>
<pin id="822" dir="0" index="3" bw="8" slack="0"/>
<pin id="823" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="828" class="1004" name="tmp_s_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="29" slack="0"/>
<pin id="830" dir="0" index="1" bw="32" slack="0"/>
<pin id="831" dir="0" index="2" bw="3" slack="0"/>
<pin id="832" dir="0" index="3" bw="6" slack="0"/>
<pin id="833" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="838" class="1004" name="and_ln2_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="30" slack="0"/>
<pin id="840" dir="0" index="1" bw="29" slack="0"/>
<pin id="841" dir="0" index="2" bw="1" slack="0"/>
<pin id="842" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln2/4 "/>
</bind>
</comp>

<comp id="846" class="1004" name="zext_ln66_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="30" slack="0"/>
<pin id="848" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/4 "/>
</bind>
</comp>

<comp id="850" class="1004" name="sub_ln67_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="2"/>
<pin id="852" dir="0" index="1" bw="30" slack="0"/>
<pin id="853" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln67/4 "/>
</bind>
</comp>

<comp id="855" class="1004" name="trunc_ln5_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="31" slack="0"/>
<pin id="857" dir="0" index="1" bw="32" slack="0"/>
<pin id="858" dir="0" index="2" bw="1" slack="0"/>
<pin id="859" dir="0" index="3" bw="6" slack="0"/>
<pin id="860" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/4 "/>
</bind>
</comp>

<comp id="865" class="1004" name="and_ln7_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="29" slack="0"/>
<pin id="867" dir="0" index="1" bw="28" slack="1"/>
<pin id="868" dir="0" index="2" bw="1" slack="0"/>
<pin id="869" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln7/5 "/>
</bind>
</comp>

<comp id="872" class="1004" name="zext_ln92_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="29" slack="0"/>
<pin id="874" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92/5 "/>
</bind>
</comp>

<comp id="876" class="1004" name="zext_ln92_1_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="29" slack="0"/>
<pin id="878" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92_1/5 "/>
</bind>
</comp>

<comp id="880" class="1004" name="sub_ln93_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="4"/>
<pin id="882" dir="0" index="1" bw="29" slack="0"/>
<pin id="883" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln93/5 "/>
</bind>
</comp>

<comp id="885" class="1004" name="tmp_12_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="30" slack="0"/>
<pin id="887" dir="0" index="1" bw="32" slack="0"/>
<pin id="888" dir="0" index="2" bw="3" slack="0"/>
<pin id="889" dir="0" index="3" bw="6" slack="0"/>
<pin id="890" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="895" class="1004" name="icmp_ln93_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="30" slack="0"/>
<pin id="897" dir="0" index="1" bw="30" slack="0"/>
<pin id="898" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93/5 "/>
</bind>
</comp>

<comp id="901" class="1004" name="add_ln94_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="29" slack="0"/>
<pin id="903" dir="0" index="1" bw="2" slack="0"/>
<pin id="904" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/5 "/>
</bind>
</comp>

<comp id="907" class="1004" name="select_ln93_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="0"/>
<pin id="909" dir="0" index="1" bw="30" slack="0"/>
<pin id="910" dir="0" index="2" bw="30" slack="0"/>
<pin id="911" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln93/5 "/>
</bind>
</comp>

<comp id="915" class="1004" name="sext_ln93_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="30" slack="0"/>
<pin id="917" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln93/5 "/>
</bind>
</comp>

<comp id="920" class="1004" name="sub_ln95_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="32" slack="4"/>
<pin id="922" dir="0" index="1" bw="30" slack="0"/>
<pin id="923" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln95/5 "/>
</bind>
</comp>

<comp id="925" class="1004" name="trunc_ln_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="31" slack="0"/>
<pin id="927" dir="0" index="1" bw="32" slack="0"/>
<pin id="928" dir="0" index="2" bw="1" slack="0"/>
<pin id="929" dir="0" index="3" bw="6" slack="0"/>
<pin id="930" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="936" class="1004" name="and_ln5_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="29" slack="0"/>
<pin id="938" dir="0" index="1" bw="28" slack="1"/>
<pin id="939" dir="0" index="2" bw="1" slack="0"/>
<pin id="940" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln5/5 "/>
</bind>
</comp>

<comp id="943" class="1004" name="zext_ln76_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="29" slack="0"/>
<pin id="945" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/5 "/>
</bind>
</comp>

<comp id="947" class="1004" name="zext_ln76_1_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="29" slack="0"/>
<pin id="949" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_1/5 "/>
</bind>
</comp>

<comp id="951" class="1004" name="sub_ln77_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="32" slack="4"/>
<pin id="953" dir="0" index="1" bw="29" slack="0"/>
<pin id="954" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln77/5 "/>
</bind>
</comp>

<comp id="956" class="1004" name="tmp_9_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="30" slack="0"/>
<pin id="958" dir="0" index="1" bw="32" slack="0"/>
<pin id="959" dir="0" index="2" bw="3" slack="0"/>
<pin id="960" dir="0" index="3" bw="6" slack="0"/>
<pin id="961" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="966" class="1004" name="icmp_ln77_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="30" slack="0"/>
<pin id="968" dir="0" index="1" bw="30" slack="0"/>
<pin id="969" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/5 "/>
</bind>
</comp>

<comp id="972" class="1004" name="add_ln78_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="29" slack="0"/>
<pin id="974" dir="0" index="1" bw="2" slack="0"/>
<pin id="975" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/5 "/>
</bind>
</comp>

<comp id="978" class="1004" name="select_ln77_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="1" slack="0"/>
<pin id="980" dir="0" index="1" bw="30" slack="0"/>
<pin id="981" dir="0" index="2" bw="30" slack="0"/>
<pin id="982" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77/5 "/>
</bind>
</comp>

<comp id="986" class="1004" name="sext_ln77_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="30" slack="0"/>
<pin id="988" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77/5 "/>
</bind>
</comp>

<comp id="991" class="1004" name="sub_ln79_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="32" slack="4"/>
<pin id="993" dir="0" index="1" bw="30" slack="0"/>
<pin id="994" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln79/5 "/>
</bind>
</comp>

<comp id="996" class="1004" name="trunc_ln8_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="31" slack="0"/>
<pin id="998" dir="0" index="1" bw="32" slack="0"/>
<pin id="999" dir="0" index="2" bw="1" slack="0"/>
<pin id="1000" dir="0" index="3" bw="6" slack="0"/>
<pin id="1001" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/5 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="and_ln4_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="29" slack="0"/>
<pin id="1009" dir="0" index="1" bw="28" slack="1"/>
<pin id="1010" dir="0" index="2" bw="1" slack="0"/>
<pin id="1011" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln4/5 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="zext_ln82_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="29" slack="0"/>
<pin id="1016" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82/5 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="sub_ln83_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="32" slack="3"/>
<pin id="1021" dir="0" index="1" bw="29" slack="0"/>
<pin id="1022" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln83/5 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="trunc_ln7_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="31" slack="0"/>
<pin id="1026" dir="0" index="1" bw="32" slack="0"/>
<pin id="1027" dir="0" index="2" bw="1" slack="0"/>
<pin id="1028" dir="0" index="3" bw="6" slack="0"/>
<pin id="1029" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/5 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="and_ln3_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="31" slack="0"/>
<pin id="1037" dir="0" index="1" bw="30" slack="1"/>
<pin id="1038" dir="0" index="2" bw="1" slack="0"/>
<pin id="1039" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln3/5 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="zext_ln60_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="31" slack="0"/>
<pin id="1044" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/5 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="sub_ln61_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="32" slack="4"/>
<pin id="1048" dir="0" index="1" bw="31" slack="0"/>
<pin id="1049" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln61/5 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="tmp_6_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="30" slack="0"/>
<pin id="1053" dir="0" index="1" bw="32" slack="0"/>
<pin id="1054" dir="0" index="2" bw="3" slack="0"/>
<pin id="1055" dir="0" index="3" bw="6" slack="0"/>
<pin id="1056" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="icmp_ln61_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="30" slack="0"/>
<pin id="1063" dir="0" index="1" bw="30" slack="0"/>
<pin id="1064" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/5 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="add_ln62_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="31" slack="0"/>
<pin id="1069" dir="0" index="1" bw="2" slack="0"/>
<pin id="1070" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/5 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="select_ln61_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="1" slack="0"/>
<pin id="1075" dir="0" index="1" bw="32" slack="0"/>
<pin id="1076" dir="0" index="2" bw="32" slack="0"/>
<pin id="1077" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln61/5 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="sub_ln63_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="32" slack="4"/>
<pin id="1084" dir="0" index="1" bw="32" slack="0"/>
<pin id="1085" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln63/5 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="trunc_ln6_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="31" slack="0"/>
<pin id="1089" dir="0" index="1" bw="32" slack="0"/>
<pin id="1090" dir="0" index="2" bw="1" slack="0"/>
<pin id="1091" dir="0" index="3" bw="6" slack="0"/>
<pin id="1092" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/5 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="zext_ln54_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="31" slack="0"/>
<pin id="1100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/5 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="zext_ln54_1_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="31" slack="0"/>
<pin id="1105" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_1/5 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="w_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="32" slack="1"/>
<pin id="1110" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="1133" class="1005" name="tmp_1_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="29" slack="1"/>
<pin id="1135" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="tmp_2_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="1" slack="1"/>
<pin id="1140" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="h_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="32" slack="2"/>
<pin id="1145" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="1162" class="1005" name="sq_w_3_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="31" slack="2"/>
<pin id="1164" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="sq_w_3 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="tpg_vid_aspect_read_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="32" slack="2"/>
<pin id="1169" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="tpg_vid_aspect_read "/>
</bind>
</comp>

<comp id="1171" class="1005" name="icmp_ln45_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="1" slack="2"/>
<pin id="1173" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln45 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="add_ln46_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="32" slack="1"/>
<pin id="1177" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="zext_ln46_1_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="31" slack="1"/>
<pin id="1182" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln46_1 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="trunc_ln4_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="31" slack="1"/>
<pin id="1187" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="1190" class="1005" name="icmp_ln91_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="1" slack="1"/>
<pin id="1192" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln91 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="tmp_11_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="28" slack="1"/>
<pin id="1196" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1199" class="1005" name="zext_ln98_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="32" slack="1"/>
<pin id="1201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln98 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="trunc_ln9_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="31" slack="1"/>
<pin id="1206" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln9 "/>
</bind>
</comp>

<comp id="1209" class="1005" name="trunc_ln3_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="31" slack="1"/>
<pin id="1211" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="1214" class="1005" name="icmp_ln75_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="1" slack="1"/>
<pin id="1216" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln75 "/>
</bind>
</comp>

<comp id="1218" class="1005" name="tmp_8_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="28" slack="1"/>
<pin id="1220" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1223" class="1005" name="tmp_7_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="28" slack="1"/>
<pin id="1225" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="icmp_ln59_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="1" slack="1"/>
<pin id="1230" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln59 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="tmp_5_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="30" slack="1"/>
<pin id="1234" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1237" class="1005" name="zext_ln66_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="32" slack="1"/>
<pin id="1239" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln66 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="trunc_ln5_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="31" slack="1"/>
<pin id="1244" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="140"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="24" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="72" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="6" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="72" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="72" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="20" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="72" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="22" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="72" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="14" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="72" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="12" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="72" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="10" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="72" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="8" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="228"><net_src comp="130" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="251"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="252"><net_src comp="225" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="253"><net_src comp="225" pin="1"/><net_sink comp="229" pin=6"/></net>

<net id="254"><net_src comp="130" pin="0"/><net_sink comp="229" pin=8"/></net>

<net id="255"><net_src comp="225" pin="1"/><net_sink comp="229" pin=12"/></net>

<net id="256"><net_src comp="225" pin="1"/><net_sink comp="229" pin=14"/></net>

<net id="257"><net_src comp="225" pin="1"/><net_sink comp="229" pin=18"/></net>

<net id="283"><net_src comp="261" pin="20"/><net_sink comp="202" pin=2"/></net>

<net id="287"><net_src comp="130" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="310"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="311"><net_src comp="130" pin="0"/><net_sink comp="288" pin=4"/></net>

<net id="312"><net_src comp="130" pin="0"/><net_sink comp="288" pin=10"/></net>

<net id="313"><net_src comp="130" pin="0"/><net_sink comp="288" pin=16"/></net>

<net id="314"><net_src comp="284" pin="1"/><net_sink comp="288" pin=18"/></net>

<net id="318"><net_src comp="132" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="134" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="342"><net_src comp="315" pin="1"/><net_sink comp="320" pin=6"/></net>

<net id="343"><net_src comp="315" pin="1"/><net_sink comp="320" pin=12"/></net>

<net id="344"><net_src comp="320" pin="20"/><net_sink comp="188" pin=2"/></net>

<net id="349"><net_src comp="136" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="26" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="345" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="28" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="351" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="367"><net_src comp="30" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="355" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="369"><net_src comp="32" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="370"><net_src comp="34" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="374"><net_src comp="136" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="36" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="355" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="32" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="388"><net_src comp="38" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="375" pin="3"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="40" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="395"><net_src comp="371" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="383" pin="3"/><net_sink comp="391" pin=1"/></net>

<net id="402"><net_src comp="42" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="391" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="26" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="410"><net_src comp="50" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="40" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="415"><net_src comp="405" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="52" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="412" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="427"><net_src comp="416" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="428"><net_src comp="412" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="432"><net_src comp="422" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="148" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="54" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="445"><net_src comp="56" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="422" pin="3"/><net_sink comp="439" pin=1"/></net>

<net id="447"><net_src comp="58" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="448"><net_src comp="60" pin="0"/><net_sink comp="439" pin=3"/></net>

<net id="452"><net_src comp="439" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="458"><net_src comp="62" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="439" pin="4"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="64" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="464"><net_src comp="453" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="461" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="449" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="465" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="66" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="471" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="26" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="488"><net_src comp="58" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="465" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="495"><net_src comp="476" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="484" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="465" pin="2"/><net_sink comp="490" pin=2"/></net>

<net id="503"><net_src comp="433" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="490" pin="3"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="429" pin="1"/><net_sink comp="498" pin=2"/></net>

<net id="506"><net_src comp="498" pin="3"/><net_sink comp="167" pin=2"/></net>

<net id="511"><net_src comp="498" pin="3"/><net_sink comp="507" pin=1"/></net>

<net id="518"><net_src comp="68" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="507" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="520"><net_src comp="26" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="521"><net_src comp="70" pin="0"/><net_sink comp="512" pin=3"/></net>

<net id="525"><net_src comp="512" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="531"><net_src comp="161" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="54" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="536"><net_src comp="422" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="542"><net_src comp="74" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="533" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="76" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="550"><net_src comp="78" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="422" pin="3"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="40" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="557"><net_src comp="545" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="537" pin="3"/><net_sink comp="553" pin=1"/></net>

<net id="566"><net_src comp="80" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="559" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="574"><net_src comp="30" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="562" pin="2"/><net_sink comp="568" pin=1"/></net>

<net id="576"><net_src comp="32" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="577"><net_src comp="34" pin="0"/><net_sink comp="568" pin=3"/></net>

<net id="581"><net_src comp="568" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="219" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="591"><net_src comp="582" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="598"><net_src comp="68" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="587" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="600"><net_src comp="26" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="601"><net_src comp="70" pin="0"/><net_sink comp="592" pin=3"/></net>

<net id="605"><net_src comp="592" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="611"><net_src comp="88" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="618"><net_src comp="68" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="607" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="620"><net_src comp="26" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="621"><net_src comp="70" pin="0"/><net_sink comp="612" pin=3"/></net>

<net id="626"><net_src comp="90" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="631"><net_src comp="622" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="636"><net_src comp="92" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="641"><net_src comp="627" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="632" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="646"><net_src comp="632" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="651"><net_src comp="643" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="94" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="659"><net_src comp="96" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="647" pin="2"/><net_sink comp="653" pin=1"/></net>

<net id="661"><net_src comp="98" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="662"><net_src comp="34" pin="0"/><net_sink comp="653" pin=3"/></net>

<net id="669"><net_src comp="100" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="670"><net_src comp="627" pin="2"/><net_sink comp="663" pin=1"/></net>

<net id="671"><net_src comp="102" pin="0"/><net_sink comp="663" pin=2"/></net>

<net id="672"><net_src comp="70" pin="0"/><net_sink comp="663" pin=3"/></net>

<net id="678"><net_src comp="104" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="663" pin="4"/><net_sink comp="673" pin=1"/></net>

<net id="680"><net_src comp="40" pin="0"/><net_sink comp="673" pin=2"/></net>

<net id="684"><net_src comp="673" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="689"><net_src comp="681" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="696"><net_src comp="68" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="685" pin="2"/><net_sink comp="690" pin=1"/></net>

<net id="698"><net_src comp="26" pin="0"/><net_sink comp="690" pin=2"/></net>

<net id="699"><net_src comp="70" pin="0"/><net_sink comp="690" pin=3"/></net>

<net id="704"><net_src comp="106" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="711"><net_src comp="68" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="712"><net_src comp="700" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="713"><net_src comp="26" pin="0"/><net_sink comp="705" pin=2"/></net>

<net id="714"><net_src comp="70" pin="0"/><net_sink comp="705" pin=3"/></net>

<net id="719"><net_src comp="90" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="724"><net_src comp="715" pin="2"/><net_sink comp="720" pin=1"/></net>

<net id="729"><net_src comp="92" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="734"><net_src comp="26" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="739"><net_src comp="725" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="730" pin="2"/><net_sink comp="735" pin=1"/></net>

<net id="745"><net_src comp="720" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="735" pin="2"/><net_sink comp="741" pin=1"/></net>

<net id="750"><net_src comp="735" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="755"><net_src comp="747" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="94" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="763"><net_src comp="96" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="764"><net_src comp="751" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="765"><net_src comp="98" pin="0"/><net_sink comp="757" pin=2"/></net>

<net id="766"><net_src comp="34" pin="0"/><net_sink comp="757" pin=3"/></net>

<net id="770"><net_src comp="720" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="775"><net_src comp="767" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="108" pin="0"/><net_sink comp="771" pin=1"/></net>

<net id="783"><net_src comp="96" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="784"><net_src comp="771" pin="2"/><net_sink comp="777" pin=1"/></net>

<net id="785"><net_src comp="98" pin="0"/><net_sink comp="777" pin=2"/></net>

<net id="786"><net_src comp="34" pin="0"/><net_sink comp="777" pin=3"/></net>

<net id="791"><net_src comp="58" pin="0"/><net_sink comp="787" pin=1"/></net>

<net id="796"><net_src comp="787" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="801"><net_src comp="58" pin="0"/><net_sink comp="797" pin=1"/></net>

<net id="806"><net_src comp="792" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="797" pin="2"/><net_sink comp="802" pin=1"/></net>

<net id="811"><net_src comp="797" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="816"><net_src comp="808" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="110" pin="0"/><net_sink comp="812" pin=1"/></net>

<net id="824"><net_src comp="112" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="825"><net_src comp="812" pin="2"/><net_sink comp="818" pin=1"/></net>

<net id="826"><net_src comp="114" pin="0"/><net_sink comp="818" pin=2"/></net>

<net id="827"><net_src comp="34" pin="0"/><net_sink comp="818" pin=3"/></net>

<net id="834"><net_src comp="116" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="835"><net_src comp="792" pin="2"/><net_sink comp="828" pin=1"/></net>

<net id="836"><net_src comp="90" pin="0"/><net_sink comp="828" pin=2"/></net>

<net id="837"><net_src comp="70" pin="0"/><net_sink comp="828" pin=3"/></net>

<net id="843"><net_src comp="50" pin="0"/><net_sink comp="838" pin=0"/></net>

<net id="844"><net_src comp="828" pin="4"/><net_sink comp="838" pin=1"/></net>

<net id="845"><net_src comp="40" pin="0"/><net_sink comp="838" pin=2"/></net>

<net id="849"><net_src comp="838" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="854"><net_src comp="846" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="861"><net_src comp="68" pin="0"/><net_sink comp="855" pin=0"/></net>

<net id="862"><net_src comp="850" pin="2"/><net_sink comp="855" pin=1"/></net>

<net id="863"><net_src comp="26" pin="0"/><net_sink comp="855" pin=2"/></net>

<net id="864"><net_src comp="70" pin="0"/><net_sink comp="855" pin=3"/></net>

<net id="870"><net_src comp="118" pin="0"/><net_sink comp="865" pin=0"/></net>

<net id="871"><net_src comp="40" pin="0"/><net_sink comp="865" pin=2"/></net>

<net id="875"><net_src comp="865" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="879"><net_src comp="865" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="884"><net_src comp="876" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="891"><net_src comp="120" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="892"><net_src comp="880" pin="2"/><net_sink comp="885" pin=1"/></net>

<net id="893"><net_src comp="58" pin="0"/><net_sink comp="885" pin=2"/></net>

<net id="894"><net_src comp="70" pin="0"/><net_sink comp="885" pin=3"/></net>

<net id="899"><net_src comp="885" pin="4"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="122" pin="0"/><net_sink comp="895" pin=1"/></net>

<net id="905"><net_src comp="872" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="906"><net_src comp="124" pin="0"/><net_sink comp="901" pin=1"/></net>

<net id="912"><net_src comp="895" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="913"><net_src comp="901" pin="2"/><net_sink comp="907" pin=1"/></net>

<net id="914"><net_src comp="872" pin="1"/><net_sink comp="907" pin=2"/></net>

<net id="918"><net_src comp="907" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="261" pin=4"/></net>

<net id="924"><net_src comp="915" pin="1"/><net_sink comp="920" pin=1"/></net>

<net id="931"><net_src comp="68" pin="0"/><net_sink comp="925" pin=0"/></net>

<net id="932"><net_src comp="920" pin="2"/><net_sink comp="925" pin=1"/></net>

<net id="933"><net_src comp="26" pin="0"/><net_sink comp="925" pin=2"/></net>

<net id="934"><net_src comp="70" pin="0"/><net_sink comp="925" pin=3"/></net>

<net id="935"><net_src comp="925" pin="4"/><net_sink comp="229" pin=4"/></net>

<net id="941"><net_src comp="118" pin="0"/><net_sink comp="936" pin=0"/></net>

<net id="942"><net_src comp="40" pin="0"/><net_sink comp="936" pin=2"/></net>

<net id="946"><net_src comp="936" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="950"><net_src comp="936" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="955"><net_src comp="947" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="962"><net_src comp="120" pin="0"/><net_sink comp="956" pin=0"/></net>

<net id="963"><net_src comp="951" pin="2"/><net_sink comp="956" pin=1"/></net>

<net id="964"><net_src comp="58" pin="0"/><net_sink comp="956" pin=2"/></net>

<net id="965"><net_src comp="70" pin="0"/><net_sink comp="956" pin=3"/></net>

<net id="970"><net_src comp="956" pin="4"/><net_sink comp="966" pin=0"/></net>

<net id="971"><net_src comp="122" pin="0"/><net_sink comp="966" pin=1"/></net>

<net id="976"><net_src comp="943" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="977"><net_src comp="124" pin="0"/><net_sink comp="972" pin=1"/></net>

<net id="983"><net_src comp="966" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="984"><net_src comp="972" pin="2"/><net_sink comp="978" pin=1"/></net>

<net id="985"><net_src comp="943" pin="1"/><net_sink comp="978" pin=2"/></net>

<net id="989"><net_src comp="978" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="261" pin=10"/></net>

<net id="995"><net_src comp="986" pin="1"/><net_sink comp="991" pin=1"/></net>

<net id="1002"><net_src comp="68" pin="0"/><net_sink comp="996" pin=0"/></net>

<net id="1003"><net_src comp="991" pin="2"/><net_sink comp="996" pin=1"/></net>

<net id="1004"><net_src comp="26" pin="0"/><net_sink comp="996" pin=2"/></net>

<net id="1005"><net_src comp="70" pin="0"/><net_sink comp="996" pin=3"/></net>

<net id="1006"><net_src comp="996" pin="4"/><net_sink comp="229" pin=10"/></net>

<net id="1012"><net_src comp="118" pin="0"/><net_sink comp="1007" pin=0"/></net>

<net id="1013"><net_src comp="40" pin="0"/><net_sink comp="1007" pin=2"/></net>

<net id="1017"><net_src comp="1007" pin="3"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="320" pin=8"/></net>

<net id="1023"><net_src comp="1014" pin="1"/><net_sink comp="1019" pin=1"/></net>

<net id="1030"><net_src comp="68" pin="0"/><net_sink comp="1024" pin=0"/></net>

<net id="1031"><net_src comp="1019" pin="2"/><net_sink comp="1024" pin=1"/></net>

<net id="1032"><net_src comp="26" pin="0"/><net_sink comp="1024" pin=2"/></net>

<net id="1033"><net_src comp="70" pin="0"/><net_sink comp="1024" pin=3"/></net>

<net id="1034"><net_src comp="1024" pin="4"/><net_sink comp="288" pin=8"/></net>

<net id="1040"><net_src comp="126" pin="0"/><net_sink comp="1035" pin=0"/></net>

<net id="1041"><net_src comp="40" pin="0"/><net_sink comp="1035" pin=2"/></net>

<net id="1045"><net_src comp="1035" pin="3"/><net_sink comp="1042" pin=0"/></net>

<net id="1050"><net_src comp="1042" pin="1"/><net_sink comp="1046" pin=1"/></net>

<net id="1057"><net_src comp="120" pin="0"/><net_sink comp="1051" pin=0"/></net>

<net id="1058"><net_src comp="1046" pin="2"/><net_sink comp="1051" pin=1"/></net>

<net id="1059"><net_src comp="58" pin="0"/><net_sink comp="1051" pin=2"/></net>

<net id="1060"><net_src comp="70" pin="0"/><net_sink comp="1051" pin=3"/></net>

<net id="1065"><net_src comp="1051" pin="4"/><net_sink comp="1061" pin=0"/></net>

<net id="1066"><net_src comp="122" pin="0"/><net_sink comp="1061" pin=1"/></net>

<net id="1071"><net_src comp="1042" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1072"><net_src comp="128" pin="0"/><net_sink comp="1067" pin=1"/></net>

<net id="1078"><net_src comp="1061" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1079"><net_src comp="1067" pin="2"/><net_sink comp="1073" pin=1"/></net>

<net id="1080"><net_src comp="1042" pin="1"/><net_sink comp="1073" pin=2"/></net>

<net id="1081"><net_src comp="1073" pin="3"/><net_sink comp="261" pin=16"/></net>

<net id="1086"><net_src comp="1073" pin="3"/><net_sink comp="1082" pin=1"/></net>

<net id="1093"><net_src comp="68" pin="0"/><net_sink comp="1087" pin=0"/></net>

<net id="1094"><net_src comp="1082" pin="2"/><net_sink comp="1087" pin=1"/></net>

<net id="1095"><net_src comp="26" pin="0"/><net_sink comp="1087" pin=2"/></net>

<net id="1096"><net_src comp="70" pin="0"/><net_sink comp="1087" pin=3"/></net>

<net id="1097"><net_src comp="1087" pin="4"/><net_sink comp="229" pin=16"/></net>

<net id="1101"><net_src comp="229" pin="20"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="1106"><net_src comp="288" pin="20"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="1111"><net_src comp="136" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="1113"><net_src comp="1108" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="1114"><net_src comp="1108" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="1115"><net_src comp="1108" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="1116"><net_src comp="1108" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="1117"><net_src comp="1108" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="1118"><net_src comp="1108" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="1119"><net_src comp="1108" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="1120"><net_src comp="1108" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="1121"><net_src comp="1108" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="1122"><net_src comp="1108" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="1123"><net_src comp="1108" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="1124"><net_src comp="1108" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1125"><net_src comp="1108" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1126"><net_src comp="1108" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="1127"><net_src comp="1108" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="1128"><net_src comp="1108" pin="1"/><net_sink comp="261" pin=6"/></net>

<net id="1129"><net_src comp="1108" pin="1"/><net_sink comp="261" pin=8"/></net>

<net id="1130"><net_src comp="1108" pin="1"/><net_sink comp="261" pin=12"/></net>

<net id="1131"><net_src comp="1108" pin="1"/><net_sink comp="261" pin=14"/></net>

<net id="1132"><net_src comp="1108" pin="1"/><net_sink comp="261" pin=18"/></net>

<net id="1136"><net_src comp="361" pin="4"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="1141"><net_src comp="397" pin="3"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="1146"><net_src comp="142" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="1148"><net_src comp="1143" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="1149"><net_src comp="1143" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="1150"><net_src comp="1143" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="1151"><net_src comp="1143" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="1152"><net_src comp="1143" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="1153"><net_src comp="1143" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="1154"><net_src comp="1143" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1155"><net_src comp="1143" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="1156"><net_src comp="1143" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1157"><net_src comp="1143" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="1158"><net_src comp="1143" pin="1"/><net_sink comp="320" pin=4"/></net>

<net id="1159"><net_src comp="1143" pin="1"/><net_sink comp="320" pin=10"/></net>

<net id="1160"><net_src comp="1143" pin="1"/><net_sink comp="320" pin=16"/></net>

<net id="1161"><net_src comp="1143" pin="1"/><net_sink comp="320" pin=18"/></net>

<net id="1165"><net_src comp="422" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="1170"><net_src comp="148" pin="2"/><net_sink comp="1167" pin=0"/></net>

<net id="1174"><net_src comp="527" pin="2"/><net_sink comp="1171" pin=0"/></net>

<net id="1178"><net_src comp="553" pin="2"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="1183"><net_src comp="578" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="1188"><net_src comp="612" pin="4"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="288" pin=6"/></net>

<net id="1193"><net_src comp="637" pin="2"/><net_sink comp="1190" pin=0"/></net>

<net id="1197"><net_src comp="653" pin="4"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="865" pin=1"/></net>

<net id="1202"><net_src comp="681" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="1207"><net_src comp="690" pin="4"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="1212"><net_src comp="705" pin="4"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="288" pin=12"/></net>

<net id="1217"><net_src comp="741" pin="2"/><net_sink comp="1214" pin=0"/></net>

<net id="1221"><net_src comp="757" pin="4"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="1226"><net_src comp="777" pin="4"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="1007" pin=1"/></net>

<net id="1231"><net_src comp="802" pin="2"/><net_sink comp="1228" pin=0"/></net>

<net id="1235"><net_src comp="818" pin="4"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="1035" pin=1"/></net>

<net id="1240"><net_src comp="846" pin="1"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="320" pin=14"/></net>

<net id="1245"><net_src comp="855" pin="4"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="288" pin=14"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tpg_border_left | {5 }
	Port: tpg_border_width | {5 }
	Port: tpg_border_top | {5 }
	Port: tpg_border_height | {5 }
	Port: tpg_square_width | {2 }
	Port: tpg_square_left | {2 }
	Port: tpg_square_height | {4 }
	Port: tpg_square_top | {4 }
 - Input state : 
	Port: tpg_calculate_square_border : tpg_src_width | {1 }
	Port: tpg_calculate_square_border : tpg_src_height | {2 }
	Port: tpg_calculate_square_border : tpg_vid_aspect | {2 }
	Port: tpg_calculate_square_border : tpg_pix_aspect | {2 }
  - Chain level:
	State 1
		mul_ln32 : 1
		tmp_1 : 2
		tmp : 2
		and_ln : 3
		sub_ln33 : 4
		tmp_2 : 5
	State 2
		zext_ln32 : 1
		sq_w_1 : 2
		sq_w_3 : 3
		zext_ln33 : 4
		lshr_ln : 4
		zext_ln38 : 5
		and_ln1 : 5
		zext_ln38_1 : 6
		ana_sq_w : 7
		sub_ln40 : 8
		tmp_3 : 9
		ana_sq_w_1 : 8
		select_ln40 : 10
		select_ln37 : 11
		sub_ln44 : 12
		lshr_ln1 : 13
		zext_ln44 : 14
		write_ln44 : 15
		write_ln36 : 12
		br_ln45 : 1
		trunc_ln46 : 4
		shl_ln1 : 5
		shl_ln46_1 : 4
		add_ln46 : 6
	State 3
		mul_ln46 : 1
		tmp_4 : 2
		zext_ln46_1 : 3
	State 4
		zext_ln49 : 1
		write_ln49 : 2
		sub_ln50 : 2
		lshr_ln2 : 3
		zext_ln50 : 4
		write_ln50 : 5
		trunc_ln4 : 1
		icmp_ln91 : 1
		br_ln91 : 2
		mul_ln92 : 1
		tmp_11 : 2
		tmp_10 : 1
		and_ln6 : 2
		zext_ln98 : 3
		sub_ln99 : 4
		trunc_ln9 : 5
		trunc_ln3 : 1
		icmp_ln75 : 1
		br_ln75 : 2
		zext_ln76_2 : 1
		mul_ln76 : 2
		tmp_8 : 3
		zext_ln82_1 : 1
		mul_ln82 : 2
		tmp_7 : 3
		icmp_ln59 : 1
		br_ln59 : 2
		mul_ln60 : 1
		tmp_5 : 2
		tmp_s : 1
		and_ln2 : 2
		zext_ln66 : 3
		sub_ln67 : 4
		trunc_ln5 : 5
	State 5
		zext_ln92 : 1
		zext_ln92_1 : 1
		sub_ln93 : 2
		tmp_12 : 3
		icmp_ln93 : 4
		add_ln94 : 2
		select_ln93 : 5
		sext_ln93 : 6
		sub_ln95 : 7
		trunc_ln : 8
		zext_ln76 : 1
		zext_ln76_1 : 1
		sub_ln77 : 2
		tmp_9 : 3
		icmp_ln77 : 4
		add_ln78 : 2
		select_ln77 : 5
		sext_ln77 : 6
		sub_ln79 : 7
		trunc_ln8 : 8
		zext_ln82 : 1
		sub_ln83 : 2
		trunc_ln7 : 3
		zext_ln60 : 1
		sub_ln61 : 2
		tmp_6 : 3
		icmp_ln61 : 4
		add_ln62 : 2
		select_ln61 : 5
		sub_ln63 : 6
		trunc_ln6 : 7
		tpg_border_left_new_s : 9
		tpg_border_width_new : 7
		tpg_border_top_new_0 : 4
		tpg_border_height_ne : 2
		zext_ln54 : 10
		zext_ln54_1 : 5
		write_ln54 : 3
		write_ln53 : 6
		write_ln52 : 8
		write_ln51 : 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |         sub_ln33_fu_391         |    0    |    0    |    10   |
|          |         ana_sq_w_fu_465         |    0    |    0    |    38   |
|          |         sub_ln40_fu_471         |    0    |    0    |    39   |
|          |         sub_ln44_fu_507         |    0    |    0    |    39   |
|          |         sub_ln50_fu_587         |    0    |    0    |    39   |
|          |         sub_ln99_fu_685         |    0    |    0    |    39   |
|          |         sub_ln75_fu_735         |    0    |    0    |    39   |
|    sub   |         sub_ln59_fu_792         |    0    |    0    |    39   |
|          |         sub_ln67_fu_850         |    0    |    0    |    39   |
|          |         sub_ln93_fu_880         |    0    |    0    |    39   |
|          |         sub_ln95_fu_920         |    0    |    0    |    39   |
|          |         sub_ln77_fu_951         |    0    |    0    |    39   |
|          |         sub_ln79_fu_991         |    0    |    0    |    39   |
|          |         sub_ln83_fu_1019        |    0    |    0    |    39   |
|          |         sub_ln61_fu_1046        |    0    |    0    |    39   |
|          |         sub_ln63_fu_1082        |    0    |    0    |    39   |
|----------|---------------------------------|---------|---------|---------|
|          |          sq_w_1_fu_416          |    0    |    0    |    37   |
|          |        ana_sq_w_1_fu_484        |    0    |    0    |    39   |
|          |         add_ln46_fu_553         |    0    |    0    |    39   |
|          |         add_ln88_fu_607         |    0    |    0    |    39   |
|    add   |         add_ln91_fu_627         |    0    |    0    |    39   |
|          |         add_ln72_fu_700         |    0    |    0    |    39   |
|          |         add_ln75_fu_720         |    0    |    0    |    39   |
|          |         add_ln94_fu_901         |    0    |    0    |    36   |
|          |         add_ln78_fu_972         |    0    |    0    |    36   |
|          |         add_ln62_fu_1067        |    0    |    0    |    38   |
|----------|---------------------------------|---------|---------|---------|
|          |          sq_w_3_fu_422          |    0    |    0    |    31   |
|          |        select_ln40_fu_490       |    0    |    0    |    32   |
|  select  |        select_ln37_fu_498       |    0    |    0    |    32   |
|          |        select_ln93_fu_907       |    0    |    0    |    30   |
|          |        select_ln77_fu_978       |    0    |    0    |    30   |
|          |       select_ln61_fu_1073       |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|
|          |         mul_ln32_fu_355         |    4    |    0    |    23   |
|          |         mul_ln46_fu_562         |    4    |    0    |    23   |
|    mul   |         mul_ln92_fu_647         |    4    |    0    |    23   |
|          |         mul_ln76_fu_751         |    4    |    0    |    23   |
|          |         mul_ln82_fu_771         |    4    |    0    |    23   |
|          |         mul_ln60_fu_812         |    4    |    0    |    23   |
|----------|---------------------------------|---------|---------|---------|
|          |         icmp_ln37_fu_433        |    0    |    0    |    18   |
|          |         icmp_ln45_fu_527        |    0    |    0    |    18   |
|          |         icmp_ln91_fu_637        |    0    |    0    |    18   |
|   icmp   |         icmp_ln75_fu_741        |    0    |    0    |    18   |
|          |         icmp_ln59_fu_802        |    0    |    0    |    18   |
|          |         icmp_ln93_fu_895        |    0    |    0    |    18   |
|          |         icmp_ln77_fu_966        |    0    |    0    |    18   |
|          |        icmp_ln61_fu_1061        |    0    |    0    |    18   |
|----------|---------------------------------|---------|---------|---------|
|          |          w_read_fu_136          |    0    |    0    |    0    |
|   read   |          h_read_fu_142          |    0    |    0    |    0    |
|          | tpg_vid_aspect_read_read_fu_148 |    0    |    0    |    0    |
|          | tpg_pix_aspect_read_read_fu_161 |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |     write_ln44_write_fu_154     |    0    |    0    |    0    |
|          |     write_ln36_write_fu_167     |    0    |    0    |    0    |
|          |     write_ln49_write_fu_174     |    0    |    0    |    0    |
|   write  |     write_ln50_write_fu_181     |    0    |    0    |    0    |
|          |     write_ln54_write_fu_188     |    0    |    0    |    0    |
|          |     write_ln53_write_fu_195     |    0    |    0    |    0    |
|          |     write_ln52_write_fu_202     |    0    |    0    |    0    |
|          |     write_ln51_write_fu_209     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |         shl_ln32_fu_345         |    0    |    0    |    0    |
|          |         shl_ln91_fu_622         |    0    |    0    |    0    |
|          |        shl_ln91_1_fu_632        |    0    |    0    |    0    |
|    shl   |         shl_ln75_fu_715         |    0    |    0    |    0    |
|          |        shl_ln75_1_fu_725        |    0    |    0    |    0    |
|          |        shl_ln75_2_fu_730        |    0    |    0    |    0    |
|          |         shl_ln59_fu_787         |    0    |    0    |    0    |
|          |        shl_ln59_1_fu_797        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        zext_ln32_1_fu_351       |    0    |    0    |    0    |
|          |         zext_ln32_fu_412        |    0    |    0    |    0    |
|          |         zext_ln33_fu_429        |    0    |    0    |    0    |
|          |         zext_ln38_fu_449        |    0    |    0    |    0    |
|          |        zext_ln38_1_fu_461       |    0    |    0    |    0    |
|          |         zext_ln44_fu_522        |    0    |    0    |    0    |
|          |         zext_ln46_fu_559        |    0    |    0    |    0    |
|          |        zext_ln46_1_fu_578       |    0    |    0    |    0    |
|          |         zext_ln49_fu_582        |    0    |    0    |    0    |
|          |         zext_ln50_fu_602        |    0    |    0    |    0    |
|          |        zext_ln92_2_fu_643       |    0    |    0    |    0    |
|   zext   |         zext_ln98_fu_681        |    0    |    0    |    0    |
|          |        zext_ln76_2_fu_747       |    0    |    0    |    0    |
|          |        zext_ln82_1_fu_767       |    0    |    0    |    0    |
|          |        zext_ln60_1_fu_808       |    0    |    0    |    0    |
|          |         zext_ln66_fu_846        |    0    |    0    |    0    |
|          |         zext_ln92_fu_872        |    0    |    0    |    0    |
|          |        zext_ln92_1_fu_876       |    0    |    0    |    0    |
|          |         zext_ln76_fu_943        |    0    |    0    |    0    |
|          |        zext_ln76_1_fu_947       |    0    |    0    |    0    |
|          |        zext_ln82_fu_1014        |    0    |    0    |    0    |
|          |        zext_ln60_fu_1042        |    0    |    0    |    0    |
|          |        zext_ln54_fu_1098        |    0    |    0    |    0    |
|          |       zext_ln54_1_fu_1103       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |           tmp_1_fu_361          |    0    |    0    |    0    |
|          |          lshr_ln_fu_439         |    0    |    0    |    0    |
|          |         lshr_ln1_fu_512         |    0    |    0    |    0    |
|          |           tmp_4_fu_568          |    0    |    0    |    0    |
|          |         lshr_ln2_fu_592         |    0    |    0    |    0    |
|          |         trunc_ln4_fu_612        |    0    |    0    |    0    |
|          |          tmp_11_fu_653          |    0    |    0    |    0    |
|          |          tmp_10_fu_663          |    0    |    0    |    0    |
|          |         trunc_ln9_fu_690        |    0    |    0    |    0    |
|          |         trunc_ln3_fu_705        |    0    |    0    |    0    |
|partselect|           tmp_8_fu_757          |    0    |    0    |    0    |
|          |           tmp_7_fu_777          |    0    |    0    |    0    |
|          |           tmp_5_fu_818          |    0    |    0    |    0    |
|          |           tmp_s_fu_828          |    0    |    0    |    0    |
|          |         trunc_ln5_fu_855        |    0    |    0    |    0    |
|          |          tmp_12_fu_885          |    0    |    0    |    0    |
|          |         trunc_ln_fu_925         |    0    |    0    |    0    |
|          |           tmp_9_fu_956          |    0    |    0    |    0    |
|          |         trunc_ln8_fu_996        |    0    |    0    |    0    |
|          |        trunc_ln7_fu_1024        |    0    |    0    |    0    |
|          |          tmp_6_fu_1051          |    0    |    0    |    0    |
|          |        trunc_ln6_fu_1087        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   trunc  |        trunc_ln33_fu_371        |    0    |    0    |    0    |
|          |        trunc_ln46_fu_533        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |            tmp_fu_375           |    0    |    0    |    0    |
| bitselect|           tmp_2_fu_397          |    0    |    0    |    0    |
|          |           tmp_3_fu_476          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |          and_ln_fu_383          |    0    |    0    |    0    |
|          |           sq_w_fu_405           |    0    |    0    |    0    |
|          |          and_ln1_fu_453         |    0    |    0    |    0    |
|          |          shl_ln1_fu_537         |    0    |    0    |    0    |
|          |        shl_ln46_1_fu_545        |    0    |    0    |    0    |
|bitconcatenate|          and_ln6_fu_673         |    0    |    0    |    0    |
|          |          and_ln2_fu_838         |    0    |    0    |    0    |
|          |          and_ln7_fu_865         |    0    |    0    |    0    |
|          |          and_ln5_fu_936         |    0    |    0    |    0    |
|          |         and_ln4_fu_1007         |    0    |    0    |    0    |
|          |         and_ln3_fu_1035         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   sext   |         sext_ln93_fu_915        |    0    |    0    |    0    |
|          |         sext_ln77_fu_986        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    24   |    0    |   1444  |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln46_reg_1175      |   32   |
|          h_reg_1143         |   32   |
|      icmp_ln45_reg_1171     |    1   |
|      icmp_ln59_reg_1228     |    1   |
|      icmp_ln75_reg_1214     |    1   |
|      icmp_ln91_reg_1190     |    1   |
|        sq_h_1_reg_216       |   31   |
|       sq_w_3_reg_1162       |   31   |
|       tmp_11_reg_1194       |   28   |
|        tmp_1_reg_1133       |   29   |
|        tmp_2_reg_1138       |    1   |
|        tmp_5_reg_1232       |   30   |
|        tmp_7_reg_1223       |   28   |
|        tmp_8_reg_1218       |   28   |
| tpg_border_height_ne_reg_315|   32   |
|tpg_border_left_new_s_reg_225|   31   |
| tpg_border_top_new_0_reg_284|   31   |
| tpg_border_width_new_reg_258|   32   |
| tpg_vid_aspect_read_reg_1167|   32   |
|      trunc_ln3_reg_1209     |   31   |
|      trunc_ln4_reg_1185     |   31   |
|      trunc_ln5_reg_1242     |   31   |
|      trunc_ln9_reg_1204     |   31   |
|          w_reg_1108         |   32   |
|     zext_ln46_1_reg_1180    |   31   |
|      zext_ln66_reg_1237     |   32   |
|      zext_ln98_reg_1199     |   32   |
+-----------------------------+--------+
|            Total            |   683  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  |
|------------------------------|------|------|------|--------||---------|
| tpg_border_height_ne_reg_315 |  p0  |   2  |  32  |   64   |
|------------------------------|------|------|------|--------||---------|
|             Total            |      |      |      |   64   ||  1.061  |
|------------------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   24   |    -   |    0   |  1444  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    -   |
|  Register |    -   |    -   |   683  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   24   |    1   |   683  |  1444  |
+-----------+--------+--------+--------+--------+
