FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * Copyright 2012 Red Hat Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 * Authors: Ben Skeggs
 */
#include "priv.h"
#include "regsnv04.h"

static void
nv40_timer_init(struct nvkm_timer *tmr)
{
	struct nvkm_subdev *subdev = &tmr->subdev;
	struct nvkm_device *device = subdev->device;
	u32 f = 0; /*XXX: figure this out */
	u32 n, d;

	/* aim for 31.25MHz, which gives us nanosecond timestamps */
/* bench 7556.2.0 de73451288e7 */
/* bench 7556.2.1 a52b5625a8be */
/* bench 7556.2.2 29953c01e001 */
/* bench 7556.2.3 bc02dda3c1b3 */
/* bench 7556.2.4 201407d7fa70 */
	d = 1000000 / 32;
	n = f;

	if (!f) {
		n = nvkm_rd32(device, NV04_PTIMER_NUMERATOR);
		d = nvkm_rd32(device, NV04_PTIMER_DENOMINATOR);
		if (!n || !d) {
			n = 1;
			d = 1;
		}
		nvkm_warn(subdev, "unknown input clock freq\n");
	}

	/* reduce ratio to acceptable values */
	while (((n % 5) == 0) && ((d % 5) == 0)) {
		n /= 5;
		d /= 5;
	}

	while (((n % 2) == 0) && ((d % 2) == 0)) {
		n /= 2;
		d /= 2;
	}

	while (n > 0xffff || d > 0xffff) {
		n >>= 1;
		d >>= 1;
	}

	nvkm_debug(subdev, "input frequency : %dHz\n", f);
	nvkm_debug(subdev, "numerator       : %08x\n", n);
	nvkm_debug(subdev, "denominator     : %08x\n", d);
	nvkm_debug(subdev, "timer frequency : %dHz\n", f * d / n);

	nvkm_wr32(device, NV04_PTIMER_NUMERATOR, n);
	nvkm_wr32(device, NV04_PTIMER_DENOMINATOR, d);
/* bench 28273.1.0 46bcc661d8b4 */
/* bench 28273.1.1 5d161bb055cc */
/* bench 28273.1.2 ca0c2e8cbbc4 */
/* bench 28273.1.3 55e62f41e3f9 */
/* bench 28273.1.4 f7f77a7d6e77 */
/* bench 28273.1.5 3ee7603f4db0 */
/* bench 28273.1.6 0c320de9965b */
/* bench 28273.1.7 0af5096ca623 */
/* bench 28273.1.8 5acda5b8ee2d */
static const struct nvkm_timer_func
nv40_timer = {
	.init = nv40_timer_init,
	.intr = nv04_timer_intr,
/* bench 17367.3.0 c63f9e55d121 */
/* bench 17367.3.1 52c98c247b7d */
/* bench 17367.3.2 2d311f6c7e99 */
/* bench 17367.3.3 4bfd53195224 */
/* bench 17367.3.4 4c47029854aa */
/* bench 17367.3.5 713f9c738b27 */
/* bench 17367.3.6 061ef1faee25 */
/* bench 17367.3.7 b6fd3e559e49 */
/* bench 17367.3.8 e0de9ca75f8f */
/* bench 17367.3.9 92c4342a3000 */
/* bench 17367.3.10 d2cbaa8debb4 */
/* bench 17367.3.11 c0091f6ce65f */
/* bench 17367.3.12 35da53f13200 */
/* bench 17367.3.13 74bda76b98bd */
	.read = nv04_timer_read,
	.time = nv04_timer_time,
	.alarm_init = nv04_timer_alarm_init,
	.alarm_fini = nv04_timer_alarm_fini,
};

int
nv40_timer_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst,
	       struct nvkm_timer **ptmr)
{
	return nvkm_timer_new_(&nv40_timer, device, type, inst, ptmr);
}
