
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.25+3 (git sha1 f2c689403, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)


-- Executing script file `gen_btor.ys' --

1. Executing Verilog-2005 frontend: wrapper.v
Parsing SystemVerilog input from `wrapper.v' to AST representation.
Generating RTLIL representation for module `\wrapper'.
Generating RTLIL representation for module `\nouse'.
Generating RTLIL representation for module `\nouse2'.
Generating RTLIL representation for module `\simplePipe__DOT__ADD'.
Generating RTLIL representation for module `\pipeline_v'.
Successfully finished Verilog frontend.

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.1.1. Analyzing design hierarchy..
Top module:  \wrapper
Used module:     \pipeline_v
Used module:     \simplePipe__DOT__ADD

2.1.2. Analyzing design hierarchy..
Top module:  \wrapper
Used module:     \pipeline_v
Used module:     \simplePipe__DOT__ADD
Removing unused module `\nouse2'.
Removing unused module `\nouse'.
Removed 2 unused modules.
Module wrapper directly or indirectly contains formal properties -> setting "keep" attribute.

2.2. Executing PROC pass (convert processes to netlists).

2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\wrapper.$proc$wrapper.v:514$204'.
Cleaned up 1 empty switch.

2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$wrapper.v:889$307 in module pipeline_v.
Marked 1 switch rules as full_case in process $proc$wrapper.v:876$306 in module pipeline_v.
Marked 1 switch rules as full_case in process $proc$wrapper.v:857$296 in module pipeline_v.
Marked 2 switch rules as full_case in process $proc$wrapper.v:813$252 in module pipeline_v.
Marked 2 switch rules as full_case in process $proc$wrapper.v:801$248 in module pipeline_v.
Marked 2 switch rules as full_case in process $proc$wrapper.v:789$244 in module pipeline_v.
Marked 2 switch rules as full_case in process $proc$wrapper.v:777$240 in module pipeline_v.
Marked 2 switch rules as full_case in process $proc$wrapper.v:665$227 in module simplePipe__DOT__ADD.
Marked 4 switch rules as full_case in process $proc$wrapper.v:514$204 in module wrapper.
Marked 2 switch rules as full_case in process $proc$wrapper.v:398$28 in module wrapper.
Marked 1 switch rules as full_case in process $proc$wrapper.v:393$22 in module wrapper.
Marked 1 switch rules as full_case in process $proc$wrapper.v:376$10 in module wrapper.
Marked 1 switch rules as full_case in process $proc$wrapper.v:372$9 in module wrapper.
Marked 1 switch rules as full_case in process $proc$wrapper.v:368$8 in module wrapper.
Marked 1 switch rules as full_case in process $proc$wrapper.v:364$6 in module wrapper.
Marked 1 switch rules as full_case in process $proc$wrapper.v:360$1 in module wrapper.
Removed a total of 0 dead cases.

2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 13 redundant assignments.
Promoted 4 assignments to connections.

2.2.4. Executing PROC_INIT pass (extract init attributes).

2.2.5. Executing PROC_ARST pass (detect async resets in processes).

2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~47 debug messages>

2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\pipeline_v.$proc$wrapper.v:889$307'.
     1/3: $1$memwr$\registers$wrapper.v:891$233_EN[7:0]$313
     2/3: $1$memwr$\registers$wrapper.v:891$233_DATA[7:0]$312
     3/3: $1$memwr$\registers$wrapper.v:891$233_ADDR[1:0]$311
Creating decoders for process `\pipeline_v.$proc$wrapper.v:876$306'.
     1/3: $0\ex_wb_reg_wen[0:0]
     2/3: $0\ex_wb_rd[1:0]
     3/3: $0\ex_wb_val[7:0]
Creating decoders for process `\pipeline_v.$proc$wrapper.v:857$296'.
     1/5: $0\id_ex_reg_wen[0:0]
     2/5: $0\id_ex_rd[1:0]
     3/5: $0\id_ex_op[1:0]
     4/5: $0\id_ex_rs2_val[7:0]
     5/5: $0\id_ex_rs1_val[7:0]
Creating decoders for process `\pipeline_v.$proc$wrapper.v:813$252'.
     1/1: $0\reg_3_w_stage[1:0]
Creating decoders for process `\pipeline_v.$proc$wrapper.v:801$248'.
     1/1: $0\reg_2_w_stage[1:0]
Creating decoders for process `\pipeline_v.$proc$wrapper.v:789$244'.
     1/1: $0\reg_1_w_stage[1:0]
Creating decoders for process `\pipeline_v.$proc$wrapper.v:777$240'.
     1/1: $0\reg_0_w_stage[1:0]
Creating decoders for process `\simplePipe__DOT__ADD.$proc$wrapper.v:665$227'.
     1/5: $0\__COUNTER_start__n3[7:0]
     2/5: $0\r3[7:0]
     3/5: $0\r2[7:0]
     4/5: $0\r1[7:0]
     5/5: $0\r0[7:0]
Creating decoders for process `\wrapper.$proc$wrapper.v:514$204'.
     1/20: $0\__auxvar2__delay_d_1[0:0]
     2/20: $0\__auxvar1__delay_d_1[0:0]
     3/20: $0\__auxvar0__delay_d_1[0:0]
     4/20: $0\r0_pvholder[7:0]
     5/20: $0\__auxvar5__recorder[7:0]
     6/20: $0\__auxvar4__recorder[7:0]
     7/20: $0\__auxvar3__recorder[7:0]
     8/20: $0\ppl_stage_teststage1[0:0]
     9/20: $0\ppl_stage_wb[0:0]
    10/20: $0\ppl_stage_ex[0:0]
    11/20: $0\cnt[1:0]
    12/20: $0\__auxvar0__delay_inf_[0:0]
    13/20: $0\r0_pvholder_sn_condmet[0:0]
    14/20: $0\r0_pvholder_sn_vhold[7:0]
    15/20: $0\__auxvar5__recorder_sn_condmet[0:0]
    16/20: $0\__auxvar5__recorder_sn_vhold[7:0]
    17/20: $0\__auxvar4__recorder_sn_condmet[0:0]
    18/20: $0\__auxvar4__recorder_sn_vhold[7:0]
    19/20: $0\__auxvar3__recorder_sn_condmet[0:0]
    20/20: $0\__auxvar3__recorder_sn_vhold[7:0]
Creating decoders for process `\wrapper.$proc$wrapper.v:398$28'.
     1/1: $0\stage_tracker[1:0]
Creating decoders for process `\wrapper.$proc$wrapper.v:393$22'.
     1/1: $0\ref_test[1:0]
Creating decoders for process `\wrapper.$proc$wrapper.v:388$19'.
Creating decoders for process `\wrapper.$proc$wrapper.v:380$17'.
     1/1: $0\__RESETED__[0:0]
Creating decoders for process `\wrapper.$proc$wrapper.v:376$10'.
     1/1: $0\__2ndENDED__[0:0]
Creating decoders for process `\wrapper.$proc$wrapper.v:372$9'.
     1/1: $0\__ENDED__[0:0]
Creating decoders for process `\wrapper.$proc$wrapper.v:368$8'.
     1/1: $0\__STARTED__[0:0]
Creating decoders for process `\wrapper.$proc$wrapper.v:364$6'.
     1/1: $0\__START__[0:0]
Creating decoders for process `\wrapper.$proc$wrapper.v:360$1'.
     1/1: $0\__CYCLE_CNT__[7:0]

2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\pipeline_v.$memwr$\registers$wrapper.v:891$233_ADDR' using process `\pipeline_v.$proc$wrapper.v:889$307'.
  created $dff cell `$procdff$551' with positive edge clock.
Creating register for signal `\pipeline_v.$memwr$\registers$wrapper.v:891$233_DATA' using process `\pipeline_v.$proc$wrapper.v:889$307'.
  created $dff cell `$procdff$552' with positive edge clock.
Creating register for signal `\pipeline_v.$memwr$\registers$wrapper.v:891$233_EN' using process `\pipeline_v.$proc$wrapper.v:889$307'.
  created $dff cell `$procdff$553' with positive edge clock.
Creating register for signal `\pipeline_v.\ex_wb_val' using process `\pipeline_v.$proc$wrapper.v:876$306'.
  created $dff cell `$procdff$554' with positive edge clock.
Creating register for signal `\pipeline_v.\ex_wb_rd' using process `\pipeline_v.$proc$wrapper.v:876$306'.
  created $dff cell `$procdff$555' with positive edge clock.
Creating register for signal `\pipeline_v.\ex_wb_reg_wen' using process `\pipeline_v.$proc$wrapper.v:876$306'.
  created $dff cell `$procdff$556' with positive edge clock.
Creating register for signal `\pipeline_v.\id_ex_rs1_val' using process `\pipeline_v.$proc$wrapper.v:857$296'.
  created $dff cell `$procdff$557' with positive edge clock.
Creating register for signal `\pipeline_v.\id_ex_rs2_val' using process `\pipeline_v.$proc$wrapper.v:857$296'.
  created $dff cell `$procdff$558' with positive edge clock.
Creating register for signal `\pipeline_v.\id_ex_op' using process `\pipeline_v.$proc$wrapper.v:857$296'.
  created $dff cell `$procdff$559' with positive edge clock.
Creating register for signal `\pipeline_v.\id_ex_rd' using process `\pipeline_v.$proc$wrapper.v:857$296'.
  created $dff cell `$procdff$560' with positive edge clock.
Creating register for signal `\pipeline_v.\id_ex_reg_wen' using process `\pipeline_v.$proc$wrapper.v:857$296'.
  created $dff cell `$procdff$561' with positive edge clock.
Creating register for signal `\pipeline_v.\reg_3_w_stage' using process `\pipeline_v.$proc$wrapper.v:813$252'.
  created $dff cell `$procdff$562' with positive edge clock.
Creating register for signal `\pipeline_v.\reg_2_w_stage' using process `\pipeline_v.$proc$wrapper.v:801$248'.
  created $dff cell `$procdff$563' with positive edge clock.
Creating register for signal `\pipeline_v.\reg_1_w_stage' using process `\pipeline_v.$proc$wrapper.v:789$244'.
  created $dff cell `$procdff$564' with positive edge clock.
Creating register for signal `\pipeline_v.\reg_0_w_stage' using process `\pipeline_v.$proc$wrapper.v:777$240'.
  created $dff cell `$procdff$565' with positive edge clock.
Creating register for signal `\simplePipe__DOT__ADD.\r0' using process `\simplePipe__DOT__ADD.$proc$wrapper.v:665$227'.
  created $dff cell `$procdff$566' with positive edge clock.
Creating register for signal `\simplePipe__DOT__ADD.\r1' using process `\simplePipe__DOT__ADD.$proc$wrapper.v:665$227'.
  created $dff cell `$procdff$567' with positive edge clock.
Creating register for signal `\simplePipe__DOT__ADD.\r2' using process `\simplePipe__DOT__ADD.$proc$wrapper.v:665$227'.
  created $dff cell `$procdff$568' with positive edge clock.
Creating register for signal `\simplePipe__DOT__ADD.\r3' using process `\simplePipe__DOT__ADD.$proc$wrapper.v:665$227'.
  created $dff cell `$procdff$569' with positive edge clock.
Creating register for signal `\simplePipe__DOT__ADD.\__COUNTER_start__n3' using process `\simplePipe__DOT__ADD.$proc$wrapper.v:665$227'.
  created $dff cell `$procdff$570' with positive edge clock.
Creating register for signal `\wrapper.\__auxvar3__recorder' using process `\wrapper.$proc$wrapper.v:514$204'.
  created $dff cell `$procdff$571' with positive edge clock.
Creating register for signal `\wrapper.\__auxvar3__recorder_sn_vhold' using process `\wrapper.$proc$wrapper.v:514$204'.
  created $dff cell `$procdff$572' with positive edge clock.
Creating register for signal `\wrapper.\__auxvar3__recorder_sn_condmet' using process `\wrapper.$proc$wrapper.v:514$204'.
  created $dff cell `$procdff$573' with positive edge clock.
Creating register for signal `\wrapper.\__auxvar4__recorder' using process `\wrapper.$proc$wrapper.v:514$204'.
  created $dff cell `$procdff$574' with positive edge clock.
Creating register for signal `\wrapper.\__auxvar4__recorder_sn_vhold' using process `\wrapper.$proc$wrapper.v:514$204'.
  created $dff cell `$procdff$575' with positive edge clock.
Creating register for signal `\wrapper.\__auxvar4__recorder_sn_condmet' using process `\wrapper.$proc$wrapper.v:514$204'.
  created $dff cell `$procdff$576' with positive edge clock.
Creating register for signal `\wrapper.\__auxvar5__recorder' using process `\wrapper.$proc$wrapper.v:514$204'.
  created $dff cell `$procdff$577' with positive edge clock.
Creating register for signal `\wrapper.\__auxvar5__recorder_sn_vhold' using process `\wrapper.$proc$wrapper.v:514$204'.
  created $dff cell `$procdff$578' with positive edge clock.
Creating register for signal `\wrapper.\__auxvar5__recorder_sn_condmet' using process `\wrapper.$proc$wrapper.v:514$204'.
  created $dff cell `$procdff$579' with positive edge clock.
Creating register for signal `\wrapper.\r0_pvholder' using process `\wrapper.$proc$wrapper.v:514$204'.
  created $dff cell `$procdff$580' with positive edge clock.
Creating register for signal `\wrapper.\r0_pvholder_sn_vhold' using process `\wrapper.$proc$wrapper.v:514$204'.
  created $dff cell `$procdff$581' with positive edge clock.
Creating register for signal `\wrapper.\r0_pvholder_sn_condmet' using process `\wrapper.$proc$wrapper.v:514$204'.
  created $dff cell `$procdff$582' with positive edge clock.
Creating register for signal `\wrapper.\__auxvar0__delay_d_1' using process `\wrapper.$proc$wrapper.v:514$204'.
  created $dff cell `$procdff$583' with positive edge clock.
Creating register for signal `\wrapper.\__auxvar0__delay_inf_' using process `\wrapper.$proc$wrapper.v:514$204'.
  created $dff cell `$procdff$584' with positive edge clock.
Creating register for signal `\wrapper.\__auxvar1__delay_d_1' using process `\wrapper.$proc$wrapper.v:514$204'.
  created $dff cell `$procdff$585' with positive edge clock.
Creating register for signal `\wrapper.\__auxvar2__delay_d_1' using process `\wrapper.$proc$wrapper.v:514$204'.
  created $dff cell `$procdff$586' with positive edge clock.
Creating register for signal `\wrapper.\cnt' using process `\wrapper.$proc$wrapper.v:514$204'.
  created $dff cell `$procdff$587' with positive edge clock.
Creating register for signal `\wrapper.\ppl_stage_ex' using process `\wrapper.$proc$wrapper.v:514$204'.
  created $dff cell `$procdff$588' with positive edge clock.
Creating register for signal `\wrapper.\ppl_stage_wb' using process `\wrapper.$proc$wrapper.v:514$204'.
  created $dff cell `$procdff$589' with positive edge clock.
Creating register for signal `\wrapper.\ppl_stage_teststage1' using process `\wrapper.$proc$wrapper.v:514$204'.
  created $dff cell `$procdff$590' with positive edge clock.
Creating register for signal `\wrapper.\stage_tracker' using process `\wrapper.$proc$wrapper.v:398$28'.
  created $dff cell `$procdff$591' with positive edge clock.
Creating register for signal `\wrapper.\ref_test' using process `\wrapper.$proc$wrapper.v:393$22'.
  created $dff cell `$procdff$592' with positive edge clock.
Creating register for signal `\wrapper.\delay_wb_write' using process `\wrapper.$proc$wrapper.v:388$19'.
  created $dff cell `$procdff$593' with positive edge clock.
Creating register for signal `\wrapper.\__RESETED__' using process `\wrapper.$proc$wrapper.v:380$17'.
  created $dff cell `$procdff$594' with positive edge clock.
Creating register for signal `\wrapper.\__2ndENDED__' using process `\wrapper.$proc$wrapper.v:376$10'.
  created $dff cell `$procdff$595' with positive edge clock.
Creating register for signal `\wrapper.\__ENDED__' using process `\wrapper.$proc$wrapper.v:372$9'.
  created $dff cell `$procdff$596' with positive edge clock.
Creating register for signal `\wrapper.\__STARTED__' using process `\wrapper.$proc$wrapper.v:368$8'.
  created $dff cell `$procdff$597' with positive edge clock.
Creating register for signal `\wrapper.\__START__' using process `\wrapper.$proc$wrapper.v:364$6'.
  created $dff cell `$procdff$598' with positive edge clock.
Creating register for signal `\wrapper.\__CYCLE_CNT__' using process `\wrapper.$proc$wrapper.v:360$1'.
  created $dff cell `$procdff$599' with positive edge clock.

2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\pipeline_v.$proc$wrapper.v:889$307'.
Removing empty process `pipeline_v.$proc$wrapper.v:889$307'.
Found and cleaned up 1 empty switch in `\pipeline_v.$proc$wrapper.v:876$306'.
Removing empty process `pipeline_v.$proc$wrapper.v:876$306'.
Found and cleaned up 1 empty switch in `\pipeline_v.$proc$wrapper.v:857$296'.
Removing empty process `pipeline_v.$proc$wrapper.v:857$296'.
Found and cleaned up 2 empty switches in `\pipeline_v.$proc$wrapper.v:813$252'.
Removing empty process `pipeline_v.$proc$wrapper.v:813$252'.
Found and cleaned up 2 empty switches in `\pipeline_v.$proc$wrapper.v:801$248'.
Removing empty process `pipeline_v.$proc$wrapper.v:801$248'.
Found and cleaned up 2 empty switches in `\pipeline_v.$proc$wrapper.v:789$244'.
Removing empty process `pipeline_v.$proc$wrapper.v:789$244'.
Found and cleaned up 2 empty switches in `\pipeline_v.$proc$wrapper.v:777$240'.
Removing empty process `pipeline_v.$proc$wrapper.v:777$240'.
Found and cleaned up 8 empty switches in `\simplePipe__DOT__ADD.$proc$wrapper.v:665$227'.
Removing empty process `simplePipe__DOT__ADD.$proc$wrapper.v:665$227'.
Found and cleaned up 12 empty switches in `\wrapper.$proc$wrapper.v:514$204'.
Removing empty process `wrapper.$proc$wrapper.v:514$204'.
Found and cleaned up 3 empty switches in `\wrapper.$proc$wrapper.v:398$28'.
Removing empty process `wrapper.$proc$wrapper.v:398$28'.
Found and cleaned up 2 empty switches in `\wrapper.$proc$wrapper.v:393$22'.
Removing empty process `wrapper.$proc$wrapper.v:393$22'.
Removing empty process `wrapper.$proc$wrapper.v:388$19'.
Found and cleaned up 1 empty switch in `\wrapper.$proc$wrapper.v:380$17'.
Removing empty process `wrapper.$proc$wrapper.v:380$17'.
Found and cleaned up 2 empty switches in `\wrapper.$proc$wrapper.v:376$10'.
Removing empty process `wrapper.$proc$wrapper.v:376$10'.
Found and cleaned up 2 empty switches in `\wrapper.$proc$wrapper.v:372$9'.
Removing empty process `wrapper.$proc$wrapper.v:372$9'.
Found and cleaned up 2 empty switches in `\wrapper.$proc$wrapper.v:368$8'.
Removing empty process `wrapper.$proc$wrapper.v:368$8'.
Found and cleaned up 2 empty switches in `\wrapper.$proc$wrapper.v:364$6'.
Removing empty process `wrapper.$proc$wrapper.v:364$6'.
Found and cleaned up 2 empty switches in `\wrapper.$proc$wrapper.v:360$1'.
Removing empty process `wrapper.$proc$wrapper.v:360$1'.
Cleaned up 47 empty switches.

2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module pipeline_v.
<suppressed ~7 debug messages>
Optimizing module simplePipe__DOT__ADD.
<suppressed ~4 debug messages>
Optimizing module wrapper.
<suppressed ~22 debug messages>

2.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module pipeline_v.
Optimizing module simplePipe__DOT__ADD.
Optimizing module wrapper.

2.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pipeline_v..
Finding unused cells or wires in module \simplePipe__DOT__ADD..
Finding unused cells or wires in module \wrapper..
Removed 6 unused cells and 240 unused wires.
<suppressed ~9 debug messages>

2.5. Executing CHECK pass (checking for obvious problems).
Checking module pipeline_v...
Checking module simplePipe__DOT__ADD...
Warning: Wire simplePipe__DOT__ADD.\r0_randinit [7] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r0_randinit [6] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r0_randinit [5] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r0_randinit [4] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r0_randinit [3] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r0_randinit [2] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r0_randinit [1] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r0_randinit [0] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r1_randinit [7] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r1_randinit [6] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r1_randinit [5] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r1_randinit [4] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r1_randinit [3] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r1_randinit [2] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r1_randinit [1] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r1_randinit [0] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r2_randinit [7] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r2_randinit [6] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r2_randinit [5] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r2_randinit [4] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r2_randinit [3] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r2_randinit [2] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r2_randinit [1] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r2_randinit [0] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r3_randinit [7] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r3_randinit [6] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r3_randinit [5] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r3_randinit [4] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r3_randinit [3] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r3_randinit [2] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r3_randinit [1] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r3_randinit [0] is used but has no driver.
Checking module wrapper...
Warning: Wire wrapper.\delay_wb_write_auxvar3 [7] is used but has no driver.
Warning: Wire wrapper.\delay_wb_write_auxvar3 [6] is used but has no driver.
Warning: Wire wrapper.\delay_wb_write_auxvar3 [5] is used but has no driver.
Warning: Wire wrapper.\delay_wb_write_auxvar3 [4] is used but has no driver.
Warning: Wire wrapper.\delay_wb_write_auxvar3 [3] is used but has no driver.
Warning: Wire wrapper.\delay_wb_write_auxvar3 [2] is used but has no driver.
Warning: Wire wrapper.\delay_wb_write_auxvar3 [1] is used but has no driver.
Warning: Wire wrapper.\delay_wb_write_auxvar3 [0] is used but has no driver.
Warning: Wire wrapper.\__VLG_II_dummy_read_rf [1] is used but has no driver.
Warning: Wire wrapper.\__VLG_II_dummy_read_rf [0] is used but has no driver.
Found and reported 42 problems.

2.6. Executing OPT pass (performing simple optimizations).

2.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pipeline_v.
Optimizing module simplePipe__DOT__ADD.
Optimizing module wrapper.

2.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pipeline_v'.
<suppressed ~42 debug messages>
Finding identical cells in module `\simplePipe__DOT__ADD'.
Finding identical cells in module `\wrapper'.
<suppressed ~138 debug messages>
Removed a total of 60 cells.

2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pipeline_v..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \simplePipe__DOT__ADD..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~62 debug messages>

2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pipeline_v.
    Consolidated identical input bits for $mux cell $procmux$319:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\registers$wrapper.v:891$233_EN[7:0]$310
      New ports: A=1'0, B=1'1, Y=$0$memwr$\registers$wrapper.v:891$233_EN[7:0]$310 [0]
      New connections: $0$memwr$\registers$wrapper.v:891$233_EN[7:0]$310 [7:1] = { $0$memwr$\registers$wrapper.v:891$233_EN[7:0]$310 [0] $0$memwr$\registers$wrapper.v:891$233_EN[7:0]$310 [0] $0$memwr$\registers$wrapper.v:891$233_EN[7:0]$310 [0] $0$memwr$\registers$wrapper.v:891$233_EN[7:0]$310 [0] $0$memwr$\registers$wrapper.v:891$233_EN[7:0]$310 [0] $0$memwr$\registers$wrapper.v:891$233_EN[7:0]$310 [0] $0$memwr$\registers$wrapper.v:891$233_EN[7:0]$310 [0] }
  Optimizing cells in module \pipeline_v.
  Optimizing cells in module \simplePipe__DOT__ADD.
  Optimizing cells in module \wrapper.
Performed a total of 1 changes.

2.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pipeline_v'.
Finding identical cells in module `\simplePipe__DOT__ADD'.
Finding identical cells in module `\wrapper'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

2.6.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pipeline_v..
Finding unused cells or wires in module \simplePipe__DOT__ADD..
Finding unused cells or wires in module \wrapper..
Removed 0 unused cells and 62 unused wires.
<suppressed ~2 debug messages>

2.6.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module pipeline_v.
Optimizing module simplePipe__DOT__ADD.
Optimizing module wrapper.

2.6.8. Rerunning OPT passes. (Maybe there is more to do..)

2.6.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pipeline_v..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \simplePipe__DOT__ADD..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~58 debug messages>

2.6.10. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pipeline_v.
  Optimizing cells in module \simplePipe__DOT__ADD.
  Optimizing cells in module \wrapper.
Performed a total of 0 changes.

2.6.11. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pipeline_v'.
Finding identical cells in module `\simplePipe__DOT__ADD'.
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

2.6.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pipeline_v..
Finding unused cells or wires in module \simplePipe__DOT__ADD..
Finding unused cells or wires in module \wrapper..

2.6.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module pipeline_v.
Optimizing module simplePipe__DOT__ADD.
Optimizing module wrapper.

2.6.14. Finished OPT passes. (There is nothing left to do.)

2.7. Executing WREDUCE pass (reducing word size of cells).
Removed top 30 address bits (of 32) from memory read port pipeline_v.$memrd$\registers$wrapper.v:840$269 (registers).
Removed top 30 address bits (of 32) from memory read port pipeline_v.$memrd$\registers$wrapper.v:841$271 (registers).
Removed top 30 address bits (of 32) from memory read port pipeline_v.$memrd$\registers$wrapper.v:842$273 (registers).
Removed top 30 address bits (of 32) from memory read port pipeline_v.$memrd$\registers$wrapper.v:843$274 (registers).
Removed top 1 bits (of 2) from port B of cell pipeline_v.$eq$wrapper.v:769$234 ($eq).
Removed top 1 bits (of 2) from port A of cell pipeline_v.$or$wrapper.v:783$243 ($or).
Removed top 1 bits (of 2) from port B of cell pipeline_v.$eq$wrapper.v:794$245 ($eq).
Removed top 1 bits (of 2) from port A of cell pipeline_v.$or$wrapper.v:795$247 ($or).
Removed top 1 bits (of 2) from port A of cell pipeline_v.$or$wrapper.v:807$251 ($or).
Removed top 1 bits (of 2) from port A of cell pipeline_v.$or$wrapper.v:819$255 ($or).
Removed top 1 bits (of 2) from port B of cell pipeline_v.$eq$wrapper.v:830$257 ($eq).
Removed top 1 bits (of 2) from port B of cell pipeline_v.$eq$wrapper.v:835$263 ($eq).
Removed top 1 bits (of 2) from port B of cell pipeline_v.$eq$wrapper.v:850$289 ($eq).
Removed top 1 bits (of 2) from port B of cell pipeline_v.$eq$wrapper.v:854$293 ($eq).
Removed top 1 bits (of 2) from port B of cell pipeline_v.$eq$wrapper.v:871$297 ($eq).
Removed top 1 bits (of 2) from wire pipeline_v.reg_0_w_stage_nxt.
Removed top 1 bits (of 2) from wire pipeline_v.reg_1_w_stage_nxt.
Removed top 1 bits (of 2) from wire pipeline_v.reg_2_w_stage_nxt.
Removed top 1 bits (of 2) from wire pipeline_v.reg_3_w_stage_nxt.
Removed top 1 bits (of 2) from port B of cell simplePipe__DOT__ADD.$eq$wrapper.v:636$205 ($eq).
Removed top 1 bits (of 2) from port B of cell simplePipe__DOT__ADD.$eq$wrapper.v:643$208 ($eq).
Removed top 1 bits (of 2) from port B of cell simplePipe__DOT__ADD.$eq$wrapper.v:651$214 ($eq).
Removed top 1 bits (of 2) from port B of cell simplePipe__DOT__ADD.$eq$wrapper.v:658$221 ($eq).
Removed top 31 bits (of 32) from port B of cell simplePipe__DOT__ADD.$ge$wrapper.v:676$229 ($ge).
Removed top 24 bits (of 32) from port B of cell simplePipe__DOT__ADD.$lt$wrapper.v:676$230 ($lt).
Removed top 31 bits (of 32) from port B of cell simplePipe__DOT__ADD.$add$wrapper.v:677$232 ($add).
Removed top 24 bits (of 32) from port Y of cell simplePipe__DOT__ADD.$add$wrapper.v:677$232 ($add).
Removed top 24 bits (of 32) from wire simplePipe__DOT__ADD.$add$wrapper.v:677$232_Y.
Removed top 4 bits (of 8) from wire simplePipe__DOT__ADD.n22.
Removed top 24 bits (of 32) from port B of cell wrapper.$lt$wrapper.v:362$3 ($lt).
Removed top 31 bits (of 32) from port B of cell wrapper.$add$wrapper.v:362$5 ($add).
Removed top 24 bits (of 32) from port Y of cell wrapper.$add$wrapper.v:362$5 ($add).
Removed top 1 bits (of 2) from port B of cell wrapper.$eq$wrapper.v:395$25 ($eq).
Removed top 31 bits (of 32) from port B of cell wrapper.$add$wrapper.v:395$27 ($add).
Removed top 30 bits (of 32) from port Y of cell wrapper.$add$wrapper.v:395$27 ($add).
Removed top 6 bits (of 8) from port A of cell wrapper.$add$wrapper.v:395$27 ($add).
Removed top 31 bits (of 32) from port B of cell wrapper.$add$wrapper.v:401$31 ($add).
Removed top 30 bits (of 32) from port Y of cell wrapper.$add$wrapper.v:401$31 ($add).
Removed top 24 bits (of 32) from wire wrapper.$add$wrapper.v:362$5_Y.
Removed top 30 bits (of 32) from wire wrapper.$add$wrapper.v:401$31_Y.

2.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pipeline_v..
Finding unused cells or wires in module \simplePipe__DOT__ADD..
Finding unused cells or wires in module \wrapper..
Removed 0 unused cells and 7 unused wires.
<suppressed ~3 debug messages>

2.9. Executing MEMORY_COLLECT pass (generating $mem cells).

2.10. Executing OPT pass (performing simple optimizations).

2.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pipeline_v.
Optimizing module simplePipe__DOT__ADD.
Optimizing module wrapper.

2.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pipeline_v'.
Finding identical cells in module `\simplePipe__DOT__ADD'.
Finding identical cells in module `\wrapper'.
Removed a total of 0 cells.

2.10.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pipeline_v..
Finding unused cells or wires in module \simplePipe__DOT__ADD..
Finding unused cells or wires in module \wrapper..

2.10.4. Finished fast OPT passes.

2.11. Printing statistics.

=== pipeline_v ===

   Number of wires:                110
   Number of wire bits:            374
   Number of public wires:          47
   Number of public wire bits:     179
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add                            1
     $and                            1
     $dff                           12
     $eq                            15
     $logic_and                      4
     $logic_not                      5
     $logic_or                       2
     $mem_v2                         1
     $mux                           38
     $or                             4
     $sub                            1

=== simplePipe__DOT__ADD ===

   Number of wires:                 66
   Number of wire bits:            343
   Number of public wires:          45
   Number of public wire bits:     196
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 47
     $add                            2
     $dff                            5
     $eq                             8
     $ge                             1
     $logic_and                      1
     $logic_not                      3
     $lt                             1
     $mux                           26

=== wrapper ===

   Number of wires:                275
   Number of wire bits:            683
   Number of public wires:         136
   Number of public wire bits:     393
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                207
     $add                            3
     $and                            1
     $assert                         3
     $assume                         1
     $dff                           29
     $eq                            19
     $logic_and                     46
     $logic_not                     17
     $logic_or                      30
     $lt                             1
     $mux                           54
     $not                            1
     pipeline_v                      1
     simplePipe__DOT__ADD            1

=== design hierarchy ===

   wrapper                           1
     pipeline_v                      1
     simplePipe__DOT__ADD            1

   Number of wires:                451
   Number of wire bits:           1400
   Number of public wires:         228
   Number of public wire bits:     768
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                336
     $add                            6
     $and                            2
     $assert                         3
     $assume                         1
     $dff                           46
     $eq                            42
     $ge                             1
     $logic_and                     51
     $logic_not                     25
     $logic_or                      32
     $lt                             2
     $mem_v2                         1
     $mux                          118
     $not                            1
     $or                             4
     $sub                            1

2.12. Executing CHECK pass (checking for obvious problems).
Checking module pipeline_v...
Checking module simplePipe__DOT__ADD...
Warning: Wire simplePipe__DOT__ADD.\r0_randinit [7] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r0_randinit [6] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r0_randinit [5] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r0_randinit [4] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r0_randinit [3] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r0_randinit [2] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r0_randinit [1] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r0_randinit [0] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r1_randinit [7] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r1_randinit [6] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r1_randinit [5] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r1_randinit [4] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r1_randinit [3] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r1_randinit [2] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r1_randinit [1] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r1_randinit [0] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r2_randinit [7] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r2_randinit [6] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r2_randinit [5] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r2_randinit [4] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r2_randinit [3] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r2_randinit [2] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r2_randinit [1] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r2_randinit [0] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r3_randinit [7] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r3_randinit [6] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r3_randinit [5] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r3_randinit [4] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r3_randinit [3] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r3_randinit [2] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r3_randinit [1] is used but has no driver.
Warning: Wire simplePipe__DOT__ADD.\r3_randinit [0] is used but has no driver.
Checking module wrapper...
Warning: Wire wrapper.\delay_wb_write_auxvar3 [7] is used but has no driver.
Warning: Wire wrapper.\delay_wb_write_auxvar3 [6] is used but has no driver.
Warning: Wire wrapper.\delay_wb_write_auxvar3 [5] is used but has no driver.
Warning: Wire wrapper.\delay_wb_write_auxvar3 [4] is used but has no driver.
Warning: Wire wrapper.\delay_wb_write_auxvar3 [3] is used but has no driver.
Warning: Wire wrapper.\delay_wb_write_auxvar3 [2] is used but has no driver.
Warning: Wire wrapper.\delay_wb_write_auxvar3 [1] is used but has no driver.
Warning: Wire wrapper.\delay_wb_write_auxvar3 [0] is used but has no driver.
Warning: Wire wrapper.\__VLG_II_dummy_read_rf [1] is used but has no driver.
Warning: Wire wrapper.\__VLG_II_dummy_read_rf [0] is used but has no driver.
Found and reported 42 problems.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \wrapper
Used module:     \simplePipe__DOT__ADD
Used module:     \pipeline_v

3.2. Analyzing design hierarchy..
Top module:  \wrapper
Used module:     \simplePipe__DOT__ADD
Used module:     \pipeline_v
Removed 0 unused modules.
Module wrapper directly or indirectly contains formal properties -> setting "keep" attribute.

4. Executing PROC pass (convert processes to netlists).

4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

4.4. Executing PROC_INIT pass (extract init attributes).

4.5. Executing PROC_ARST pass (detect async resets in processes).

4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.9. Executing PROC_DFF pass (convert process syncs to FFs).

4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module pipeline_v.
Optimizing module simplePipe__DOT__ADD.
Optimizing module wrapper.

5. Executing MEMORY pass.

5.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

5.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

5.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing pipeline_v.registers write port 0.

5.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

5.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\registers'[0] in module `\pipeline_v': no output FF found.
Checking read port `\registers'[1] in module `\pipeline_v': no output FF found.
Checking read port `\registers'[2] in module `\pipeline_v': no output FF found.
Checking read port `\registers'[3] in module `\pipeline_v': no output FF found.
Checking read port `\registers'[4] in module `\pipeline_v': no output FF found.
Checking read port address `\registers'[0] in module `\pipeline_v': no address FF found.
Checking read port address `\registers'[1] in module `\pipeline_v': no address FF found.
Checking read port address `\registers'[2] in module `\pipeline_v': no address FF found.
Checking read port address `\registers'[3] in module `\pipeline_v': no address FF found.
Checking read port address `\registers'[4] in module `\pipeline_v': no address FF found.

5.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pipeline_v..
Finding unused cells or wires in module \simplePipe__DOT__ADD..
Finding unused cells or wires in module \wrapper..

5.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory pipeline_v.registers by address:
  Merging ports 0, 1 (address 2'11).
  Merging ports 0, 2 (address 2'10).
Consolidating read ports of memory pipeline_v.registers by address:

5.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

5.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pipeline_v..
Finding unused cells or wires in module \simplePipe__DOT__ADD..
Finding unused cells or wires in module \wrapper..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

5.10. Executing MEMORY_COLLECT pass (generating $mem cells).

6. Executing FLATTEN pass (flatten design).
Deleting now unused module pipeline_v.
Deleting now unused module simplePipe__DOT__ADD.
<suppressed ~2 debug messages>

7. Executing SETUNDEF pass (replace undef values with defined constants).
Using default as -undef with -expose.
Exposing undriven wire \ILA.r0_randinit as input.
Exposing undriven wire \ILA.r1_randinit as input.
Exposing undriven wire \ILA.r2_randinit as input.
Exposing undriven wire \ILA.r3_randinit as input.
Exposing undriven wire \__VLG_II_dummy_read_rf as input.
Exposing undriven wire \delay_wb_write_auxvar3 as input.

8. Executing SIM pass (simulate the circuit).
Simulating cycle 0.
Warning: Assert wrapper.normalassert (wrapper.v:506.1-506.54) failed.
Assumption wrapper.all_assume (wrapper.v:509.1-509.52) failed.
Simulating cycle 1.
Warning: Assert wrapper.normalassert (wrapper.v:506.1-506.54) failed.
Assumption wrapper.all_assume (wrapper.v:509.1-509.52) failed.
Simulating cycle 2.
Assumption wrapper.all_assume (wrapper.v:509.1-509.52) failed.

9. Executing BTOR backend.

9.1. Executing BMUXMAP pass.

9.2. Executing DEMUXMAP pass.

Warnings: 43 unique messages, 86 total
End of script. Logfile hash: efc54b8c99, CPU: user 0.14s system 0.00s, MEM: 15.36 MB peak
Yosys 0.25+3 (git sha1 f2c689403, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)
Time spent: 22% 7x opt_clean (0 sec), 16% 7x opt_expr (0 sec), ...
