// Xilinx-inferable replacement for AP68040 rtl/primitives/dpram.v: one process per port.
module dpram #(parameter AW = 8, parameter DW = 8) (
	input clock,
	input [AW-1:0] address_a, input [DW-1:0] data_a, input wren_a, output reg [DW-1:0] q_a,
	input [AW-1:0] address_b, input [DW-1:0] data_b, input wren_b, output reg [DW-1:0] q_b
);
	(* ram_style = "block" *) reg [DW-1:0] mem [0:(1<<AW)-1];
	always @(posedge clock) begin
		if (wren_a) mem[address_a] <= data_a;
		q_a <= mem[address_a];
	end
	always @(posedge clock) begin
		if (wren_b) mem[address_b] <= data_b;
		q_b <= mem[address_b];
	end
endmodule
