{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1437761248131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1437761248148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 24 14:07:27 2015 " "Processing started: Fri Jul 24 14:07:27 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1437761248148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1437761248148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Niu32_multicycle -c Niu32_multicycle --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Niu32_multicycle -c Niu32_multicycle --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1437761248148 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1437761249142 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ClockDivider.v(8) " "Verilog HDL information at ClockDivider.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "ClockDivider.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/ClockDivider.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1437761250072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/ClockDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437761250103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437761250103 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Niu32_multicycle.v(178) " "Verilog HDL information at Niu32_multicycle.v(178): always construct contains both blocking and non-blocking assignments" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 178 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1437761250108 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Niu32_multicycle.v(223) " "Verilog HDL information at Niu32_multicycle.v(223): always construct contains both blocking and non-blocking assignments" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 223 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1437761250109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niu32_multicycle.v 1 1 " "Found 1 design units, including 1 entities, in source file niu32_multicycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Niu32_multicycle " "Found entity 1: Niu32_multicycle" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437761250111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437761250111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll " "Found entity 1: Pll" {  } { { "Pll.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437761250116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437761250116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437761250120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437761250120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sxt.v 1 1 " "Found 1 design units, including 1 entities, in source file sxt.v" { { "Info" "ISGN_ENTITY_NAME" "1 SXT " "Found entity 1: SXT" {  } { { "SXT.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/SXT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437761250123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437761250123 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clkout ClockDivider.v(17) " "Verilog HDL Implicit Net warning at ClockDivider.v(17): created implicit net for \"clkout\"" {  } { { "ClockDivider.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/ClockDivider.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1437761250124 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Niu32_multicycle " "Elaborating entity \"Niu32_multicycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1437761254271 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "lock Niu32_multicycle.v(95) " "Verilog HDL warning at Niu32_multicycle.v(95): object lock used but never assigned" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 95 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1437761254396 "|Niu32_multicycle"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "imem Niu32_multicycle.v(167) " "Verilog HDL warning at Niu32_multicycle.v(167): object imem used but never assigned" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 167 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1437761254396 "|Niu32_multicycle"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lock 0 Niu32_multicycle.v(95) " "Net \"lock\" at Niu32_multicycle.v(95) has no driver or initial value, using a default initial value '0'" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1437761254396 "|Niu32_multicycle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg SevenSeg:Hex0Out " "Elaborating entity \"SevenSeg\" for hierarchy \"SevenSeg:Hex0Out\"" {  } { { "Niu32_multicycle.v" "Hex0Out" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437761254416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SXT SXT:ExtendImmTo32 " "Elaborating entity \"SXT\" for hierarchy \"SXT:ExtendImmTo32\"" {  } { { "Niu32_multicycle.v" "ExtendImmTo32" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437761254488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8q14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8q14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8q14 " "Found entity 1: altsyncram_8q14" {  } { { "db/altsyncram_8q14.tdf" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/db/altsyncram_8q14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437761259355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437761259355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437761259883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437761259883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437761260089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437761260089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6ci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6ci " "Found entity 1: cntr_6ci" {  } { { "db/cntr_6ci.tdf" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/db/cntr_6ci.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437761260480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437761260480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_bcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_bcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_bcc " "Found entity 1: cmpr_bcc" {  } { { "db/cmpr_bcc.tdf" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/db/cmpr_bcc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437761260645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437761260645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/db/cntr_02j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437761260907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437761260907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Found entity 1: cntr_sbi" {  } { { "db/cntr_sbi.tdf" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/db/cntr_sbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437761261185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437761261185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437761261327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437761261327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437761261576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437761261576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437761261782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437761261782 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1437761262213 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.map.smsg " "Generated suppressed messages file C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1437761263946 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "546 " "Peak virtual memory: 546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1437761263972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 24 14:07:43 2015 " "Processing ended: Fri Jul 24 14:07:43 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1437761263972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1437761263972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1437761263972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1437761263972 ""}
