# Reading C:/intelFPGA_pro/19.4/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/Mathe/Desktop/projetos/Projeto-ARM-Single-Cycle-IO-Mapeado-Memoria-IFES/ArmSingleCycle/arm_single.sv
