  top u_DUT();
          |
xmelab: *W,CUVWSP (./testbench/tb.sv,3|10): 3 output ports were not connected:
xmelab: (./testcases/alwaysff_misc_singleModuleInstantiation.sv,106): z
xmelab: (./testcases/alwaysff_misc_singleModuleInstantiation.sv,107): y
xmelab: (./testcases/alwaysff_misc_singleModuleInstantiation.sv,108): x

  top u_DUT();
          |
xmelab: *W,CUVWSI (./testbench/tb.sv,3|10): 3 input ports were not connected:
xmelab: (./testcases/alwaysff_misc_singleModuleInstantiation.sv,103): i_clk
xmelab: (./testcases/alwaysff_misc_singleModuleInstantiation.sv,104): i_srst
xmelab: (./testcases/alwaysff_misc_singleModuleInstantiation.sv,105): i_arst

xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
  always_ff @(posedge p.i_clk)
          |
xmelab: *E,MULAXX (./testcases/alwaysff_misc_singleModuleInstantiation.sv,53|10): Multiple drivers to always_ff output variable p.z detected.
  always_ff @(posedge p.i_clk , posedge p.i_arst)
          |
xmelab: *E,MULAXX (./testcases/alwaysff_misc_singleModuleInstantiation.sv,83|10): Multiple drivers to always_ff output variable p.z detected.
  always_ff @(posedge p.i_clk)
          |
xmelab: *E,MULAXX (./testcases/alwaysff_misc_singleModuleInstantiation.sv,58|10): Multiple drivers to always_ff output variable p.y detected.
  always_ff @(posedge p.i_clk, posedge p.i_arst)
          |
xmelab: *E,MULAXX (./testcases/alwaysff_misc_singleModuleInstantiation.sv,88|10): Multiple drivers to always_ff output variable p.y detected.
  always_ff @(posedge p.i_clk)
          |
xmelab: *E,MULAXX (./testcases/alwaysff_misc_singleModuleInstantiation.sv,63|10): Multiple drivers to always_ff output variable p.x detected.
  always_ff @(posedge p.i_clk, posedge p.i_arst)
          |
xmelab: *E,MULAXX (./testcases/alwaysff_misc_singleModuleInstantiation.sv,93|10): Multiple drivers to always_ff output variable p.x detected.
FAILURE
