10:00:41 INFO  : Launching XSDB server: xsdb -n -interactive /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/temp_xsdb_launch_script.tcl
10:00:42 INFO  : XSDB server has started successfully.
10:00:42 INFO  : Processing command line option -hwspec /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper.hdf.
16:22:27 INFO  : Launching XSDB server: xsdb -n -interactive /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/temp_xsdb_launch_script.tcl
16:22:28 INFO  : XSDB server has started successfully.
16:22:34 INFO  : Processing command line option -hwspec /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper.hdf.
16:22:35 INFO  : Checking for hwspec changes in the project system_design_wrapper_hw_platform_0.
16:25:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
16:25:54 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
16:26:43 INFO  : ps7_init is completed.
16:26:43 INFO  : ps7_post_config is completed.
16:26:43 INFO  : Processor reset is completed for ps7_cortexa9_0
16:33:26 INFO  : Processor reset is completed for ps7_cortexa9_0
16:37:31 INFO  : Processor reset is completed for ps7_cortexa9_0
16:48:27 INFO  : Processor reset is completed for ps7_cortexa9_0
18:05:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:05:40 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
18:06:12 INFO  : ps7_init is completed.
18:06:12 INFO  : ps7_post_config is completed.
18:06:13 INFO  : Processor reset is completed for ps7_cortexa9_0
18:07:47 INFO  : Processor reset is completed for ps7_cortexa9_0
18:08:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:08:54 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
18:09:51 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
18:54:40 INFO  : Launching XSDB server: xsdb -n -interactive /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/temp_xsdb_launch_script.tcl
18:54:42 INFO  : XSDB server has started successfully.
18:54:42 INFO  : Processing command line option -hwspec /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper.hdf.
18:54:44 INFO  : Checking for hwspec changes in the project system_design_wrapper_hw_platform_0.
18:55:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:55:56 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
19:00:12 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

19:00:12 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:374)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:409)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:303)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
19:00:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
19:01:08 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
19:01:16 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

19:01:16 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:374)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:409)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:303)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
19:02:07 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

19:02:07 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:374)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:409)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:303)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
19:02:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:02:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
19:02:30 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
19:02:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
19:02:54 INFO  : 'fpga -state' command is executed.
19:02:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:02:54 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
19:02:54 INFO  : 'jtag frequency' command is executed.
19:02:54 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:02:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
19:02:54 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
19:02:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
19:02:54 INFO  : 'stop' command is executed.
19:02:55 INFO  : 'ps7_init' command is executed.
19:02:55 INFO  : 'ps7_post_config' command is executed.
19:02:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:02:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:56 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Hello_FASEC/Debug/Hello_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:02:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Hello_FASEC/Debug/Hello_FASEC.elf
----------------End of Script----------------

19:02:56 INFO  : Memory regions updated for context APU
19:02:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:56 INFO  : 'con' command is executed.
19:02:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

19:02:56 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_hello_fasec.elf.tcl'
19:05:06 INFO  : Disconnected from the channel tcfchan#1.
19:05:06 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

19:05:06 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:374)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:409)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:303)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
19:05:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
19:05:25 INFO  : 'fpga -state' command is executed.
19:05:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:05:25 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
19:05:25 INFO  : 'jtag frequency' command is executed.
19:05:25 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:05:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
19:05:32 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
19:05:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
19:05:32 INFO  : 'stop' command is executed.
19:05:33 INFO  : 'ps7_init' command is executed.
19:05:33 INFO  : 'ps7_post_config' command is executed.
19:05:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:05:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:34 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Hello_FASEC/Debug/Hello_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:05:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Hello_FASEC/Debug/Hello_FASEC.elf
----------------End of Script----------------

19:05:34 INFO  : Memory regions updated for context APU
19:05:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:34 INFO  : 'con' command is executed.
19:05:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

19:05:34 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_hello_fasec.elf.tcl'
19:17:47 INFO  : Disconnected from the channel tcfchan#2.
19:17:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
19:17:48 INFO  : 'fpga -state' command is executed.
19:17:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:48 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
19:17:48 INFO  : 'jtag frequency' command is executed.
19:17:48 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:17:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
19:17:54 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
19:17:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
19:17:54 INFO  : 'stop' command is executed.
19:17:55 INFO  : 'ps7_init' command is executed.
19:17:55 INFO  : 'ps7_post_config' command is executed.
19:17:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:17:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:56 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Mem-Test_FASEC/Debug/Mem-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:17:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Mem-Test_FASEC/Debug/Mem-Test_FASEC.elf
----------------End of Script----------------

19:17:56 INFO  : Memory regions updated for context APU
19:17:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:56 INFO  : 'con' command is executed.
19:17:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

19:17:56 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_mem-test_fasec.elf.tcl'
19:26:27 INFO  : Disconnected from the channel tcfchan#3.
19:26:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
19:26:27 INFO  : 'fpga -state' command is executed.
19:26:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:27 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
19:26:27 INFO  : 'jtag frequency' command is executed.
19:26:27 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:26:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
19:26:32 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
19:26:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
19:26:32 INFO  : 'stop' command is executed.
19:26:34 INFO  : 'ps7_init' command is executed.
19:26:34 INFO  : 'ps7_post_config' command is executed.
19:26:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:26:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:34 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Mem-Test_FASEC/Debug/Mem-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:26:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Mem-Test_FASEC/Debug/Mem-Test_FASEC.elf
----------------End of Script----------------

19:26:34 INFO  : Memory regions updated for context APU
19:26:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:34 INFO  : 'con' command is executed.
19:26:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

19:26:34 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_mem-test_fasec.elf.tcl'
19:27:33 INFO  : Disconnected from the channel tcfchan#4.
19:27:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
19:27:34 INFO  : 'fpga -state' command is executed.
19:27:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:35 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
19:27:35 INFO  : 'jtag frequency' command is executed.
19:27:35 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:27:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
19:27:40 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
19:27:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
19:27:40 INFO  : 'stop' command is executed.
19:27:41 INFO  : 'ps7_init' command is executed.
19:27:41 INFO  : 'ps7_post_config' command is executed.
19:27:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:27:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:43 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:27:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

19:27:43 INFO  : Memory regions updated for context APU
19:27:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:43 INFO  : 'con' command is executed.
19:27:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

19:27:43 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
19:30:25 INFO  : Disconnected from the channel tcfchan#5.
19:30:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
19:30:25 INFO  : 'fpga -state' command is executed.
19:30:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:26 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
19:30:26 INFO  : 'jtag frequency' command is executed.
19:30:26 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:30:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
19:30:31 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
19:30:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
19:30:31 INFO  : 'stop' command is executed.
19:30:32 INFO  : 'ps7_init' command is executed.
19:30:33 INFO  : 'ps7_post_config' command is executed.
19:30:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:30:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:34 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:30:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

19:30:34 INFO  : Memory regions updated for context APU
19:30:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:34 INFO  : 'con' command is executed.
19:30:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

19:30:34 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
19:32:07 INFO  : Disconnected from the channel tcfchan#6.
19:32:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
19:32:08 INFO  : 'fpga -state' command is executed.
19:32:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:08 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
19:32:08 INFO  : 'jtag frequency' command is executed.
19:32:08 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:32:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
19:32:14 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
19:32:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
19:32:14 INFO  : 'stop' command is executed.
19:32:15 INFO  : 'ps7_init' command is executed.
19:32:15 INFO  : 'ps7_post_config' command is executed.
19:32:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:32:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:16 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Dhrystone_FASEC/Debug/Dhrystone_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:32:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Dhrystone_FASEC/Debug/Dhrystone_FASEC.elf
----------------End of Script----------------

19:32:16 INFO  : Memory regions updated for context APU
19:32:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:16 INFO  : 'con' command is executed.
19:32:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

19:32:16 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_dhrystone_fasec.elf.tcl'
19:48:27 INFO  : Disconnected from the channel tcfchan#7.
19:48:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
19:48:28 INFO  : 'fpga -state' command is executed.
19:48:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:48:28 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
19:48:28 INFO  : 'jtag frequency' command is executed.
19:48:28 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:48:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
19:48:34 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
19:48:34 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
19:48:34 INFO  : 'stop' command is executed.
19:48:35 INFO  : 'ps7_init' command is executed.
19:48:35 INFO  : 'ps7_post_config' command is executed.
19:48:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:48:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:37 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:48:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

19:48:37 INFO  : Memory regions updated for context APU
19:48:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:37 INFO  : 'con' command is executed.
19:48:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

19:48:37 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
19:52:51 INFO  : Disconnected from the channel tcfchan#8.
19:52:53 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
08:35:50 INFO  : Launching XSDB server: xsdb -n -interactive /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/temp_xsdb_launch_script.tcl
08:35:51 INFO  : XSDB server has started successfully.
08:35:52 INFO  : Processing command line option -hwspec /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper.hdf.
08:35:53 INFO  : Checking for hwspec changes in the project system_design_wrapper_hw_platform_0.
08:35:55 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1469601305000,  Project:1467272400000
08:35:55 INFO  : The hardware specification for project 'system_design_wrapper_hw_platform_0' is different from /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper.hdf.
08:35:55 INFO  : Copied contents of /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper.hdf into /system_design_wrapper_hw_platform_0/system.hdf.
08:36:02 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
08:36:03 INFO  : 
08:36:04 INFO  : Updating hardware inferred compiler options for Dhrystone_FASEC.
08:36:05 INFO  : Updating hardware inferred compiler options for Hello_FASEC.
08:36:06 INFO  : Updating hardware inferred compiler options for Mem-Test_FASEC.
08:36:06 INFO  : Updating hardware inferred compiler options for Periph-Test_FASEC.
08:36:07 INFO  : Clearing existing target manager status.
09:27:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:27:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:27:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
09:28:06 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
09:39:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
09:39:32 INFO  : 'fpga -state' command is executed.
09:39:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:39:33 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
09:39:33 INFO  : 'jtag frequency' command is executed.
09:39:33 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:39:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
09:39:33 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
09:39:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
09:39:33 INFO  : 'stop' command is executed.
09:39:34 INFO  : 'ps7_init' command is executed.
09:39:34 INFO  : 'ps7_post_config' command is executed.
09:39:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:39:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:39:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:39:36 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:39:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

09:39:36 INFO  : Memory regions updated for context APU
09:39:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:39:36 INFO  : 'con' command is executed.
09:39:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

09:39:36 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
10:06:02 INFO  : Disconnected from the channel tcfchan#1.
10:06:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
10:06:02 INFO  : 'fpga -state' command is executed.
10:06:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:06:02 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
10:06:02 INFO  : 'jtag frequency' command is executed.
10:06:02 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:06:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
10:06:08 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
10:06:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
10:06:08 INFO  : 'stop' command is executed.
10:06:09 INFO  : 'ps7_init' command is executed.
10:06:09 INFO  : 'ps7_post_config' command is executed.
10:06:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:06:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:06:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:06:10 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:06:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

10:06:10 INFO  : Memory regions updated for context APU
10:06:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:06:11 INFO  : 'con' command is executed.
10:06:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

10:06:11 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
11:51:32 INFO  : Disconnected from the channel tcfchan#2.
11:51:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
11:51:33 INFO  : 'fpga -state' command is executed.
11:51:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:51:33 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
11:51:33 INFO  : 'jtag frequency' command is executed.
11:51:33 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:51:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
11:51:33 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
11:51:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
11:51:33 INFO  : 'stop' command is executed.
11:51:34 INFO  : 'ps7_init' command is executed.
11:51:34 INFO  : 'ps7_post_config' command is executed.
11:51:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:51:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:36 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:51:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

11:51:36 INFO  : Memory regions updated for context APU
11:51:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:36 INFO  : 'con' command is executed.
11:51:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

11:51:36 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
11:52:21 INFO  : Disconnected from the channel tcfchan#3.
11:52:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
11:52:21 INFO  : 'fpga -state' command is executed.
11:52:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:22 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
11:52:22 INFO  : 'jtag frequency' command is executed.
11:52:22 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:52:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
11:52:22 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
11:52:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
11:52:22 INFO  : 'stop' command is executed.
11:52:23 INFO  : 'ps7_init' command is executed.
11:52:23 INFO  : 'ps7_post_config' command is executed.
11:52:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:52:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:25 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:52:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

11:52:25 INFO  : Memory regions updated for context APU
11:52:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:25 INFO  : 'con' command is executed.
11:52:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

11:52:25 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
12:07:38 INFO  : Disconnected from the channel tcfchan#4.
12:07:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
12:07:38 INFO  : 'fpga -state' command is executed.
12:07:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:38 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
12:07:38 INFO  : 'jtag frequency' command is executed.
12:07:38 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:07:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
12:07:38 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
12:07:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
12:07:39 INFO  : 'stop' command is executed.
12:07:40 INFO  : 'ps7_init' command is executed.
12:07:40 INFO  : 'ps7_post_config' command is executed.
12:07:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:07:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:42 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:07:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

12:07:42 INFO  : Memory regions updated for context APU
12:07:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:42 INFO  : 'con' command is executed.
12:07:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

12:07:42 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
12:26:21 INFO  : Disconnected from the channel tcfchan#5.
12:26:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
12:26:21 INFO  : 'fpga -state' command is executed.
12:26:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:26:22 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
12:26:22 INFO  : 'jtag frequency' command is executed.
12:26:22 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:26:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
12:26:22 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
12:26:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
12:26:22 INFO  : 'stop' command is executed.
12:26:23 INFO  : 'ps7_init' command is executed.
12:26:23 INFO  : 'ps7_post_config' command is executed.
12:26:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:26:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:25 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:26:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

12:26:25 INFO  : Memory regions updated for context APU
12:26:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:25 INFO  : 'con' command is executed.
12:26:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

12:26:25 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
12:30:01 INFO  : Disconnected from the channel tcfchan#6.
12:30:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
12:30:01 INFO  : 'fpga -state' command is executed.
12:30:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:01 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
12:30:01 INFO  : 'jtag frequency' command is executed.
12:30:01 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:30:01 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
12:30:01 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
12:30:01 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
12:30:01 INFO  : 'stop' command is executed.
12:30:03 INFO  : 'ps7_init' command is executed.
12:30:03 INFO  : 'ps7_post_config' command is executed.
12:30:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:30:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:05 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:30:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

12:30:05 INFO  : Memory regions updated for context APU
12:30:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:05 INFO  : 'con' command is executed.
12:30:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

12:30:05 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
12:31:51 INFO  : Disconnected from the channel tcfchan#7.
12:31:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
12:31:51 INFO  : 'fpga -state' command is executed.
12:31:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:31:51 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
12:31:51 INFO  : 'jtag frequency' command is executed.
12:31:51 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:31:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
12:31:51 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf'.
12:31:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
12:31:51 INFO  : 'stop' command is executed.
12:31:52 INFO  : 'ps7_init' command is executed.
12:31:52 INFO  : 'ps7_post_config' command is executed.
12:31:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:31:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:55 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:31:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/Periph-Test_FASEC/Debug/Periph-Test_FASEC.elf
----------------End of Script----------------

12:31:55 INFO  : Memory regions updated for context APU
12:31:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:31:55 INFO  : 'con' command is executed.
12:31:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

12:31:55 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_periph-test_fasec.elf.tcl'
