{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1697976419884 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1697976419884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 22 20:06:59 2023 " "Processing started: Sun Oct 22 20:06:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1697976419884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1697976419884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2s -c i2s " "Command: quartus_map --read_settings_files=on --write_settings_files=off i2s -c i2s" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1697976419884 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1697976420085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auout_cs4334.v 1 1 " "Found 1 design units, including 1 entities, in source file auout_cs4334.v" { { "Info" "ISGN_ENTITY_NAME" "1 auout_cs4334 " "Found entity 1: auout_cs4334" {  } { { "auout_cs4334.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/auout_cs4334.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976420112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976420112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myi2s.v 1 1 " "Found 1 design units, including 1 entities, in source file myi2s.v" { { "Info" "ISGN_ENTITY_NAME" "1 myi2s " "Found entity 1: myi2s" {  } { { "myi2s.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/myi2s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976420114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976420114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdlsrc/gen_lrclk/hdlsrc/gen_lrclk/gen_lrclk_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdlsrc/gen_lrclk/hdlsrc/gen_lrclk/gen_lrclk_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 GEN_LRCLK_block " "Found entity 1: GEN_LRCLK_block" {  } { { "../hdlsrc/GEN_LRCLK/hdlsrc/GEN_LRCLK/GEN_LRCLK_block.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdlsrc/GEN_LRCLK/hdlsrc/GEN_LRCLK/GEN_LRCLK_block.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976420115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976420115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdlsrc/gen_lrclk/hdlsrc/gen_lrclk/gen_lrclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdlsrc/gen_lrclk/hdlsrc/gen_lrclk/gen_lrclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 GEN_LRCLK " "Found entity 1: GEN_LRCLK" {  } { { "../hdlsrc/GEN_LRCLK/hdlsrc/GEN_LRCLK/GEN_LRCLK.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdlsrc/GEN_LRCLK/hdlsrc/GEN_LRCLK/GEN_LRCLK.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976420117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976420117 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "auout_cs4334 auout_cs4334.v(2) " "Verilog HDL error at auout_cs4334.v(2): module \"auout_cs4334\" cannot be declared more than once" {  } { { "../DDS_32BIT/hdlsrc/auout_cs4334.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/auout_cs4334.v" 2 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1697976420119 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "auout_cs4334 auout_cs4334.v(2) " "HDL info at auout_cs4334.v(2): see declaration for object \"auout_cs4334\"" {  } { { "auout_cs4334.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/auout_cs4334.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697976420119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/auout_cs4334.v 0 0 " "Found 0 design units, including 0 entities, in source file /git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/auout_cs4334.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976420119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/waveformgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/waveformgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 WaveformGen " "Found entity 1: WaveformGen" {  } { { "../hdl_prj/NCO/hdlsrc/NCO_32/WaveformGen.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/NCO/hdlsrc/NCO_32/WaveformGen.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976420120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976420120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Subsystem " "Found entity 1: Subsystem" {  } { { "../hdl_prj/NCO/hdlsrc/NCO_32/Subsystem.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/NCO/hdlsrc/NCO_32/Subsystem.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976420122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976420122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/subfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/subfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 subFilter " "Found entity 1: subFilter" {  } { { "../hdl_prj/NCO/hdlsrc/NCO_32/subFilter.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/NCO/hdlsrc/NCO_32/subFilter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976420124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976420124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/nco_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/nco_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_32 " "Found entity 1: NCO_32" {  } { { "../hdl_prj/NCO/hdlsrc/NCO_32/NCO_32.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/NCO/hdlsrc/NCO_32/NCO_32.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976420125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976420125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/nco.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO " "Found entity 1: NCO" {  } { { "../hdl_prj/NCO/hdlsrc/NCO_32/NCO.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/NCO/hdlsrc/NCO_32/NCO.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976420127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976420127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/lookuptablegen.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/lookuptablegen.v" { { "Info" "ISGN_ENTITY_NAME" "1 LookUpTableGen " "Found entity 1: LookUpTableGen" {  } { { "../hdl_prj/NCO/hdlsrc/NCO_32/LookUpTableGen.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/NCO/hdlsrc/NCO_32/LookUpTableGen.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976420128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976420128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/lookup_table.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/lookup_table.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lookup_Table " "Found entity 1: Lookup_Table" {  } { { "../hdl_prj/NCO/hdlsrc/NCO_32/Lookup_Table.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/NCO/hdlsrc/NCO_32/Lookup_Table.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976420131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976420131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/filtertapsystolicpreaddwvlin.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/filtertapsystolicpreaddwvlin.v" { { "Info" "ISGN_ENTITY_NAME" "1 FilterTapSystolicPreAddWvlIn " "Found entity 1: FilterTapSystolicPreAddWvlIn" {  } { { "../hdl_prj/NCO/hdlsrc/NCO_32/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/NCO/hdlsrc/NCO_32/FilterTapSystolicPreAddWvlIn.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976420132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976420132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/filtercoef.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/filtercoef.v" { { "Info" "ISGN_ENTITY_NAME" "1 FilterCoef " "Found entity 1: FilterCoef" {  } { { "../hdl_prj/NCO/hdlsrc/NCO_32/FilterCoef.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/NCO/hdlsrc/NCO_32/FilterCoef.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976420134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976420134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Filter " "Found entity 1: Filter" {  } { { "../hdl_prj/NCO/hdlsrc/NCO_32/Filter.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/NCO/hdlsrc/NCO_32/Filter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976420136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976420136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/dithergen.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/dithergen.v" { { "Info" "ISGN_ENTITY_NAME" "1 DitherGen " "Found entity 1: DitherGen" {  } { { "../hdl_prj/NCO/hdlsrc/NCO_32/DitherGen.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/NCO/hdlsrc/NCO_32/DitherGen.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976420137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976420137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/discrete_fir_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/hdl_prj/nco/hdlsrc/nco_32/discrete_fir_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Discrete_FIR_Filter " "Found entity 1: Discrete_FIR_Filter" {  } { { "../hdl_prj/NCO/hdlsrc/NCO_32/Discrete_FIR_Filter.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/hdl_prj/NCO/hdlsrc/NCO_32/Discrete_FIR_Filter.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976420139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976420139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module.v 2 2 " "Found 2 design units, including 2 entities, in source file module.v" { { "Info" "ISGN_ENTITY_NAME" "1 piso_shift_reg " "Found entity 1: piso_shift_reg" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976420140 ""} { "Info" "ISGN_ENTITY_NAME" "2 bus_LSB_staff_zero " "Found entity 2: bus_LSB_staff_zero" {  } { { "module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/module.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976420140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976420140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/rtl_module.v 8 8 " "Found 8 design units, including 8 entities, in source file /git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/rtl_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_interface " "Found entity 1: ADC_interface" {  } { { "../DDS_32BIT/hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976420142 ""} { "Info" "ISGN_ENTITY_NAME" "2 DAC_interface " "Found entity 2: DAC_interface" {  } { { "../DDS_32BIT/hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976420142 ""} { "Info" "ISGN_ENTITY_NAME" "3 shift_reg_SIPO " "Found entity 3: shift_reg_SIPO" {  } { { "../DDS_32BIT/hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976420142 ""} { "Info" "ISGN_ENTITY_NAME" "4 cnt_sync " "Found entity 4: cnt_sync" {  } { { "../DDS_32BIT/hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976420142 ""} { "Info" "ISGN_ENTITY_NAME" "5 cnt_incr " "Found entity 5: cnt_incr" {  } { { "../DDS_32BIT/hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976420142 ""} { "Info" "ISGN_ENTITY_NAME" "6 cnt_en_0to9 " "Found entity 6: cnt_en_0to9" {  } { { "../DDS_32BIT/hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976420142 ""} { "Info" "ISGN_ENTITY_NAME" "7 cnt_0to9 " "Found entity 7: cnt_0to9" {  } { { "../DDS_32BIT/hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976420142 ""} { "Info" "ISGN_ENTITY_NAME" "8 dec_2to4 " "Found entity 8: dec_2to4" {  } { { "../DDS_32BIT/hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/rtl_module.v" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976420142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976420142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/pll_mclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/pll_mclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_MCLK " "Found entity 1: pll_MCLK" {  } { { "../DDS_32BIT/hdlsrc/pll_MCLK.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/pll_MCLK.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976420144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976420144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/pll_dac_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/pll_dac_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_DAC_ADC " "Found entity 1: pll_DAC_ADC" {  } { { "../DDS_32BIT/hdlsrc/pll_DAC_ADC.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/pll_DAC_ADC.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976420145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976420145 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../DDS_32BIT/hdlsrc/mux.v " "Entity \"mux\" obtained from \"../DDS_32BIT/hdlsrc/mux.v\" instead of from Quartus II megafunction library" {  } { { "../DDS_32BIT/hdlsrc/mux.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1697976420147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/mux.v 2 2 " "Found 2 design units, including 2 entities, in source file /git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../DDS_32BIT/hdlsrc/mux.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976420147 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2 " "Found entity 2: mux_2" {  } { { "../DDS_32BIT/hdlsrc/mux.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/mux.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976420147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976420147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/fre_sel.v 3 3 " "Found 3 design units, including 3 entities, in source file /git_repository/fpga_myself/dds/i2s/dds_32bit/hdlsrc/fre_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 fre_sel " "Found entity 1: fre_sel" {  } { { "../DDS_32BIT/hdlsrc/fre_sel.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/fre_sel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976420148 ""} { "Info" "ISGN_ENTITY_NAME" "2 fre_sel_32b " "Found entity 2: fre_sel_32b" {  } { { "../DDS_32BIT/hdlsrc/fre_sel.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/fre_sel.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976420148 ""} { "Info" "ISGN_ENTITY_NAME" "3 fre_sel_audio " "Found entity 3: fre_sel_audio" {  } { { "../DDS_32BIT/hdlsrc/fre_sel.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/I2S/DDS_32BIT/hdlsrc/fre_sel.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976420148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976420148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s.bdf 1 1 " "Found 1 design units, including 1 entities, in source file i2s.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 i2s " "Found entity 1: i2s" {  } { { "i2s.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/i2s.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976420149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976420149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new.bdf 1 1 " "Found 1 design units, including 1 entities, in source file new.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NEW " "Found entity 1: NEW" {  } { { "NEW.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/I2S/I2S_hand/NEW.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697976420150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697976420150 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4607 " "Peak virtual memory: 4607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1697976420193 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 22 20:07:00 2023 " "Processing ended: Sun Oct 22 20:07:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1697976420193 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1697976420193 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1697976420193 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1697976420193 ""}
