Info: Generated by version: 19.2 build 57
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/msgdma_bbb/dma_core_dma_read_master.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/hello_world/bin/hello_world_fpga/build/ip/msgdma_bbb/dma_core_dma_read_master --family="Arria 10" --part=10AX115N2F40E2LG
Info: dma_core_dma_read_master: "Transforming system: dma_core_dma_read_master"
Info: dma_core_dma_read_master: "Naming system components in system: dma_core_dma_read_master"
Info: dma_core_dma_read_master: "Processing generation queue"
Info: dma_core_dma_read_master: "Generating: dma_core_dma_read_master"
Info: dma_core_dma_read_master: "Generating: read_master"
Info: dma_core_dma_read_master: Done "dma_core_dma_read_master" with 2 modules, 4 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
