Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Apr 15 22:40:13 2022
| Host         : LAPTOP-RBG8SKGL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.208        0.000                      0                  667        0.159        0.000                      0                  667        4.500        0.000                       0                   237  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.208        0.000                      0                  667        0.159        0.000                      0                  667        4.500        0.000                       0                   237  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 led_strip6/M_rst_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip6/M_rst_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.854ns (20.838%)  route 3.244ns (79.163%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.569     5.153    led_strip6/clk_IBUF_BUFG
    SLICE_X48Y41         FDRE                                         r  led_strip6/M_rst_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  led_strip6/M_rst_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.875     6.484    led_strip6/M_rst_ctr_q_reg[10]
    SLICE_X49Y41         LUT4 (Prop_lut4_I0_O)        0.124     6.608 r  led_strip6/M_rst_ctr_q[0]_i_7__5/O
                         net (fo=1, routed)           0.403     7.011    led_strip6/M_rst_ctr_q[0]_i_7__5_n_0
    SLICE_X49Y40         LUT6 (Prop_lut6_I1_O)        0.124     7.135 r  led_strip6/M_rst_ctr_q[0]_i_4__5/O
                         net (fo=3, routed)           1.144     8.279    led_strip6/M_rst_ctr_q[0]_i_4__5_n_0
    SLICE_X50Y37         LUT3 (Prop_lut3_I1_O)        0.150     8.429 r  led_strip6/M_rst_ctr_q[0]_i_1__5/O
                         net (fo=13, routed)          0.823     9.252    led_strip6/M_rst_ctr_q[0]_i_1__5_n_0
    SLICE_X48Y42         FDRE                                         r  led_strip6/M_rst_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.450    14.855    led_strip6/clk_IBUF_BUFG
    SLICE_X48Y42         FDRE                                         r  led_strip6/M_rst_ctr_q_reg[12]/C
                         clock pessimism              0.273    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X48Y42         FDRE (Setup_fdre_C_R)       -0.633    14.460    led_strip6/M_rst_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.460    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  5.208    

Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip1/M_rst_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 0.642ns (14.767%)  route 3.706ns (85.233%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.566     5.150    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y36         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y36         FDSE (Prop_fdse_C_Q)         0.518     5.668 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=136, routed)         2.918     8.586    led_strip1/M_stage_q[0]
    SLICE_X60Y33         LUT3 (Prop_lut3_I0_O)        0.124     8.710 r  led_strip1/M_rst_ctr_q[0]_i_1__0/O
                         net (fo=13, routed)          0.788     9.498    led_strip1/M_rst_ctr_q[0]_i_1__0_n_0
    SLICE_X61Y37         FDRE                                         r  led_strip1/M_rst_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.514    14.919    led_strip1/clk_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  led_strip1/M_rst_ctr_q_reg[12]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X61Y37         FDRE (Setup_fdre_C_R)       -0.429    14.714    led_strip1/M_rst_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.227ns  (required time - arrival time)
  Source:                 led_strip6/M_rst_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip6/M_rst_ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 0.854ns (20.939%)  route 3.224ns (79.061%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.569     5.153    led_strip6/clk_IBUF_BUFG
    SLICE_X48Y41         FDRE                                         r  led_strip6/M_rst_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  led_strip6/M_rst_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.875     6.484    led_strip6/M_rst_ctr_q_reg[10]
    SLICE_X49Y41         LUT4 (Prop_lut4_I0_O)        0.124     6.608 r  led_strip6/M_rst_ctr_q[0]_i_7__5/O
                         net (fo=1, routed)           0.403     7.011    led_strip6/M_rst_ctr_q[0]_i_7__5_n_0
    SLICE_X49Y40         LUT6 (Prop_lut6_I1_O)        0.124     7.135 r  led_strip6/M_rst_ctr_q[0]_i_4__5/O
                         net (fo=3, routed)           1.144     8.279    led_strip6/M_rst_ctr_q[0]_i_4__5_n_0
    SLICE_X50Y37         LUT3 (Prop_lut3_I1_O)        0.150     8.429 r  led_strip6/M_rst_ctr_q[0]_i_1__5/O
                         net (fo=13, routed)          0.803     9.232    led_strip6/M_rst_ctr_q[0]_i_1__5_n_0
    SLICE_X48Y40         FDRE                                         r  led_strip6/M_rst_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.449    14.854    led_strip6/clk_IBUF_BUFG
    SLICE_X48Y40         FDRE                                         r  led_strip6/M_rst_ctr_q_reg[4]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X48Y40         FDRE (Setup_fdre_C_R)       -0.633    14.459    led_strip6/M_rst_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                  5.227    

Slack (MET) :             5.227ns  (required time - arrival time)
  Source:                 led_strip6/M_rst_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip6/M_rst_ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 0.854ns (20.939%)  route 3.224ns (79.061%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.569     5.153    led_strip6/clk_IBUF_BUFG
    SLICE_X48Y41         FDRE                                         r  led_strip6/M_rst_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  led_strip6/M_rst_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.875     6.484    led_strip6/M_rst_ctr_q_reg[10]
    SLICE_X49Y41         LUT4 (Prop_lut4_I0_O)        0.124     6.608 r  led_strip6/M_rst_ctr_q[0]_i_7__5/O
                         net (fo=1, routed)           0.403     7.011    led_strip6/M_rst_ctr_q[0]_i_7__5_n_0
    SLICE_X49Y40         LUT6 (Prop_lut6_I1_O)        0.124     7.135 r  led_strip6/M_rst_ctr_q[0]_i_4__5/O
                         net (fo=3, routed)           1.144     8.279    led_strip6/M_rst_ctr_q[0]_i_4__5_n_0
    SLICE_X50Y37         LUT3 (Prop_lut3_I1_O)        0.150     8.429 r  led_strip6/M_rst_ctr_q[0]_i_1__5/O
                         net (fo=13, routed)          0.803     9.232    led_strip6/M_rst_ctr_q[0]_i_1__5_n_0
    SLICE_X48Y40         FDRE                                         r  led_strip6/M_rst_ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.449    14.854    led_strip6/clk_IBUF_BUFG
    SLICE_X48Y40         FDRE                                         r  led_strip6/M_rst_ctr_q_reg[5]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X48Y40         FDRE (Setup_fdre_C_R)       -0.633    14.459    led_strip6/M_rst_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                  5.227    

Slack (MET) :             5.227ns  (required time - arrival time)
  Source:                 led_strip6/M_rst_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip6/M_rst_ctr_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 0.854ns (20.939%)  route 3.224ns (79.061%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.569     5.153    led_strip6/clk_IBUF_BUFG
    SLICE_X48Y41         FDRE                                         r  led_strip6/M_rst_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  led_strip6/M_rst_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.875     6.484    led_strip6/M_rst_ctr_q_reg[10]
    SLICE_X49Y41         LUT4 (Prop_lut4_I0_O)        0.124     6.608 r  led_strip6/M_rst_ctr_q[0]_i_7__5/O
                         net (fo=1, routed)           0.403     7.011    led_strip6/M_rst_ctr_q[0]_i_7__5_n_0
    SLICE_X49Y40         LUT6 (Prop_lut6_I1_O)        0.124     7.135 r  led_strip6/M_rst_ctr_q[0]_i_4__5/O
                         net (fo=3, routed)           1.144     8.279    led_strip6/M_rst_ctr_q[0]_i_4__5_n_0
    SLICE_X50Y37         LUT3 (Prop_lut3_I1_O)        0.150     8.429 r  led_strip6/M_rst_ctr_q[0]_i_1__5/O
                         net (fo=13, routed)          0.803     9.232    led_strip6/M_rst_ctr_q[0]_i_1__5_n_0
    SLICE_X48Y40         FDRE                                         r  led_strip6/M_rst_ctr_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.449    14.854    led_strip6/clk_IBUF_BUFG
    SLICE_X48Y40         FDRE                                         r  led_strip6/M_rst_ctr_q_reg[6]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X48Y40         FDRE (Setup_fdre_C_R)       -0.633    14.459    led_strip6/M_rst_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                  5.227    

Slack (MET) :             5.227ns  (required time - arrival time)
  Source:                 led_strip6/M_rst_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip6/M_rst_ctr_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 0.854ns (20.939%)  route 3.224ns (79.061%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.569     5.153    led_strip6/clk_IBUF_BUFG
    SLICE_X48Y41         FDRE                                         r  led_strip6/M_rst_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  led_strip6/M_rst_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.875     6.484    led_strip6/M_rst_ctr_q_reg[10]
    SLICE_X49Y41         LUT4 (Prop_lut4_I0_O)        0.124     6.608 r  led_strip6/M_rst_ctr_q[0]_i_7__5/O
                         net (fo=1, routed)           0.403     7.011    led_strip6/M_rst_ctr_q[0]_i_7__5_n_0
    SLICE_X49Y40         LUT6 (Prop_lut6_I1_O)        0.124     7.135 r  led_strip6/M_rst_ctr_q[0]_i_4__5/O
                         net (fo=3, routed)           1.144     8.279    led_strip6/M_rst_ctr_q[0]_i_4__5_n_0
    SLICE_X50Y37         LUT3 (Prop_lut3_I1_O)        0.150     8.429 r  led_strip6/M_rst_ctr_q[0]_i_1__5/O
                         net (fo=13, routed)          0.803     9.232    led_strip6/M_rst_ctr_q[0]_i_1__5_n_0
    SLICE_X48Y40         FDRE                                         r  led_strip6/M_rst_ctr_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.449    14.854    led_strip6/clk_IBUF_BUFG
    SLICE_X48Y40         FDRE                                         r  led_strip6/M_rst_ctr_q_reg[7]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X48Y40         FDRE (Setup_fdre_C_R)       -0.633    14.459    led_strip6/M_rst_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                  5.227    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip1/M_rst_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 0.642ns (15.253%)  route 3.567ns (84.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.566     5.150    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y36         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y36         FDSE (Prop_fdse_C_Q)         0.518     5.668 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=136, routed)         2.918     8.586    led_strip1/M_stage_q[0]
    SLICE_X60Y33         LUT3 (Prop_lut3_I0_O)        0.124     8.710 r  led_strip1/M_rst_ctr_q[0]_i_1__0/O
                         net (fo=13, routed)          0.649     9.359    led_strip1/M_rst_ctr_q[0]_i_1__0_n_0
    SLICE_X61Y36         FDRE                                         r  led_strip1/M_rst_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.513    14.918    led_strip1/clk_IBUF_BUFG
    SLICE_X61Y36         FDRE                                         r  led_strip1/M_rst_ctr_q_reg[10]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X61Y36         FDRE (Setup_fdre_C_R)       -0.429    14.713    led_strip1/M_rst_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip1/M_rst_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 0.642ns (15.253%)  route 3.567ns (84.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.566     5.150    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y36         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y36         FDSE (Prop_fdse_C_Q)         0.518     5.668 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=136, routed)         2.918     8.586    led_strip1/M_stage_q[0]
    SLICE_X60Y33         LUT3 (Prop_lut3_I0_O)        0.124     8.710 r  led_strip1/M_rst_ctr_q[0]_i_1__0/O
                         net (fo=13, routed)          0.649     9.359    led_strip1/M_rst_ctr_q[0]_i_1__0_n_0
    SLICE_X61Y36         FDRE                                         r  led_strip1/M_rst_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.513    14.918    led_strip1/clk_IBUF_BUFG
    SLICE_X61Y36         FDRE                                         r  led_strip1/M_rst_ctr_q_reg[11]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X61Y36         FDRE (Setup_fdre_C_R)       -0.429    14.713    led_strip1/M_rst_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip1/M_rst_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 0.642ns (15.253%)  route 3.567ns (84.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.566     5.150    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y36         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y36         FDSE (Prop_fdse_C_Q)         0.518     5.668 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=136, routed)         2.918     8.586    led_strip1/M_stage_q[0]
    SLICE_X60Y33         LUT3 (Prop_lut3_I0_O)        0.124     8.710 r  led_strip1/M_rst_ctr_q[0]_i_1__0/O
                         net (fo=13, routed)          0.649     9.359    led_strip1/M_rst_ctr_q[0]_i_1__0_n_0
    SLICE_X61Y36         FDRE                                         r  led_strip1/M_rst_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.513    14.918    led_strip1/clk_IBUF_BUFG
    SLICE_X61Y36         FDRE                                         r  led_strip1/M_rst_ctr_q_reg[8]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X61Y36         FDRE (Setup_fdre_C_R)       -0.429    14.713    led_strip1/M_rst_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip1/M_rst_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 0.642ns (15.253%)  route 3.567ns (84.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.566     5.150    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y36         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y36         FDSE (Prop_fdse_C_Q)         0.518     5.668 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=136, routed)         2.918     8.586    led_strip1/M_stage_q[0]
    SLICE_X60Y33         LUT3 (Prop_lut3_I0_O)        0.124     8.710 r  led_strip1/M_rst_ctr_q[0]_i_1__0/O
                         net (fo=13, routed)          0.649     9.359    led_strip1/M_rst_ctr_q[0]_i_1__0_n_0
    SLICE_X61Y36         FDRE                                         r  led_strip1/M_rst_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.513    14.918    led_strip1/clk_IBUF_BUFG
    SLICE_X61Y36         FDRE                                         r  led_strip1/M_rst_ctr_q_reg[9]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X61Y36         FDRE (Setup_fdre_C_R)       -0.429    14.713    led_strip1/M_rst_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                  5.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 led_strip1/M_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip1/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.293%)  route 0.114ns (37.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.589     1.533    led_strip1/clk_IBUF_BUFG
    SLICE_X61Y33         FDRE                                         r  led_strip1/M_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  led_strip1/M_bit_ctr_q_reg[3]/Q
                         net (fo=4, routed)           0.114     1.788    led_strip1/M_bit_ctr_q[3]
    SLICE_X60Y33         LUT5 (Prop_lut5_I4_O)        0.048     1.836 r  led_strip1/M_bit_ctr_q[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.836    led_strip1/M_bit_ctr_q[4]_i_2__0_n_0
    SLICE_X60Y33         FDRE                                         r  led_strip1/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.857     2.047    led_strip1/clk_IBUF_BUFG
    SLICE_X60Y33         FDRE                                         r  led_strip1/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.501     1.546    
    SLICE_X60Y33         FDRE (Hold_fdre_C_D)         0.131     1.677    led_strip1/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 led_strip4/M_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip4/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.293%)  route 0.114ns (37.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.567     1.511    led_strip4/clk_IBUF_BUFG
    SLICE_X57Y40         FDRE                                         r  led_strip4/M_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y40         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  led_strip4/M_bit_ctr_q_reg[3]/Q
                         net (fo=4, routed)           0.114     1.766    led_strip4/M_bit_ctr_q[3]
    SLICE_X56Y40         LUT5 (Prop_lut5_I4_O)        0.048     1.814 r  led_strip4/M_bit_ctr_q[4]_i_2__3/O
                         net (fo=1, routed)           0.000     1.814    led_strip4/M_bit_ctr_q[4]_i_2__3_n_0
    SLICE_X56Y40         FDRE                                         r  led_strip4/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.836     2.026    led_strip4/clk_IBUF_BUFG
    SLICE_X56Y40         FDRE                                         r  led_strip4/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X56Y40         FDRE (Hold_fdre_C_D)         0.131     1.655    led_strip4/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 led_strip5/M_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip5/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.190ns (63.350%)  route 0.110ns (36.649%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.593     1.537    led_strip5/clk_IBUF_BUFG
    SLICE_X58Y41         FDRE                                         r  led_strip5/M_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  led_strip5/M_bit_ctr_q_reg[3]/Q
                         net (fo=4, routed)           0.110     1.788    led_strip5/M_bit_ctr_q[3]
    SLICE_X59Y41         LUT5 (Prop_lut5_I4_O)        0.049     1.837 r  led_strip5/M_bit_ctr_q[4]_i_2__4/O
                         net (fo=1, routed)           0.000     1.837    led_strip5/M_bit_ctr_q[4]_i_2__4_n_0
    SLICE_X59Y41         FDRE                                         r  led_strip5/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.863     2.053    led_strip5/clk_IBUF_BUFG
    SLICE_X59Y41         FDRE                                         r  led_strip5/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.503     1.550    
    SLICE_X59Y41         FDRE (Hold_fdre_C_D)         0.107     1.657    led_strip5/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 led_strip1/M_pixel_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip1/M_pixel_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.589     1.533    led_strip1/clk_IBUF_BUFG
    SLICE_X59Y33         FDRE                                         r  led_strip1/M_pixel_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  led_strip1/M_pixel_ctr_q_reg[1]/Q
                         net (fo=4, routed)           0.068     1.728    led_strip1/M_pixel_ctr_q_reg_n_0_[1]
    SLICE_X59Y33         LUT6 (Prop_lut6_I1_O)        0.099     1.827 r  led_strip1/M_pixel_ctr_q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.827    led_strip1/M_pixel_ctr_q[2]_i_1__0_n_0
    SLICE_X59Y33         FDRE                                         r  led_strip1/M_pixel_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.857     2.047    led_strip1/clk_IBUF_BUFG
    SLICE_X59Y33         FDRE                                         r  led_strip1/M_pixel_ctr_q_reg[2]/C
                         clock pessimism             -0.514     1.533    
    SLICE_X59Y33         FDRE (Hold_fdre_C_D)         0.092     1.625    led_strip1/M_pixel_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 led_strip3/M_pixel_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip3/M_pixel_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.560     1.504    led_strip3/clk_IBUF_BUFG
    SLICE_X52Y32         FDRE                                         r  led_strip3/M_pixel_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDRE (Prop_fdre_C_Q)         0.148     1.652 r  led_strip3/M_pixel_ctr_q_reg[1]/Q
                         net (fo=4, routed)           0.087     1.739    led_strip3/M_pixel_ctr_q_reg_n_0_[1]
    SLICE_X52Y32         LUT6 (Prop_lut6_I1_O)        0.098     1.837 r  led_strip3/M_pixel_ctr_q[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.837    led_strip3/M_pixel_ctr_q[2]_i_1__2_n_0
    SLICE_X52Y32         FDRE                                         r  led_strip3/M_pixel_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.829     2.019    led_strip3/clk_IBUF_BUFG
    SLICE_X52Y32         FDRE                                         r  led_strip3/M_pixel_ctr_q_reg[2]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X52Y32         FDRE (Hold_fdre_C_D)         0.121     1.625    led_strip3/M_pixel_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 led_strip6/M_pixel_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip6/M_pixel_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.073%)  route 0.084ns (26.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.565     1.509    led_strip6/clk_IBUF_BUFG
    SLICE_X49Y41         FDRE                                         r  led_strip6/M_pixel_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.128     1.637 r  led_strip6/M_pixel_ctr_q_reg[1]/Q
                         net (fo=4, routed)           0.084     1.720    led_strip6/M_pixel_ctr_q_reg_n_0_[1]
    SLICE_X49Y41         LUT6 (Prop_lut6_I1_O)        0.099     1.819 r  led_strip6/M_pixel_ctr_q[2]_i_1__5/O
                         net (fo=1, routed)           0.000     1.819    led_strip6/M_pixel_ctr_q[2]_i_1__5_n_0
    SLICE_X49Y41         FDRE                                         r  led_strip6/M_pixel_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.835     2.025    led_strip6/clk_IBUF_BUFG
    SLICE_X49Y41         FDRE                                         r  led_strip6/M_pixel_ctr_q_reg[2]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X49Y41         FDRE (Hold_fdre_C_D)         0.092     1.601    led_strip6/M_pixel_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 led_strip2/M_pixel_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip2/M_pixel_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.377%)  route 0.091ns (28.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.561     1.505    led_strip2/clk_IBUF_BUFG
    SLICE_X48Y33         FDRE                                         r  led_strip2/M_pixel_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.128     1.633 r  led_strip2/M_pixel_ctr_q_reg[1]/Q
                         net (fo=4, routed)           0.091     1.724    led_strip2/M_pixel_ctr_q_reg_n_0_[1]
    SLICE_X48Y33         LUT6 (Prop_lut6_I1_O)        0.099     1.823 r  led_strip2/M_pixel_ctr_q[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.823    led_strip2/M_pixel_ctr_q[2]_i_1__1_n_0
    SLICE_X48Y33         FDRE                                         r  led_strip2/M_pixel_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.829     2.019    led_strip2/clk_IBUF_BUFG
    SLICE_X48Y33         FDRE                                         r  led_strip2/M_pixel_ctr_q_reg[2]/C
                         clock pessimism             -0.514     1.505    
    SLICE_X48Y33         FDRE (Hold_fdre_C_D)         0.092     1.597    led_strip2/M_pixel_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 led_strip/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.248%)  route 0.133ns (41.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.591     1.535    led_strip/clk_IBUF_BUFG
    SLICE_X62Y36         FDRE                                         r  led_strip/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  led_strip/M_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.133     1.809    led_strip/M_ctr_q[0]
    SLICE_X62Y36         LUT6 (Prop_lut6_I3_O)        0.045     1.854 r  led_strip/M_ctr_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.854    led_strip/M_ctr_q[4]_i_1_n_0
    SLICE_X62Y36         FDRE                                         r  led_strip/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.861     2.051    led_strip/clk_IBUF_BUFG
    SLICE_X62Y36         FDRE                                         r  led_strip/M_ctr_q_reg[4]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X62Y36         FDRE (Hold_fdre_C_D)         0.092     1.627    led_strip/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 led_strip7/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip7/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.737%)  route 0.147ns (41.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.562     1.506    led_strip7/clk_IBUF_BUFG
    SLICE_X56Y32         FDRE                                         r  led_strip7/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y32         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  led_strip7/M_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.147     1.817    led_strip7/M_ctr_q[0]
    SLICE_X56Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.862 r  led_strip7/M_ctr_q[4]_i_1__6/O
                         net (fo=1, routed)           0.000     1.862    led_strip7/M_ctr_q[4]_i_1__6_n_0
    SLICE_X56Y32         FDRE                                         r  led_strip7/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.829     2.019    led_strip7/clk_IBUF_BUFG
    SLICE_X56Y32         FDRE                                         r  led_strip7/M_ctr_q_reg[4]/C
                         clock pessimism             -0.513     1.506    
    SLICE_X56Y32         FDRE (Hold_fdre_C_D)         0.121     1.627    led_strip7/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 led_strip4/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip4/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.737%)  route 0.147ns (41.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.565     1.509    led_strip4/clk_IBUF_BUFG
    SLICE_X54Y42         FDRE                                         r  led_strip4/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  led_strip4/M_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.147     1.820    led_strip4/M_ctr_q[0]
    SLICE_X54Y42         LUT6 (Prop_lut6_I3_O)        0.045     1.865 r  led_strip4/M_ctr_q[4]_i_1__3/O
                         net (fo=1, routed)           0.000     1.865    led_strip4/M_ctr_q[4]_i_1__3_n_0
    SLICE_X54Y42         FDRE                                         r  led_strip4/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.836     2.026    led_strip4/clk_IBUF_BUFG
    SLICE_X54Y42         FDRE                                         r  led_strip4/M_ctr_q_reg[4]/C
                         clock pessimism             -0.517     1.509    
    SLICE_X54Y42         FDRE (Hold_fdre_C_D)         0.121     1.630    led_strip4/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y36   led_strip/M_bit_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y36   led_strip/M_bit_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y36   led_strip/M_bit_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y36   led_strip/M_bit_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y36   led_strip/M_bit_ctr_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y36   led_strip/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y36   led_strip/M_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y36   led_strip/M_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y36   led_strip/M_ctr_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y36   led_strip/M_bit_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y36   led_strip/M_bit_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y36   led_strip/M_bit_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y36   led_strip/M_bit_ctr_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y36   led_strip/M_bit_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y36   led_strip/M_bit_ctr_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y36   led_strip/M_bit_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y36   led_strip/M_bit_ctr_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y36   led_strip/M_bit_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y36   led_strip/M_bit_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y36   led_strip/M_bit_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y36   led_strip/M_bit_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y36   led_strip/M_bit_ctr_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y36   led_strip/M_bit_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y36   led_strip/M_bit_ctr_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y36   led_strip/M_bit_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y36   led_strip/M_bit_ctr_q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y36   led_strip/M_bit_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y36   led_strip/M_bit_ctr_q_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y36   led_strip/M_bit_ctr_q_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_strip1/M_pixel_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.547ns  (logic 4.643ns (44.018%)  route 5.905ns (55.982%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.629     5.213    led_strip1/clk_IBUF_BUFG
    SLICE_X59Y33         FDRE                                         r  led_strip1/M_pixel_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.419     5.632 r  led_strip1/M_pixel_ctr_q_reg[1]/Q
                         net (fo=4, routed)           0.890     6.522    led_strip1/M_pixel_ctr_q_reg_n_0_[1]
    SLICE_X59Y33         LUT5 (Prop_lut5_I3_O)        0.324     6.846 r  led_strip1/br_led1_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.662     7.508    led_strip1/led1
    SLICE_X58Y33         LUT6 (Prop_lut6_I4_O)        0.332     7.840 r  led_strip1/br_led1_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.353    12.193    br_led1_OBUF
    T5                   OBUF (Prop_obuf_I_O)         3.568    15.761 r  br_led1_OBUF_inst/O
                         net (fo=0)                   0.000    15.761    br_led1
    T5                                                                r  br_led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_strip/M_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.818ns  (logic 4.335ns (44.149%)  route 5.484ns (55.851%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.632     5.216    led_strip/clk_IBUF_BUFG
    SLICE_X60Y36         FDRE                                         r  led_strip/M_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.518     5.734 r  led_strip/M_bit_ctr_q_reg[3]/Q
                         net (fo=4, routed)           0.979     6.713    led_strip/M_bit_ctr_q[3]
    SLICE_X62Y37         LUT5 (Prop_lut5_I1_O)        0.124     6.837 r  led_strip/br_led0_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.404     7.241    led_strip/led1
    SLICE_X63Y36         LUT6 (Prop_lut6_I4_O)        0.124     7.365 r  led_strip/br_led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.101    11.466    br_led0_OBUF
    T8                   OBUF (Prop_obuf_I_O)         3.569    15.034 r  br_led0_OBUF_inst/O
                         net (fo=0)                   0.000    15.034    br_led0
    T8                                                                r  br_led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_strip6/M_bit_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_led6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.009ns  (logic 4.598ns (51.034%)  route 4.411ns (48.966%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.568     5.152    led_strip6/clk_IBUF_BUFG
    SLICE_X49Y40         FDRE                                         r  led_strip6/M_bit_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.419     5.571 f  led_strip6/M_bit_ctr_q_reg[4]/Q
                         net (fo=4, routed)           1.019     6.591    led_strip6/M_bit_ctr_q[4]
    SLICE_X49Y41         LUT5 (Prop_lut5_I0_O)        0.326     6.917 r  led_strip6/br_led6_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.603     7.520    led_strip6/led1
    SLICE_X50Y41         LUT6 (Prop_lut6_I4_O)        0.327     7.847 r  led_strip6/br_led6_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.789    10.636    br_led6_OBUF
    G1                   OBUF (Prop_obuf_I_O)         3.526    14.161 r  br_led6_OBUF_inst/O
                         net (fo=0)                   0.000    14.161    br_led6
    G1                                                                r  br_led6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_strip2/M_pixel_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.974ns  (logic 4.513ns (50.292%)  route 4.461ns (49.708%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.562     5.146    led_strip2/clk_IBUF_BUFG
    SLICE_X48Y33         FDRE                                         r  led_strip2/M_pixel_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  led_strip2/M_pixel_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.873     6.476    led_strip2/M_pixel_ctr_q_reg_n_0_[2]
    SLICE_X48Y33         LUT5 (Prop_lut5_I3_O)        0.149     6.625 r  led_strip2/br_led2_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.312     6.936    led_strip2/led1
    SLICE_X48Y31         LUT6 (Prop_lut6_I4_O)        0.332     7.268 r  led_strip2/br_led2_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.276    10.544    br_led2_OBUF
    R8                   OBUF (Prop_obuf_I_O)         3.576    14.120 r  br_led2_OBUF_inst/O
                         net (fo=0)                   0.000    14.120    br_led2
    R8                                                                r  br_led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_strip7/M_pixel_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_led7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.670ns  (logic 4.544ns (52.408%)  route 4.126ns (47.592%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.564     5.148    led_strip7/clk_IBUF_BUFG
    SLICE_X57Y34         FDRE                                         r  led_strip7/M_pixel_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y34         FDRE (Prop_fdre_C_Q)         0.419     5.567 r  led_strip7/M_pixel_ctr_q_reg[1]/Q
                         net (fo=4, routed)           0.924     6.492    led_strip7/M_pixel_ctr_q_reg_n_0_[1]
    SLICE_X57Y34         LUT5 (Prop_lut5_I4_O)        0.292     6.784 r  led_strip7/br_led7_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.803     7.587    led_strip7/led1
    SLICE_X57Y32         LUT6 (Prop_lut6_I4_O)        0.332     7.919 r  led_strip7/br_led7_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.399    10.317    br_led7_OBUF
    K5                   OBUF (Prop_obuf_I_O)         3.501    13.818 r  br_led7_OBUF_inst/O
                         net (fo=0)                   0.000    13.818    br_led7
    K5                                                                r  br_led7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_strip4/M_bit_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_led4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.657ns  (logic 4.666ns (53.895%)  route 3.991ns (46.105%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.569     5.153    led_strip4/clk_IBUF_BUFG
    SLICE_X56Y40         FDRE                                         r  led_strip4/M_bit_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDRE (Prop_fdre_C_Q)         0.478     5.631 f  led_strip4/M_bit_ctr_q_reg[4]/Q
                         net (fo=4, routed)           0.843     6.474    led_strip4/M_bit_ctr_q[4]
    SLICE_X55Y40         LUT5 (Prop_lut5_I0_O)        0.327     6.801 r  led_strip4/br_led4_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.801     7.602    led_strip4/led1
    SLICE_X55Y42         LUT6 (Prop_lut6_I4_O)        0.332     7.934 r  led_strip4/br_led4_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.348    10.282    br_led4_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.529    13.810 r  br_led4_OBUF_inst/O
                         net (fo=0)                   0.000    13.810    br_led4
    J1                                                                r  br_led4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_strip5/M_pixel_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_led5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.587ns  (logic 4.597ns (53.540%)  route 3.989ns (46.460%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.635     5.219    led_strip5/clk_IBUF_BUFG
    SLICE_X59Y40         FDRE                                         r  led_strip5/M_pixel_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.419     5.638 f  led_strip5/M_pixel_ctr_q_reg[1]/Q
                         net (fo=4, routed)           0.887     6.525    led_strip5/M_pixel_ctr_q_reg_n_0_[1]
    SLICE_X59Y40         LUT5 (Prop_lut5_I3_O)        0.324     6.849 r  led_strip5/br_led5_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.800     7.649    led_strip5/led1
    SLICE_X59Y39         LUT6 (Prop_lut6_I4_O)        0.332     7.981 r  led_strip5/br_led5_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.303    10.284    br_led5_OBUF
    H1                   OBUF (Prop_obuf_I_O)         3.522    13.806 r  br_led5_OBUF_inst/O
                         net (fo=0)                   0.000    13.806    br_led5
    H1                                                                r  br_led5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_strip3/M_pixel_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_led3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.446ns  (logic 4.533ns (53.675%)  route 3.913ns (46.325%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.562     5.146    led_strip3/clk_IBUF_BUFG
    SLICE_X52Y32         FDRE                                         r  led_strip3/M_pixel_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDRE (Prop_fdre_C_Q)         0.518     5.664 r  led_strip3/M_pixel_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.870     6.535    led_strip3/M_pixel_ctr_q_reg_n_0_[2]
    SLICE_X52Y32         LUT5 (Prop_lut5_I3_O)        0.153     6.688 r  led_strip3/br_led3_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.431     7.119    led_strip3/led1
    SLICE_X52Y31         LUT6 (Prop_lut6_I4_O)        0.331     7.450 r  led_strip3/br_led3_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.611    10.061    br_led3_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.531    13.592 r  br_led3_OBUF_inst/O
                         net (fo=0)                   0.000    13.592    br_led3
    L2                                                                r  br_led3 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_strip5/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_led5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.142ns  (logic 1.450ns (67.693%)  route 0.692ns (32.307%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.592     1.536    led_strip5/clk_IBUF_BUFG
    SLICE_X59Y39         FDRE                                         r  led_strip5/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.128     1.664 f  led_strip5/M_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.082     1.746    led_strip5/M_ctr_q[6]
    SLICE_X59Y39         LUT6 (Prop_lut6_I0_O)        0.099     1.845 r  led_strip5/br_led5_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.610     2.455    br_led5_OBUF
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.678 r  br_led5_OBUF_inst/O
                         net (fo=0)                   0.000     3.678    br_led5
    H1                                                                r  br_led5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_strip7/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_led7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.216ns  (logic 1.429ns (64.486%)  route 0.787ns (35.514%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.562     1.506    led_strip7/clk_IBUF_BUFG
    SLICE_X57Y32         FDRE                                         r  led_strip7/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDRE (Prop_fdre_C_Q)         0.128     1.634 f  led_strip7/M_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.082     1.716    led_strip7/M_ctr_q[6]
    SLICE_X57Y32         LUT6 (Prop_lut6_I0_O)        0.099     1.815 r  led_strip7/br_led7_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.705     2.520    br_led7_OBUF
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.721 r  br_led7_OBUF_inst/O
                         net (fo=0)                   0.000     3.721    br_led7
    K5                                                                r  br_led7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_strip4/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_led4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.215ns  (logic 1.415ns (63.915%)  route 0.799ns (36.085%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.565     1.509    led_strip4/clk_IBUF_BUFG
    SLICE_X55Y42         FDRE                                         r  led_strip4/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDRE (Prop_fdre_C_Q)         0.141     1.650 f  led_strip4/M_ctr_q_reg[5]/Q
                         net (fo=4, routed)           0.124     1.774    led_strip4/M_ctr_q[5]
    SLICE_X55Y42         LUT6 (Prop_lut6_I3_O)        0.045     1.819 r  led_strip4/br_led4_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.675     2.494    br_led4_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.723 r  br_led4_OBUF_inst/O
                         net (fo=0)                   0.000     3.723    br_led4
    J1                                                                r  br_led4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_strip3/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_led3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.361ns  (logic 1.478ns (62.604%)  route 0.883ns (37.396%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.559     1.503    led_strip3/clk_IBUF_BUFG
    SLICE_X52Y31         FDRE                                         r  led_strip3/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y31         FDRE (Prop_fdre_C_Q)         0.148     1.651 f  led_strip3/M_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.086     1.736    led_strip3/M_ctr_q[6]
    SLICE_X52Y31         LUT6 (Prop_lut6_I0_O)        0.098     1.834 r  led_strip3/br_led3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.797     2.632    br_led3_OBUF
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.864 r  br_led3_OBUF_inst/O
                         net (fo=0)                   0.000     3.864    br_led3
    L2                                                                r  br_led3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_strip6/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_led6
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.432ns  (logic 1.473ns (60.558%)  route 0.959ns (39.442%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.565     1.509    led_strip6/clk_IBUF_BUFG
    SLICE_X50Y41         FDRE                                         r  led_strip6/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.148     1.657 f  led_strip6/M_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.086     1.742    led_strip6/M_ctr_q[6]
    SLICE_X50Y41         LUT6 (Prop_lut6_I0_O)        0.098     1.840 r  led_strip6/br_led6_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.874     2.714    br_led6_OBUF
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.940 r  br_led6_OBUF_inst/O
                         net (fo=0)                   0.000     3.940    br_led6
    G1                                                                r  br_led6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_strip2/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_led2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.726ns  (logic 1.463ns (53.650%)  route 1.264ns (46.350%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.559     1.503    led_strip2/clk_IBUF_BUFG
    SLICE_X49Y31         FDRE                                         r  led_strip2/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y31         FDRE (Prop_fdre_C_Q)         0.141     1.644 f  led_strip2/M_ctr_q_reg[5]/Q
                         net (fo=4, routed)           0.179     1.823    led_strip2/M_ctr_q[5]
    SLICE_X48Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.868 r  led_strip2/br_led2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.085     2.952    br_led2_OBUF
    R8                   OBUF (Prop_obuf_I_O)         1.277     4.229 r  br_led2_OBUF_inst/O
                         net (fo=0)                   0.000     4.229    br_led2
    R8                                                                r  br_led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_strip/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.152ns  (logic 1.455ns (46.164%)  route 1.697ns (53.836%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.591     1.535    led_strip/clk_IBUF_BUFG
    SLICE_X63Y36         FDRE                                         r  led_strip/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDRE (Prop_fdre_C_Q)         0.141     1.676 f  led_strip/M_ctr_q_reg[5]/Q
                         net (fo=4, routed)           0.132     1.808    led_strip/M_ctr_q[5]
    SLICE_X63Y36         LUT6 (Prop_lut6_I3_O)        0.045     1.853 r  led_strip/br_led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.565     3.418    br_led0_OBUF
    T8                   OBUF (Prop_obuf_I_O)         1.269     4.687 r  br_led0_OBUF_inst/O
                         net (fo=0)                   0.000     4.687    br_led0
    T8                                                                r  br_led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_strip1/M_state_q_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            br_led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.258ns  (logic 1.454ns (44.633%)  route 1.804ns (55.367%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.589     1.533    led_strip1/clk_IBUF_BUFG
    SLICE_X59Y33         FDSE                                         r  led_strip1/M_state_q_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDSE (Prop_fdse_C_Q)         0.141     1.674 r  led_strip1/M_state_q_reg_inv/Q
                         net (fo=15, routed)          0.104     1.777    led_strip1/M_state_d
    SLICE_X58Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.822 r  led_strip1/br_led1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.700     3.523    br_led1_OBUF
    T5                   OBUF (Prop_obuf_I_O)         1.268     4.791 r  br_led1_OBUF_inst/O
                         net (fo=0)                   0.000     4.791    br_led1
    T5                                                                r  br_led1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.260ns  (logic 1.634ns (26.100%)  route 4.626ns (73.900%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.968     5.478    reset_cond/rst_n_IBUF
    SLICE_X54Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.602 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.658     6.260    reset_cond/M_reset_cond_in
    SLICE_X54Y36         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.447     4.852    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y36         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.260ns  (logic 1.634ns (26.100%)  route 4.626ns (73.900%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.968     5.478    reset_cond/rst_n_IBUF
    SLICE_X54Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.602 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.658     6.260    reset_cond/M_reset_cond_in
    SLICE_X54Y36         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.447     4.852    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y36         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.260ns  (logic 1.634ns (26.100%)  route 4.626ns (73.900%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.968     5.478    reset_cond/rst_n_IBUF
    SLICE_X54Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.602 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.658     6.260    reset_cond/M_reset_cond_in
    SLICE_X54Y36         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.447     4.852    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y36         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.260ns  (logic 1.634ns (26.100%)  route 4.626ns (73.900%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.968     5.478    reset_cond/rst_n_IBUF
    SLICE_X54Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.602 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.658     6.260    reset_cond/M_reset_cond_in
    SLICE_X54Y36         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         1.447     4.852    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y36         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.342ns  (logic 0.322ns (13.768%)  route 2.019ns (86.232%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.765     2.042    reset_cond/rst_n_IBUF
    SLICE_X54Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.087 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.254     2.342    reset_cond/M_reset_cond_in
    SLICE_X54Y36         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y36         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.342ns  (logic 0.322ns (13.768%)  route 2.019ns (86.232%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.765     2.042    reset_cond/rst_n_IBUF
    SLICE_X54Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.087 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.254     2.342    reset_cond/M_reset_cond_in
    SLICE_X54Y36         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y36         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.342ns  (logic 0.322ns (13.768%)  route 2.019ns (86.232%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.765     2.042    reset_cond/rst_n_IBUF
    SLICE_X54Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.087 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.254     2.342    reset_cond/M_reset_cond_in
    SLICE_X54Y36         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y36         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.342ns  (logic 0.322ns (13.768%)  route 2.019ns (86.232%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.765     2.042    reset_cond/rst_n_IBUF
    SLICE_X54Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.087 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.254     2.342    reset_cond/M_reset_cond_in
    SLICE_X54Y36         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=236, routed)         0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y36         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C





