#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x61e3cd87aa10 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
v0x61e3cd8a8f70_0 .var "clk", 0 0;
v0x61e3cd8a90a0_0 .var "reset", 0 0;
S_0x61e3cd87d5a0 .scope module, "uut" "mips" 2 3, 3 1 0, S_0x61e3cd87aa10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0x61e3cd8bad10 .functor AND 1, v0x61e3cd8a1b30_0, L_0x61e3cd8ba550, C4<1>, C4<1>;
v0x61e3cd8a73e0_0 .net *"_ivl_17", 29 0, L_0x61e3cd8bae70;  1 drivers
L_0x7fe5f589d138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x61e3cd8a74c0_0 .net/2u *"_ivl_18", 1 0, L_0x7fe5f589d138;  1 drivers
v0x61e3cd8a75a0_0 .net "alu_control_signal", 2 0, v0x61e3cd87c2b0_0;  1 drivers
v0x61e3cd8a76c0_0 .net "alu_op", 1 0, v0x61e3cd8a1980_0;  1 drivers
v0x61e3cd8a77d0_0 .net "alu_result", 31 0, v0x61e3cd8a0710_0;  1 drivers
v0x61e3cd8a78e0_0 .net "alu_src", 0 0, v0x61e3cd8a1a60_0;  1 drivers
v0x61e3cd8a79d0_0 .net "alu_src_b", 31 0, L_0x61e3cd8aa400;  1 drivers
v0x61e3cd8a7ae0_0 .net "branch", 0 0, v0x61e3cd8a1b30_0;  1 drivers
v0x61e3cd8a7b80_0 .net "clk", 0 0, v0x61e3cd8a8f70_0;  1 drivers
v0x61e3cd8a7cb0_0 .net "instr", 31 0, L_0x61e3cd8a9380;  1 drivers
v0x61e3cd8a7d50_0 .net "jump", 0 0, v0x61e3cd8a1c00_0;  1 drivers
v0x61e3cd8a7df0_0 .net "jump_address", 31 0, L_0x61e3cd8bb430;  1 drivers
v0x61e3cd8a7ee0_0 .net "mem_read", 0 0, v0x61e3cd8a1ca0_0;  1 drivers
v0x61e3cd8a7f80_0 .net "mem_read_data", 31 0, L_0x61e3cd8ba810;  1 drivers
v0x61e3cd8a8070_0 .net "mem_to_reg", 0 0, v0x61e3cd8a1d90_0;  1 drivers
v0x61e3cd8a8160_0 .net "mem_write", 0 0, v0x61e3cd8a1e50_0;  1 drivers
v0x61e3cd8a8250_0 .net "pc_branch", 31 0, L_0x61e3cd8badd0;  1 drivers
v0x61e3cd8a8360_0 .net "pc_current", 31 0, v0x61e3cd8a52f0_0;  1 drivers
v0x61e3cd8a8420_0 .net "pc_jump", 31 0, L_0x61e3cd8bb1e0;  1 drivers
v0x61e3cd8a8530_0 .net "pc_next", 31 0, L_0x61e3cd8bb670;  1 drivers
v0x61e3cd8a8640_0 .net "pc_plus4", 31 0, L_0x61e3cd8bac70;  1 drivers
v0x61e3cd8a8700_0 .net "pc_src", 0 0, L_0x61e3cd8bad10;  1 drivers
v0x61e3cd8a87a0_0 .net "reg_data1", 31 0, L_0x61e3cd8a96e0;  1 drivers
v0x61e3cd8a8840_0 .net "reg_data2", 31 0, L_0x61e3cd8a9980;  1 drivers
v0x61e3cd8a8900_0 .net "reg_dst", 0 0, v0x61e3cd8a1ff0_0;  1 drivers
v0x61e3cd8a89f0_0 .net "reg_write", 0 0, v0x61e3cd8a20b0_0;  1 drivers
v0x61e3cd8a8ae0_0 .net "reset", 0 0, v0x61e3cd8a90a0_0;  1 drivers
v0x61e3cd8a8b80_0 .net "sign_ext_imm", 31 0, L_0x61e3cd8aa270;  1 drivers
v0x61e3cd8a8c70_0 .net "write_back_data", 31 0, L_0x61e3cd8ba8d0;  1 drivers
v0x61e3cd8a8d80_0 .net "write_reg", 4 0, L_0x61e3cd8baa00;  1 drivers
v0x61e3cd8a8e90_0 .net "zero_flag", 0 0, L_0x61e3cd8ba550;  1 drivers
L_0x61e3cd8a9440 .part L_0x61e3cd8a9380, 26, 6;
L_0x61e3cd8a9a80 .part L_0x61e3cd8a9380, 21, 5;
L_0x61e3cd8a9c00 .part L_0x61e3cd8a9380, 16, 5;
L_0x61e3cd8aa360 .part L_0x61e3cd8a9380, 0, 16;
L_0x61e3cd8aa4a0 .part L_0x61e3cd8a9380, 0, 6;
L_0x61e3cd8baaa0 .part L_0x61e3cd8a9380, 16, 5;
L_0x61e3cd8bab80 .part L_0x61e3cd8a9380, 11, 5;
L_0x61e3cd8bae70 .part L_0x61e3cd8aa270, 0, 30;
L_0x61e3cd8bafb0 .concat [ 2 30 0 0], L_0x7fe5f589d138, L_0x61e3cd8bae70;
L_0x61e3cd8bb520 .part L_0x61e3cd8a9380, 0, 26;
S_0x61e3cd884d30 .scope module, "alu_ctrl" "alu_control" 3 73, 4 1 0, S_0x61e3cd87d5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 3 "alu_control_signal";
v0x61e3cd87c2b0_0 .var "alu_control_signal", 2 0;
v0x61e3cd89f8d0_0 .net "alu_op", 1 0, v0x61e3cd8a1980_0;  alias, 1 drivers
v0x61e3cd89f9b0_0 .net "funct", 5 0, L_0x61e3cd8aa4a0;  1 drivers
E_0x61e3cd85f3e0 .event anyedge, v0x61e3cd89f8d0_0, v0x61e3cd89f9b0_0;
S_0x61e3cd89faf0 .scope module, "alu_src_mux" "mux_2to1" 3 65, 5 1 0, S_0x61e3cd87d5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x61e3cd89fcd0 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000100000>;
v0x61e3cd89fd70_0 .net "in0", 31 0, L_0x61e3cd8a9980;  alias, 1 drivers
v0x61e3cd89fe50_0 .net "in1", 31 0, L_0x61e3cd8aa270;  alias, 1 drivers
v0x61e3cd89ff30_0 .net "out", 31 0, L_0x61e3cd8aa400;  alias, 1 drivers
v0x61e3cd89fff0_0 .net "sel", 0 0, v0x61e3cd8a1a60_0;  alias, 1 drivers
L_0x61e3cd8aa400 .functor MUXZ 32, L_0x61e3cd8a9980, L_0x61e3cd8aa270, v0x61e3cd8a1a60_0, C4<>;
S_0x61e3cd8a0130 .scope module, "arithmetic_logic_unit" "ALU" 3 80, 6 1 0, S_0x61e3cd87d5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0x7fe5f589d0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x61e3cd8a0360_0 .net/2u *"_ivl_0", 31 0, L_0x7fe5f589d0a8;  1 drivers
v0x61e3cd8a0460_0 .net "a", 31 0, L_0x61e3cd8a96e0;  alias, 1 drivers
v0x61e3cd8a0540_0 .net "alu_control", 2 0, v0x61e3cd87c2b0_0;  alias, 1 drivers
v0x61e3cd8a0640_0 .net "b", 31 0, L_0x61e3cd8aa400;  alias, 1 drivers
v0x61e3cd8a0710_0 .var "result", 31 0;
v0x61e3cd8a0820_0 .net "zero", 0 0, L_0x61e3cd8ba550;  alias, 1 drivers
E_0x61e3cd85f690 .event anyedge, v0x61e3cd87c2b0_0, v0x61e3cd8a0460_0, v0x61e3cd89ff30_0;
L_0x61e3cd8ba550 .cmp/eq 32, v0x61e3cd8a0710_0, L_0x7fe5f589d0a8;
S_0x61e3cd8a0980 .scope module, "branch_adder" "adder" 3 120, 7 1 0, S_0x61e3cd87d5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x61e3cd8a0bd0_0 .net "a", 31 0, L_0x61e3cd8bac70;  alias, 1 drivers
v0x61e3cd8a0cd0_0 .net "b", 31 0, L_0x61e3cd8bafb0;  1 drivers
v0x61e3cd8a0db0_0 .net "out", 31 0, L_0x61e3cd8badd0;  alias, 1 drivers
L_0x61e3cd8badd0 .arith/sum 32, L_0x61e3cd8bac70, L_0x61e3cd8bafb0;
S_0x61e3cd8a0ef0 .scope module, "branch_mux" "mux_2to1" 3 130, 5 1 0, S_0x61e3cd87d5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x61e3cd8a1120 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000100000>;
v0x61e3cd8a1260_0 .net "in0", 31 0, L_0x61e3cd8bac70;  alias, 1 drivers
v0x61e3cd8a1350_0 .net "in1", 31 0, L_0x61e3cd8badd0;  alias, 1 drivers
v0x61e3cd8a1420_0 .net "out", 31 0, L_0x61e3cd8bb1e0;  alias, 1 drivers
v0x61e3cd8a14f0_0 .net "sel", 0 0, L_0x61e3cd8bad10;  alias, 1 drivers
L_0x61e3cd8bb1e0 .functor MUXZ 32, L_0x61e3cd8bac70, L_0x61e3cd8badd0, L_0x61e3cd8bad10, C4<>;
S_0x61e3cd8a1660 .scope module, "control_unit" "control" 3 33, 8 1 0, S_0x61e3cd87d5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "alu_src";
    .port_info 3 /OUTPUT 1 "mem_to_reg";
    .port_info 4 /OUTPUT 1 "reg_write";
    .port_info 5 /OUTPUT 1 "mem_read";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "branch";
    .port_info 8 /OUTPUT 2 "alu_op";
    .port_info 9 /OUTPUT 1 "jump";
v0x61e3cd8a1980_0 .var "alu_op", 1 0;
v0x61e3cd8a1a60_0 .var "alu_src", 0 0;
v0x61e3cd8a1b30_0 .var "branch", 0 0;
v0x61e3cd8a1c00_0 .var "jump", 0 0;
v0x61e3cd8a1ca0_0 .var "mem_read", 0 0;
v0x61e3cd8a1d90_0 .var "mem_to_reg", 0 0;
v0x61e3cd8a1e50_0 .var "mem_write", 0 0;
v0x61e3cd8a1f10_0 .net "opcode", 5 0, L_0x61e3cd8a9440;  1 drivers
v0x61e3cd8a1ff0_0 .var "reg_dst", 0 0;
v0x61e3cd8a20b0_0 .var "reg_write", 0 0;
E_0x61e3cd83a4f0 .event anyedge, v0x61e3cd8a1f10_0;
S_0x61e3cd8a2310 .scope module, "data_memory" "dMem" 3 89, 9 1 0, S_0x61e3cd87d5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /OUTPUT 32 "read_data";
L_0x61e3cd8ba810 .functor BUFZ 32, L_0x61e3cd8ba680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x61e3cd8a24e0_0 .net *"_ivl_0", 31 0, L_0x61e3cd8ba680;  1 drivers
v0x61e3cd8a25e0_0 .net *"_ivl_3", 29 0, L_0x61e3cd8ba720;  1 drivers
v0x61e3cd8a26c0_0 .net "addr", 31 0, v0x61e3cd8a0710_0;  alias, 1 drivers
v0x61e3cd8a27c0_0 .net "clk", 0 0, v0x61e3cd8a8f70_0;  alias, 1 drivers
v0x61e3cd8a2860 .array "mem", 255 0, 31 0;
v0x61e3cd8a2970_0 .net "mem_write", 0 0, v0x61e3cd8a1e50_0;  alias, 1 drivers
v0x61e3cd8a2a10_0 .net "read_data", 31 0, L_0x61e3cd8ba810;  alias, 1 drivers
v0x61e3cd8a2ad0_0 .net "write_data", 31 0, L_0x61e3cd8a9980;  alias, 1 drivers
E_0x61e3cd887660 .event posedge, v0x61e3cd8a27c0_0;
L_0x61e3cd8ba680 .array/port v0x61e3cd8a2860, L_0x61e3cd8ba720;
L_0x61e3cd8ba720 .part v0x61e3cd8a0710_0, 2, 30;
S_0x61e3cd8a2c70 .scope module, "instruction_memory" "imem" 3 27, 10 1 0, S_0x61e3cd87d5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
L_0x61e3cd8a9380 .functor BUFZ 32, L_0x61e3cd8a9160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x61e3cd8a2e70_0 .net *"_ivl_0", 31 0, L_0x61e3cd8a9160;  1 drivers
v0x61e3cd8a2f70_0 .net *"_ivl_3", 29 0, L_0x61e3cd8a9200;  1 drivers
v0x61e3cd8a3050_0 .net "addr", 31 0, v0x61e3cd8a52f0_0;  alias, 1 drivers
v0x61e3cd8a3110_0 .net "instr", 31 0, L_0x61e3cd8a9380;  alias, 1 drivers
v0x61e3cd8a31f0 .array "mem", 255 0, 31 0;
L_0x61e3cd8a9160 .array/port v0x61e3cd8a31f0, L_0x61e3cd8a9200;
L_0x61e3cd8a9200 .part v0x61e3cd8a52f0_0, 2, 30;
S_0x61e3cd8a3360 .scope module, "jump_mux" "mux_2to1" 3 145, 5 1 0, S_0x61e3cd87d5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x61e3cd8a10d0 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000100000>;
v0x61e3cd8a3750_0 .net "in0", 31 0, L_0x61e3cd8bb1e0;  alias, 1 drivers
v0x61e3cd8a3840_0 .net "in1", 31 0, L_0x61e3cd8bb430;  alias, 1 drivers
v0x61e3cd8a3900_0 .net "out", 31 0, L_0x61e3cd8bb670;  alias, 1 drivers
v0x61e3cd8a39f0_0 .net "sel", 0 0, v0x61e3cd8a1c00_0;  alias, 1 drivers
L_0x61e3cd8bb670 .functor MUXZ 32, L_0x61e3cd8bb1e0, L_0x61e3cd8bb430, v0x61e3cd8a1c00_0, C4<>;
S_0x61e3cd8a3b50 .scope module, "jump_shift" "shift_left_jump" 3 138, 11 1 0, S_0x61e3cd87d5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "address";
    .port_info 1 /INPUT 32 "pc_plus_4";
    .port_info 2 /OUTPUT 32 "jump_address";
v0x61e3cd8a3da0_0 .net *"_ivl_1", 3 0, L_0x61e3cd8bb280;  1 drivers
L_0x7fe5f589d180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x61e3cd8a3ea0_0 .net/2u *"_ivl_2", 1 0, L_0x7fe5f589d180;  1 drivers
v0x61e3cd8a3f80_0 .net "address", 25 0, L_0x61e3cd8bb520;  1 drivers
v0x61e3cd8a4040_0 .net "jump_address", 31 0, L_0x61e3cd8bb430;  alias, 1 drivers
v0x61e3cd8a4130_0 .net "pc_plus_4", 31 0, L_0x61e3cd8bac70;  alias, 1 drivers
L_0x61e3cd8bb280 .part L_0x61e3cd8bac70, 28, 4;
L_0x61e3cd8bb430 .concat [ 2 26 4 0], L_0x7fe5f589d180, L_0x61e3cd8bb520, L_0x61e3cd8bb280;
S_0x61e3cd8a42f0 .scope module, "mem_to_reg_mux" "mux_2to1" 3 98, 5 1 0, S_0x61e3cd87d5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x61e3cd8a44d0 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000100000>;
v0x61e3cd8a45e0_0 .net "in0", 31 0, v0x61e3cd8a0710_0;  alias, 1 drivers
v0x61e3cd8a46f0_0 .net "in1", 31 0, L_0x61e3cd8ba810;  alias, 1 drivers
v0x61e3cd8a47b0_0 .net "out", 31 0, L_0x61e3cd8ba8d0;  alias, 1 drivers
v0x61e3cd8a4880_0 .net "sel", 0 0, v0x61e3cd8a1d90_0;  alias, 1 drivers
L_0x61e3cd8ba8d0 .functor MUXZ 32, v0x61e3cd8a0710_0, L_0x61e3cd8ba810, v0x61e3cd8a1d90_0, C4<>;
S_0x61e3cd8a49e0 .scope module, "pc_plus4_adder" "adder" 3 114, 7 1 0, S_0x61e3cd87d5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x61e3cd8a4c30_0 .net "a", 31 0, v0x61e3cd8a52f0_0;  alias, 1 drivers
L_0x7fe5f589d0f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x61e3cd8a4d10_0 .net "b", 31 0, L_0x7fe5f589d0f0;  1 drivers
v0x61e3cd8a4dd0_0 .net "out", 31 0, L_0x61e3cd8bac70;  alias, 1 drivers
L_0x61e3cd8bac70 .arith/sum 32, v0x61e3cd8a52f0_0, L_0x7fe5f589d0f0;
S_0x61e3cd8a4f20 .scope module, "program_counter" "pc" 3 19, 12 1 0, S_0x61e3cd87d5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "next_pc";
    .port_info 3 /OUTPUT 32 "current_pc";
v0x61e3cd8a5200_0 .net "clk", 0 0, v0x61e3cd8a8f70_0;  alias, 1 drivers
v0x61e3cd8a52f0_0 .var "current_pc", 31 0;
v0x61e3cd8a53e0_0 .net "next_pc", 31 0, L_0x61e3cd8bb670;  alias, 1 drivers
v0x61e3cd8a54b0_0 .net "reset", 0 0, v0x61e3cd8a90a0_0;  alias, 1 drivers
E_0x61e3cd8a51a0 .event posedge, v0x61e3cd8a54b0_0, v0x61e3cd8a27c0_0;
S_0x61e3cd8a5600 .scope module, "reg_dst_mux" "mux_2to1" 3 106, 5 1 0, S_0x61e3cd87d5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in0";
    .port_info 1 /INPUT 5 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 5 "out";
P_0x61e3cd8a57e0 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000000101>;
v0x61e3cd8a5920_0 .net "in0", 4 0, L_0x61e3cd8baaa0;  1 drivers
v0x61e3cd8a5a20_0 .net "in1", 4 0, L_0x61e3cd8bab80;  1 drivers
v0x61e3cd8a5b00_0 .net "out", 4 0, L_0x61e3cd8baa00;  alias, 1 drivers
v0x61e3cd8a5bf0_0 .net "sel", 0 0, v0x61e3cd8a1ff0_0;  alias, 1 drivers
L_0x61e3cd8baa00 .functor MUXZ 5, L_0x61e3cd8baaa0, L_0x61e3cd8bab80, v0x61e3cd8a1ff0_0, C4<>;
S_0x61e3cd8a5d50 .scope module, "register_file" "regfile" 3 47, 13 1 0, S_0x61e3cd87d5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "read_reg1";
    .port_info 2 /INPUT 5 "read_reg2";
    .port_info 3 /INPUT 5 "write_reg";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /INPUT 1 "reg_write";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_0x61e3cd8a96e0 .functor BUFZ 32, L_0x61e3cd8a94e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x61e3cd8a9980 .functor BUFZ 32, L_0x61e3cd8a97a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x61e3cd8a6050_0 .net *"_ivl_0", 31 0, L_0x61e3cd8a94e0;  1 drivers
v0x61e3cd8a6150_0 .net *"_ivl_10", 6 0, L_0x61e3cd8a9840;  1 drivers
L_0x7fe5f589d060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x61e3cd8a6230_0 .net *"_ivl_13", 1 0, L_0x7fe5f589d060;  1 drivers
v0x61e3cd8a62f0_0 .net *"_ivl_2", 6 0, L_0x61e3cd8a95a0;  1 drivers
L_0x7fe5f589d018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x61e3cd8a63d0_0 .net *"_ivl_5", 1 0, L_0x7fe5f589d018;  1 drivers
v0x61e3cd8a6500_0 .net *"_ivl_8", 31 0, L_0x61e3cd8a97a0;  1 drivers
v0x61e3cd8a65e0_0 .net "clk", 0 0, v0x61e3cd8a8f70_0;  alias, 1 drivers
v0x61e3cd8a66d0_0 .net "read_data1", 31 0, L_0x61e3cd8a96e0;  alias, 1 drivers
v0x61e3cd8a6790_0 .net "read_data2", 31 0, L_0x61e3cd8a9980;  alias, 1 drivers
v0x61e3cd8a6830_0 .net "read_reg1", 4 0, L_0x61e3cd8a9a80;  1 drivers
v0x61e3cd8a6910_0 .net "read_reg2", 4 0, L_0x61e3cd8a9c00;  1 drivers
v0x61e3cd8a69f0_0 .net "reg_write", 0 0, v0x61e3cd8a20b0_0;  alias, 1 drivers
v0x61e3cd8a6a90 .array "regs", 31 0, 31 0;
v0x61e3cd8a6b30_0 .net "write_data", 31 0, L_0x61e3cd8ba8d0;  alias, 1 drivers
v0x61e3cd8a6bf0_0 .net "write_reg", 4 0, L_0x61e3cd8baa00;  alias, 1 drivers
L_0x61e3cd8a94e0 .array/port v0x61e3cd8a6a90, L_0x61e3cd8a95a0;
L_0x61e3cd8a95a0 .concat [ 5 2 0 0], L_0x61e3cd8a9a80, L_0x7fe5f589d018;
L_0x61e3cd8a97a0 .array/port v0x61e3cd8a6a90, L_0x61e3cd8a9840;
L_0x61e3cd8a9840 .concat [ 5 2 0 0], L_0x61e3cd8a9c00, L_0x7fe5f589d060;
S_0x61e3cd8a6df0 .scope module, "sign_extension" "sign_extend" 3 59, 14 1 0, S_0x61e3cd87d5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "imm";
    .port_info 1 /OUTPUT 32 "ext_imm";
v0x61e3cd8a6fe0_0 .net *"_ivl_1", 0 0, L_0x61e3cd8a9ca0;  1 drivers
v0x61e3cd8a70e0_0 .net *"_ivl_2", 15 0, L_0x61e3cd8a9d40;  1 drivers
v0x61e3cd8a71c0_0 .net "ext_imm", 31 0, L_0x61e3cd8aa270;  alias, 1 drivers
v0x61e3cd8a72c0_0 .net "imm", 15 0, L_0x61e3cd8aa360;  1 drivers
L_0x61e3cd8a9ca0 .part L_0x61e3cd8aa360, 15, 1;
LS_0x61e3cd8a9d40_0_0 .concat [ 1 1 1 1], L_0x61e3cd8a9ca0, L_0x61e3cd8a9ca0, L_0x61e3cd8a9ca0, L_0x61e3cd8a9ca0;
LS_0x61e3cd8a9d40_0_4 .concat [ 1 1 1 1], L_0x61e3cd8a9ca0, L_0x61e3cd8a9ca0, L_0x61e3cd8a9ca0, L_0x61e3cd8a9ca0;
LS_0x61e3cd8a9d40_0_8 .concat [ 1 1 1 1], L_0x61e3cd8a9ca0, L_0x61e3cd8a9ca0, L_0x61e3cd8a9ca0, L_0x61e3cd8a9ca0;
LS_0x61e3cd8a9d40_0_12 .concat [ 1 1 1 1], L_0x61e3cd8a9ca0, L_0x61e3cd8a9ca0, L_0x61e3cd8a9ca0, L_0x61e3cd8a9ca0;
L_0x61e3cd8a9d40 .concat [ 4 4 4 4], LS_0x61e3cd8a9d40_0_0, LS_0x61e3cd8a9d40_0_4, LS_0x61e3cd8a9d40_0_8, LS_0x61e3cd8a9d40_0_12;
L_0x61e3cd8aa270 .concat [ 16 16 0 0], L_0x61e3cd8aa360, L_0x61e3cd8a9d40;
    .scope S_0x61e3cd8a4f20;
T_0 ;
    %wait E_0x61e3cd8a51a0;
    %load/vec4 v0x61e3cd8a54b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61e3cd8a52f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x61e3cd8a53e0_0;
    %assign/vec4 v0x61e3cd8a52f0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x61e3cd8a2c70;
T_1 ;
    %vpi_call 10 6 "$readmemh", "program.hex", v0x61e3cd8a31f0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x61e3cd8a1660;
T_2 ;
    %wait E_0x61e3cd83a4f0;
    %load/vec4 v0x61e3cd8a1f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 10;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a1c00_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0x61e3cd8a1980_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a1b30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a1e50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a1ca0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a20b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a1d90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a1a60_0, 0, 1;
    %store/vec4 v0x61e3cd8a1ff0_0, 0, 1;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 580, 0, 10;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a1c00_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0x61e3cd8a1980_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a1b30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a1e50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a1ca0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a20b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a1d90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a1a60_0, 0, 1;
    %store/vec4 v0x61e3cd8a1ff0_0, 0, 1;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 480, 0, 10;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a1c00_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0x61e3cd8a1980_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a1b30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a1e50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a1ca0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a20b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a1d90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a1a60_0, 0, 1;
    %store/vec4 v0x61e3cd8a1ff0_0, 0, 1;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 272, 0, 10;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a1c00_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0x61e3cd8a1980_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a1b30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a1e50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a1ca0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a20b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a1d90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a1a60_0, 0, 1;
    %store/vec4 v0x61e3cd8a1ff0_0, 0, 1;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 10, 0, 10;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a1c00_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0x61e3cd8a1980_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a1b30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a1e50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a1ca0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a20b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a1d90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a1a60_0, 0, 1;
    %store/vec4 v0x61e3cd8a1ff0_0, 0, 1;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 10;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a1c00_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0x61e3cd8a1980_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a1b30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a1e50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a1ca0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a20b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a1d90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x61e3cd8a1a60_0, 0, 1;
    %store/vec4 v0x61e3cd8a1ff0_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x61e3cd8a5d50;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x61e3cd8a6a90, 4, 0;
    %end;
    .thread T_3;
    .scope S_0x61e3cd8a5d50;
T_4 ;
    %wait E_0x61e3cd887660;
    %load/vec4 v0x61e3cd8a69f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0x61e3cd8a6bf0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x61e3cd8a6b30_0;
    %load/vec4 v0x61e3cd8a6bf0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61e3cd8a6a90, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x61e3cd884d30;
T_5 ;
    %wait E_0x61e3cd85f3e0;
    %load/vec4 v0x61e3cd89f8d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x61e3cd87c2b0_0, 0, 3;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x61e3cd87c2b0_0, 0, 3;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x61e3cd87c2b0_0, 0, 3;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x61e3cd89f9b0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x61e3cd87c2b0_0, 0, 3;
    %jmp T_5.11;
T_5.5 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x61e3cd87c2b0_0, 0, 3;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x61e3cd87c2b0_0, 0, 3;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x61e3cd87c2b0_0, 0, 3;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x61e3cd87c2b0_0, 0, 3;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x61e3cd87c2b0_0, 0, 3;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x61e3cd8a0130;
T_6 ;
    %wait E_0x61e3cd85f690;
    %load/vec4 v0x61e3cd8a0540_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61e3cd8a0710_0, 0, 32;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v0x61e3cd8a0460_0;
    %load/vec4 v0x61e3cd8a0640_0;
    %add;
    %store/vec4 v0x61e3cd8a0710_0, 0, 32;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v0x61e3cd8a0460_0;
    %load/vec4 v0x61e3cd8a0640_0;
    %sub;
    %store/vec4 v0x61e3cd8a0710_0, 0, 32;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x61e3cd8a0460_0;
    %load/vec4 v0x61e3cd8a0640_0;
    %and;
    %store/vec4 v0x61e3cd8a0710_0, 0, 32;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0x61e3cd8a0460_0;
    %load/vec4 v0x61e3cd8a0640_0;
    %or;
    %store/vec4 v0x61e3cd8a0710_0, 0, 32;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0x61e3cd8a0460_0;
    %load/vec4 v0x61e3cd8a0640_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.8, 8;
T_6.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.8, 8;
 ; End of false expr.
    %blend;
T_6.8;
    %store/vec4 v0x61e3cd8a0710_0, 0, 32;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x61e3cd8a2310;
T_7 ;
    %wait E_0x61e3cd887660;
    %load/vec4 v0x61e3cd8a2970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x61e3cd8a2ad0_0;
    %load/vec4 v0x61e3cd8a26c0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61e3cd8a2860, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x61e3cd87aa10;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61e3cd8a8f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61e3cd8a90a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61e3cd8a90a0_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 9 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x61e3cd87aa10;
T_9 ;
    %delay 5, 0;
    %load/vec4 v0x61e3cd8a8f70_0;
    %inv;
    %store/vec4 v0x61e3cd8a8f70_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x61e3cd87aa10;
T_10 ;
    %vpi_call 2 13 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x61e3cd87aa10 {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "tb.v";
    "mips.v";
    "alu_control.v";
    "mux_2to1.v";
    "ALU.v";
    "adder.v";
    "control.v";
    "dMem.v";
    "imem.v";
    "shift_left_jump.v";
    "pc.v";
    "regfile.v";
    "sign_extend.v";
