-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity adpcm_main is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_samples_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    input_samples_ce0 : OUT STD_LOGIC;
    input_samples_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_samples_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    input_samples_ce1 : OUT STD_LOGIC;
    input_samples_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    compressed_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    compressed_ce0 : OUT STD_LOGIC;
    compressed_we0 : OUT STD_LOGIC;
    compressed_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    compressed_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    result_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    result_ce0 : OUT STD_LOGIC;
    result_we0 : OUT STD_LOGIC;
    result_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    result_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    result_ce1 : OUT STD_LOGIC;
    result_we1 : OUT STD_LOGIC;
    result_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of adpcm_main is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "adpcm_main_adpcm_main,hls_ip_2023_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.956000,HLS_SYN_LAT=484050,HLS_SYN_TPT=none,HLS_SYN_MEM=1,HLS_SYN_DSP=0,HLS_SYN_FF=20663,HLS_SYN_LUT=17135,HLS_VERSION=2023_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv15_20 : STD_LOGIC_VECTOR (14 downto 0) := "000000000100000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv15_8 : STD_LOGIC_VECTOR (14 downto 0) := "000000000001000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal dec_detl : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    signal detl : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    signal dec_deth : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    signal deth : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    signal rlt2 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal rlt1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal plt2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal plt1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal al2 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    signal al1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal nbl : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    signal rh2 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal rh1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal ph2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ph1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ah2 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    signal ah1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal nbh : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    signal dec_rlt2 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal dec_rlt1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal dec_plt2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal dec_plt1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal dec_al2 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    signal dec_al1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal dec_nbl : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    signal dec_rh2 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal dec_rh1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal dec_ph2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal dec_ph1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal dec_ah2 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    signal dec_ah1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal dec_nbh : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    signal delay_dltx_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal delay_dltx_ce0 : STD_LOGIC;
    signal delay_dltx_we0 : STD_LOGIC;
    signal delay_dltx_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal delay_dltx_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal delay_dltx_ce1 : STD_LOGIC;
    signal delay_dltx_we1 : STD_LOGIC;
    signal delay_dltx_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal delay_dhx_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal delay_dhx_ce0 : STD_LOGIC;
    signal delay_dhx_we0 : STD_LOGIC;
    signal delay_dhx_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal delay_dhx_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal delay_dhx_ce1 : STD_LOGIC;
    signal delay_dhx_we1 : STD_LOGIC;
    signal delay_dhx_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal dec_del_dltx_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dec_del_dltx_ce0 : STD_LOGIC;
    signal dec_del_dltx_we0 : STD_LOGIC;
    signal dec_del_dltx_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal dec_del_dltx_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal dec_del_dltx_ce1 : STD_LOGIC;
    signal dec_del_dltx_we1 : STD_LOGIC;
    signal dec_del_dltx_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dec_del_dhx_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dec_del_dhx_ce0 : STD_LOGIC;
    signal dec_del_dhx_we0 : STD_LOGIC;
    signal dec_del_dhx_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal dec_del_dhx_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal dec_del_dhx_ce1 : STD_LOGIC;
    signal dec_del_dhx_we1 : STD_LOGIC;
    signal dec_del_dhx_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal delay_bpl_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal delay_bpl_ce0 : STD_LOGIC;
    signal delay_bpl_we0 : STD_LOGIC;
    signal delay_bpl_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal delay_bpl_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal delay_bpl_ce1 : STD_LOGIC;
    signal delay_bpl_we1 : STD_LOGIC;
    signal delay_bpl_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal delay_bph_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal delay_bph_ce0 : STD_LOGIC;
    signal delay_bph_we0 : STD_LOGIC;
    signal delay_bph_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal delay_bph_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal delay_bph_ce1 : STD_LOGIC;
    signal delay_bph_we1 : STD_LOGIC;
    signal delay_bph_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dec_del_bpl_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dec_del_bpl_ce0 : STD_LOGIC;
    signal dec_del_bpl_we0 : STD_LOGIC;
    signal dec_del_bpl_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dec_del_bpl_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dec_del_bpl_ce1 : STD_LOGIC;
    signal dec_del_bpl_we1 : STD_LOGIC;
    signal dec_del_bpl_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dec_del_bph_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dec_del_bph_ce0 : STD_LOGIC;
    signal dec_del_bph_we0 : STD_LOGIC;
    signal dec_del_bph_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dec_del_bph_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dec_del_bph_ce1 : STD_LOGIC;
    signal dec_del_bph_we1 : STD_LOGIC;
    signal dec_del_bph_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tqmf_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal tqmf_ce0 : STD_LOGIC;
    signal tqmf_we0 : STD_LOGIC;
    signal tqmf_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tqmf_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tqmf_ce1 : STD_LOGIC;
    signal tqmf_we1 : STD_LOGIC;
    signal tqmf_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal accumc_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal accumc_ce0 : STD_LOGIC;
    signal accumc_we0 : STD_LOGIC;
    signal accumc_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal accumc_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal accumc_ce1 : STD_LOGIC;
    signal accumc_we1 : STD_LOGIC;
    signal accumc_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal accumd_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal accumd_ce0 : STD_LOGIC;
    signal accumd_we0 : STD_LOGIC;
    signal accumd_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal accumd_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal accumd_ce1 : STD_LOGIC;
    signal accumd_we1 : STD_LOGIC;
    signal accumd_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal il : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal grp_adpcm_main_Pipeline_reset_label4_fu_148_ap_start : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_reset_label4_fu_148_ap_done : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_reset_label4_fu_148_ap_idle : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_reset_label4_fu_148_ap_ready : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_reset_label4_fu_148_delay_dltx_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_adpcm_main_Pipeline_reset_label4_fu_148_delay_dltx_ce0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_reset_label4_fu_148_delay_dltx_we0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_reset_label4_fu_148_delay_dltx_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_adpcm_main_Pipeline_reset_label4_fu_148_delay_dhx_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_adpcm_main_Pipeline_reset_label4_fu_148_delay_dhx_ce0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_reset_label4_fu_148_delay_dhx_we0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_reset_label4_fu_148_delay_dhx_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_adpcm_main_Pipeline_reset_label4_fu_148_dec_del_dltx_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_adpcm_main_Pipeline_reset_label4_fu_148_dec_del_dltx_ce0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_reset_label4_fu_148_dec_del_dltx_we0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_reset_label4_fu_148_dec_del_dltx_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_adpcm_main_Pipeline_reset_label4_fu_148_dec_del_dhx_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_adpcm_main_Pipeline_reset_label4_fu_148_dec_del_dhx_ce0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_reset_label4_fu_148_dec_del_dhx_we0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_reset_label4_fu_148_dec_del_dhx_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_adpcm_main_Pipeline_reset_label5_fu_160_ap_start : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_reset_label5_fu_160_ap_done : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_reset_label5_fu_160_ap_idle : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_reset_label5_fu_160_ap_ready : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_reset_label5_fu_160_delay_bpl_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_adpcm_main_Pipeline_reset_label5_fu_160_delay_bpl_ce0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_reset_label5_fu_160_delay_bpl_we0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_reset_label5_fu_160_delay_bpl_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_adpcm_main_Pipeline_reset_label5_fu_160_delay_bph_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_adpcm_main_Pipeline_reset_label5_fu_160_delay_bph_ce0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_reset_label5_fu_160_delay_bph_we0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_reset_label5_fu_160_delay_bph_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_adpcm_main_Pipeline_reset_label5_fu_160_dec_del_bpl_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_adpcm_main_Pipeline_reset_label5_fu_160_dec_del_bpl_ce0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_reset_label5_fu_160_dec_del_bpl_we0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_reset_label5_fu_160_dec_del_bpl_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_adpcm_main_Pipeline_reset_label5_fu_160_dec_del_bph_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_adpcm_main_Pipeline_reset_label5_fu_160_dec_del_bph_ce0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_reset_label5_fu_160_dec_del_bph_we0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_reset_label5_fu_160_dec_del_bph_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_adpcm_main_Pipeline_reset_label6_fu_172_ap_start : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_reset_label6_fu_172_ap_done : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_reset_label6_fu_172_ap_idle : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_reset_label6_fu_172_ap_ready : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_reset_label6_fu_172_tqmf_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_adpcm_main_Pipeline_reset_label6_fu_172_tqmf_ce0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_reset_label6_fu_172_tqmf_we0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_reset_label6_fu_172_tqmf_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_adpcm_main_Pipeline_reset_label7_fu_178_ap_start : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_reset_label7_fu_178_ap_done : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_reset_label7_fu_178_ap_idle : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_reset_label7_fu_178_ap_ready : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_reset_label7_fu_178_accumc_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_adpcm_main_Pipeline_reset_label7_fu_178_accumc_ce0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_reset_label7_fu_178_accumc_we0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_reset_label7_fu_178_accumc_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_adpcm_main_Pipeline_reset_label7_fu_178_accumd_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_adpcm_main_Pipeline_reset_label7_fu_178_accumd_ce0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_reset_label7_fu_178_accumd_we0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_reset_label7_fu_178_accumd_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ap_start : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ap_done : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ap_idle : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ap_ready : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_input_samples_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_input_samples_ce0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_input_samples_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_input_samples_ce1 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_compressed_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_compressed_ce0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_compressed_we0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_compressed_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_rlt1_o : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_rlt1_o_ap_vld : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_al1_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_al1_o_ap_vld : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_rlt2_o : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_rlt2_o_ap_vld : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_al2_o : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_al2_o_ap_vld : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_detl_o : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_detl_o_ap_vld : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_il : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_il_ap_vld : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_nbl_o : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_nbl_o_ap_vld : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_plt1_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_plt1_o_ap_vld : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_plt2_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_plt2_o_ap_vld : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_rh1_o : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_rh1_o_ap_vld : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ah1_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ah1_o_ap_vld : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_rh2_o : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_rh2_o_ap_vld : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ah2_o : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ah2_o_ap_vld : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_deth_o : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_deth_o_ap_vld : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_nbh_o : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_nbh_o_ap_vld : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ph1_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ph1_o_ap_vld : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ph2_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ph2_o_ap_vld : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_tqmf_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_tqmf_ce0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_tqmf_we0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_tqmf_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_tqmf_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_tqmf_ce1 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_tqmf_we1 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_tqmf_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bpl_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bpl_ce0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bpl_we0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bpl_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bpl_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bpl_ce1 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bpl_we1 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bpl_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dltx_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dltx_ce0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dltx_we0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dltx_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dltx_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dltx_ce1 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dltx_we1 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dltx_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bph_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bph_ce0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bph_we0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bph_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bph_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bph_ce1 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bph_we1 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bph_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dhx_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dhx_ce0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dhx_we0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dhx_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dhx_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dhx_ce1 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dhx_we1 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dhx_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_ap_start : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_ap_done : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_ap_idle : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_ap_ready : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_compressed_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_compressed_ce0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_result_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_result_ce0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_result_we0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_result_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_result_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_result_ce1 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_result_we1 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_result_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_rlt1_o : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_rlt1_o_ap_vld : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_al1_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_al1_o_ap_vld : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_rlt2_o : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_rlt2_o_ap_vld : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_al2_o : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_al2_o_ap_vld : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_detl_o : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_detl_o_ap_vld : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_nbl_o : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_nbl_o_ap_vld : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_plt1_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_plt1_o_ap_vld : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_plt2_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_plt2_o_ap_vld : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_rh1_o : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_rh1_o_ap_vld : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_ah1_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_ah1_o_ap_vld : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_rh2_o : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_rh2_o_ap_vld : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_ah2_o : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_ah2_o_ap_vld : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_deth_o : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_deth_o_ap_vld : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_nbh_o : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_nbh_o_ap_vld : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_ph1_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_ph1_o_ap_vld : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_ph2_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_ph2_o_ap_vld : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bpl_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bpl_ce0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bpl_we0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bpl_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bpl_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bpl_ce1 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bpl_we1 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bpl_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dltx_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dltx_ce0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dltx_we0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dltx_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dltx_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dltx_ce1 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dltx_we1 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dltx_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bph_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bph_ce0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bph_we0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bph_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bph_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bph_ce1 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bph_we1 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bph_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dhx_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dhx_ce0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dhx_we0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dhx_d0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dhx_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dhx_ce1 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dhx_we1 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dhx_d1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumc_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumc_ce0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumc_we0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumc_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumc_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumc_ce1 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumc_we1 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumc_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumd_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumd_ce0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumd_we0 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumd_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumd_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumd_ce1 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumd_we1 : STD_LOGIC;
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumd_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_adpcm_main_Pipeline_reset_label4_fu_148_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_adpcm_main_Pipeline_reset_label5_fu_160_ap_start_reg : STD_LOGIC := '0';
    signal grp_adpcm_main_Pipeline_reset_label6_fu_172_ap_start_reg : STD_LOGIC := '0';
    signal grp_adpcm_main_Pipeline_reset_label7_fu_178_ap_start_reg : STD_LOGIC := '0';
    signal grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component adpcm_main_adpcm_main_Pipeline_reset_label4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        delay_dltx_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        delay_dltx_ce0 : OUT STD_LOGIC;
        delay_dltx_we0 : OUT STD_LOGIC;
        delay_dltx_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        delay_dhx_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        delay_dhx_ce0 : OUT STD_LOGIC;
        delay_dhx_we0 : OUT STD_LOGIC;
        delay_dhx_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        dec_del_dltx_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        dec_del_dltx_ce0 : OUT STD_LOGIC;
        dec_del_dltx_we0 : OUT STD_LOGIC;
        dec_del_dltx_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        dec_del_dhx_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        dec_del_dhx_ce0 : OUT STD_LOGIC;
        dec_del_dhx_we0 : OUT STD_LOGIC;
        dec_del_dhx_d0 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component adpcm_main_adpcm_main_Pipeline_reset_label5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        delay_bpl_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        delay_bpl_ce0 : OUT STD_LOGIC;
        delay_bpl_we0 : OUT STD_LOGIC;
        delay_bpl_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        delay_bph_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        delay_bph_ce0 : OUT STD_LOGIC;
        delay_bph_we0 : OUT STD_LOGIC;
        delay_bph_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        dec_del_bpl_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        dec_del_bpl_ce0 : OUT STD_LOGIC;
        dec_del_bpl_we0 : OUT STD_LOGIC;
        dec_del_bpl_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        dec_del_bph_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        dec_del_bph_ce0 : OUT STD_LOGIC;
        dec_del_bph_we0 : OUT STD_LOGIC;
        dec_del_bph_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component adpcm_main_adpcm_main_Pipeline_reset_label6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        tqmf_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        tqmf_ce0 : OUT STD_LOGIC;
        tqmf_we0 : OUT STD_LOGIC;
        tqmf_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component adpcm_main_adpcm_main_Pipeline_reset_label7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        accumc_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        accumc_ce0 : OUT STD_LOGIC;
        accumc_we0 : OUT STD_LOGIC;
        accumc_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        accumd_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        accumd_ce0 : OUT STD_LOGIC;
        accumd_we0 : OUT STD_LOGIC;
        accumd_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component adpcm_main_adpcm_main_Pipeline_adpcm_main_label12 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_samples_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        input_samples_ce0 : OUT STD_LOGIC;
        input_samples_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_samples_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        input_samples_ce1 : OUT STD_LOGIC;
        input_samples_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        compressed_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        compressed_ce0 : OUT STD_LOGIC;
        compressed_we0 : OUT STD_LOGIC;
        compressed_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        rlt1_i : IN STD_LOGIC_VECTOR (30 downto 0);
        rlt1_o : OUT STD_LOGIC_VECTOR (30 downto 0);
        rlt1_o_ap_vld : OUT STD_LOGIC;
        al1_i : IN STD_LOGIC_VECTOR (15 downto 0);
        al1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        al1_o_ap_vld : OUT STD_LOGIC;
        rlt2_i : IN STD_LOGIC_VECTOR (30 downto 0);
        rlt2_o : OUT STD_LOGIC_VECTOR (30 downto 0);
        rlt2_o_ap_vld : OUT STD_LOGIC;
        al2_i : IN STD_LOGIC_VECTOR (14 downto 0);
        al2_o : OUT STD_LOGIC_VECTOR (14 downto 0);
        al2_o_ap_vld : OUT STD_LOGIC;
        detl_i : IN STD_LOGIC_VECTOR (14 downto 0);
        detl_o : OUT STD_LOGIC_VECTOR (14 downto 0);
        detl_o_ap_vld : OUT STD_LOGIC;
        il : OUT STD_LOGIC_VECTOR (5 downto 0);
        il_ap_vld : OUT STD_LOGIC;
        nbl_i : IN STD_LOGIC_VECTOR (14 downto 0);
        nbl_o : OUT STD_LOGIC_VECTOR (14 downto 0);
        nbl_o_ap_vld : OUT STD_LOGIC;
        plt1_i : IN STD_LOGIC_VECTOR (31 downto 0);
        plt1_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        plt1_o_ap_vld : OUT STD_LOGIC;
        plt2_i : IN STD_LOGIC_VECTOR (31 downto 0);
        plt2_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        plt2_o_ap_vld : OUT STD_LOGIC;
        rh1_i : IN STD_LOGIC_VECTOR (30 downto 0);
        rh1_o : OUT STD_LOGIC_VECTOR (30 downto 0);
        rh1_o_ap_vld : OUT STD_LOGIC;
        ah1_i : IN STD_LOGIC_VECTOR (15 downto 0);
        ah1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        ah1_o_ap_vld : OUT STD_LOGIC;
        rh2_i : IN STD_LOGIC_VECTOR (30 downto 0);
        rh2_o : OUT STD_LOGIC_VECTOR (30 downto 0);
        rh2_o_ap_vld : OUT STD_LOGIC;
        ah2_i : IN STD_LOGIC_VECTOR (14 downto 0);
        ah2_o : OUT STD_LOGIC_VECTOR (14 downto 0);
        ah2_o_ap_vld : OUT STD_LOGIC;
        deth_i : IN STD_LOGIC_VECTOR (14 downto 0);
        deth_o : OUT STD_LOGIC_VECTOR (14 downto 0);
        deth_o_ap_vld : OUT STD_LOGIC;
        nbh_i : IN STD_LOGIC_VECTOR (14 downto 0);
        nbh_o : OUT STD_LOGIC_VECTOR (14 downto 0);
        nbh_o_ap_vld : OUT STD_LOGIC;
        ph1_i : IN STD_LOGIC_VECTOR (31 downto 0);
        ph1_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        ph1_o_ap_vld : OUT STD_LOGIC;
        ph2_i : IN STD_LOGIC_VECTOR (31 downto 0);
        ph2_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        ph2_o_ap_vld : OUT STD_LOGIC;
        tqmf_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        tqmf_ce0 : OUT STD_LOGIC;
        tqmf_we0 : OUT STD_LOGIC;
        tqmf_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tqmf_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        tqmf_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        tqmf_ce1 : OUT STD_LOGIC;
        tqmf_we1 : OUT STD_LOGIC;
        tqmf_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tqmf_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        delay_bpl_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        delay_bpl_ce0 : OUT STD_LOGIC;
        delay_bpl_we0 : OUT STD_LOGIC;
        delay_bpl_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        delay_bpl_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        delay_bpl_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        delay_bpl_ce1 : OUT STD_LOGIC;
        delay_bpl_we1 : OUT STD_LOGIC;
        delay_bpl_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        delay_bpl_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        delay_dltx_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        delay_dltx_ce0 : OUT STD_LOGIC;
        delay_dltx_we0 : OUT STD_LOGIC;
        delay_dltx_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        delay_dltx_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        delay_dltx_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        delay_dltx_ce1 : OUT STD_LOGIC;
        delay_dltx_we1 : OUT STD_LOGIC;
        delay_dltx_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        delay_dltx_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        delay_bph_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        delay_bph_ce0 : OUT STD_LOGIC;
        delay_bph_we0 : OUT STD_LOGIC;
        delay_bph_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        delay_bph_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        delay_bph_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        delay_bph_ce1 : OUT STD_LOGIC;
        delay_bph_we1 : OUT STD_LOGIC;
        delay_bph_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        delay_bph_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        delay_dhx_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        delay_dhx_ce0 : OUT STD_LOGIC;
        delay_dhx_we0 : OUT STD_LOGIC;
        delay_dhx_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        delay_dhx_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        delay_dhx_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        delay_dhx_ce1 : OUT STD_LOGIC;
        delay_dhx_we1 : OUT STD_LOGIC;
        delay_dhx_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        delay_dhx_q1 : IN STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component adpcm_main_adpcm_main_Pipeline_adpcm_main_label13 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        compressed_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        compressed_ce0 : OUT STD_LOGIC;
        compressed_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        result_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        result_ce0 : OUT STD_LOGIC;
        result_we0 : OUT STD_LOGIC;
        result_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        result_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        result_ce1 : OUT STD_LOGIC;
        result_we1 : OUT STD_LOGIC;
        result_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        dec_rlt1_i : IN STD_LOGIC_VECTOR (30 downto 0);
        dec_rlt1_o : OUT STD_LOGIC_VECTOR (30 downto 0);
        dec_rlt1_o_ap_vld : OUT STD_LOGIC;
        dec_al1_i : IN STD_LOGIC_VECTOR (15 downto 0);
        dec_al1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        dec_al1_o_ap_vld : OUT STD_LOGIC;
        dec_rlt2_i : IN STD_LOGIC_VECTOR (30 downto 0);
        dec_rlt2_o : OUT STD_LOGIC_VECTOR (30 downto 0);
        dec_rlt2_o_ap_vld : OUT STD_LOGIC;
        dec_al2_i : IN STD_LOGIC_VECTOR (14 downto 0);
        dec_al2_o : OUT STD_LOGIC_VECTOR (14 downto 0);
        dec_al2_o_ap_vld : OUT STD_LOGIC;
        dec_detl_i : IN STD_LOGIC_VECTOR (14 downto 0);
        dec_detl_o : OUT STD_LOGIC_VECTOR (14 downto 0);
        dec_detl_o_ap_vld : OUT STD_LOGIC;
        il : IN STD_LOGIC_VECTOR (5 downto 0);
        dec_nbl_i : IN STD_LOGIC_VECTOR (14 downto 0);
        dec_nbl_o : OUT STD_LOGIC_VECTOR (14 downto 0);
        dec_nbl_o_ap_vld : OUT STD_LOGIC;
        dec_plt1_i : IN STD_LOGIC_VECTOR (31 downto 0);
        dec_plt1_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        dec_plt1_o_ap_vld : OUT STD_LOGIC;
        dec_plt2_i : IN STD_LOGIC_VECTOR (31 downto 0);
        dec_plt2_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        dec_plt2_o_ap_vld : OUT STD_LOGIC;
        dec_rh1_i : IN STD_LOGIC_VECTOR (30 downto 0);
        dec_rh1_o : OUT STD_LOGIC_VECTOR (30 downto 0);
        dec_rh1_o_ap_vld : OUT STD_LOGIC;
        dec_ah1_i : IN STD_LOGIC_VECTOR (15 downto 0);
        dec_ah1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        dec_ah1_o_ap_vld : OUT STD_LOGIC;
        dec_rh2_i : IN STD_LOGIC_VECTOR (30 downto 0);
        dec_rh2_o : OUT STD_LOGIC_VECTOR (30 downto 0);
        dec_rh2_o_ap_vld : OUT STD_LOGIC;
        dec_ah2_i : IN STD_LOGIC_VECTOR (14 downto 0);
        dec_ah2_o : OUT STD_LOGIC_VECTOR (14 downto 0);
        dec_ah2_o_ap_vld : OUT STD_LOGIC;
        dec_deth_i : IN STD_LOGIC_VECTOR (14 downto 0);
        dec_deth_o : OUT STD_LOGIC_VECTOR (14 downto 0);
        dec_deth_o_ap_vld : OUT STD_LOGIC;
        dec_nbh_i : IN STD_LOGIC_VECTOR (14 downto 0);
        dec_nbh_o : OUT STD_LOGIC_VECTOR (14 downto 0);
        dec_nbh_o_ap_vld : OUT STD_LOGIC;
        dec_ph1_i : IN STD_LOGIC_VECTOR (31 downto 0);
        dec_ph1_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        dec_ph1_o_ap_vld : OUT STD_LOGIC;
        dec_ph2_i : IN STD_LOGIC_VECTOR (31 downto 0);
        dec_ph2_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        dec_ph2_o_ap_vld : OUT STD_LOGIC;
        dec_del_bpl_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        dec_del_bpl_ce0 : OUT STD_LOGIC;
        dec_del_bpl_we0 : OUT STD_LOGIC;
        dec_del_bpl_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        dec_del_bpl_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        dec_del_bpl_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        dec_del_bpl_ce1 : OUT STD_LOGIC;
        dec_del_bpl_we1 : OUT STD_LOGIC;
        dec_del_bpl_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        dec_del_bpl_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dec_del_dltx_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        dec_del_dltx_ce0 : OUT STD_LOGIC;
        dec_del_dltx_we0 : OUT STD_LOGIC;
        dec_del_dltx_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        dec_del_dltx_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        dec_del_dltx_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        dec_del_dltx_ce1 : OUT STD_LOGIC;
        dec_del_dltx_we1 : OUT STD_LOGIC;
        dec_del_dltx_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        dec_del_dltx_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dec_del_bph_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        dec_del_bph_ce0 : OUT STD_LOGIC;
        dec_del_bph_we0 : OUT STD_LOGIC;
        dec_del_bph_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        dec_del_bph_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        dec_del_bph_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        dec_del_bph_ce1 : OUT STD_LOGIC;
        dec_del_bph_we1 : OUT STD_LOGIC;
        dec_del_bph_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        dec_del_bph_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dec_del_dhx_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        dec_del_dhx_ce0 : OUT STD_LOGIC;
        dec_del_dhx_we0 : OUT STD_LOGIC;
        dec_del_dhx_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        dec_del_dhx_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
        dec_del_dhx_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        dec_del_dhx_ce1 : OUT STD_LOGIC;
        dec_del_dhx_we1 : OUT STD_LOGIC;
        dec_del_dhx_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        dec_del_dhx_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
        accumc_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        accumc_ce0 : OUT STD_LOGIC;
        accumc_we0 : OUT STD_LOGIC;
        accumc_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        accumc_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        accumc_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        accumc_ce1 : OUT STD_LOGIC;
        accumc_we1 : OUT STD_LOGIC;
        accumc_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        accumc_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        accumd_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        accumd_ce0 : OUT STD_LOGIC;
        accumd_we0 : OUT STD_LOGIC;
        accumd_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        accumd_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        accumd_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        accumd_ce1 : OUT STD_LOGIC;
        accumd_we1 : OUT STD_LOGIC;
        accumd_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        accumd_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component adpcm_main_delay_dltx_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component adpcm_main_delay_dhx_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (13 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (13 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component adpcm_main_delay_bpl_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component adpcm_main_tqmf_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component adpcm_main_accumc_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    delay_dltx_U : component adpcm_main_delay_dltx_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => delay_dltx_address0,
        ce0 => delay_dltx_ce0,
        we0 => delay_dltx_we0,
        d0 => delay_dltx_d0,
        q0 => delay_dltx_q0,
        address1 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dltx_address1,
        ce1 => delay_dltx_ce1,
        we1 => delay_dltx_we1,
        d1 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dltx_d1,
        q1 => delay_dltx_q1);

    delay_dhx_U : component adpcm_main_delay_dhx_RAM_AUTO_1R1W
    generic map (
        DataWidth => 14,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => delay_dhx_address0,
        ce0 => delay_dhx_ce0,
        we0 => delay_dhx_we0,
        d0 => delay_dhx_d0,
        q0 => delay_dhx_q0,
        address1 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dhx_address1,
        ce1 => delay_dhx_ce1,
        we1 => delay_dhx_we1,
        d1 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dhx_d1,
        q1 => delay_dhx_q1);

    dec_del_dltx_U : component adpcm_main_delay_dltx_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dec_del_dltx_address0,
        ce0 => dec_del_dltx_ce0,
        we0 => dec_del_dltx_we0,
        d0 => dec_del_dltx_d0,
        q0 => dec_del_dltx_q0,
        address1 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dltx_address1,
        ce1 => dec_del_dltx_ce1,
        we1 => dec_del_dltx_we1,
        d1 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dltx_d1,
        q1 => dec_del_dltx_q1);

    dec_del_dhx_U : component adpcm_main_delay_dhx_RAM_AUTO_1R1W
    generic map (
        DataWidth => 14,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dec_del_dhx_address0,
        ce0 => dec_del_dhx_ce0,
        we0 => dec_del_dhx_we0,
        d0 => dec_del_dhx_d0,
        q0 => dec_del_dhx_q0,
        address1 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dhx_address1,
        ce1 => dec_del_dhx_ce1,
        we1 => dec_del_dhx_we1,
        d1 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dhx_d1,
        q1 => dec_del_dhx_q1);

    delay_bpl_U : component adpcm_main_delay_bpl_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => delay_bpl_address0,
        ce0 => delay_bpl_ce0,
        we0 => delay_bpl_we0,
        d0 => delay_bpl_d0,
        q0 => delay_bpl_q0,
        address1 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bpl_address1,
        ce1 => delay_bpl_ce1,
        we1 => delay_bpl_we1,
        d1 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bpl_d1,
        q1 => delay_bpl_q1);

    delay_bph_U : component adpcm_main_delay_bpl_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => delay_bph_address0,
        ce0 => delay_bph_ce0,
        we0 => delay_bph_we0,
        d0 => delay_bph_d0,
        q0 => delay_bph_q0,
        address1 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bph_address1,
        ce1 => delay_bph_ce1,
        we1 => delay_bph_we1,
        d1 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bph_d1,
        q1 => delay_bph_q1);

    dec_del_bpl_U : component adpcm_main_delay_bpl_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dec_del_bpl_address0,
        ce0 => dec_del_bpl_ce0,
        we0 => dec_del_bpl_we0,
        d0 => dec_del_bpl_d0,
        q0 => dec_del_bpl_q0,
        address1 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bpl_address1,
        ce1 => dec_del_bpl_ce1,
        we1 => dec_del_bpl_we1,
        d1 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bpl_d1,
        q1 => dec_del_bpl_q1);

    dec_del_bph_U : component adpcm_main_delay_bpl_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dec_del_bph_address0,
        ce0 => dec_del_bph_ce0,
        we0 => dec_del_bph_we0,
        d0 => dec_del_bph_d0,
        q0 => dec_del_bph_q0,
        address1 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bph_address1,
        ce1 => dec_del_bph_ce1,
        we1 => dec_del_bph_we1,
        d1 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bph_d1,
        q1 => dec_del_bph_q1);

    tqmf_U : component adpcm_main_tqmf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tqmf_address0,
        ce0 => tqmf_ce0,
        we0 => tqmf_we0,
        d0 => tqmf_d0,
        q0 => tqmf_q0,
        address1 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_tqmf_address1,
        ce1 => tqmf_ce1,
        we1 => tqmf_we1,
        d1 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_tqmf_d1,
        q1 => tqmf_q1);

    accumc_U : component adpcm_main_accumc_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 11,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accumc_address0,
        ce0 => accumc_ce0,
        we0 => accumc_we0,
        d0 => accumc_d0,
        q0 => accumc_q0,
        address1 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumc_address1,
        ce1 => accumc_ce1,
        we1 => accumc_we1,
        d1 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumc_d1,
        q1 => accumc_q1);

    accumd_U : component adpcm_main_accumc_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 11,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => accumd_address0,
        ce0 => accumd_ce0,
        we0 => accumd_we0,
        d0 => accumd_d0,
        q0 => accumd_q0,
        address1 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumd_address1,
        ce1 => accumd_ce1,
        we1 => accumd_we1,
        d1 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumd_d1,
        q1 => accumd_q1);

    grp_adpcm_main_Pipeline_reset_label4_fu_148 : component adpcm_main_adpcm_main_Pipeline_reset_label4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_adpcm_main_Pipeline_reset_label4_fu_148_ap_start,
        ap_done => grp_adpcm_main_Pipeline_reset_label4_fu_148_ap_done,
        ap_idle => grp_adpcm_main_Pipeline_reset_label4_fu_148_ap_idle,
        ap_ready => grp_adpcm_main_Pipeline_reset_label4_fu_148_ap_ready,
        delay_dltx_address0 => grp_adpcm_main_Pipeline_reset_label4_fu_148_delay_dltx_address0,
        delay_dltx_ce0 => grp_adpcm_main_Pipeline_reset_label4_fu_148_delay_dltx_ce0,
        delay_dltx_we0 => grp_adpcm_main_Pipeline_reset_label4_fu_148_delay_dltx_we0,
        delay_dltx_d0 => grp_adpcm_main_Pipeline_reset_label4_fu_148_delay_dltx_d0,
        delay_dhx_address0 => grp_adpcm_main_Pipeline_reset_label4_fu_148_delay_dhx_address0,
        delay_dhx_ce0 => grp_adpcm_main_Pipeline_reset_label4_fu_148_delay_dhx_ce0,
        delay_dhx_we0 => grp_adpcm_main_Pipeline_reset_label4_fu_148_delay_dhx_we0,
        delay_dhx_d0 => grp_adpcm_main_Pipeline_reset_label4_fu_148_delay_dhx_d0,
        dec_del_dltx_address0 => grp_adpcm_main_Pipeline_reset_label4_fu_148_dec_del_dltx_address0,
        dec_del_dltx_ce0 => grp_adpcm_main_Pipeline_reset_label4_fu_148_dec_del_dltx_ce0,
        dec_del_dltx_we0 => grp_adpcm_main_Pipeline_reset_label4_fu_148_dec_del_dltx_we0,
        dec_del_dltx_d0 => grp_adpcm_main_Pipeline_reset_label4_fu_148_dec_del_dltx_d0,
        dec_del_dhx_address0 => grp_adpcm_main_Pipeline_reset_label4_fu_148_dec_del_dhx_address0,
        dec_del_dhx_ce0 => grp_adpcm_main_Pipeline_reset_label4_fu_148_dec_del_dhx_ce0,
        dec_del_dhx_we0 => grp_adpcm_main_Pipeline_reset_label4_fu_148_dec_del_dhx_we0,
        dec_del_dhx_d0 => grp_adpcm_main_Pipeline_reset_label4_fu_148_dec_del_dhx_d0);

    grp_adpcm_main_Pipeline_reset_label5_fu_160 : component adpcm_main_adpcm_main_Pipeline_reset_label5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_adpcm_main_Pipeline_reset_label5_fu_160_ap_start,
        ap_done => grp_adpcm_main_Pipeline_reset_label5_fu_160_ap_done,
        ap_idle => grp_adpcm_main_Pipeline_reset_label5_fu_160_ap_idle,
        ap_ready => grp_adpcm_main_Pipeline_reset_label5_fu_160_ap_ready,
        delay_bpl_address0 => grp_adpcm_main_Pipeline_reset_label5_fu_160_delay_bpl_address0,
        delay_bpl_ce0 => grp_adpcm_main_Pipeline_reset_label5_fu_160_delay_bpl_ce0,
        delay_bpl_we0 => grp_adpcm_main_Pipeline_reset_label5_fu_160_delay_bpl_we0,
        delay_bpl_d0 => grp_adpcm_main_Pipeline_reset_label5_fu_160_delay_bpl_d0,
        delay_bph_address0 => grp_adpcm_main_Pipeline_reset_label5_fu_160_delay_bph_address0,
        delay_bph_ce0 => grp_adpcm_main_Pipeline_reset_label5_fu_160_delay_bph_ce0,
        delay_bph_we0 => grp_adpcm_main_Pipeline_reset_label5_fu_160_delay_bph_we0,
        delay_bph_d0 => grp_adpcm_main_Pipeline_reset_label5_fu_160_delay_bph_d0,
        dec_del_bpl_address0 => grp_adpcm_main_Pipeline_reset_label5_fu_160_dec_del_bpl_address0,
        dec_del_bpl_ce0 => grp_adpcm_main_Pipeline_reset_label5_fu_160_dec_del_bpl_ce0,
        dec_del_bpl_we0 => grp_adpcm_main_Pipeline_reset_label5_fu_160_dec_del_bpl_we0,
        dec_del_bpl_d0 => grp_adpcm_main_Pipeline_reset_label5_fu_160_dec_del_bpl_d0,
        dec_del_bph_address0 => grp_adpcm_main_Pipeline_reset_label5_fu_160_dec_del_bph_address0,
        dec_del_bph_ce0 => grp_adpcm_main_Pipeline_reset_label5_fu_160_dec_del_bph_ce0,
        dec_del_bph_we0 => grp_adpcm_main_Pipeline_reset_label5_fu_160_dec_del_bph_we0,
        dec_del_bph_d0 => grp_adpcm_main_Pipeline_reset_label5_fu_160_dec_del_bph_d0);

    grp_adpcm_main_Pipeline_reset_label6_fu_172 : component adpcm_main_adpcm_main_Pipeline_reset_label6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_adpcm_main_Pipeline_reset_label6_fu_172_ap_start,
        ap_done => grp_adpcm_main_Pipeline_reset_label6_fu_172_ap_done,
        ap_idle => grp_adpcm_main_Pipeline_reset_label6_fu_172_ap_idle,
        ap_ready => grp_adpcm_main_Pipeline_reset_label6_fu_172_ap_ready,
        tqmf_address0 => grp_adpcm_main_Pipeline_reset_label6_fu_172_tqmf_address0,
        tqmf_ce0 => grp_adpcm_main_Pipeline_reset_label6_fu_172_tqmf_ce0,
        tqmf_we0 => grp_adpcm_main_Pipeline_reset_label6_fu_172_tqmf_we0,
        tqmf_d0 => grp_adpcm_main_Pipeline_reset_label6_fu_172_tqmf_d0);

    grp_adpcm_main_Pipeline_reset_label7_fu_178 : component adpcm_main_adpcm_main_Pipeline_reset_label7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_adpcm_main_Pipeline_reset_label7_fu_178_ap_start,
        ap_done => grp_adpcm_main_Pipeline_reset_label7_fu_178_ap_done,
        ap_idle => grp_adpcm_main_Pipeline_reset_label7_fu_178_ap_idle,
        ap_ready => grp_adpcm_main_Pipeline_reset_label7_fu_178_ap_ready,
        accumc_address0 => grp_adpcm_main_Pipeline_reset_label7_fu_178_accumc_address0,
        accumc_ce0 => grp_adpcm_main_Pipeline_reset_label7_fu_178_accumc_ce0,
        accumc_we0 => grp_adpcm_main_Pipeline_reset_label7_fu_178_accumc_we0,
        accumc_d0 => grp_adpcm_main_Pipeline_reset_label7_fu_178_accumc_d0,
        accumd_address0 => grp_adpcm_main_Pipeline_reset_label7_fu_178_accumd_address0,
        accumd_ce0 => grp_adpcm_main_Pipeline_reset_label7_fu_178_accumd_ce0,
        accumd_we0 => grp_adpcm_main_Pipeline_reset_label7_fu_178_accumd_we0,
        accumd_d0 => grp_adpcm_main_Pipeline_reset_label7_fu_178_accumd_d0);

    grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186 : component adpcm_main_adpcm_main_Pipeline_adpcm_main_label12
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ap_start,
        ap_done => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ap_done,
        ap_idle => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ap_idle,
        ap_ready => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ap_ready,
        input_samples_address0 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_input_samples_address0,
        input_samples_ce0 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_input_samples_ce0,
        input_samples_q0 => input_samples_q0,
        input_samples_address1 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_input_samples_address1,
        input_samples_ce1 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_input_samples_ce1,
        input_samples_q1 => input_samples_q1,
        compressed_address0 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_compressed_address0,
        compressed_ce0 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_compressed_ce0,
        compressed_we0 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_compressed_we0,
        compressed_d0 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_compressed_d0,
        rlt1_i => rlt1,
        rlt1_o => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_rlt1_o,
        rlt1_o_ap_vld => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_rlt1_o_ap_vld,
        al1_i => al1,
        al1_o => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_al1_o,
        al1_o_ap_vld => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_al1_o_ap_vld,
        rlt2_i => rlt2,
        rlt2_o => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_rlt2_o,
        rlt2_o_ap_vld => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_rlt2_o_ap_vld,
        al2_i => al2,
        al2_o => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_al2_o,
        al2_o_ap_vld => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_al2_o_ap_vld,
        detl_i => detl,
        detl_o => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_detl_o,
        detl_o_ap_vld => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_detl_o_ap_vld,
        il => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_il,
        il_ap_vld => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_il_ap_vld,
        nbl_i => nbl,
        nbl_o => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_nbl_o,
        nbl_o_ap_vld => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_nbl_o_ap_vld,
        plt1_i => plt1,
        plt1_o => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_plt1_o,
        plt1_o_ap_vld => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_plt1_o_ap_vld,
        plt2_i => plt2,
        plt2_o => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_plt2_o,
        plt2_o_ap_vld => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_plt2_o_ap_vld,
        rh1_i => rh1,
        rh1_o => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_rh1_o,
        rh1_o_ap_vld => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_rh1_o_ap_vld,
        ah1_i => ah1,
        ah1_o => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ah1_o,
        ah1_o_ap_vld => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ah1_o_ap_vld,
        rh2_i => rh2,
        rh2_o => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_rh2_o,
        rh2_o_ap_vld => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_rh2_o_ap_vld,
        ah2_i => ah2,
        ah2_o => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ah2_o,
        ah2_o_ap_vld => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ah2_o_ap_vld,
        deth_i => deth,
        deth_o => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_deth_o,
        deth_o_ap_vld => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_deth_o_ap_vld,
        nbh_i => nbh,
        nbh_o => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_nbh_o,
        nbh_o_ap_vld => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_nbh_o_ap_vld,
        ph1_i => ph1,
        ph1_o => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ph1_o,
        ph1_o_ap_vld => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ph1_o_ap_vld,
        ph2_i => ph2,
        ph2_o => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ph2_o,
        ph2_o_ap_vld => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ph2_o_ap_vld,
        tqmf_address0 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_tqmf_address0,
        tqmf_ce0 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_tqmf_ce0,
        tqmf_we0 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_tqmf_we0,
        tqmf_d0 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_tqmf_d0,
        tqmf_q0 => tqmf_q0,
        tqmf_address1 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_tqmf_address1,
        tqmf_ce1 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_tqmf_ce1,
        tqmf_we1 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_tqmf_we1,
        tqmf_d1 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_tqmf_d1,
        tqmf_q1 => tqmf_q1,
        delay_bpl_address0 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bpl_address0,
        delay_bpl_ce0 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bpl_ce0,
        delay_bpl_we0 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bpl_we0,
        delay_bpl_d0 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bpl_d0,
        delay_bpl_q0 => delay_bpl_q0,
        delay_bpl_address1 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bpl_address1,
        delay_bpl_ce1 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bpl_ce1,
        delay_bpl_we1 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bpl_we1,
        delay_bpl_d1 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bpl_d1,
        delay_bpl_q1 => delay_bpl_q1,
        delay_dltx_address0 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dltx_address0,
        delay_dltx_ce0 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dltx_ce0,
        delay_dltx_we0 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dltx_we0,
        delay_dltx_d0 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dltx_d0,
        delay_dltx_q0 => delay_dltx_q0,
        delay_dltx_address1 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dltx_address1,
        delay_dltx_ce1 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dltx_ce1,
        delay_dltx_we1 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dltx_we1,
        delay_dltx_d1 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dltx_d1,
        delay_dltx_q1 => delay_dltx_q1,
        delay_bph_address0 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bph_address0,
        delay_bph_ce0 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bph_ce0,
        delay_bph_we0 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bph_we0,
        delay_bph_d0 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bph_d0,
        delay_bph_q0 => delay_bph_q0,
        delay_bph_address1 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bph_address1,
        delay_bph_ce1 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bph_ce1,
        delay_bph_we1 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bph_we1,
        delay_bph_d1 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bph_d1,
        delay_bph_q1 => delay_bph_q1,
        delay_dhx_address0 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dhx_address0,
        delay_dhx_ce0 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dhx_ce0,
        delay_dhx_we0 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dhx_we0,
        delay_dhx_d0 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dhx_d0,
        delay_dhx_q0 => delay_dhx_q0,
        delay_dhx_address1 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dhx_address1,
        delay_dhx_ce1 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dhx_ce1,
        delay_dhx_we1 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dhx_we1,
        delay_dhx_d1 => grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dhx_d1,
        delay_dhx_q1 => delay_dhx_q1);

    grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248 : component adpcm_main_adpcm_main_Pipeline_adpcm_main_label13
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_ap_start,
        ap_done => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_ap_done,
        ap_idle => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_ap_idle,
        ap_ready => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_ap_ready,
        compressed_address0 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_compressed_address0,
        compressed_ce0 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_compressed_ce0,
        compressed_q0 => compressed_q0,
        result_address0 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_result_address0,
        result_ce0 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_result_ce0,
        result_we0 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_result_we0,
        result_d0 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_result_d0,
        result_address1 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_result_address1,
        result_ce1 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_result_ce1,
        result_we1 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_result_we1,
        result_d1 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_result_d1,
        dec_rlt1_i => dec_rlt1,
        dec_rlt1_o => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_rlt1_o,
        dec_rlt1_o_ap_vld => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_rlt1_o_ap_vld,
        dec_al1_i => dec_al1,
        dec_al1_o => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_al1_o,
        dec_al1_o_ap_vld => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_al1_o_ap_vld,
        dec_rlt2_i => dec_rlt2,
        dec_rlt2_o => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_rlt2_o,
        dec_rlt2_o_ap_vld => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_rlt2_o_ap_vld,
        dec_al2_i => dec_al2,
        dec_al2_o => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_al2_o,
        dec_al2_o_ap_vld => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_al2_o_ap_vld,
        dec_detl_i => dec_detl,
        dec_detl_o => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_detl_o,
        dec_detl_o_ap_vld => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_detl_o_ap_vld,
        il => il,
        dec_nbl_i => dec_nbl,
        dec_nbl_o => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_nbl_o,
        dec_nbl_o_ap_vld => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_nbl_o_ap_vld,
        dec_plt1_i => dec_plt1,
        dec_plt1_o => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_plt1_o,
        dec_plt1_o_ap_vld => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_plt1_o_ap_vld,
        dec_plt2_i => dec_plt2,
        dec_plt2_o => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_plt2_o,
        dec_plt2_o_ap_vld => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_plt2_o_ap_vld,
        dec_rh1_i => dec_rh1,
        dec_rh1_o => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_rh1_o,
        dec_rh1_o_ap_vld => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_rh1_o_ap_vld,
        dec_ah1_i => dec_ah1,
        dec_ah1_o => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_ah1_o,
        dec_ah1_o_ap_vld => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_ah1_o_ap_vld,
        dec_rh2_i => dec_rh2,
        dec_rh2_o => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_rh2_o,
        dec_rh2_o_ap_vld => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_rh2_o_ap_vld,
        dec_ah2_i => dec_ah2,
        dec_ah2_o => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_ah2_o,
        dec_ah2_o_ap_vld => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_ah2_o_ap_vld,
        dec_deth_i => dec_deth,
        dec_deth_o => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_deth_o,
        dec_deth_o_ap_vld => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_deth_o_ap_vld,
        dec_nbh_i => dec_nbh,
        dec_nbh_o => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_nbh_o,
        dec_nbh_o_ap_vld => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_nbh_o_ap_vld,
        dec_ph1_i => dec_ph1,
        dec_ph1_o => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_ph1_o,
        dec_ph1_o_ap_vld => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_ph1_o_ap_vld,
        dec_ph2_i => dec_ph2,
        dec_ph2_o => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_ph2_o,
        dec_ph2_o_ap_vld => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_ph2_o_ap_vld,
        dec_del_bpl_address0 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bpl_address0,
        dec_del_bpl_ce0 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bpl_ce0,
        dec_del_bpl_we0 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bpl_we0,
        dec_del_bpl_d0 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bpl_d0,
        dec_del_bpl_q0 => dec_del_bpl_q0,
        dec_del_bpl_address1 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bpl_address1,
        dec_del_bpl_ce1 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bpl_ce1,
        dec_del_bpl_we1 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bpl_we1,
        dec_del_bpl_d1 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bpl_d1,
        dec_del_bpl_q1 => dec_del_bpl_q1,
        dec_del_dltx_address0 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dltx_address0,
        dec_del_dltx_ce0 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dltx_ce0,
        dec_del_dltx_we0 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dltx_we0,
        dec_del_dltx_d0 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dltx_d0,
        dec_del_dltx_q0 => dec_del_dltx_q0,
        dec_del_dltx_address1 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dltx_address1,
        dec_del_dltx_ce1 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dltx_ce1,
        dec_del_dltx_we1 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dltx_we1,
        dec_del_dltx_d1 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dltx_d1,
        dec_del_dltx_q1 => dec_del_dltx_q1,
        dec_del_bph_address0 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bph_address0,
        dec_del_bph_ce0 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bph_ce0,
        dec_del_bph_we0 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bph_we0,
        dec_del_bph_d0 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bph_d0,
        dec_del_bph_q0 => dec_del_bph_q0,
        dec_del_bph_address1 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bph_address1,
        dec_del_bph_ce1 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bph_ce1,
        dec_del_bph_we1 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bph_we1,
        dec_del_bph_d1 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bph_d1,
        dec_del_bph_q1 => dec_del_bph_q1,
        dec_del_dhx_address0 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dhx_address0,
        dec_del_dhx_ce0 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dhx_ce0,
        dec_del_dhx_we0 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dhx_we0,
        dec_del_dhx_d0 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dhx_d0,
        dec_del_dhx_q0 => dec_del_dhx_q0,
        dec_del_dhx_address1 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dhx_address1,
        dec_del_dhx_ce1 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dhx_ce1,
        dec_del_dhx_we1 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dhx_we1,
        dec_del_dhx_d1 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dhx_d1,
        dec_del_dhx_q1 => dec_del_dhx_q1,
        accumc_address0 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumc_address0,
        accumc_ce0 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumc_ce0,
        accumc_we0 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumc_we0,
        accumc_d0 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumc_d0,
        accumc_q0 => accumc_q0,
        accumc_address1 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumc_address1,
        accumc_ce1 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumc_ce1,
        accumc_we1 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumc_we1,
        accumc_d1 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumc_d1,
        accumc_q1 => accumc_q1,
        accumd_address0 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumd_address0,
        accumd_ce0 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumd_ce0,
        accumd_we0 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumd_we0,
        accumd_d0 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumd_d0,
        accumd_q0 => accumd_q0,
        accumd_address1 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumd_address1,
        accumd_ce1 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumd_ce1,
        accumd_we1 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumd_we1,
        accumd_d1 => grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumd_d1,
        accumd_q1 => accumd_q1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ap_ready = ap_const_logic_1)) then 
                    grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_ap_ready = ap_const_logic_1)) then 
                    grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_adpcm_main_Pipeline_reset_label4_fu_148_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_adpcm_main_Pipeline_reset_label4_fu_148_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_adpcm_main_Pipeline_reset_label4_fu_148_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_adpcm_main_Pipeline_reset_label4_fu_148_ap_ready = ap_const_logic_1)) then 
                    grp_adpcm_main_Pipeline_reset_label4_fu_148_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_adpcm_main_Pipeline_reset_label5_fu_160_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_adpcm_main_Pipeline_reset_label5_fu_160_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_adpcm_main_Pipeline_reset_label5_fu_160_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_adpcm_main_Pipeline_reset_label5_fu_160_ap_ready = ap_const_logic_1)) then 
                    grp_adpcm_main_Pipeline_reset_label5_fu_160_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_adpcm_main_Pipeline_reset_label6_fu_172_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_adpcm_main_Pipeline_reset_label6_fu_172_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_adpcm_main_Pipeline_reset_label6_fu_172_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_adpcm_main_Pipeline_reset_label6_fu_172_ap_ready = ap_const_logic_1)) then 
                    grp_adpcm_main_Pipeline_reset_label6_fu_172_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_adpcm_main_Pipeline_reset_label7_fu_178_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_adpcm_main_Pipeline_reset_label7_fu_178_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_adpcm_main_Pipeline_reset_label7_fu_178_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_adpcm_main_Pipeline_reset_label7_fu_178_ap_ready = ap_const_logic_1)) then 
                    grp_adpcm_main_Pipeline_reset_label7_fu_178_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ah1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                ah1 <= ap_const_lv16_0;
            elsif (((grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ah1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                ah1 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ah1_o;
            end if; 
        end if;
    end process;

    ah2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                ah2 <= ap_const_lv15_0;
            elsif (((grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ah2_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                ah2 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ah2_o;
            end if; 
        end if;
    end process;

    al1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                al1 <= ap_const_lv16_0;
            elsif (((grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_al1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                al1 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_al1_o;
            end if; 
        end if;
    end process;

    al2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                al2 <= ap_const_lv15_0;
            elsif (((grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_al2_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                al2 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_al2_o;
            end if; 
        end if;
    end process;

    dec_ah1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                dec_ah1 <= ap_const_lv16_0;
            elsif (((grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_ah1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                dec_ah1 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_ah1_o;
            end if; 
        end if;
    end process;

    dec_ah2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                dec_ah2 <= ap_const_lv15_0;
            elsif (((grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_ah2_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                dec_ah2 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_ah2_o;
            end if; 
        end if;
    end process;

    dec_al1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                dec_al1 <= ap_const_lv16_0;
            elsif (((grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_al1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                dec_al1 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_al1_o;
            end if; 
        end if;
    end process;

    dec_al2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                dec_al2 <= ap_const_lv15_0;
            elsif (((grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_al2_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                dec_al2 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_al2_o;
            end if; 
        end if;
    end process;

    dec_deth_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                dec_deth <= ap_const_lv15_8;
            elsif (((grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_deth_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                dec_deth <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_deth_o;
            end if; 
        end if;
    end process;

    dec_detl_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                dec_detl <= ap_const_lv15_20;
            elsif (((grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_detl_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                dec_detl <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_detl_o;
            end if; 
        end if;
    end process;

    dec_nbh_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                dec_nbh <= ap_const_lv15_0;
            elsif (((grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_nbh_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                dec_nbh <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_nbh_o;
            end if; 
        end if;
    end process;

    dec_nbl_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                dec_nbl <= ap_const_lv15_0;
            elsif (((grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_nbl_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                dec_nbl <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_nbl_o;
            end if; 
        end if;
    end process;

    dec_ph1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                dec_ph1 <= ap_const_lv32_0;
            elsif (((grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_ph1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                dec_ph1 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_ph1_o;
            end if; 
        end if;
    end process;

    dec_ph2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                dec_ph2 <= ap_const_lv32_0;
            elsif (((grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_ph2_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                dec_ph2 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_ph2_o;
            end if; 
        end if;
    end process;

    dec_plt1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                dec_plt1 <= ap_const_lv32_0;
            elsif (((grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_plt1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                dec_plt1 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_plt1_o;
            end if; 
        end if;
    end process;

    dec_plt2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                dec_plt2 <= ap_const_lv32_0;
            elsif (((grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_plt2_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                dec_plt2 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_plt2_o;
            end if; 
        end if;
    end process;

    dec_rh1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                dec_rh1 <= ap_const_lv31_0;
            elsif (((grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_rh1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                dec_rh1 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_rh1_o;
            end if; 
        end if;
    end process;

    dec_rh2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                dec_rh2 <= ap_const_lv31_0;
            elsif (((grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_rh2_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                dec_rh2 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_rh2_o;
            end if; 
        end if;
    end process;

    dec_rlt1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                dec_rlt1 <= ap_const_lv31_0;
            elsif (((grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_rlt1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                dec_rlt1 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_rlt1_o;
            end if; 
        end if;
    end process;

    dec_rlt2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                dec_rlt2 <= ap_const_lv31_0;
            elsif (((grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_rlt2_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                dec_rlt2 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_rlt2_o;
            end if; 
        end if;
    end process;

    deth_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                deth <= ap_const_lv15_8;
            elsif (((grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_deth_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                deth <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_deth_o;
            end if; 
        end if;
    end process;

    detl_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                detl <= ap_const_lv15_20;
            elsif (((grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_detl_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                detl <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_detl_o;
            end if; 
        end if;
    end process;

    nbh_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nbh <= ap_const_lv15_0;
            elsif (((grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_nbh_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                nbh <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_nbh_o;
            end if; 
        end if;
    end process;

    nbl_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nbl <= ap_const_lv15_0;
            elsif (((grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_nbl_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                nbl <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_nbl_o;
            end if; 
        end if;
    end process;

    ph1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                ph1 <= ap_const_lv32_0;
            elsif (((grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ph1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                ph1 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ph1_o;
            end if; 
        end if;
    end process;

    ph2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                ph2 <= ap_const_lv32_0;
            elsif (((grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ph2_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                ph2 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ph2_o;
            end if; 
        end if;
    end process;

    plt1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                plt1 <= ap_const_lv32_0;
            elsif (((grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_plt1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                plt1 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_plt1_o;
            end if; 
        end if;
    end process;

    plt2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                plt2 <= ap_const_lv32_0;
            elsif (((grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_plt2_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                plt2 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_plt2_o;
            end if; 
        end if;
    end process;

    rh1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                rh1 <= ap_const_lv31_0;
            elsif (((grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_rh1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rh1 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_rh1_o;
            end if; 
        end if;
    end process;

    rh2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                rh2 <= ap_const_lv31_0;
            elsif (((grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_rh2_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rh2 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_rh2_o;
            end if; 
        end if;
    end process;

    rlt1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                rlt1 <= ap_const_lv31_0;
            elsif (((grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_rlt1_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rlt1 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_rlt1_o;
            end if; 
        end if;
    end process;

    rlt2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                rlt2 <= ap_const_lv31_0;
            elsif (((grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_rlt2_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                rlt2 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_rlt2_o;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_il_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                il <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_il;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ap_done, grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_block_state2_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;

    accumc_address0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label7_fu_178_accumc_address0, grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumc_address0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accumc_address0 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumc_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumc_address0 <= grp_adpcm_main_Pipeline_reset_label7_fu_178_accumc_address0;
        else 
            accumc_address0 <= "XXXX";
        end if; 
    end process;


    accumc_ce0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label7_fu_178_accumc_ce0, grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumc_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accumc_ce0 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumc_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumc_ce0 <= grp_adpcm_main_Pipeline_reset_label7_fu_178_accumc_ce0;
        else 
            accumc_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accumc_ce1_assign_proc : process(grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumc_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accumc_ce1 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumc_ce1;
        else 
            accumc_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accumc_d0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label7_fu_178_accumc_d0, grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumc_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accumc_d0 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumc_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumc_d0 <= grp_adpcm_main_Pipeline_reset_label7_fu_178_accumc_d0;
        else 
            accumc_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    accumc_we0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label7_fu_178_accumc_we0, grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumc_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accumc_we0 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumc_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumc_we0 <= grp_adpcm_main_Pipeline_reset_label7_fu_178_accumc_we0;
        else 
            accumc_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumc_we1_assign_proc : process(grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumc_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accumc_we1 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumc_we1;
        else 
            accumc_we1 <= ap_const_logic_0;
        end if; 
    end process;


    accumd_address0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label7_fu_178_accumd_address0, grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumd_address0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accumd_address0 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumd_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumd_address0 <= grp_adpcm_main_Pipeline_reset_label7_fu_178_accumd_address0;
        else 
            accumd_address0 <= "XXXX";
        end if; 
    end process;


    accumd_ce0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label7_fu_178_accumd_ce0, grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumd_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accumd_ce0 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumd_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumd_ce0 <= grp_adpcm_main_Pipeline_reset_label7_fu_178_accumd_ce0;
        else 
            accumd_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    accumd_ce1_assign_proc : process(grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumd_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accumd_ce1 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumd_ce1;
        else 
            accumd_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    accumd_d0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label7_fu_178_accumd_d0, grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumd_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accumd_d0 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumd_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumd_d0 <= grp_adpcm_main_Pipeline_reset_label7_fu_178_accumd_d0;
        else 
            accumd_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    accumd_we0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label7_fu_178_accumd_we0, grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumd_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accumd_we0 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumd_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            accumd_we0 <= grp_adpcm_main_Pipeline_reset_label7_fu_178_accumd_we0;
        else 
            accumd_we0 <= ap_const_logic_0;
        end if; 
    end process;


    accumd_we1_assign_proc : process(grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumd_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            accumd_we1 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_accumd_we1;
        else 
            accumd_we1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ap_done)
    begin
        if ((grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_ap_done)
    begin
        if ((grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(grp_adpcm_main_Pipeline_reset_label4_fu_148_ap_done, grp_adpcm_main_Pipeline_reset_label5_fu_160_ap_done, grp_adpcm_main_Pipeline_reset_label6_fu_172_ap_done, grp_adpcm_main_Pipeline_reset_label7_fu_178_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_adpcm_main_Pipeline_reset_label7_fu_178_ap_done = ap_const_logic_0) or (grp_adpcm_main_Pipeline_reset_label6_fu_172_ap_done = ap_const_logic_0) or (grp_adpcm_main_Pipeline_reset_label5_fu_160_ap_done = ap_const_logic_0) or (grp_adpcm_main_Pipeline_reset_label4_fu_148_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_ap_done, ap_CS_fsm_state6)
    begin
        if (((grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_ap_done, ap_CS_fsm_state6)
    begin
        if (((grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    compressed_address0_assign_proc : process(grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_compressed_address0, grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_compressed_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            compressed_address0 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_compressed_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            compressed_address0 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_compressed_address0;
        else 
            compressed_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    compressed_ce0_assign_proc : process(grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_compressed_ce0, grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_compressed_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            compressed_ce0 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_compressed_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            compressed_ce0 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_compressed_ce0;
        else 
            compressed_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    compressed_d0 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_compressed_d0;

    compressed_we0_assign_proc : process(grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_compressed_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            compressed_we0 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_compressed_we0;
        else 
            compressed_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dec_del_bph_address0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label5_fu_160_dec_del_bph_address0, grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bph_address0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dec_del_bph_address0 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bph_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dec_del_bph_address0 <= grp_adpcm_main_Pipeline_reset_label5_fu_160_dec_del_bph_address0;
        else 
            dec_del_bph_address0 <= "XXX";
        end if; 
    end process;


    dec_del_bph_ce0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label5_fu_160_dec_del_bph_ce0, grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bph_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dec_del_bph_ce0 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bph_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dec_del_bph_ce0 <= grp_adpcm_main_Pipeline_reset_label5_fu_160_dec_del_bph_ce0;
        else 
            dec_del_bph_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dec_del_bph_ce1_assign_proc : process(grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bph_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dec_del_bph_ce1 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bph_ce1;
        else 
            dec_del_bph_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dec_del_bph_d0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label5_fu_160_dec_del_bph_d0, grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bph_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dec_del_bph_d0 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bph_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dec_del_bph_d0 <= grp_adpcm_main_Pipeline_reset_label5_fu_160_dec_del_bph_d0;
        else 
            dec_del_bph_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dec_del_bph_we0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label5_fu_160_dec_del_bph_we0, grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bph_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dec_del_bph_we0 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bph_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dec_del_bph_we0 <= grp_adpcm_main_Pipeline_reset_label5_fu_160_dec_del_bph_we0;
        else 
            dec_del_bph_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dec_del_bph_we1_assign_proc : process(grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bph_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dec_del_bph_we1 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bph_we1;
        else 
            dec_del_bph_we1 <= ap_const_logic_0;
        end if; 
    end process;


    dec_del_bpl_address0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label5_fu_160_dec_del_bpl_address0, grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bpl_address0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dec_del_bpl_address0 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bpl_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dec_del_bpl_address0 <= grp_adpcm_main_Pipeline_reset_label5_fu_160_dec_del_bpl_address0;
        else 
            dec_del_bpl_address0 <= "XXX";
        end if; 
    end process;


    dec_del_bpl_ce0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label5_fu_160_dec_del_bpl_ce0, grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bpl_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dec_del_bpl_ce0 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bpl_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dec_del_bpl_ce0 <= grp_adpcm_main_Pipeline_reset_label5_fu_160_dec_del_bpl_ce0;
        else 
            dec_del_bpl_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dec_del_bpl_ce1_assign_proc : process(grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bpl_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dec_del_bpl_ce1 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bpl_ce1;
        else 
            dec_del_bpl_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dec_del_bpl_d0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label5_fu_160_dec_del_bpl_d0, grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bpl_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dec_del_bpl_d0 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bpl_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dec_del_bpl_d0 <= grp_adpcm_main_Pipeline_reset_label5_fu_160_dec_del_bpl_d0;
        else 
            dec_del_bpl_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dec_del_bpl_we0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label5_fu_160_dec_del_bpl_we0, grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bpl_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dec_del_bpl_we0 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bpl_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dec_del_bpl_we0 <= grp_adpcm_main_Pipeline_reset_label5_fu_160_dec_del_bpl_we0;
        else 
            dec_del_bpl_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dec_del_bpl_we1_assign_proc : process(grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bpl_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dec_del_bpl_we1 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_bpl_we1;
        else 
            dec_del_bpl_we1 <= ap_const_logic_0;
        end if; 
    end process;


    dec_del_dhx_address0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label4_fu_148_dec_del_dhx_address0, grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dhx_address0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dec_del_dhx_address0 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dhx_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dec_del_dhx_address0 <= grp_adpcm_main_Pipeline_reset_label4_fu_148_dec_del_dhx_address0;
        else 
            dec_del_dhx_address0 <= "XXX";
        end if; 
    end process;


    dec_del_dhx_ce0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label4_fu_148_dec_del_dhx_ce0, grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dhx_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dec_del_dhx_ce0 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dhx_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dec_del_dhx_ce0 <= grp_adpcm_main_Pipeline_reset_label4_fu_148_dec_del_dhx_ce0;
        else 
            dec_del_dhx_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dec_del_dhx_ce1_assign_proc : process(grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dhx_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dec_del_dhx_ce1 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dhx_ce1;
        else 
            dec_del_dhx_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dec_del_dhx_d0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label4_fu_148_dec_del_dhx_d0, grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dhx_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dec_del_dhx_d0 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dhx_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dec_del_dhx_d0 <= grp_adpcm_main_Pipeline_reset_label4_fu_148_dec_del_dhx_d0;
        else 
            dec_del_dhx_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    dec_del_dhx_we0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label4_fu_148_dec_del_dhx_we0, grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dhx_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dec_del_dhx_we0 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dhx_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dec_del_dhx_we0 <= grp_adpcm_main_Pipeline_reset_label4_fu_148_dec_del_dhx_we0;
        else 
            dec_del_dhx_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dec_del_dhx_we1_assign_proc : process(grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dhx_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dec_del_dhx_we1 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dhx_we1;
        else 
            dec_del_dhx_we1 <= ap_const_logic_0;
        end if; 
    end process;


    dec_del_dltx_address0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label4_fu_148_dec_del_dltx_address0, grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dltx_address0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dec_del_dltx_address0 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dltx_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dec_del_dltx_address0 <= grp_adpcm_main_Pipeline_reset_label4_fu_148_dec_del_dltx_address0;
        else 
            dec_del_dltx_address0 <= "XXX";
        end if; 
    end process;


    dec_del_dltx_ce0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label4_fu_148_dec_del_dltx_ce0, grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dltx_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dec_del_dltx_ce0 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dltx_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dec_del_dltx_ce0 <= grp_adpcm_main_Pipeline_reset_label4_fu_148_dec_del_dltx_ce0;
        else 
            dec_del_dltx_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dec_del_dltx_ce1_assign_proc : process(grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dltx_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dec_del_dltx_ce1 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dltx_ce1;
        else 
            dec_del_dltx_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dec_del_dltx_d0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label4_fu_148_dec_del_dltx_d0, grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dltx_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dec_del_dltx_d0 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dltx_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dec_del_dltx_d0 <= grp_adpcm_main_Pipeline_reset_label4_fu_148_dec_del_dltx_d0;
        else 
            dec_del_dltx_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dec_del_dltx_we0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label4_fu_148_dec_del_dltx_we0, grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dltx_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dec_del_dltx_we0 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dltx_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dec_del_dltx_we0 <= grp_adpcm_main_Pipeline_reset_label4_fu_148_dec_del_dltx_we0;
        else 
            dec_del_dltx_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dec_del_dltx_we1_assign_proc : process(grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dltx_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dec_del_dltx_we1 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_dec_del_dltx_we1;
        else 
            dec_del_dltx_we1 <= ap_const_logic_0;
        end if; 
    end process;


    delay_bph_address0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label5_fu_160_delay_bph_address0, grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bph_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            delay_bph_address0 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bph_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            delay_bph_address0 <= grp_adpcm_main_Pipeline_reset_label5_fu_160_delay_bph_address0;
        else 
            delay_bph_address0 <= "XXX";
        end if; 
    end process;


    delay_bph_ce0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label5_fu_160_delay_bph_ce0, grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bph_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            delay_bph_ce0 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bph_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            delay_bph_ce0 <= grp_adpcm_main_Pipeline_reset_label5_fu_160_delay_bph_ce0;
        else 
            delay_bph_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    delay_bph_ce1_assign_proc : process(grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bph_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            delay_bph_ce1 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bph_ce1;
        else 
            delay_bph_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    delay_bph_d0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label5_fu_160_delay_bph_d0, grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bph_d0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            delay_bph_d0 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bph_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            delay_bph_d0 <= grp_adpcm_main_Pipeline_reset_label5_fu_160_delay_bph_d0;
        else 
            delay_bph_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    delay_bph_we0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label5_fu_160_delay_bph_we0, grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bph_we0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            delay_bph_we0 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bph_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            delay_bph_we0 <= grp_adpcm_main_Pipeline_reset_label5_fu_160_delay_bph_we0;
        else 
            delay_bph_we0 <= ap_const_logic_0;
        end if; 
    end process;


    delay_bph_we1_assign_proc : process(grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bph_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            delay_bph_we1 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bph_we1;
        else 
            delay_bph_we1 <= ap_const_logic_0;
        end if; 
    end process;


    delay_bpl_address0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label5_fu_160_delay_bpl_address0, grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bpl_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            delay_bpl_address0 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bpl_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            delay_bpl_address0 <= grp_adpcm_main_Pipeline_reset_label5_fu_160_delay_bpl_address0;
        else 
            delay_bpl_address0 <= "XXX";
        end if; 
    end process;


    delay_bpl_ce0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label5_fu_160_delay_bpl_ce0, grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bpl_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            delay_bpl_ce0 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bpl_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            delay_bpl_ce0 <= grp_adpcm_main_Pipeline_reset_label5_fu_160_delay_bpl_ce0;
        else 
            delay_bpl_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    delay_bpl_ce1_assign_proc : process(grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bpl_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            delay_bpl_ce1 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bpl_ce1;
        else 
            delay_bpl_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    delay_bpl_d0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label5_fu_160_delay_bpl_d0, grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bpl_d0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            delay_bpl_d0 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bpl_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            delay_bpl_d0 <= grp_adpcm_main_Pipeline_reset_label5_fu_160_delay_bpl_d0;
        else 
            delay_bpl_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    delay_bpl_we0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label5_fu_160_delay_bpl_we0, grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bpl_we0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            delay_bpl_we0 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bpl_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            delay_bpl_we0 <= grp_adpcm_main_Pipeline_reset_label5_fu_160_delay_bpl_we0;
        else 
            delay_bpl_we0 <= ap_const_logic_0;
        end if; 
    end process;


    delay_bpl_we1_assign_proc : process(grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bpl_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            delay_bpl_we1 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_bpl_we1;
        else 
            delay_bpl_we1 <= ap_const_logic_0;
        end if; 
    end process;


    delay_dhx_address0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label4_fu_148_delay_dhx_address0, grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dhx_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            delay_dhx_address0 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dhx_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            delay_dhx_address0 <= grp_adpcm_main_Pipeline_reset_label4_fu_148_delay_dhx_address0;
        else 
            delay_dhx_address0 <= "XXX";
        end if; 
    end process;


    delay_dhx_ce0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label4_fu_148_delay_dhx_ce0, grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dhx_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            delay_dhx_ce0 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dhx_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            delay_dhx_ce0 <= grp_adpcm_main_Pipeline_reset_label4_fu_148_delay_dhx_ce0;
        else 
            delay_dhx_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    delay_dhx_ce1_assign_proc : process(grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dhx_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            delay_dhx_ce1 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dhx_ce1;
        else 
            delay_dhx_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    delay_dhx_d0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label4_fu_148_delay_dhx_d0, grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dhx_d0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            delay_dhx_d0 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dhx_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            delay_dhx_d0 <= grp_adpcm_main_Pipeline_reset_label4_fu_148_delay_dhx_d0;
        else 
            delay_dhx_d0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    delay_dhx_we0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label4_fu_148_delay_dhx_we0, grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dhx_we0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            delay_dhx_we0 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dhx_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            delay_dhx_we0 <= grp_adpcm_main_Pipeline_reset_label4_fu_148_delay_dhx_we0;
        else 
            delay_dhx_we0 <= ap_const_logic_0;
        end if; 
    end process;


    delay_dhx_we1_assign_proc : process(grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dhx_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            delay_dhx_we1 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dhx_we1;
        else 
            delay_dhx_we1 <= ap_const_logic_0;
        end if; 
    end process;


    delay_dltx_address0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label4_fu_148_delay_dltx_address0, grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dltx_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            delay_dltx_address0 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dltx_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            delay_dltx_address0 <= grp_adpcm_main_Pipeline_reset_label4_fu_148_delay_dltx_address0;
        else 
            delay_dltx_address0 <= "XXX";
        end if; 
    end process;


    delay_dltx_ce0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label4_fu_148_delay_dltx_ce0, grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dltx_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            delay_dltx_ce0 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dltx_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            delay_dltx_ce0 <= grp_adpcm_main_Pipeline_reset_label4_fu_148_delay_dltx_ce0;
        else 
            delay_dltx_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    delay_dltx_ce1_assign_proc : process(grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dltx_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            delay_dltx_ce1 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dltx_ce1;
        else 
            delay_dltx_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    delay_dltx_d0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label4_fu_148_delay_dltx_d0, grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dltx_d0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            delay_dltx_d0 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dltx_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            delay_dltx_d0 <= grp_adpcm_main_Pipeline_reset_label4_fu_148_delay_dltx_d0;
        else 
            delay_dltx_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    delay_dltx_we0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label4_fu_148_delay_dltx_we0, grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dltx_we0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            delay_dltx_we0 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dltx_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            delay_dltx_we0 <= grp_adpcm_main_Pipeline_reset_label4_fu_148_delay_dltx_we0;
        else 
            delay_dltx_we0 <= ap_const_logic_0;
        end if; 
    end process;


    delay_dltx_we1_assign_proc : process(grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dltx_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            delay_dltx_we1 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_delay_dltx_we1;
        else 
            delay_dltx_we1 <= ap_const_logic_0;
        end if; 
    end process;

    grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ap_start <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_ap_start_reg;
    grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_ap_start <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_ap_start_reg;
    grp_adpcm_main_Pipeline_reset_label4_fu_148_ap_start <= grp_adpcm_main_Pipeline_reset_label4_fu_148_ap_start_reg;
    grp_adpcm_main_Pipeline_reset_label5_fu_160_ap_start <= grp_adpcm_main_Pipeline_reset_label5_fu_160_ap_start_reg;
    grp_adpcm_main_Pipeline_reset_label6_fu_172_ap_start <= grp_adpcm_main_Pipeline_reset_label6_fu_172_ap_start_reg;
    grp_adpcm_main_Pipeline_reset_label7_fu_178_ap_start <= grp_adpcm_main_Pipeline_reset_label7_fu_178_ap_start_reg;
    input_samples_address0 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_input_samples_address0;
    input_samples_address1 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_input_samples_address1;
    input_samples_ce0 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_input_samples_ce0;
    input_samples_ce1 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_input_samples_ce1;
    result_address0 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_result_address0;
    result_address1 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_result_address1;
    result_ce0 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_result_ce0;
    result_ce1 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_result_ce1;
    result_d0 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_result_d0;
    result_d1 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_result_d1;
    result_we0 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_result_we0;
    result_we1 <= grp_adpcm_main_Pipeline_adpcm_main_label13_fu_248_result_we1;

    tqmf_address0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label6_fu_172_tqmf_address0, grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_tqmf_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tqmf_address0 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_tqmf_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tqmf_address0 <= grp_adpcm_main_Pipeline_reset_label6_fu_172_tqmf_address0;
        else 
            tqmf_address0 <= "XXXXX";
        end if; 
    end process;


    tqmf_ce0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label6_fu_172_tqmf_ce0, grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_tqmf_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tqmf_ce0 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_tqmf_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tqmf_ce0 <= grp_adpcm_main_Pipeline_reset_label6_fu_172_tqmf_ce0;
        else 
            tqmf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tqmf_ce1_assign_proc : process(grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_tqmf_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tqmf_ce1 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_tqmf_ce1;
        else 
            tqmf_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tqmf_d0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label6_fu_172_tqmf_d0, grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_tqmf_d0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tqmf_d0 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_tqmf_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tqmf_d0 <= grp_adpcm_main_Pipeline_reset_label6_fu_172_tqmf_d0;
        else 
            tqmf_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tqmf_we0_assign_proc : process(grp_adpcm_main_Pipeline_reset_label6_fu_172_tqmf_we0, grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_tqmf_we0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tqmf_we0 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_tqmf_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tqmf_we0 <= grp_adpcm_main_Pipeline_reset_label6_fu_172_tqmf_we0;
        else 
            tqmf_we0 <= ap_const_logic_0;
        end if; 
    end process;


    tqmf_we1_assign_proc : process(grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_tqmf_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tqmf_we1 <= grp_adpcm_main_Pipeline_adpcm_main_label12_fu_186_tqmf_we1;
        else 
            tqmf_we1 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
