
---------- Begin Simulation Statistics ----------
host_inst_rate                                 307998                       # Simulator instruction rate (inst/s)
host_mem_usage                                 307244                       # Number of bytes of host memory used
host_seconds                                    64.94                       # Real time elapsed on the host
host_tick_rate                              522214890                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.033910                       # Number of seconds simulated
sim_ticks                                 33910450500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5458930                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 35095.718496                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 30349.248362                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                5005935                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    15898185000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.082982                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               452995                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            126375                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   9912671500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.059832                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          326620                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1474218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 62697.734472                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 61923.529523                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1256678                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   13639265157                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.147563                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              217540                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            78715                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   8596533986                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.094169                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         138825                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs         9000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 46869.476567                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.567753                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           16195                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        18000                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    759051173                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6933148                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 44050.571793                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 39766.686689                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6262613                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     29537450157                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.096714                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                670535                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             205090                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  18509205486                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.067133                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           465445                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996599                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.002656                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.516961                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -2.719732                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6933148                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 44050.571793                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 39766.686689                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6262613                       # number of overall hits
system.cpu.dcache.overall_miss_latency    29537450157                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.096714                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               670535                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            205090                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  18509205486                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.067133                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          465445                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 384508                       # number of replacements
system.cpu.dcache.sampled_refs                 385532                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1019.167483                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6387399                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501860445000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145161                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13309775                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14363.519365                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11414.748371                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13268205                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      597091500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003123                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                41570                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1212                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    460665000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.003032                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           40357                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 328.762699                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13309775                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14363.519365                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11414.748371                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13268205                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       597091500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003123                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 41570                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1212                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    460665000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.003032                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            40357                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.435681                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.068790                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13309775                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14363.519365                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11414.748371                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13268205                       # number of overall hits
system.cpu.icache.overall_miss_latency      597091500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003123                       # miss rate for overall accesses
system.cpu.icache.overall_misses                41570                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1212                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    460665000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.003032                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           40357                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  40127                       # number of replacements
system.cpu.icache.sampled_refs                  40358                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.068790                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13268205                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 53398.911744                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency       592941516                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 11104                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    62903                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     59321.103650                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 43658.655782                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                          800                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           3684018500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.987282                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      62103                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency      2711333500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.987282                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 62103                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     362987                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       59289.859730                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  43491.952938                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         240081                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             7287079500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.338596                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       122906                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                         3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        5345248000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.338585                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  122902                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   82641                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    59437.071187                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 43749.434300                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          4911939000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     82641                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     3615497000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                82641                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145161                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145161                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           2.330422                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      425890                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        59300.347551                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   43547.912219                       # average overall mshr miss latency
system.l2.demand_hits                          240881                       # number of demand (read+write) hits
system.l2.demand_miss_latency             10971098000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.434406                       # miss rate for demand accesses
system.l2.demand_misses                        185009                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         8056581500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.434396                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   185005                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.352319                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.285853                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5772.392533                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4683.408889                       # Average occupied blocks per context
system.l2.overall_accesses                     425890                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       59300.347551                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  44105.691304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         240881                       # number of overall hits
system.l2.overall_miss_latency            10971098000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.434406                       # miss rate for overall accesses
system.l2.overall_misses                       185009                       # number of overall misses
system.l2.overall_mshr_hits                         3                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        8649523016                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.460469                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  196109                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.484420                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          5379                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher          233                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        11374                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            11104                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit           37                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         140096                       # number of replacements
system.l2.sampled_refs                         150804                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10455.801422                       # Cycle average of tags in use
system.l2.total_refs                           351437                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            62709                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2977476                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2924876                       # DTB hits
system.switch_cpus.dtb.data_misses              52600                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2262604                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2211989                       # DTB read hits
system.switch_cpus.dtb.read_misses              50615                       # DTB read misses
system.switch_cpus.dtb.write_accesses          714872                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              712887                       # DTB write hits
system.switch_cpus.dtb.write_misses              1985                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052614                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052602                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 44674230                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2978102                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2453303                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3280201                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       287939                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3305975                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3885751                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         171354                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1305010                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       327356                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17171196                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.619700                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.517968                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     12915209     75.21%     75.21% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2097577     12.22%     87.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       806543      4.70%     92.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       420382      2.45%     94.58% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       257596      1.50%     96.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       138072      0.80%     96.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       129641      0.75%     97.63% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        78820      0.46%     98.09% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       327356      1.91%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17171196                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10640987                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2359224                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3120555                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       287742                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10640987                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     13279350                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.314667                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.314667                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      4581900                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          204                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       398401                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     28239651                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7313051                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5175571                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1982357                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          613                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles       100673                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4697564                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4538643                       # DTB hits
system.switch_cpus_1.dtb.data_misses           158921                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3794424                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3640025                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           154399                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        903140                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            898618                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4522                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3885751                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3257171                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8770782                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        78442                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             29721671                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        535544                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.167875                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3257171                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2624657                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.284058                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     19153553                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.551758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.765683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       13640006     71.21%     71.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         476655      2.49%     73.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         299364      1.56%     75.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         435375      2.27%     77.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1311000      6.84%     84.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         267954      1.40%     85.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         256141      1.34%     87.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         516917      2.70%     89.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1950141     10.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     19153553                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               3993117                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2054852                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1514331                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.666684                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4698556                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           903140                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12905450                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14773836                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.733939                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9471814                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.638270                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14995017                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       336920                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       2781749                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5749623                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       415075                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1820825                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     24677672                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3795416                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       397340                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15431525                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       123500                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         5520                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1982357                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       160887                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       287548                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       108854                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          289                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        15033                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3390386                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1059491                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        15033                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        60754                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       276166                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.432028                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.432028                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10408551     65.76%     65.76% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        46947      0.30%     66.05% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     66.05% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       228914      1.45%     67.50% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7183      0.05%     67.54% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       201843      1.28%     68.82% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19516      0.12%     68.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        64663      0.41%     69.35% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.35% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3927548     24.81%     94.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       923701      5.84%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15828866                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       152272                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009620                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        22596     14.84%     14.84% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     14.84% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     14.84% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd           31      0.02%     14.86% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     14.86% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt           23      0.02%     14.87% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult           12      0.01%     14.88% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        74279     48.78%     63.66% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     63.66% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        48673     31.96%     95.63% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         6658      4.37%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     19153553                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.826419                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.361405                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     12021895     62.77%     62.77% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2964925     15.48%     78.25% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1724718      9.00%     87.25% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1131438      5.91%     93.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       774367      4.04%     97.20% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       328303      1.71%     98.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       180710      0.94%     99.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        20628      0.11%     99.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         6569      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     19153553                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.683851                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         23163341                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15828866                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     12955220                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        40744                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     11341309                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3257235                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3257171                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              64                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2531885                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       840617                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5749623                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1820825                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               23146670                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3807562                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8004544                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       324622                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7615976                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       413632                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        14775                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35144849                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27309838                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     20270673                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      4971009                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1982357                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       776648                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     12266066                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      1902787                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 94060                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
