{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695348521682 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695348521684 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 21 23:08:41 2023 " "Processing started: Thu Sep 21 23:08:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695348521684 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695348521684 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ContadorMod4Mealyano -c ContadorMod4Mealyano " "Command: quartus_map --read_settings_files=on --write_settings_files=off ContadorMod4Mealyano -c ContadorMod4Mealyano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695348521684 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695348523141 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695348523142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadormod4mealyano.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadormod4mealyano.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorMod4Mealyano-A " "Found design unit 1: ContadorMod4Mealyano-A" {  } { { "ContadorMod4Mealyano.vhd" "" { Text "C:/intelFPGA_lite/20.1/ContadorMod4Mealyano/ContadorMod4Mealyano.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695348553214 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorMod4Mealyano " "Found entity 1: ContadorMod4Mealyano" {  } { { "ContadorMod4Mealyano.vhd" "" { Text "C:/intelFPGA_lite/20.1/ContadorMod4Mealyano/ContadorMod4Mealyano.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695348553214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695348553214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCK_DIVIDER-Behavioral " "Found design unit 1: CLOCK_DIVIDER-Behavioral" {  } { { "CLOCK_DIVIDER.vhd" "" { Text "C:/intelFPGA_lite/20.1/ContadorMod4Mealyano/CLOCK_DIVIDER.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695348553224 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DIVIDER " "Found entity 1: CLOCK_DIVIDER" {  } { { "CLOCK_DIVIDER.vhd" "" { Text "C:/intelFPGA_lite/20.1/ContadorMod4Mealyano/CLOCK_DIVIDER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695348553224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695348553224 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ContadorMod4Mealyano " "Elaborating entity \"ContadorMod4Mealyano\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695348553341 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock_divided ContadorMod4Mealyano.vhd(42) " "VHDL Process Statement warning at ContadorMod4Mealyano.vhd(42): signal \"clock_divided\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ContadorMod4Mealyano.vhd" "" { Text "C:/intelFPGA_lite/20.1/ContadorMod4Mealyano/ContadorMod4Mealyano.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695348553345 "|ContadorMod4Mealyano"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_DIVIDER CLOCK_DIVIDER:clkdiv " "Elaborating entity \"CLOCK_DIVIDER\" for hierarchy \"CLOCK_DIVIDER:clkdiv\"" {  } { { "ContadorMod4Mealyano.vhd" "clkdiv" { Text "C:/intelFPGA_lite/20.1/ContadorMod4Mealyano/ContadorMod4Mealyano.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695348553348 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b CLOCK_DIVIDER.vhd(28) " "VHDL Process Statement warning at CLOCK_DIVIDER.vhd(28): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CLOCK_DIVIDER.vhd" "" { Text "C:/intelFPGA_lite/20.1/ContadorMod4Mealyano/CLOCK_DIVIDER.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695348553352 "|ContadorMod4Mealyano|CLOCK_DIVIDER:clkdiv"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "s_bcd7s_num\[1\] GND " "Pin \"s_bcd7s_num\[1\]\" is stuck at GND" {  } { { "ContadorMod4Mealyano.vhd" "" { Text "C:/intelFPGA_lite/20.1/ContadorMod4Mealyano/ContadorMod4Mealyano.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695348555018 "|ContadorMod4Mealyano|s_bcd7s_num[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_bcd7s_infos\[4\] GND " "Pin \"s_bcd7s_infos\[4\]\" is stuck at GND" {  } { { "ContadorMod4Mealyano.vhd" "" { Text "C:/intelFPGA_lite/20.1/ContadorMod4Mealyano/ContadorMod4Mealyano.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695348555018 "|ContadorMod4Mealyano|s_bcd7s_infos[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_bcd7s_infos\[3\] GND " "Pin \"s_bcd7s_infos\[3\]\" is stuck at GND" {  } { { "ContadorMod4Mealyano.vhd" "" { Text "C:/intelFPGA_lite/20.1/ContadorMod4Mealyano/ContadorMod4Mealyano.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695348555018 "|ContadorMod4Mealyano|s_bcd7s_infos[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1695348555018 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695348555267 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695348557011 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695348557011 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "83 " "Implemented 83 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695348557131 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695348557131 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695348557131 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695348557131 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695348557192 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 21 23:09:17 2023 " "Processing ended: Thu Sep 21 23:09:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695348557192 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695348557192 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:28 " "Total CPU time (on all processors): 00:01:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695348557192 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695348557192 ""}
