{
    "CMSSW_6_2_X_SLHC_2015-03-12-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_4_X_2015-03-12-0200_EXCEPTIONS": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-03-12-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-03-11-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-03-14-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-12-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-03-14-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-12-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-10-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-03-10-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-03-10-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-03-09-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-03-09-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-03-11-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-03-10-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-03-12-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-11-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-03-13-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-03-10-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-03-10-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-03-11-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-03-08-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-03-12-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-03-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT6_X_2015-03-14-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-14-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-03-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-03-12-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-03-12-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-03-10-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_4_ICC_X_2015-03-14-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-03-09-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-03-12-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-03-11-1400": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-03-10-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-03-12-1400": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-03-10-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_5_X_2015-03-08-1400": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-03-08-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_4_THREADED_X_2015-03-10-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-03-12-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-01-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-03-09-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-03-14-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-21-0200": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-03-11-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_5_DEVEL_X_2015-03-09-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-03-08-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-09-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-03-09-1400": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-14-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-03-12-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-03-12-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-03-12-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-03-11-1400": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-03-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-03-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_5_X_2015-03-14-0200_EXCEPTIONS": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-03-09-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-03-09-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-03-14-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-03-13-1400": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-03-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2015-03-08-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-03-11-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-03-12-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-03-12-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-03-08-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-03-09-1400": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2015-03-08-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_4_CLANG_X_2015-03-11-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-10-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-03-13-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-03-11-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-03-14-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-08-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-03-12-0200_EXCEPTIONS": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-03-12-1400": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-03-14-0200": "slc6_amd64_gcc472", 
    "CMSSW_7_5_X_2015-03-14-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-03-12-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-03-09-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-03-12-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-03-10-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-13-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-03-12-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2015-03-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_THREADED_X_2015-03-14-0200_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-03-14-0200_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-03-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-26-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-03-11-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-03-08-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-08-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-03-12-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT6_X_2015-03-12-1400_INCOMPLETE": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-03-08-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-03-12-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2015-03-08-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2015-03-11-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_5_X_2015-03-13-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ICC_X_2015-03-11-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-03-14-1400_INCOMPLETE": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-02-04-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_4_CLANG_X_2015-03-12-1400_EXCEPTIONS": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-03-10-1400": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-02-17-0200": "slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2015-03-11-1400": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_4_THREADED_X_2015-03-11-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_4_DEVEL_X_2015-03-14-0200": "slc6_amd64_gcc491"
}