# compile vhdl design source files
vhdl xil_defaultlib  "../../../ultrasonicRadar2D.srcs/sources_1/new/averager.vhd"
vhdl xil_defaultlib  "../../../ultrasonicRadar2D.srcs/sim_1/new/averager_tb.vhd"

# Do not sort compile order
nosort
