{"top":"global.main",
"namespaces":{
  "global":{
    "modules":{
      "Counter1":{
        "type":["Record",[
          ["O",["Array",1,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "const_1_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "coreir_add1_inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",1]}
          },
          "reg_P_inst0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          }
        },
        "connections":[
          ["coreir_add1_inst0.in1","const_1_1.out"],
          ["reg_P_inst0.out","coreir_add1_inst0.in0"],
          ["reg_P_inst0.in","coreir_add1_inst0.out"],
          ["self.CLK","reg_P_inst0.clk"],
          ["self.O","reg_P_inst0.out"]
        ]
      },
      "Counter2":{
        "type":["Record",[
          ["O",["Array",2,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "const_1_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",2]},
            "modargs":{"value":[["BitVector",2],"2'h1"]}
          },
          "coreir_add2_inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",2]}
          },
          "reg_P_inst0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",2]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",2],"2'h0"]}
          }
        },
        "connections":[
          ["coreir_add2_inst0.in1","const_1_2.out"],
          ["reg_P_inst0.out","coreir_add2_inst0.in0"],
          ["reg_P_inst0.in","coreir_add2_inst0.out"],
          ["self.CLK","reg_P_inst0.clk"],
          ["self.O","reg_P_inst0.out"]
        ]
      },
      "RAM4x1":{
        "type":["Record",[
          ["RADDR",["Array",2,"BitIn"]],
          ["RDATA",["Array",1,"Bit"]],
          ["WADDR",["Array",2,"BitIn"]],
          ["WDATA",["Array",1,"BitIn"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["WE","BitIn"]
        ]],
        "instances":{
          "coreir_mem4x1_inst0":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",4], "has_init":["Bool",false], "sync_read":["Bool",false], "width":["Int",1]}
          }
        },
        "connections":[
          ["self.CLK","coreir_mem4x1_inst0.clk"],
          ["self.RADDR","coreir_mem4x1_inst0.raddr"],
          ["self.RDATA","coreir_mem4x1_inst0.rdata"],
          ["self.WADDR","coreir_mem4x1_inst0.waddr"],
          ["self.WDATA","coreir_mem4x1_inst0.wdata"],
          ["self.WE","coreir_mem4x1_inst0.wen"]
        ]
      },
      "main":{
        "type":["Record",[
          ["rdata","Bit"],
          ["CLKIN",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "Counter1_inst0":{
            "modref":"global.Counter1"
          },
          "Counter2_inst0":{
            "modref":"global.Counter2"
          },
          "Counter2_inst1":{
            "modref":"global.Counter2"
          },
          "bit_const_1_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ram":{
            "modref":"global.RAM4x1"
          }
        },
        "connections":[
          ["self.CLKIN","Counter1_inst0.CLK"],
          ["ram.WDATA","Counter1_inst0.O"],
          ["self.CLKIN","Counter2_inst0.CLK"],
          ["ram.WADDR","Counter2_inst0.O"],
          ["self.CLKIN","Counter2_inst1.CLK"],
          ["ram.RADDR","Counter2_inst1.O"],
          ["ram.WE","bit_const_1_None.out"],
          ["self.CLKIN","ram.CLK"],
          ["self.rdata","ram.RDATA.0"]
        ]
      }
    }
  }
}
}
