// Seed: 2314997706
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd96,
    parameter id_3 = 32'd79
) (
    input supply1 _id_0,
    input tri id_1,
    output tri1 id_2,
    input supply1 _id_3,
    input wire id_4,
    output supply0 id_5,
    input supply1 id_6,
    input supply1 id_7,
    output wire id_8
);
  logic [id_0 : 1] id_10;
  wire id_11;
  assign id_5 = -1'b0;
  wire id_12;
  ;
  assign id_2 = 1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_10,
      id_10,
      id_10
  );
  logic [id_3  -  1 : -1] id_13 = -1;
  assign id_5 = (1);
  wire id_14;
  wire id_15;
endmodule
