
^
#Design is defaulting to srcset: %s
437*	planAhead2
	sources_12default:defaultZ12-437
a
&Design is defaulting to constrset: %s
434*	planAhead2
	constrs_12default:defaultZ12-434
^
-Analyzing %s Unisim elements for replacement
17*netlist2
8802default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
o
Netlist was created with %s %s291*project2
Vivado2default:default2
2013.42default:defaultZ1-479
´
Loading clock regions from %s
13*device2t
`/home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/artix7/xc7a200t/ClockRegion.xml2default:defaultZ21-13
¨
Loading clock buffers from %s
11*device2u
a/home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/artix7/xc7a200t/ClockBuffers.xml2default:defaultZ21-11
©
&Loading clock placement rules from %s
318*place2i
U/home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ClockPlacerRules.xml2default:defaultZ30-318
ß
)Loading package pin functions from %s...
17*device2e
Q/home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/PinFunctions.xml2default:defaultZ21-17
®
Loading package from %s
16*device2w
c/home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/artix7/xc7a200t/fbg676/Package.xml2default:defaultZ21-16
ú
Loading io standards from %s
15*device2f
R/home/applications/Xilinx/Vivado/2013.4/data/./parts/xilinx/artix7/IOStandards.xml2default:defaultZ21-15
®
+Loading device configuration modes from %s
14*device2d
P/home/applications/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ConfigModes.xml2default:defaultZ21-14
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
‰
$Parsing XDC File [%s] for cell '%s'
848*designutils2‰
œ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_gpio_LED_0/pcie_gen1x1_sub_sys_axi_gpio_LED_0.xdc2default:default29
%pcie_gen1x1_sub_sys_i/axi_gpio_LED/U02default:defaultZ20-848
Ì
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2‰
œ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_gpio_LED_0/pcie_gen1x1_sub_sys_axi_gpio_LED_0.xdc2default:default29
%pcie_gen1x1_sub_sys_i/axi_gpio_LED/U02default:defaultZ20-847
Í
$Parsing XDC File [%s] for cell '%s'
848*designutils2Í
’/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_gpio_LED_0/pcie_gen1x1_sub_sys_axi_gpio_LED_0_board.xdc2default:default29
%pcie_gen1x1_sub_sys_i/axi_gpio_LED/U02default:defaultZ20-848
Û
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Í
’/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_gpio_LED_0/pcie_gen1x1_sub_sys_axi_gpio_LED_0_board.xdc2default:default29
%pcie_gen1x1_sub_sys_i/axi_gpio_LED/U02default:defaultZ20-847
·
$Parsing XDC File [%s] for cell '%s'
848*designutils2‚
Õ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_gpio_sw_1/pcie_gen1x1_sub_sys_axi_gpio_sw_1.xdc2default:default28
$pcie_gen1x1_sub_sys_i/axi_gpio_sw/U02default:defaultZ20-848
Í
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2‚
Õ/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_gpio_sw_1/pcie_gen1x1_sub_sys_axi_gpio_sw_1.xdc2default:default28
$pcie_gen1x1_sub_sys_i/axi_gpio_sw/U02default:defaultZ20-847
Á
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ë
”/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_gpio_sw_1/pcie_gen1x1_sub_sys_axi_gpio_sw_1_board.xdc2default:default28
$pcie_gen1x1_sub_sys_i/axi_gpio_sw/U02default:defaultZ20-848

-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ë
”/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_axi_gpio_sw_1/pcie_gen1x1_sub_sys_axi_gpio_sw_1_board.xdc2default:default28
$pcie_gen1x1_sub_sys_i/axi_gpio_sw/U02default:defaultZ20-847
†
$Parsing XDC File [%s] for cell '%s'
848*designutils2¢
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default27
#pcie_gen1x1_sub_sys_i/mig_7series_02default:defaultZ20-848
±
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2É
mpcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.tempmon_state[1]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
±
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2É
mpcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.tempmon_state[0]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
∞
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2Ç
lpcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
±
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2É
mpcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
§
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2w
apcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_reg_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
†
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2s
]pcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_5	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
†
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2s
]pcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_4	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
†
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2s
]pcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_3	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
†
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2s
]pcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_sync_r4_neq_r3_i_2	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ñ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2i
Spcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[9]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ñ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2i
Spcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[8]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ñ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2i
Spcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[7]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ñ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2i
Spcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[6]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ñ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2i
Spcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[5]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ñ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2i
Spcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[4]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ñ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2i
Spcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[3]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ñ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2i
Spcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[2]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ñ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2i
Spcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[1]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ó
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2j
Tpcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ó
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2j
Tpcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[10]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
ñ
$%s: '%s' is not a valid startpoint.
402*constraints2!
set_max_delay2default:default2i
Spcie_gen1x1_sub_sys_i/mig_7series_0/temp_mon_enabled.u_tempmon/device_temp_r[0]_i_1	2default:default2§
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default2
7812default:default8@Z18-402
©
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¢
ç/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0/user_design/constraints/pcie_gen1x1_sub_sys_mig_7series_0_0.xdc2default:default27
#pcie_gen1x1_sub_sys_i/mig_7series_02default:defaultZ20-847
Í
$Parsing XDC File [%s] for cell '%s'
848*designutils2Ï
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0_board.xdc2default:default27
#pcie_gen1x1_sub_sys_i/mig_7series_02default:defaultZ20-848
Û
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Ï
◊/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_mig_7series_0_0/pcie_gen1x1_sub_sys_mig_7series_0_0_board.xdc2default:default27
#pcie_gen1x1_sub_sys_i/mig_7series_02default:defaultZ20-847
é
$Parsing XDC File [%s] for cell '%s'
848*designutils2è
˙/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0-PCIE_X0Y0.xdc2default:default28
$pcie_gen1x1_sub_sys_i/pcie_7x_0/inst2default:defaultZ20-848
ó
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2è
˙/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_pcie_7x_0_0/pcie_gen1x1_sub_sys_pcie_7x_0_0/source/pcie_gen1x1_sub_sys_pcie_7x_0_0-PCIE_X0Y0.xdc2default:default28
$pcie_gen1x1_sub_sys_i/pcie_7x_0/inst2default:defaultZ20-847
Ç
$Parsing XDC File [%s] for cell '%s'
848*designutils2¯
„/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_rst_mig_7series_0_100M_0/pcie_gen1x1_sub_sys_rst_mig_7series_0_100M_0.xdc2default:default2C
/pcie_gen1x1_sub_sys_i/rst_mig_7series_0_100M/U02default:defaultZ20-848
ã
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¯
„/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_rst_mig_7series_0_100M_0/pcie_gen1x1_sub_sys_rst_mig_7series_0_100M_0.xdc2default:default2C
/pcie_gen1x1_sub_sys_i/rst_mig_7series_0_100M/U02default:defaultZ20-847
à
$Parsing XDC File [%s] for cell '%s'
848*designutils2˛
È/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_rst_mig_7series_0_100M_0/pcie_gen1x1_sub_sys_rst_mig_7series_0_100M_0_board.xdc2default:default2C
/pcie_gen1x1_sub_sys_i/rst_mig_7series_0_100M/U02default:defaultZ20-848
ë
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2˛
È/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_rst_mig_7series_0_100M_0/pcie_gen1x1_sub_sys_rst_mig_7series_0_100M_0_board.xdc2default:default2C
/pcie_gen1x1_sub_sys_i/rst_mig_7series_0_100M/U02default:defaultZ20-847
ˇ
$Parsing XDC File [%s] for cell '%s'
848*designutils2ˆ
·/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_rst_pcie_sys_clk_100M_1/pcie_gen1x1_sub_sys_rst_pcie_sys_clk_100M_1.xdc2default:default2B
.pcie_gen1x1_sub_sys_i/rst_pcie_sys_clk_100M/U02default:defaultZ20-848
à
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ˆ
·/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_rst_pcie_sys_clk_100M_1/pcie_gen1x1_sub_sys_rst_pcie_sys_clk_100M_1.xdc2default:default2B
.pcie_gen1x1_sub_sys_i/rst_pcie_sys_clk_100M/U02default:defaultZ20-847
Ö
$Parsing XDC File [%s] for cell '%s'
848*designutils2¸
Á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_rst_pcie_sys_clk_100M_1/pcie_gen1x1_sub_sys_rst_pcie_sys_clk_100M_1_board.xdc2default:default2B
.pcie_gen1x1_sub_sys_i/rst_pcie_sys_clk_100M/U02default:defaultZ20-848
é
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¸
Á/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_rst_pcie_sys_clk_100M_1/pcie_gen1x1_sub_sys_rst_pcie_sys_clk_100M_1_board.xdc2default:default2B
.pcie_gen1x1_sub_sys_i/rst_pcie_sys_clk_100M/U02default:defaultZ20-847
≤
Parsing XDC File [%s]
179*designutils2|
h/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/pcie_gen1x1_sub_sys_wrapper.xdc2default:defaultZ20-179
⁄
%Done setting XDC timing constraints.
35*timing2~
h/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/pcie_gen1x1_sub_sys_wrapper.xdc2default:default2
102default:default8@Z38-35
Õ
Deriving generated clocks
2*timing2~
h/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/pcie_gen1x1_sub_sys_wrapper.xdc2default:default2
102default:default8@Z38-2
ª
Finished Parsing XDC File [%s]
178*designutils2|
h/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/pcie_gen1x1_sub_sys_wrapper.xdc2default:defaultZ20-178
¸
$Parsing XDC File [%s] for cell '%s'
848*designutils2·
Ã/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_5/pcie_gen1x1_sub_sys_auto_ds_5_clocks.xdc2default:default2T
@pcie_gen1x1_sub_sys_i/axi_mem_intercon/m00_couplers/auto_ds/inst2default:defaultZ20-848
Ö
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2·
Ã/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_5/pcie_gen1x1_sub_sys_auto_ds_5_clocks.xdc2default:default2T
@pcie_gen1x1_sub_sys_i/axi_mem_intercon/m00_couplers/auto_ds/inst2default:defaultZ20-847
¸
$Parsing XDC File [%s] for cell '%s'
848*designutils2·
Ã/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_6/pcie_gen1x1_sub_sys_auto_ds_6_clocks.xdc2default:default2T
@pcie_gen1x1_sub_sys_i/axi_mem_intercon/m01_couplers/auto_ds/inst2default:defaultZ20-848
Ö
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2·
Ã/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_6/pcie_gen1x1_sub_sys_auto_ds_6_clocks.xdc2default:default2T
@pcie_gen1x1_sub_sys_i/axi_mem_intercon/m01_couplers/auto_ds/inst2default:defaultZ20-847
¸
$Parsing XDC File [%s] for cell '%s'
848*designutils2·
Ã/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_7/pcie_gen1x1_sub_sys_auto_ds_7_clocks.xdc2default:default2T
@pcie_gen1x1_sub_sys_i/axi_mem_intercon/m02_couplers/auto_ds/inst2default:defaultZ20-848
Ö
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2·
Ã/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_ds_7/pcie_gen1x1_sub_sys_auto_ds_7_clocks.xdc2default:default2T
@pcie_gen1x1_sub_sys_i/axi_mem_intercon/m02_couplers/auto_ds/inst2default:defaultZ20-847
¸
$Parsing XDC File [%s] for cell '%s'
848*designutils2·
Ã/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_us_8/pcie_gen1x1_sub_sys_auto_us_8_clocks.xdc2default:default2T
@pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst2default:defaultZ20-848
Ö
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2·
Ã/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_us_8/pcie_gen1x1_sub_sys_auto_us_8_clocks.xdc2default:default2T
@pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_us/inst2default:defaultZ20-847
¸
$Parsing XDC File [%s] for cell '%s'
848*designutils2·
Ã/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_cc_1/pcie_gen1x1_sub_sys_auto_cc_1_clocks.xdc2default:default2T
@pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst2default:defaultZ20-848
Ö
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2·
Ã/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_cc_1/pcie_gen1x1_sub_sys_auto_cc_1_clocks.xdc2default:default2T
@pcie_gen1x1_sub_sys_i/axi_mem_intercon/m03_couplers/auto_cc/inst2default:defaultZ20-847
¸
$Parsing XDC File [%s] for cell '%s'
848*designutils2·
Ã/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_us_9/pcie_gen1x1_sub_sys_auto_us_9_clocks.xdc2default:default2T
@pcie_gen1x1_sub_sys_i/axi_mem_intercon/s00_couplers/auto_us/inst2default:defaultZ20-848
Ö
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2·
Ã/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.srcs/sources_1/bd/pcie_gen1x1_sub_sys/ip/pcie_gen1x1_sub_sys_auto_us_9/pcie_gen1x1_sub_sys_auto_us_9_clocks.xdc2default:default2T
@pcie_gen1x1_sub_sys_i/axi_mem_intercon/s00_couplers/auto_us/inst2default:defaultZ20-847
Ò
Parsing XDC File [%s]
179*designutils2∫
•/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.runs/impl_1/.Xil/Vivado-6366-MCmicro/dcp/pcie_gen1x1_sub_sys_wrapper.xdc2default:defaultZ20-179
˙
Finished Parsing XDC File [%s]
178*designutils2∫
•/home/sanjayr/projects/AC701/PCIe_gen2x8_PIO_test18/vivado_IPI_example_2/project_X/project_X.runs/impl_1/.Xil/Vivado-6366-MCmicro/dcp/pcie_gen1x1_sub_sys_wrapper.xdc2default:defaultZ20-178
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-144
Ç
!Unisim Transformation Summary:
%s111*project2≈
∞  A total of 704 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, OBUFTDS, OBUFTDS, INV): 8 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (OBUFT, IBUF_INTERMDISABLE): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 631 instances
2default:defaultZ1-111
¸
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2!
link_design: 2default:default2
00:00:242default:default2
00:00:232default:default2
1708.4732default:default2
917.1762default:defaultZ17-268


End Record