// Seed: 1106440231
module module_0;
  timeunit 1ps;
endmodule
module module_1 #(
    parameter id_1 = 32'd83,
    parameter id_2 = 32'd41
) (
    _id_1,
    _id_2,
    id_3
);
  output wire id_3;
  inout wire _id_2;
  output wire _id_1;
  module_0 modCall_1 ();
  wire id_4;
  logic [id_2 : 1] id_5;
  logic [-1 : id_1] id_6;
endmodule
module module_2 (
    output wire id_0,
    output tri0 id_1,
    input tri0 id_2,
    output uwire id_3,
    output supply0 id_4,
    output wor id_5
);
  assign id_3 = 1'b0;
  logic [(  1  ) : -1] id_7 = -1;
  module_0 modCall_1 ();
  genvar id_8;
endmodule
