# 
# (C) Copyright 2013 Elphel, Inc.
# 
# Configuration for ezynq for Xilinx XC7Z030_1FBG484C SoC
# 
# This program is free software; you can redistribute it andor
# modify it under the terms of the GNU General Public License as
# published by the Free Software Foundation; either version 3 of
# the License, or (at your option) any later version.
# 
# You should have received a copy of the GNU General Public
# License
# along with this program; if not, write to the Free Software
# Foundation, Inc., 59 Temple Place, Suite 330, Boston,
# MA 02111-1307 USA

config EZYNQ_CLK_DS_PLL_MAX_1_MHZ
	string
	default '1600.0'
	help
	  Maximal PLL clock frequency for speed grade 1 (MHz)

config EZYNQ_CLK_DS_PLL_MAX_2_MHZ
	string
	default '1800.0'
	help
	  Maximal PLL clock frequency for speed grade 2 (MHz)

config EZYNQ_CLK_DS_PLL_MAX_3_MHZ
	string
	default '2000.0'
	help
	  Maximal PLL clock frequency for speed grade 3 (MHz)

config EZYNQ_CLK_DS_ARM621_MAX_1_MHZ
	string
	default '667.0'
	help
	  Maximal ARM clk_6x4x in 621 mode for speed grade 1, MHz

config EZYNQ_CLK_DS_ARM621_MAX_2_MHZ
	string
	default '800.0'
	help
	  Maximal ARM clk_6x4x in 621 mode for speed grade 2, MHz

config EZYNQ_CLK_DS_ARM621_MAX_3_MHZ
	string
	default '1000.0'
	help
	  Maximal ARM clk_6x4x in 621 mode for speed grade 3, MHz

config EZYNQ_CLK_DS_ARM421_MAX_1_MHZ
	string
	default '533.0'
	help
	  Maximal ARM clk_6x4x in 421 mode for speed grade 1, MHz

config EZYNQ_CLK_DS_ARM421_MAX_2_MHZ
	string
	default '600.0'
	help
	  Maximal ARM clk_6x4x in 421 mode for speed grade 2, MHz

config EZYNQ_CLK_DS_ARM421_MAX_3_MHZ
	string
	default '710.0'
	help
	  Maximal ARM clk_6x4x in 421 mode for speed grade 3, MHz

config EZYNQ_CLK_DS_DDR3_MAX_1_MBPS
	string
	default '1066.0'
	help
	  Maximal DDR3 performance in Mb/s - twice clock frequency (MHz).
	  Speed grade 1

config EZYNQ_CLK_DS_DDR3_MAX_2_MBPS
	string
	default '1066.0'
	help
	  Maximal DDR3 performance in Mb/s - twice clock frequency (MHz).
	  Speed grade 2

config EZYNQ_CLK_DS_DDR3_MAX_3_MBPS
	string
	default '1333.0'
	help
	  Maximal DDR3 performance in Mb/s - twice clock frequency (MHz).
	  Speed grade 3

config EZYNQ_CLK_DS_DDR3L_MAX_1_MBPS
	string
	default '1066.0'
	help
	  Maximal DDR3L performance in Mb/s - twice clock frequency (MHz).
	  Speed grade 1

config EZYNQ_CLK_DS_DDR3L_MAX_2_MBPS
	string
	default '1066.0'
	help
	  Maximal DDR3L performance in Mb/s - twice clock frequency (MHz).
	  Speed grade 2

config EZYNQ_CLK_DS_DDR3L_MAX_3_MBPS
	string
	default '1066.0'
	help
	  Maximal DDR3L performance in Mb/s - twice clock frequency (MHz).
	  Speed grade 3

config EZYNQ_CLK_DS_DDRX_MAX_X_MBPS
	string
	default '800.0'
	help
	  Maximal DDR2, LPDDR2 performance in Mb/s - twice clock frequency
	  (MHz). All speed grades

config EZYNQ_CLK_DS_DDR_2X_MAX_1_MHZ
	string
	default '355.0'
	help
	  Maximal DDR_2X clock frequency (MHz) for speed grade 1

config EZYNQ_CLK_DS_DDR_2X_MAX_2_MHZ
	string
	default '408.0'
	help
	  Maximal DDR_2X clock frequency (MHz) for speed grade 2

config EZYNQ_CLK_DS_DDR_2X_MAX_3_MHZ
	string
	default '444.0'
	help
	  Maximal DDR_2X clock frequency (MHz) for speed grade 3

config EZYNQ_DDR_DQS_TO_CLK_DELAY_0
	string
	default '0.0'

config EZYNQ_DDR_DQS_TO_CLK_DELAY_1
	string
	default '0.0'

config EZYNQ_DDR_DQS_TO_CLK_DELAY_2
	string
	default '0.0'

config EZYNQ_DDR_DQS_TO_CLK_DELAY_3
	string
	default '0.0'

config EZYNQ_DDR_DQS_0_PACKAGE_LENGTH
	int
	default 504

config EZYNQ_DDR_DQS_1_PACKAGE_LENGTH
	int
	default 495

config EZYNQ_DDR_DQS_2_PACKAGE_LENGTH
	int
	default 520

config EZYNQ_DDR_DQS_3_PACKAGE_LENGTH
	int
	default 835

config EZYNQ_DDR_DQ_0_PACKAGE_LENGTH
	int
	default 465

config EZYNQ_DDR_DQ_1_PACKAGE_LENGTH
	int
	default 480

config EZYNQ_DDR_DQ_2_PACKAGE_LENGTH
	int
	default 550

config EZYNQ_DDR_DQ_3_PACKAGE_LENGTH
	int
	default 780

config EZYNQ_DDR_CLOCK_0_PACKAGE_LENGTH
	string
	default '470.0'

config EZYNQ_DDR_CLOCK_1_PACKAGE_LENGTH
	string
	default '470.0'

config EZYNQ_DDR_CLOCK_2_PACKAGE_LENGTH
	string
	default '470.0'

config EZYNQ_DDR_CLOCK_3_PACKAGE_LENGTH
	string
	default '470.0'

config EZYNQ_DDR_DQS_0_PROPOGATION_DELAY
	int
	default 160

config EZYNQ_DDR_DQS_1_PROPOGATION_DELAY
	int
	default 160

config EZYNQ_DDR_DQS_2_PROPOGATION_DELAY
	int
	default 160

config EZYNQ_DDR_DQS_3_PROPOGATION_DELAY
	int
	default 160

config EZYNQ_DDR_DQ_0_PROPOGATION_DELAY
	int
	default 160

config EZYNQ_DDR_DQ_1_PROPOGATION_DELAY
	int
	default 160

config EZYNQ_DDR_DQ_2_PROPOGATION_DELAY
	int
	default 160

config EZYNQ_DDR_DQ_3_PROPOGATION_DELAY
	int
	default 160

config EZYNQ_DDR_CLOCK_0_PROPOGATION_DELAY
	int
	default 160

config EZYNQ_DDR_CLOCK_1_PROPOGATION_DELAY
	int
	default 160

config EZYNQ_DDR_CLOCK_2_PROPOGATION_DELAY
	int
	default 160

config EZYNQ_DDR_CLOCK_3_PROPOGATION_DELAY
	int
	default 160

