
Mango_Garden.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009828  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000640  08009938  08009938  00019938  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009f78  08009f78  000201ec  2**0
                  CONTENTS
  4 .ARM          00000000  08009f78  08009f78  000201ec  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009f78  08009f78  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009f78  08009f78  00019f78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009f7c  08009f7c  00019f7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  08009f80  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000348  200001ec  0800a16c  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000534  0800a16c  00020534  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   000128e8  00000000  00000000  00020215  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002fd9  00000000  00000000  00032afd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012c0  00000000  00000000  00035ad8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001188  00000000  00000000  00036d98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001afd7  00000000  00000000  00037f20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016d54  00000000  00000000  00052ef7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094098  00000000  00000000  00069c4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000fdce3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000063a4  00000000  00000000  000fdd34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001ec 	.word	0x200001ec
 800012c:	00000000 	.word	0x00000000
 8000130:	08009920 	.word	0x08009920

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001f0 	.word	0x200001f0
 800014c:	08009920 	.word	0x08009920

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_fmul>:
 8000174:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000178:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800017c:	bf1e      	ittt	ne
 800017e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000182:	ea92 0f0c 	teqne	r2, ip
 8000186:	ea93 0f0c 	teqne	r3, ip
 800018a:	d06f      	beq.n	800026c <__aeabi_fmul+0xf8>
 800018c:	441a      	add	r2, r3
 800018e:	ea80 0c01 	eor.w	ip, r0, r1
 8000192:	0240      	lsls	r0, r0, #9
 8000194:	bf18      	it	ne
 8000196:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800019a:	d01e      	beq.n	80001da <__aeabi_fmul+0x66>
 800019c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80001a0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80001a4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80001a8:	fba0 3101 	umull	r3, r1, r0, r1
 80001ac:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80001b0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80001b4:	bf3e      	ittt	cc
 80001b6:	0049      	lslcc	r1, r1, #1
 80001b8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80001bc:	005b      	lslcc	r3, r3, #1
 80001be:	ea40 0001 	orr.w	r0, r0, r1
 80001c2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80001c6:	2afd      	cmp	r2, #253	; 0xfd
 80001c8:	d81d      	bhi.n	8000206 <__aeabi_fmul+0x92>
 80001ca:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80001ce:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001d2:	bf08      	it	eq
 80001d4:	f020 0001 	biceq.w	r0, r0, #1
 80001d8:	4770      	bx	lr
 80001da:	f090 0f00 	teq	r0, #0
 80001de:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80001e2:	bf08      	it	eq
 80001e4:	0249      	lsleq	r1, r1, #9
 80001e6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001ea:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001ee:	3a7f      	subs	r2, #127	; 0x7f
 80001f0:	bfc2      	ittt	gt
 80001f2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80001f6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001fa:	4770      	bxgt	lr
 80001fc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000200:	f04f 0300 	mov.w	r3, #0
 8000204:	3a01      	subs	r2, #1
 8000206:	dc5d      	bgt.n	80002c4 <__aeabi_fmul+0x150>
 8000208:	f112 0f19 	cmn.w	r2, #25
 800020c:	bfdc      	itt	le
 800020e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000212:	4770      	bxle	lr
 8000214:	f1c2 0200 	rsb	r2, r2, #0
 8000218:	0041      	lsls	r1, r0, #1
 800021a:	fa21 f102 	lsr.w	r1, r1, r2
 800021e:	f1c2 0220 	rsb	r2, r2, #32
 8000222:	fa00 fc02 	lsl.w	ip, r0, r2
 8000226:	ea5f 0031 	movs.w	r0, r1, rrx
 800022a:	f140 0000 	adc.w	r0, r0, #0
 800022e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000232:	bf08      	it	eq
 8000234:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000238:	4770      	bx	lr
 800023a:	f092 0f00 	teq	r2, #0
 800023e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000242:	bf02      	ittt	eq
 8000244:	0040      	lsleq	r0, r0, #1
 8000246:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800024a:	3a01      	subeq	r2, #1
 800024c:	d0f9      	beq.n	8000242 <__aeabi_fmul+0xce>
 800024e:	ea40 000c 	orr.w	r0, r0, ip
 8000252:	f093 0f00 	teq	r3, #0
 8000256:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800025a:	bf02      	ittt	eq
 800025c:	0049      	lsleq	r1, r1, #1
 800025e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000262:	3b01      	subeq	r3, #1
 8000264:	d0f9      	beq.n	800025a <__aeabi_fmul+0xe6>
 8000266:	ea41 010c 	orr.w	r1, r1, ip
 800026a:	e78f      	b.n	800018c <__aeabi_fmul+0x18>
 800026c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000270:	ea92 0f0c 	teq	r2, ip
 8000274:	bf18      	it	ne
 8000276:	ea93 0f0c 	teqne	r3, ip
 800027a:	d00a      	beq.n	8000292 <__aeabi_fmul+0x11e>
 800027c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000280:	bf18      	it	ne
 8000282:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000286:	d1d8      	bne.n	800023a <__aeabi_fmul+0xc6>
 8000288:	ea80 0001 	eor.w	r0, r0, r1
 800028c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000290:	4770      	bx	lr
 8000292:	f090 0f00 	teq	r0, #0
 8000296:	bf17      	itett	ne
 8000298:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 800029c:	4608      	moveq	r0, r1
 800029e:	f091 0f00 	teqne	r1, #0
 80002a2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80002a6:	d014      	beq.n	80002d2 <__aeabi_fmul+0x15e>
 80002a8:	ea92 0f0c 	teq	r2, ip
 80002ac:	d101      	bne.n	80002b2 <__aeabi_fmul+0x13e>
 80002ae:	0242      	lsls	r2, r0, #9
 80002b0:	d10f      	bne.n	80002d2 <__aeabi_fmul+0x15e>
 80002b2:	ea93 0f0c 	teq	r3, ip
 80002b6:	d103      	bne.n	80002c0 <__aeabi_fmul+0x14c>
 80002b8:	024b      	lsls	r3, r1, #9
 80002ba:	bf18      	it	ne
 80002bc:	4608      	movne	r0, r1
 80002be:	d108      	bne.n	80002d2 <__aeabi_fmul+0x15e>
 80002c0:	ea80 0001 	eor.w	r0, r0, r1
 80002c4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80002c8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002cc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002d0:	4770      	bx	lr
 80002d2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002d6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80002da:	4770      	bx	lr

080002dc <__aeabi_drsub>:
 80002dc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002e0:	e002      	b.n	80002e8 <__adddf3>
 80002e2:	bf00      	nop

080002e4 <__aeabi_dsub>:
 80002e4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002e8 <__adddf3>:
 80002e8:	b530      	push	{r4, r5, lr}
 80002ea:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002ee:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f2:	ea94 0f05 	teq	r4, r5
 80002f6:	bf08      	it	eq
 80002f8:	ea90 0f02 	teqeq	r0, r2
 80002fc:	bf1f      	itttt	ne
 80002fe:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000302:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000306:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800030e:	f000 80e2 	beq.w	80004d6 <__adddf3+0x1ee>
 8000312:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000316:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031a:	bfb8      	it	lt
 800031c:	426d      	neglt	r5, r5
 800031e:	dd0c      	ble.n	800033a <__adddf3+0x52>
 8000320:	442c      	add	r4, r5
 8000322:	ea80 0202 	eor.w	r2, r0, r2
 8000326:	ea81 0303 	eor.w	r3, r1, r3
 800032a:	ea82 0000 	eor.w	r0, r2, r0
 800032e:	ea83 0101 	eor.w	r1, r3, r1
 8000332:	ea80 0202 	eor.w	r2, r0, r2
 8000336:	ea81 0303 	eor.w	r3, r1, r3
 800033a:	2d36      	cmp	r5, #54	; 0x36
 800033c:	bf88      	it	hi
 800033e:	bd30      	pophi	{r4, r5, pc}
 8000340:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000344:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000348:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800034c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000350:	d002      	beq.n	8000358 <__adddf3+0x70>
 8000352:	4240      	negs	r0, r0
 8000354:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000358:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800035c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000360:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x84>
 8000366:	4252      	negs	r2, r2
 8000368:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800036c:	ea94 0f05 	teq	r4, r5
 8000370:	f000 80a7 	beq.w	80004c2 <__adddf3+0x1da>
 8000374:	f1a4 0401 	sub.w	r4, r4, #1
 8000378:	f1d5 0e20 	rsbs	lr, r5, #32
 800037c:	db0d      	blt.n	800039a <__adddf3+0xb2>
 800037e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000382:	fa22 f205 	lsr.w	r2, r2, r5
 8000386:	1880      	adds	r0, r0, r2
 8000388:	f141 0100 	adc.w	r1, r1, #0
 800038c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000390:	1880      	adds	r0, r0, r2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	4159      	adcs	r1, r3
 8000398:	e00e      	b.n	80003b8 <__adddf3+0xd0>
 800039a:	f1a5 0520 	sub.w	r5, r5, #32
 800039e:	f10e 0e20 	add.w	lr, lr, #32
 80003a2:	2a01      	cmp	r2, #1
 80003a4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003a8:	bf28      	it	cs
 80003aa:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003ae:	fa43 f305 	asr.w	r3, r3, r5
 80003b2:	18c0      	adds	r0, r0, r3
 80003b4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003bc:	d507      	bpl.n	80003ce <__adddf3+0xe6>
 80003be:	f04f 0e00 	mov.w	lr, #0
 80003c2:	f1dc 0c00 	rsbs	ip, ip, #0
 80003c6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ca:	eb6e 0101 	sbc.w	r1, lr, r1
 80003ce:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003d2:	d31b      	bcc.n	800040c <__adddf3+0x124>
 80003d4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003d8:	d30c      	bcc.n	80003f4 <__adddf3+0x10c>
 80003da:	0849      	lsrs	r1, r1, #1
 80003dc:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e4:	f104 0401 	add.w	r4, r4, #1
 80003e8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003ec:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003f0:	f080 809a 	bcs.w	8000528 <__adddf3+0x240>
 80003f4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003f8:	bf08      	it	eq
 80003fa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003fe:	f150 0000 	adcs.w	r0, r0, #0
 8000402:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000406:	ea41 0105 	orr.w	r1, r1, r5
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000410:	4140      	adcs	r0, r0
 8000412:	eb41 0101 	adc.w	r1, r1, r1
 8000416:	3c01      	subs	r4, #1
 8000418:	bf28      	it	cs
 800041a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800041e:	d2e9      	bcs.n	80003f4 <__adddf3+0x10c>
 8000420:	f091 0f00 	teq	r1, #0
 8000424:	bf04      	itt	eq
 8000426:	4601      	moveq	r1, r0
 8000428:	2000      	moveq	r0, #0
 800042a:	fab1 f381 	clz	r3, r1
 800042e:	bf08      	it	eq
 8000430:	3320      	addeq	r3, #32
 8000432:	f1a3 030b 	sub.w	r3, r3, #11
 8000436:	f1b3 0220 	subs.w	r2, r3, #32
 800043a:	da0c      	bge.n	8000456 <__adddf3+0x16e>
 800043c:	320c      	adds	r2, #12
 800043e:	dd08      	ble.n	8000452 <__adddf3+0x16a>
 8000440:	f102 0c14 	add.w	ip, r2, #20
 8000444:	f1c2 020c 	rsb	r2, r2, #12
 8000448:	fa01 f00c 	lsl.w	r0, r1, ip
 800044c:	fa21 f102 	lsr.w	r1, r1, r2
 8000450:	e00c      	b.n	800046c <__adddf3+0x184>
 8000452:	f102 0214 	add.w	r2, r2, #20
 8000456:	bfd8      	it	le
 8000458:	f1c2 0c20 	rsble	ip, r2, #32
 800045c:	fa01 f102 	lsl.w	r1, r1, r2
 8000460:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000464:	bfdc      	itt	le
 8000466:	ea41 010c 	orrle.w	r1, r1, ip
 800046a:	4090      	lslle	r0, r2
 800046c:	1ae4      	subs	r4, r4, r3
 800046e:	bfa2      	ittt	ge
 8000470:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000474:	4329      	orrge	r1, r5
 8000476:	bd30      	popge	{r4, r5, pc}
 8000478:	ea6f 0404 	mvn.w	r4, r4
 800047c:	3c1f      	subs	r4, #31
 800047e:	da1c      	bge.n	80004ba <__adddf3+0x1d2>
 8000480:	340c      	adds	r4, #12
 8000482:	dc0e      	bgt.n	80004a2 <__adddf3+0x1ba>
 8000484:	f104 0414 	add.w	r4, r4, #20
 8000488:	f1c4 0220 	rsb	r2, r4, #32
 800048c:	fa20 f004 	lsr.w	r0, r0, r4
 8000490:	fa01 f302 	lsl.w	r3, r1, r2
 8000494:	ea40 0003 	orr.w	r0, r0, r3
 8000498:	fa21 f304 	lsr.w	r3, r1, r4
 800049c:	ea45 0103 	orr.w	r1, r5, r3
 80004a0:	bd30      	pop	{r4, r5, pc}
 80004a2:	f1c4 040c 	rsb	r4, r4, #12
 80004a6:	f1c4 0220 	rsb	r2, r4, #32
 80004aa:	fa20 f002 	lsr.w	r0, r0, r2
 80004ae:	fa01 f304 	lsl.w	r3, r1, r4
 80004b2:	ea40 0003 	orr.w	r0, r0, r3
 80004b6:	4629      	mov	r1, r5
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	fa21 f004 	lsr.w	r0, r1, r4
 80004be:	4629      	mov	r1, r5
 80004c0:	bd30      	pop	{r4, r5, pc}
 80004c2:	f094 0f00 	teq	r4, #0
 80004c6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ca:	bf06      	itte	eq
 80004cc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004d0:	3401      	addeq	r4, #1
 80004d2:	3d01      	subne	r5, #1
 80004d4:	e74e      	b.n	8000374 <__adddf3+0x8c>
 80004d6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004da:	bf18      	it	ne
 80004dc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e0:	d029      	beq.n	8000536 <__adddf3+0x24e>
 80004e2:	ea94 0f05 	teq	r4, r5
 80004e6:	bf08      	it	eq
 80004e8:	ea90 0f02 	teqeq	r0, r2
 80004ec:	d005      	beq.n	80004fa <__adddf3+0x212>
 80004ee:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f2:	bf04      	itt	eq
 80004f4:	4619      	moveq	r1, r3
 80004f6:	4610      	moveq	r0, r2
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea91 0f03 	teq	r1, r3
 80004fe:	bf1e      	ittt	ne
 8000500:	2100      	movne	r1, #0
 8000502:	2000      	movne	r0, #0
 8000504:	bd30      	popne	{r4, r5, pc}
 8000506:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050a:	d105      	bne.n	8000518 <__adddf3+0x230>
 800050c:	0040      	lsls	r0, r0, #1
 800050e:	4149      	adcs	r1, r1
 8000510:	bf28      	it	cs
 8000512:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000516:	bd30      	pop	{r4, r5, pc}
 8000518:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800051c:	bf3c      	itt	cc
 800051e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000522:	bd30      	popcc	{r4, r5, pc}
 8000524:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000528:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800052c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000530:	f04f 0000 	mov.w	r0, #0
 8000534:	bd30      	pop	{r4, r5, pc}
 8000536:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053a:	bf1a      	itte	ne
 800053c:	4619      	movne	r1, r3
 800053e:	4610      	movne	r0, r2
 8000540:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000544:	bf1c      	itt	ne
 8000546:	460b      	movne	r3, r1
 8000548:	4602      	movne	r2, r0
 800054a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800054e:	bf06      	itte	eq
 8000550:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000554:	ea91 0f03 	teqeq	r1, r3
 8000558:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800055c:	bd30      	pop	{r4, r5, pc}
 800055e:	bf00      	nop

08000560 <__aeabi_ui2d>:
 8000560:	f090 0f00 	teq	r0, #0
 8000564:	bf04      	itt	eq
 8000566:	2100      	moveq	r1, #0
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000570:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000574:	f04f 0500 	mov.w	r5, #0
 8000578:	f04f 0100 	mov.w	r1, #0
 800057c:	e750      	b.n	8000420 <__adddf3+0x138>
 800057e:	bf00      	nop

08000580 <__aeabi_i2d>:
 8000580:	f090 0f00 	teq	r0, #0
 8000584:	bf04      	itt	eq
 8000586:	2100      	moveq	r1, #0
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000590:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000594:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000598:	bf48      	it	mi
 800059a:	4240      	negmi	r0, r0
 800059c:	f04f 0100 	mov.w	r1, #0
 80005a0:	e73e      	b.n	8000420 <__adddf3+0x138>
 80005a2:	bf00      	nop

080005a4 <__aeabi_f2d>:
 80005a4:	0042      	lsls	r2, r0, #1
 80005a6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005aa:	ea4f 0131 	mov.w	r1, r1, rrx
 80005ae:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b2:	bf1f      	itttt	ne
 80005b4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005b8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005bc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005c0:	4770      	bxne	lr
 80005c2:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005c6:	bf08      	it	eq
 80005c8:	4770      	bxeq	lr
 80005ca:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005ce:	bf04      	itt	eq
 80005d0:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005d4:	4770      	bxeq	lr
 80005d6:	b530      	push	{r4, r5, lr}
 80005d8:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	e71c      	b.n	8000420 <__adddf3+0x138>
 80005e6:	bf00      	nop

080005e8 <__aeabi_ul2d>:
 80005e8:	ea50 0201 	orrs.w	r2, r0, r1
 80005ec:	bf08      	it	eq
 80005ee:	4770      	bxeq	lr
 80005f0:	b530      	push	{r4, r5, lr}
 80005f2:	f04f 0500 	mov.w	r5, #0
 80005f6:	e00a      	b.n	800060e <__aeabi_l2d+0x16>

080005f8 <__aeabi_l2d>:
 80005f8:	ea50 0201 	orrs.w	r2, r0, r1
 80005fc:	bf08      	it	eq
 80005fe:	4770      	bxeq	lr
 8000600:	b530      	push	{r4, r5, lr}
 8000602:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000606:	d502      	bpl.n	800060e <__aeabi_l2d+0x16>
 8000608:	4240      	negs	r0, r0
 800060a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800060e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000612:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000616:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061a:	f43f aed8 	beq.w	80003ce <__adddf3+0xe6>
 800061e:	f04f 0203 	mov.w	r2, #3
 8000622:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000626:	bf18      	it	ne
 8000628:	3203      	addne	r2, #3
 800062a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062e:	bf18      	it	ne
 8000630:	3203      	addne	r2, #3
 8000632:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000636:	f1c2 0320 	rsb	r3, r2, #32
 800063a:	fa00 fc03 	lsl.w	ip, r0, r3
 800063e:	fa20 f002 	lsr.w	r0, r0, r2
 8000642:	fa01 fe03 	lsl.w	lr, r1, r3
 8000646:	ea40 000e 	orr.w	r0, r0, lr
 800064a:	fa21 f102 	lsr.w	r1, r1, r2
 800064e:	4414      	add	r4, r2
 8000650:	e6bd      	b.n	80003ce <__adddf3+0xe6>
 8000652:	bf00      	nop

08000654 <__aeabi_dmul>:
 8000654:	b570      	push	{r4, r5, r6, lr}
 8000656:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800065a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800065e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000662:	bf1d      	ittte	ne
 8000664:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000668:	ea94 0f0c 	teqne	r4, ip
 800066c:	ea95 0f0c 	teqne	r5, ip
 8000670:	f000 f8de 	bleq	8000830 <__aeabi_dmul+0x1dc>
 8000674:	442c      	add	r4, r5
 8000676:	ea81 0603 	eor.w	r6, r1, r3
 800067a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800067e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000682:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000686:	bf18      	it	ne
 8000688:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800068c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000690:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000694:	d038      	beq.n	8000708 <__aeabi_dmul+0xb4>
 8000696:	fba0 ce02 	umull	ip, lr, r0, r2
 800069a:	f04f 0500 	mov.w	r5, #0
 800069e:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006a6:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006aa:	f04f 0600 	mov.w	r6, #0
 80006ae:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b2:	f09c 0f00 	teq	ip, #0
 80006b6:	bf18      	it	ne
 80006b8:	f04e 0e01 	orrne.w	lr, lr, #1
 80006bc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006c0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006c4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006c8:	d204      	bcs.n	80006d4 <__aeabi_dmul+0x80>
 80006ca:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006ce:	416d      	adcs	r5, r5
 80006d0:	eb46 0606 	adc.w	r6, r6, r6
 80006d4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006d8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006dc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006e8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006ec:	bf88      	it	hi
 80006ee:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006f2:	d81e      	bhi.n	8000732 <__aeabi_dmul+0xde>
 80006f4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006f8:	bf08      	it	eq
 80006fa:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006fe:	f150 0000 	adcs.w	r0, r0, #0
 8000702:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000706:	bd70      	pop	{r4, r5, r6, pc}
 8000708:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800070c:	ea46 0101 	orr.w	r1, r6, r1
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	ea81 0103 	eor.w	r1, r1, r3
 8000718:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800071c:	bfc2      	ittt	gt
 800071e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000722:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000726:	bd70      	popgt	{r4, r5, r6, pc}
 8000728:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800072c:	f04f 0e00 	mov.w	lr, #0
 8000730:	3c01      	subs	r4, #1
 8000732:	f300 80ab 	bgt.w	800088c <__aeabi_dmul+0x238>
 8000736:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800073a:	bfde      	ittt	le
 800073c:	2000      	movle	r0, #0
 800073e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000742:	bd70      	pople	{r4, r5, r6, pc}
 8000744:	f1c4 0400 	rsb	r4, r4, #0
 8000748:	3c20      	subs	r4, #32
 800074a:	da35      	bge.n	80007b8 <__aeabi_dmul+0x164>
 800074c:	340c      	adds	r4, #12
 800074e:	dc1b      	bgt.n	8000788 <__aeabi_dmul+0x134>
 8000750:	f104 0414 	add.w	r4, r4, #20
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f305 	lsl.w	r3, r0, r5
 800075c:	fa20 f004 	lsr.w	r0, r0, r4
 8000760:	fa01 f205 	lsl.w	r2, r1, r5
 8000764:	ea40 0002 	orr.w	r0, r0, r2
 8000768:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800076c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000770:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000774:	fa21 f604 	lsr.w	r6, r1, r4
 8000778:	eb42 0106 	adc.w	r1, r2, r6
 800077c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000780:	bf08      	it	eq
 8000782:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000786:	bd70      	pop	{r4, r5, r6, pc}
 8000788:	f1c4 040c 	rsb	r4, r4, #12
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f304 	lsl.w	r3, r0, r4
 8000794:	fa20 f005 	lsr.w	r0, r0, r5
 8000798:	fa01 f204 	lsl.w	r2, r1, r4
 800079c:	ea40 0002 	orr.w	r0, r0, r2
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007a8:	f141 0100 	adc.w	r1, r1, #0
 80007ac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b0:	bf08      	it	eq
 80007b2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b6:	bd70      	pop	{r4, r5, r6, pc}
 80007b8:	f1c4 0520 	rsb	r5, r4, #32
 80007bc:	fa00 f205 	lsl.w	r2, r0, r5
 80007c0:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c4:	fa20 f304 	lsr.w	r3, r0, r4
 80007c8:	fa01 f205 	lsl.w	r2, r1, r5
 80007cc:	ea43 0302 	orr.w	r3, r3, r2
 80007d0:	fa21 f004 	lsr.w	r0, r1, r4
 80007d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007d8:	fa21 f204 	lsr.w	r2, r1, r4
 80007dc:	ea20 0002 	bic.w	r0, r0, r2
 80007e0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007e8:	bf08      	it	eq
 80007ea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ee:	bd70      	pop	{r4, r5, r6, pc}
 80007f0:	f094 0f00 	teq	r4, #0
 80007f4:	d10f      	bne.n	8000816 <__aeabi_dmul+0x1c2>
 80007f6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007fa:	0040      	lsls	r0, r0, #1
 80007fc:	eb41 0101 	adc.w	r1, r1, r1
 8000800:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000804:	bf08      	it	eq
 8000806:	3c01      	subeq	r4, #1
 8000808:	d0f7      	beq.n	80007fa <__aeabi_dmul+0x1a6>
 800080a:	ea41 0106 	orr.w	r1, r1, r6
 800080e:	f095 0f00 	teq	r5, #0
 8000812:	bf18      	it	ne
 8000814:	4770      	bxne	lr
 8000816:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800081a:	0052      	lsls	r2, r2, #1
 800081c:	eb43 0303 	adc.w	r3, r3, r3
 8000820:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000824:	bf08      	it	eq
 8000826:	3d01      	subeq	r5, #1
 8000828:	d0f7      	beq.n	800081a <__aeabi_dmul+0x1c6>
 800082a:	ea43 0306 	orr.w	r3, r3, r6
 800082e:	4770      	bx	lr
 8000830:	ea94 0f0c 	teq	r4, ip
 8000834:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000838:	bf18      	it	ne
 800083a:	ea95 0f0c 	teqne	r5, ip
 800083e:	d00c      	beq.n	800085a <__aeabi_dmul+0x206>
 8000840:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000844:	bf18      	it	ne
 8000846:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084a:	d1d1      	bne.n	80007f0 <__aeabi_dmul+0x19c>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f04f 0000 	mov.w	r0, #0
 8000858:	bd70      	pop	{r4, r5, r6, pc}
 800085a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800085e:	bf06      	itte	eq
 8000860:	4610      	moveq	r0, r2
 8000862:	4619      	moveq	r1, r3
 8000864:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000868:	d019      	beq.n	800089e <__aeabi_dmul+0x24a>
 800086a:	ea94 0f0c 	teq	r4, ip
 800086e:	d102      	bne.n	8000876 <__aeabi_dmul+0x222>
 8000870:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000874:	d113      	bne.n	800089e <__aeabi_dmul+0x24a>
 8000876:	ea95 0f0c 	teq	r5, ip
 800087a:	d105      	bne.n	8000888 <__aeabi_dmul+0x234>
 800087c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000880:	bf1c      	itt	ne
 8000882:	4610      	movne	r0, r2
 8000884:	4619      	movne	r1, r3
 8000886:	d10a      	bne.n	800089e <__aeabi_dmul+0x24a>
 8000888:	ea81 0103 	eor.w	r1, r1, r3
 800088c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000890:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000894:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000898:	f04f 0000 	mov.w	r0, #0
 800089c:	bd70      	pop	{r4, r5, r6, pc}
 800089e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008a2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008a6:	bd70      	pop	{r4, r5, r6, pc}

080008a8 <__aeabi_ddiv>:
 80008a8:	b570      	push	{r4, r5, r6, lr}
 80008aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008b6:	bf1d      	ittte	ne
 80008b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008bc:	ea94 0f0c 	teqne	r4, ip
 80008c0:	ea95 0f0c 	teqne	r5, ip
 80008c4:	f000 f8a7 	bleq	8000a16 <__aeabi_ddiv+0x16e>
 80008c8:	eba4 0405 	sub.w	r4, r4, r5
 80008cc:	ea81 0e03 	eor.w	lr, r1, r3
 80008d0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008d8:	f000 8088 	beq.w	80009ec <__aeabi_ddiv+0x144>
 80008dc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008e4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008e8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008ec:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008f8:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008fc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000900:	429d      	cmp	r5, r3
 8000902:	bf08      	it	eq
 8000904:	4296      	cmpeq	r6, r2
 8000906:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800090a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800090e:	d202      	bcs.n	8000916 <__aeabi_ddiv+0x6e>
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	1ab6      	subs	r6, r6, r2
 8000918:	eb65 0503 	sbc.w	r5, r5, r3
 800091c:	085b      	lsrs	r3, r3, #1
 800091e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000922:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000926:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800092a:	ebb6 0e02 	subs.w	lr, r6, r2
 800092e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000932:	bf22      	ittt	cs
 8000934:	1ab6      	subcs	r6, r6, r2
 8000936:	4675      	movcs	r5, lr
 8000938:	ea40 000c 	orrcs.w	r0, r0, ip
 800093c:	085b      	lsrs	r3, r3, #1
 800093e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000942:	ebb6 0e02 	subs.w	lr, r6, r2
 8000946:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094a:	bf22      	ittt	cs
 800094c:	1ab6      	subcs	r6, r6, r2
 800094e:	4675      	movcs	r5, lr
 8000950:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000954:	085b      	lsrs	r3, r3, #1
 8000956:	ea4f 0232 	mov.w	r2, r2, rrx
 800095a:	ebb6 0e02 	subs.w	lr, r6, r2
 800095e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000962:	bf22      	ittt	cs
 8000964:	1ab6      	subcs	r6, r6, r2
 8000966:	4675      	movcs	r5, lr
 8000968:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800096c:	085b      	lsrs	r3, r3, #1
 800096e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000972:	ebb6 0e02 	subs.w	lr, r6, r2
 8000976:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097a:	bf22      	ittt	cs
 800097c:	1ab6      	subcs	r6, r6, r2
 800097e:	4675      	movcs	r5, lr
 8000980:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000984:	ea55 0e06 	orrs.w	lr, r5, r6
 8000988:	d018      	beq.n	80009bc <__aeabi_ddiv+0x114>
 800098a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800098e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000992:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000996:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800099e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009a6:	d1c0      	bne.n	800092a <__aeabi_ddiv+0x82>
 80009a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009ac:	d10b      	bne.n	80009c6 <__aeabi_ddiv+0x11e>
 80009ae:	ea41 0100 	orr.w	r1, r1, r0
 80009b2:	f04f 0000 	mov.w	r0, #0
 80009b6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ba:	e7b6      	b.n	800092a <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009c0:	bf04      	itt	eq
 80009c2:	4301      	orreq	r1, r0
 80009c4:	2000      	moveq	r0, #0
 80009c6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ca:	bf88      	it	hi
 80009cc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009d0:	f63f aeaf 	bhi.w	8000732 <__aeabi_dmul+0xde>
 80009d4:	ebb5 0c03 	subs.w	ip, r5, r3
 80009d8:	bf04      	itt	eq
 80009da:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e2:	f150 0000 	adcs.w	r0, r0, #0
 80009e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ea:	bd70      	pop	{r4, r5, r6, pc}
 80009ec:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009f0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009f8:	bfc2      	ittt	gt
 80009fa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a02:	bd70      	popgt	{r4, r5, r6, pc}
 8000a04:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a08:	f04f 0e00 	mov.w	lr, #0
 8000a0c:	3c01      	subs	r4, #1
 8000a0e:	e690      	b.n	8000732 <__aeabi_dmul+0xde>
 8000a10:	ea45 0e06 	orr.w	lr, r5, r6
 8000a14:	e68d      	b.n	8000732 <__aeabi_dmul+0xde>
 8000a16:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1a:	ea94 0f0c 	teq	r4, ip
 8000a1e:	bf08      	it	eq
 8000a20:	ea95 0f0c 	teqeq	r5, ip
 8000a24:	f43f af3b 	beq.w	800089e <__aeabi_dmul+0x24a>
 8000a28:	ea94 0f0c 	teq	r4, ip
 8000a2c:	d10a      	bne.n	8000a44 <__aeabi_ddiv+0x19c>
 8000a2e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a32:	f47f af34 	bne.w	800089e <__aeabi_dmul+0x24a>
 8000a36:	ea95 0f0c 	teq	r5, ip
 8000a3a:	f47f af25 	bne.w	8000888 <__aeabi_dmul+0x234>
 8000a3e:	4610      	mov	r0, r2
 8000a40:	4619      	mov	r1, r3
 8000a42:	e72c      	b.n	800089e <__aeabi_dmul+0x24a>
 8000a44:	ea95 0f0c 	teq	r5, ip
 8000a48:	d106      	bne.n	8000a58 <__aeabi_ddiv+0x1b0>
 8000a4a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a4e:	f43f aefd 	beq.w	800084c <__aeabi_dmul+0x1f8>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e722      	b.n	800089e <__aeabi_dmul+0x24a>
 8000a58:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a5c:	bf18      	it	ne
 8000a5e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a62:	f47f aec5 	bne.w	80007f0 <__aeabi_dmul+0x19c>
 8000a66:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6a:	f47f af0d 	bne.w	8000888 <__aeabi_dmul+0x234>
 8000a6e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a72:	f47f aeeb 	bne.w	800084c <__aeabi_dmul+0x1f8>
 8000a76:	e712      	b.n	800089e <__aeabi_dmul+0x24a>

08000a78 <__gedf2>:
 8000a78:	f04f 3cff 	mov.w	ip, #4294967295
 8000a7c:	e006      	b.n	8000a8c <__cmpdf2+0x4>
 8000a7e:	bf00      	nop

08000a80 <__ledf2>:
 8000a80:	f04f 0c01 	mov.w	ip, #1
 8000a84:	e002      	b.n	8000a8c <__cmpdf2+0x4>
 8000a86:	bf00      	nop

08000a88 <__cmpdf2>:
 8000a88:	f04f 0c01 	mov.w	ip, #1
 8000a8c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a9c:	bf18      	it	ne
 8000a9e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa2:	d01b      	beq.n	8000adc <__cmpdf2+0x54>
 8000aa4:	b001      	add	sp, #4
 8000aa6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aaa:	bf0c      	ite	eq
 8000aac:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab0:	ea91 0f03 	teqne	r1, r3
 8000ab4:	bf02      	ittt	eq
 8000ab6:	ea90 0f02 	teqeq	r0, r2
 8000aba:	2000      	moveq	r0, #0
 8000abc:	4770      	bxeq	lr
 8000abe:	f110 0f00 	cmn.w	r0, #0
 8000ac2:	ea91 0f03 	teq	r1, r3
 8000ac6:	bf58      	it	pl
 8000ac8:	4299      	cmppl	r1, r3
 8000aca:	bf08      	it	eq
 8000acc:	4290      	cmpeq	r0, r2
 8000ace:	bf2c      	ite	cs
 8000ad0:	17d8      	asrcs	r0, r3, #31
 8000ad2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ad6:	f040 0001 	orr.w	r0, r0, #1
 8000ada:	4770      	bx	lr
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__cmpdf2+0x64>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d107      	bne.n	8000afc <__cmpdf2+0x74>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d1d6      	bne.n	8000aa4 <__cmpdf2+0x1c>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d0d3      	beq.n	8000aa4 <__cmpdf2+0x1c>
 8000afc:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b00:	4770      	bx	lr
 8000b02:	bf00      	nop

08000b04 <__aeabi_cdrcmple>:
 8000b04:	4684      	mov	ip, r0
 8000b06:	4610      	mov	r0, r2
 8000b08:	4662      	mov	r2, ip
 8000b0a:	468c      	mov	ip, r1
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	4663      	mov	r3, ip
 8000b10:	e000      	b.n	8000b14 <__aeabi_cdcmpeq>
 8000b12:	bf00      	nop

08000b14 <__aeabi_cdcmpeq>:
 8000b14:	b501      	push	{r0, lr}
 8000b16:	f7ff ffb7 	bl	8000a88 <__cmpdf2>
 8000b1a:	2800      	cmp	r0, #0
 8000b1c:	bf48      	it	mi
 8000b1e:	f110 0f00 	cmnmi.w	r0, #0
 8000b22:	bd01      	pop	{r0, pc}

08000b24 <__aeabi_dcmpeq>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff fff4 	bl	8000b14 <__aeabi_cdcmpeq>
 8000b2c:	bf0c      	ite	eq
 8000b2e:	2001      	moveq	r0, #1
 8000b30:	2000      	movne	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmplt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffea 	bl	8000b14 <__aeabi_cdcmpeq>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmple>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffe0 	bl	8000b14 <__aeabi_cdcmpeq>
 8000b54:	bf94      	ite	ls
 8000b56:	2001      	movls	r0, #1
 8000b58:	2000      	movhi	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmpge>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffce 	bl	8000b04 <__aeabi_cdrcmple>
 8000b68:	bf94      	ite	ls
 8000b6a:	2001      	movls	r0, #1
 8000b6c:	2000      	movhi	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpgt>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffc4 	bl	8000b04 <__aeabi_cdrcmple>
 8000b7c:	bf34      	ite	cc
 8000b7e:	2001      	movcc	r0, #1
 8000b80:	2000      	movcs	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpun>:
 8000b88:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b90:	d102      	bne.n	8000b98 <__aeabi_dcmpun+0x10>
 8000b92:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b96:	d10a      	bne.n	8000bae <__aeabi_dcmpun+0x26>
 8000b98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba0:	d102      	bne.n	8000ba8 <__aeabi_dcmpun+0x20>
 8000ba2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ba6:	d102      	bne.n	8000bae <__aeabi_dcmpun+0x26>
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	f04f 0001 	mov.w	r0, #1
 8000bb2:	4770      	bx	lr

08000bb4 <__aeabi_d2uiz>:
 8000bb4:	004a      	lsls	r2, r1, #1
 8000bb6:	d211      	bcs.n	8000bdc <__aeabi_d2uiz+0x28>
 8000bb8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bbc:	d211      	bcs.n	8000be2 <__aeabi_d2uiz+0x2e>
 8000bbe:	d50d      	bpl.n	8000bdc <__aeabi_d2uiz+0x28>
 8000bc0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bc8:	d40e      	bmi.n	8000be8 <__aeabi_d2uiz+0x34>
 8000bca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bd6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bda:	4770      	bx	lr
 8000bdc:	f04f 0000 	mov.w	r0, #0
 8000be0:	4770      	bx	lr
 8000be2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be6:	d102      	bne.n	8000bee <__aeabi_d2uiz+0x3a>
 8000be8:	f04f 30ff 	mov.w	r0, #4294967295
 8000bec:	4770      	bx	lr
 8000bee:	f04f 0000 	mov.w	r0, #0
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_d2f>:
 8000bf4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bf8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bfc:	bf24      	itt	cs
 8000bfe:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c02:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c06:	d90d      	bls.n	8000c24 <__aeabi_d2f+0x30>
 8000c08:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c0c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c10:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c14:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c18:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c1c:	bf08      	it	eq
 8000c1e:	f020 0001 	biceq.w	r0, r0, #1
 8000c22:	4770      	bx	lr
 8000c24:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c28:	d121      	bne.n	8000c6e <__aeabi_d2f+0x7a>
 8000c2a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c2e:	bfbc      	itt	lt
 8000c30:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c34:	4770      	bxlt	lr
 8000c36:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c3e:	f1c2 0218 	rsb	r2, r2, #24
 8000c42:	f1c2 0c20 	rsb	ip, r2, #32
 8000c46:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4a:	fa20 f002 	lsr.w	r0, r0, r2
 8000c4e:	bf18      	it	ne
 8000c50:	f040 0001 	orrne.w	r0, r0, #1
 8000c54:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c58:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c5c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c60:	ea40 000c 	orr.w	r0, r0, ip
 8000c64:	fa23 f302 	lsr.w	r3, r3, r2
 8000c68:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c6c:	e7cc      	b.n	8000c08 <__aeabi_d2f+0x14>
 8000c6e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c72:	d107      	bne.n	8000c84 <__aeabi_d2f+0x90>
 8000c74:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c78:	bf1e      	ittt	ne
 8000c7a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c7e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c82:	4770      	bxne	lr
 8000c84:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c88:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c8c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c90:	4770      	bx	lr
 8000c92:	bf00      	nop

08000c94 <__aeabi_frsub>:
 8000c94:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	e002      	b.n	8000ca0 <__addsf3>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_fsub>:
 8000c9c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ca0 <__addsf3>:
 8000ca0:	0042      	lsls	r2, r0, #1
 8000ca2:	bf1f      	itttt	ne
 8000ca4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ca8:	ea92 0f03 	teqne	r2, r3
 8000cac:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000cb0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cb4:	d06a      	beq.n	8000d8c <__addsf3+0xec>
 8000cb6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cba:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000cbe:	bfc1      	itttt	gt
 8000cc0:	18d2      	addgt	r2, r2, r3
 8000cc2:	4041      	eorgt	r1, r0
 8000cc4:	4048      	eorgt	r0, r1
 8000cc6:	4041      	eorgt	r1, r0
 8000cc8:	bfb8      	it	lt
 8000cca:	425b      	neglt	r3, r3
 8000ccc:	2b19      	cmp	r3, #25
 8000cce:	bf88      	it	hi
 8000cd0:	4770      	bxhi	lr
 8000cd2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000cd6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cda:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000cde:	bf18      	it	ne
 8000ce0:	4240      	negne	r0, r0
 8000ce2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ce6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000cea:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000cee:	bf18      	it	ne
 8000cf0:	4249      	negne	r1, r1
 8000cf2:	ea92 0f03 	teq	r2, r3
 8000cf6:	d03f      	beq.n	8000d78 <__addsf3+0xd8>
 8000cf8:	f1a2 0201 	sub.w	r2, r2, #1
 8000cfc:	fa41 fc03 	asr.w	ip, r1, r3
 8000d00:	eb10 000c 	adds.w	r0, r0, ip
 8000d04:	f1c3 0320 	rsb	r3, r3, #32
 8000d08:	fa01 f103 	lsl.w	r1, r1, r3
 8000d0c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d10:	d502      	bpl.n	8000d18 <__addsf3+0x78>
 8000d12:	4249      	negs	r1, r1
 8000d14:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d18:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000d1c:	d313      	bcc.n	8000d46 <__addsf3+0xa6>
 8000d1e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000d22:	d306      	bcc.n	8000d32 <__addsf3+0x92>
 8000d24:	0840      	lsrs	r0, r0, #1
 8000d26:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d2a:	f102 0201 	add.w	r2, r2, #1
 8000d2e:	2afe      	cmp	r2, #254	; 0xfe
 8000d30:	d251      	bcs.n	8000dd6 <__addsf3+0x136>
 8000d32:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000d36:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d3a:	bf08      	it	eq
 8000d3c:	f020 0001 	biceq.w	r0, r0, #1
 8000d40:	ea40 0003 	orr.w	r0, r0, r3
 8000d44:	4770      	bx	lr
 8000d46:	0049      	lsls	r1, r1, #1
 8000d48:	eb40 0000 	adc.w	r0, r0, r0
 8000d4c:	3a01      	subs	r2, #1
 8000d4e:	bf28      	it	cs
 8000d50:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000d54:	d2ed      	bcs.n	8000d32 <__addsf3+0x92>
 8000d56:	fab0 fc80 	clz	ip, r0
 8000d5a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d5e:	ebb2 020c 	subs.w	r2, r2, ip
 8000d62:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d66:	bfaa      	itet	ge
 8000d68:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d6c:	4252      	neglt	r2, r2
 8000d6e:	4318      	orrge	r0, r3
 8000d70:	bfbc      	itt	lt
 8000d72:	40d0      	lsrlt	r0, r2
 8000d74:	4318      	orrlt	r0, r3
 8000d76:	4770      	bx	lr
 8000d78:	f092 0f00 	teq	r2, #0
 8000d7c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d80:	bf06      	itte	eq
 8000d82:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d86:	3201      	addeq	r2, #1
 8000d88:	3b01      	subne	r3, #1
 8000d8a:	e7b5      	b.n	8000cf8 <__addsf3+0x58>
 8000d8c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d90:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d94:	bf18      	it	ne
 8000d96:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d9a:	d021      	beq.n	8000de0 <__addsf3+0x140>
 8000d9c:	ea92 0f03 	teq	r2, r3
 8000da0:	d004      	beq.n	8000dac <__addsf3+0x10c>
 8000da2:	f092 0f00 	teq	r2, #0
 8000da6:	bf08      	it	eq
 8000da8:	4608      	moveq	r0, r1
 8000daa:	4770      	bx	lr
 8000dac:	ea90 0f01 	teq	r0, r1
 8000db0:	bf1c      	itt	ne
 8000db2:	2000      	movne	r0, #0
 8000db4:	4770      	bxne	lr
 8000db6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000dba:	d104      	bne.n	8000dc6 <__addsf3+0x126>
 8000dbc:	0040      	lsls	r0, r0, #1
 8000dbe:	bf28      	it	cs
 8000dc0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000dc4:	4770      	bx	lr
 8000dc6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000dca:	bf3c      	itt	cc
 8000dcc:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000dd0:	4770      	bxcc	lr
 8000dd2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000dd6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000dda:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dde:	4770      	bx	lr
 8000de0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000de4:	bf16      	itet	ne
 8000de6:	4608      	movne	r0, r1
 8000de8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000dec:	4601      	movne	r1, r0
 8000dee:	0242      	lsls	r2, r0, #9
 8000df0:	bf06      	itte	eq
 8000df2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000df6:	ea90 0f01 	teqeq	r0, r1
 8000dfa:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000dfe:	4770      	bx	lr

08000e00 <__aeabi_ui2f>:
 8000e00:	f04f 0300 	mov.w	r3, #0
 8000e04:	e004      	b.n	8000e10 <__aeabi_i2f+0x8>
 8000e06:	bf00      	nop

08000e08 <__aeabi_i2f>:
 8000e08:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000e0c:	bf48      	it	mi
 8000e0e:	4240      	negmi	r0, r0
 8000e10:	ea5f 0c00 	movs.w	ip, r0
 8000e14:	bf08      	it	eq
 8000e16:	4770      	bxeq	lr
 8000e18:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000e1c:	4601      	mov	r1, r0
 8000e1e:	f04f 0000 	mov.w	r0, #0
 8000e22:	e01c      	b.n	8000e5e <__aeabi_l2f+0x2a>

08000e24 <__aeabi_ul2f>:
 8000e24:	ea50 0201 	orrs.w	r2, r0, r1
 8000e28:	bf08      	it	eq
 8000e2a:	4770      	bxeq	lr
 8000e2c:	f04f 0300 	mov.w	r3, #0
 8000e30:	e00a      	b.n	8000e48 <__aeabi_l2f+0x14>
 8000e32:	bf00      	nop

08000e34 <__aeabi_l2f>:
 8000e34:	ea50 0201 	orrs.w	r2, r0, r1
 8000e38:	bf08      	it	eq
 8000e3a:	4770      	bxeq	lr
 8000e3c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000e40:	d502      	bpl.n	8000e48 <__aeabi_l2f+0x14>
 8000e42:	4240      	negs	r0, r0
 8000e44:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e48:	ea5f 0c01 	movs.w	ip, r1
 8000e4c:	bf02      	ittt	eq
 8000e4e:	4684      	moveq	ip, r0
 8000e50:	4601      	moveq	r1, r0
 8000e52:	2000      	moveq	r0, #0
 8000e54:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e58:	bf08      	it	eq
 8000e5a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e5e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e62:	fabc f28c 	clz	r2, ip
 8000e66:	3a08      	subs	r2, #8
 8000e68:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e6c:	db10      	blt.n	8000e90 <__aeabi_l2f+0x5c>
 8000e6e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e72:	4463      	add	r3, ip
 8000e74:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e78:	f1c2 0220 	rsb	r2, r2, #32
 8000e7c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e80:	fa20 f202 	lsr.w	r2, r0, r2
 8000e84:	eb43 0002 	adc.w	r0, r3, r2
 8000e88:	bf08      	it	eq
 8000e8a:	f020 0001 	biceq.w	r0, r0, #1
 8000e8e:	4770      	bx	lr
 8000e90:	f102 0220 	add.w	r2, r2, #32
 8000e94:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e98:	f1c2 0220 	rsb	r2, r2, #32
 8000e9c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ea0:	fa21 f202 	lsr.w	r2, r1, r2
 8000ea4:	eb43 0002 	adc.w	r0, r3, r2
 8000ea8:	bf08      	it	eq
 8000eaa:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000eae:	4770      	bx	lr

08000eb0 <__gesf2>:
 8000eb0:	f04f 3cff 	mov.w	ip, #4294967295
 8000eb4:	e006      	b.n	8000ec4 <__cmpsf2+0x4>
 8000eb6:	bf00      	nop

08000eb8 <__lesf2>:
 8000eb8:	f04f 0c01 	mov.w	ip, #1
 8000ebc:	e002      	b.n	8000ec4 <__cmpsf2+0x4>
 8000ebe:	bf00      	nop

08000ec0 <__cmpsf2>:
 8000ec0:	f04f 0c01 	mov.w	ip, #1
 8000ec4:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ec8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000ecc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ed0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ed4:	bf18      	it	ne
 8000ed6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000eda:	d011      	beq.n	8000f00 <__cmpsf2+0x40>
 8000edc:	b001      	add	sp, #4
 8000ede:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000ee2:	bf18      	it	ne
 8000ee4:	ea90 0f01 	teqne	r0, r1
 8000ee8:	bf58      	it	pl
 8000eea:	ebb2 0003 	subspl.w	r0, r2, r3
 8000eee:	bf88      	it	hi
 8000ef0:	17c8      	asrhi	r0, r1, #31
 8000ef2:	bf38      	it	cc
 8000ef4:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000ef8:	bf18      	it	ne
 8000efa:	f040 0001 	orrne.w	r0, r0, #1
 8000efe:	4770      	bx	lr
 8000f00:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f04:	d102      	bne.n	8000f0c <__cmpsf2+0x4c>
 8000f06:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f0a:	d105      	bne.n	8000f18 <__cmpsf2+0x58>
 8000f0c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000f10:	d1e4      	bne.n	8000edc <__cmpsf2+0x1c>
 8000f12:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000f16:	d0e1      	beq.n	8000edc <__cmpsf2+0x1c>
 8000f18:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop

08000f20 <__aeabi_cfrcmple>:
 8000f20:	4684      	mov	ip, r0
 8000f22:	4608      	mov	r0, r1
 8000f24:	4661      	mov	r1, ip
 8000f26:	e7ff      	b.n	8000f28 <__aeabi_cfcmpeq>

08000f28 <__aeabi_cfcmpeq>:
 8000f28:	b50f      	push	{r0, r1, r2, r3, lr}
 8000f2a:	f7ff ffc9 	bl	8000ec0 <__cmpsf2>
 8000f2e:	2800      	cmp	r0, #0
 8000f30:	bf48      	it	mi
 8000f32:	f110 0f00 	cmnmi.w	r0, #0
 8000f36:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000f38 <__aeabi_fcmpeq>:
 8000f38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f3c:	f7ff fff4 	bl	8000f28 <__aeabi_cfcmpeq>
 8000f40:	bf0c      	ite	eq
 8000f42:	2001      	moveq	r0, #1
 8000f44:	2000      	movne	r0, #0
 8000f46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f4a:	bf00      	nop

08000f4c <__aeabi_fcmplt>:
 8000f4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f50:	f7ff ffea 	bl	8000f28 <__aeabi_cfcmpeq>
 8000f54:	bf34      	ite	cc
 8000f56:	2001      	movcc	r0, #1
 8000f58:	2000      	movcs	r0, #0
 8000f5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f5e:	bf00      	nop

08000f60 <__aeabi_fcmple>:
 8000f60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f64:	f7ff ffe0 	bl	8000f28 <__aeabi_cfcmpeq>
 8000f68:	bf94      	ite	ls
 8000f6a:	2001      	movls	r0, #1
 8000f6c:	2000      	movhi	r0, #0
 8000f6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f72:	bf00      	nop

08000f74 <__aeabi_fcmpge>:
 8000f74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f78:	f7ff ffd2 	bl	8000f20 <__aeabi_cfrcmple>
 8000f7c:	bf94      	ite	ls
 8000f7e:	2001      	movls	r0, #1
 8000f80:	2000      	movhi	r0, #0
 8000f82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f86:	bf00      	nop

08000f88 <__aeabi_fcmpgt>:
 8000f88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f8c:	f7ff ffc8 	bl	8000f20 <__aeabi_cfrcmple>
 8000f90:	bf34      	ite	cc
 8000f92:	2001      	movcc	r0, #1
 8000f94:	2000      	movcs	r0, #0
 8000f96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f9a:	bf00      	nop

08000f9c <__aeabi_fcmpun>:
 8000f9c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fa0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000fa4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fa8:	d102      	bne.n	8000fb0 <__aeabi_fcmpun+0x14>
 8000faa:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fae:	d108      	bne.n	8000fc2 <__aeabi_fcmpun+0x26>
 8000fb0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fb4:	d102      	bne.n	8000fbc <__aeabi_fcmpun+0x20>
 8000fb6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fba:	d102      	bne.n	8000fc2 <__aeabi_fcmpun+0x26>
 8000fbc:	f04f 0000 	mov.w	r0, #0
 8000fc0:	4770      	bx	lr
 8000fc2:	f04f 0001 	mov.w	r0, #1
 8000fc6:	4770      	bx	lr

08000fc8 <__aeabi_f2uiz>:
 8000fc8:	0042      	lsls	r2, r0, #1
 8000fca:	d20e      	bcs.n	8000fea <__aeabi_f2uiz+0x22>
 8000fcc:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000fd0:	d30b      	bcc.n	8000fea <__aeabi_f2uiz+0x22>
 8000fd2:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000fd6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000fda:	d409      	bmi.n	8000ff0 <__aeabi_f2uiz+0x28>
 8000fdc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000fe0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000fe4:	fa23 f002 	lsr.w	r0, r3, r2
 8000fe8:	4770      	bx	lr
 8000fea:	f04f 0000 	mov.w	r0, #0
 8000fee:	4770      	bx	lr
 8000ff0:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000ff4:	d101      	bne.n	8000ffa <__aeabi_f2uiz+0x32>
 8000ff6:	0242      	lsls	r2, r0, #9
 8000ff8:	d102      	bne.n	8001000 <__aeabi_f2uiz+0x38>
 8000ffa:	f04f 30ff 	mov.w	r0, #4294967295
 8000ffe:	4770      	bx	lr
 8001000:	f04f 0000 	mov.w	r0, #0
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop

08001008 <__aeabi_d2lz>:
 8001008:	b538      	push	{r3, r4, r5, lr}
 800100a:	4605      	mov	r5, r0
 800100c:	460c      	mov	r4, r1
 800100e:	2200      	movs	r2, #0
 8001010:	2300      	movs	r3, #0
 8001012:	4628      	mov	r0, r5
 8001014:	4621      	mov	r1, r4
 8001016:	f7ff fd8f 	bl	8000b38 <__aeabi_dcmplt>
 800101a:	b928      	cbnz	r0, 8001028 <__aeabi_d2lz+0x20>
 800101c:	4628      	mov	r0, r5
 800101e:	4621      	mov	r1, r4
 8001020:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001024:	f000 b80a 	b.w	800103c <__aeabi_d2ulz>
 8001028:	4628      	mov	r0, r5
 800102a:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 800102e:	f000 f805 	bl	800103c <__aeabi_d2ulz>
 8001032:	4240      	negs	r0, r0
 8001034:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001038:	bd38      	pop	{r3, r4, r5, pc}
 800103a:	bf00      	nop

0800103c <__aeabi_d2ulz>:
 800103c:	b5d0      	push	{r4, r6, r7, lr}
 800103e:	2200      	movs	r2, #0
 8001040:	4b0b      	ldr	r3, [pc, #44]	; (8001070 <__aeabi_d2ulz+0x34>)
 8001042:	4606      	mov	r6, r0
 8001044:	460f      	mov	r7, r1
 8001046:	f7ff fb05 	bl	8000654 <__aeabi_dmul>
 800104a:	f7ff fdb3 	bl	8000bb4 <__aeabi_d2uiz>
 800104e:	4604      	mov	r4, r0
 8001050:	f7ff fa86 	bl	8000560 <__aeabi_ui2d>
 8001054:	2200      	movs	r2, #0
 8001056:	4b07      	ldr	r3, [pc, #28]	; (8001074 <__aeabi_d2ulz+0x38>)
 8001058:	f7ff fafc 	bl	8000654 <__aeabi_dmul>
 800105c:	4602      	mov	r2, r0
 800105e:	460b      	mov	r3, r1
 8001060:	4630      	mov	r0, r6
 8001062:	4639      	mov	r1, r7
 8001064:	f7ff f93e 	bl	80002e4 <__aeabi_dsub>
 8001068:	f7ff fda4 	bl	8000bb4 <__aeabi_d2uiz>
 800106c:	4621      	mov	r1, r4
 800106e:	bdd0      	pop	{r4, r6, r7, pc}
 8001070:	3df00000 	.word	0x3df00000
 8001074:	41f00000 	.word	0x41f00000

08001078 <ConvertMessageToJsonString>:

char msg[100];
char msg_json[30];


char* ConvertMessageToJsonString(void){
 8001078:	b4b0      	push	{r4, r5, r7}
 800107a:	af00      	add	r7, sp, #0
	strcpy(msg_json, "{\"ID\":100,\"RELAY\":");
 800107c:	4a0e      	ldr	r2, [pc, #56]	; (80010b8 <ConvertMessageToJsonString+0x40>)
 800107e:	4b0f      	ldr	r3, [pc, #60]	; (80010bc <ConvertMessageToJsonString+0x44>)
 8001080:	4614      	mov	r4, r2
 8001082:	461d      	mov	r5, r3
 8001084:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001086:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001088:	682b      	ldr	r3, [r5, #0]
 800108a:	461a      	mov	r2, r3
 800108c:	8022      	strh	r2, [r4, #0]
 800108e:	3402      	adds	r4, #2
 8001090:	0c1b      	lsrs	r3, r3, #16
 8001092:	7023      	strb	r3, [r4, #0]
	msg_json[18] = _Data_gateway.relay + '0';
 8001094:	4b0a      	ldr	r3, [pc, #40]	; (80010c0 <ConvertMessageToJsonString+0x48>)
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	3330      	adds	r3, #48	; 0x30
 800109a:	b2da      	uxtb	r2, r3
 800109c:	4b06      	ldr	r3, [pc, #24]	; (80010b8 <ConvertMessageToJsonString+0x40>)
 800109e:	749a      	strb	r2, [r3, #18]
	strcpy(msg_json + 19,"}\n");
 80010a0:	4b08      	ldr	r3, [pc, #32]	; (80010c4 <ConvertMessageToJsonString+0x4c>)
 80010a2:	4a09      	ldr	r2, [pc, #36]	; (80010c8 <ConvertMessageToJsonString+0x50>)
 80010a4:	8811      	ldrh	r1, [r2, #0]
 80010a6:	7892      	ldrb	r2, [r2, #2]
 80010a8:	8019      	strh	r1, [r3, #0]
 80010aa:	709a      	strb	r2, [r3, #2]

	return msg_json;
 80010ac:	4b02      	ldr	r3, [pc, #8]	; (80010b8 <ConvertMessageToJsonString+0x40>)
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bcb0      	pop	{r4, r5, r7}
 80010b4:	4770      	bx	lr
 80010b6:	bf00      	nop
 80010b8:	20000270 	.word	0x20000270
 80010bc:	08009938 	.word	0x08009938
 80010c0:	200002b8 	.word	0x200002b8
 80010c4:	20000283 	.word	0x20000283
 80010c8:	0800994c 	.word	0x0800994c

080010cc <ProcessMsg>:

void ProcessMsg(char* msg){
 80010cc:	b590      	push	{r4, r7, lr}
 80010ce:	b085      	sub	sp, #20
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
	uint8_t i = 0, node_id;
 80010d4:	2300      	movs	r3, #0
 80010d6:	73fb      	strb	r3, [r7, #15]
		10    "P"
		11    30
		12    "K"
		13    40
*/
	token = strtok(msg, ":,{}");
 80010d8:	4951      	ldr	r1, [pc, #324]	; (8001220 <ProcessMsg+0x154>)
 80010da:	6878      	ldr	r0, [r7, #4]
 80010dc:	f006 fa06 	bl	80074ec <strtok>
 80010e0:	60b8      	str	r0, [r7, #8]

	for(i = 0; (i < 100) && (token != NULL); i++){
 80010e2:	2300      	movs	r3, #0
 80010e4:	73fb      	strb	r3, [r7, #15]
 80010e6:	e090      	b.n	800120a <ProcessMsg+0x13e>
		if(i == 1) {
 80010e8:	7bfb      	ldrb	r3, [r7, #15]
 80010ea:	2b01      	cmp	r3, #1
 80010ec:	d118      	bne.n	8001120 <ProcessMsg+0x54>
			node_id = atoi(token);
 80010ee:	68b8      	ldr	r0, [r7, #8]
 80010f0:	f005 fa4b 	bl	800658a <atoi>
 80010f4:	4603      	mov	r3, r0
 80010f6:	73bb      	strb	r3, [r7, #14]
			_Data_node[node_id].node_id = node_id;
 80010f8:	7bba      	ldrb	r2, [r7, #14]
 80010fa:	494a      	ldr	r1, [pc, #296]	; (8001224 <ProcessMsg+0x158>)
 80010fc:	4613      	mov	r3, r2
 80010fe:	009b      	lsls	r3, r3, #2
 8001100:	4413      	add	r3, r2
 8001102:	009b      	lsls	r3, r3, #2
 8001104:	440b      	add	r3, r1
 8001106:	7bba      	ldrb	r2, [r7, #14]
 8001108:	701a      	strb	r2, [r3, #0]
			_Data_node[node_id].is_connected = 1;
 800110a:	7bba      	ldrb	r2, [r7, #14]
 800110c:	4945      	ldr	r1, [pc, #276]	; (8001224 <ProcessMsg+0x158>)
 800110e:	4613      	mov	r3, r2
 8001110:	009b      	lsls	r3, r3, #2
 8001112:	4413      	add	r3, r2
 8001114:	009b      	lsls	r3, r3, #2
 8001116:	440b      	add	r3, r1
 8001118:	3310      	adds	r3, #16
 800111a:	2201      	movs	r2, #1
 800111c:	701a      	strb	r2, [r3, #0]
 800111e:	e06c      	b.n	80011fa <ProcessMsg+0x12e>
		}
		else if(i == 3) _Data_node[node_id].temp = atoff(token);
 8001120:	7bfb      	ldrb	r3, [r7, #15]
 8001122:	2b03      	cmp	r3, #3
 8001124:	d10d      	bne.n	8001142 <ProcessMsg+0x76>
 8001126:	7bbc      	ldrb	r4, [r7, #14]
 8001128:	68b8      	ldr	r0, [r7, #8]
 800112a:	f005 fa2b 	bl	8006584 <atoff>
 800112e:	4602      	mov	r2, r0
 8001130:	493c      	ldr	r1, [pc, #240]	; (8001224 <ProcessMsg+0x158>)
 8001132:	4623      	mov	r3, r4
 8001134:	009b      	lsls	r3, r3, #2
 8001136:	4423      	add	r3, r4
 8001138:	009b      	lsls	r3, r3, #2
 800113a:	440b      	add	r3, r1
 800113c:	3304      	adds	r3, #4
 800113e:	601a      	str	r2, [r3, #0]
 8001140:	e05b      	b.n	80011fa <ProcessMsg+0x12e>
		else if(i == 5) _Data_node[node_id].humid = atoff(token);
 8001142:	7bfb      	ldrb	r3, [r7, #15]
 8001144:	2b05      	cmp	r3, #5
 8001146:	d10d      	bne.n	8001164 <ProcessMsg+0x98>
 8001148:	7bbc      	ldrb	r4, [r7, #14]
 800114a:	68b8      	ldr	r0, [r7, #8]
 800114c:	f005 fa1a 	bl	8006584 <atoff>
 8001150:	4602      	mov	r2, r0
 8001152:	4934      	ldr	r1, [pc, #208]	; (8001224 <ProcessMsg+0x158>)
 8001154:	4623      	mov	r3, r4
 8001156:	009b      	lsls	r3, r3, #2
 8001158:	4423      	add	r3, r4
 800115a:	009b      	lsls	r3, r3, #2
 800115c:	440b      	add	r3, r1
 800115e:	3308      	adds	r3, #8
 8001160:	601a      	str	r2, [r3, #0]
 8001162:	e04a      	b.n	80011fa <ProcessMsg+0x12e>
		else if(i == 7) _Data_node[node_id].adc = atoi(token);
 8001164:	7bfb      	ldrb	r3, [r7, #15]
 8001166:	2b07      	cmp	r3, #7
 8001168:	d10f      	bne.n	800118a <ProcessMsg+0xbe>
 800116a:	68b8      	ldr	r0, [r7, #8]
 800116c:	f005 fa0d 	bl	800658a <atoi>
 8001170:	4603      	mov	r3, r0
 8001172:	7bba      	ldrb	r2, [r7, #14]
 8001174:	b2d8      	uxtb	r0, r3
 8001176:	492b      	ldr	r1, [pc, #172]	; (8001224 <ProcessMsg+0x158>)
 8001178:	4613      	mov	r3, r2
 800117a:	009b      	lsls	r3, r3, #2
 800117c:	4413      	add	r3, r2
 800117e:	009b      	lsls	r3, r3, #2
 8001180:	440b      	add	r3, r1
 8001182:	330c      	adds	r3, #12
 8001184:	4602      	mov	r2, r0
 8001186:	701a      	strb	r2, [r3, #0]
 8001188:	e037      	b.n	80011fa <ProcessMsg+0x12e>
		else if(i == 9) _Data_node[node_id].nito = atoi(token);
 800118a:	7bfb      	ldrb	r3, [r7, #15]
 800118c:	2b09      	cmp	r3, #9
 800118e:	d10f      	bne.n	80011b0 <ProcessMsg+0xe4>
 8001190:	68b8      	ldr	r0, [r7, #8]
 8001192:	f005 f9fa 	bl	800658a <atoi>
 8001196:	4603      	mov	r3, r0
 8001198:	7bba      	ldrb	r2, [r7, #14]
 800119a:	b2d8      	uxtb	r0, r3
 800119c:	4921      	ldr	r1, [pc, #132]	; (8001224 <ProcessMsg+0x158>)
 800119e:	4613      	mov	r3, r2
 80011a0:	009b      	lsls	r3, r3, #2
 80011a2:	4413      	add	r3, r2
 80011a4:	009b      	lsls	r3, r3, #2
 80011a6:	440b      	add	r3, r1
 80011a8:	330d      	adds	r3, #13
 80011aa:	4602      	mov	r2, r0
 80011ac:	701a      	strb	r2, [r3, #0]
 80011ae:	e024      	b.n	80011fa <ProcessMsg+0x12e>
		else if(i == 11) _Data_node[node_id].photpho = atoi(token);
 80011b0:	7bfb      	ldrb	r3, [r7, #15]
 80011b2:	2b0b      	cmp	r3, #11
 80011b4:	d10f      	bne.n	80011d6 <ProcessMsg+0x10a>
 80011b6:	68b8      	ldr	r0, [r7, #8]
 80011b8:	f005 f9e7 	bl	800658a <atoi>
 80011bc:	4603      	mov	r3, r0
 80011be:	7bba      	ldrb	r2, [r7, #14]
 80011c0:	b2d8      	uxtb	r0, r3
 80011c2:	4918      	ldr	r1, [pc, #96]	; (8001224 <ProcessMsg+0x158>)
 80011c4:	4613      	mov	r3, r2
 80011c6:	009b      	lsls	r3, r3, #2
 80011c8:	4413      	add	r3, r2
 80011ca:	009b      	lsls	r3, r3, #2
 80011cc:	440b      	add	r3, r1
 80011ce:	330e      	adds	r3, #14
 80011d0:	4602      	mov	r2, r0
 80011d2:	701a      	strb	r2, [r3, #0]
 80011d4:	e011      	b.n	80011fa <ProcessMsg+0x12e>
		else if(i == 13) _Data_node[node_id].kali = atoi(token);
 80011d6:	7bfb      	ldrb	r3, [r7, #15]
 80011d8:	2b0d      	cmp	r3, #13
 80011da:	d10e      	bne.n	80011fa <ProcessMsg+0x12e>
 80011dc:	68b8      	ldr	r0, [r7, #8]
 80011de:	f005 f9d4 	bl	800658a <atoi>
 80011e2:	4603      	mov	r3, r0
 80011e4:	7bba      	ldrb	r2, [r7, #14]
 80011e6:	b2d8      	uxtb	r0, r3
 80011e8:	490e      	ldr	r1, [pc, #56]	; (8001224 <ProcessMsg+0x158>)
 80011ea:	4613      	mov	r3, r2
 80011ec:	009b      	lsls	r3, r3, #2
 80011ee:	4413      	add	r3, r2
 80011f0:	009b      	lsls	r3, r3, #2
 80011f2:	440b      	add	r3, r1
 80011f4:	330f      	adds	r3, #15
 80011f6:	4602      	mov	r2, r0
 80011f8:	701a      	strb	r2, [r3, #0]
		token = strtok(NULL, ":,{}");
 80011fa:	4909      	ldr	r1, [pc, #36]	; (8001220 <ProcessMsg+0x154>)
 80011fc:	2000      	movs	r0, #0
 80011fe:	f006 f975 	bl	80074ec <strtok>
 8001202:	60b8      	str	r0, [r7, #8]
	for(i = 0; (i < 100) && (token != NULL); i++){
 8001204:	7bfb      	ldrb	r3, [r7, #15]
 8001206:	3301      	adds	r3, #1
 8001208:	73fb      	strb	r3, [r7, #15]
 800120a:	7bfb      	ldrb	r3, [r7, #15]
 800120c:	2b63      	cmp	r3, #99	; 0x63
 800120e:	d803      	bhi.n	8001218 <ProcessMsg+0x14c>
 8001210:	68bb      	ldr	r3, [r7, #8]
 8001212:	2b00      	cmp	r3, #0
 8001214:	f47f af68 	bne.w	80010e8 <ProcessMsg+0x1c>
	}
}
 8001218:	bf00      	nop
 800121a:	3714      	adds	r7, #20
 800121c:	46bd      	mov	sp, r7
 800121e:	bd90      	pop	{r4, r7, pc}
 8001220:	08009950 	.word	0x08009950
 8001224:	20000290 	.word	0x20000290

08001228 <SystemMode>:

uint8_t SystemMode(void){
 8001228:	b480      	push	{r7}
 800122a:	af00      	add	r7, sp, #0
	return mode_sys;
 800122c:	4b02      	ldr	r3, [pc, #8]	; (8001238 <SystemMode+0x10>)
 800122e:	781b      	ldrb	r3, [r3, #0]
}
 8001230:	4618      	mov	r0, r3
 8001232:	46bd      	mov	sp, r7
 8001234:	bc80      	pop	{r7}
 8001236:	4770      	bx	lr
 8001238:	2000020a 	.word	0x2000020a

0800123c <FSM_Init>:
//==================HIGH LEVEL FUNCTION==================//
void FSM_Init(void){
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0
	mode_data = INIT;
 8001240:	4b09      	ldr	r3, [pc, #36]	; (8001268 <FSM_Init+0x2c>)
 8001242:	2200      	movs	r2, #0
 8001244:	701a      	strb	r2, [r3, #0]
	mode_lcd = INIT;
 8001246:	4b09      	ldr	r3, [pc, #36]	; (800126c <FSM_Init+0x30>)
 8001248:	2200      	movs	r2, #0
 800124a:	701a      	strb	r2, [r3, #0]
	mode_sys = INIT;
 800124c:	4b08      	ldr	r3, [pc, #32]	; (8001270 <FSM_Init+0x34>)
 800124e:	2200      	movs	r2, #0
 8001250:	701a      	strb	r2, [r3, #0]

	node_turn = 0;
 8001252:	4b08      	ldr	r3, [pc, #32]	; (8001274 <FSM_Init+0x38>)
 8001254:	2200      	movs	r2, #0
 8001256:	701a      	strb	r2, [r3, #0]
	_time_screen = 50;
 8001258:	4b07      	ldr	r3, [pc, #28]	; (8001278 <FSM_Init+0x3c>)
 800125a:	2232      	movs	r2, #50	; 0x32
 800125c:	801a      	strh	r2, [r3, #0]

}
 800125e:	bf00      	nop
 8001260:	46bd      	mov	sp, r7
 8001262:	bc80      	pop	{r7}
 8001264:	4770      	bx	lr
 8001266:	bf00      	nop
 8001268:	20000209 	.word	0x20000209
 800126c:	20000208 	.word	0x20000208
 8001270:	2000020a 	.word	0x2000020a
 8001274:	2000020b 	.word	0x2000020b
 8001278:	200002c0 	.word	0x200002c0

0800127c <FSM_LcdDisplay>:

void FSM_LcdDisplay(void){
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0
	switch(mode_lcd){
 8001280:	4bbe      	ldr	r3, [pc, #760]	; (800157c <FSM_LcdDisplay+0x300>)
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	2b08      	cmp	r3, #8
 8001286:	f200 82fe 	bhi.w	8001886 <FSM_LcdDisplay+0x60a>
 800128a:	a201      	add	r2, pc, #4	; (adr r2, 8001290 <FSM_LcdDisplay+0x14>)
 800128c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001290:	080012b5 	.word	0x080012b5
 8001294:	080012ef 	.word	0x080012ef
 8001298:	08001415 	.word	0x08001415
 800129c:	08001513 	.word	0x08001513
 80012a0:	08001651 	.word	0x08001651
 80012a4:	0800170f 	.word	0x0800170f
 80012a8:	08001799 	.word	0x08001799
 80012ac:	080017b7 	.word	0x080017b7
 80012b0:	080017dd 	.word	0x080017dd
	case INIT:
		CLCD_PrintStringBuffer(0, 0, SCREEN_INIT_0);
 80012b4:	4ab2      	ldr	r2, [pc, #712]	; (8001580 <FSM_LcdDisplay+0x304>)
 80012b6:	2100      	movs	r1, #0
 80012b8:	2000      	movs	r0, #0
 80012ba:	f000 fea1 	bl	8002000 <CLCD_PrintStringBuffer>
		CLCD_PrintStringBuffer(1, 0, SCREEN_INIT_1);
 80012be:	4ab1      	ldr	r2, [pc, #708]	; (8001584 <FSM_LcdDisplay+0x308>)
 80012c0:	2100      	movs	r1, #0
 80012c2:	2001      	movs	r0, #1
 80012c4:	f000 fe9c 	bl	8002000 <CLCD_PrintStringBuffer>

		if(_time_screen < 5){
 80012c8:	4baf      	ldr	r3, [pc, #700]	; (8001588 <FSM_LcdDisplay+0x30c>)
 80012ca:	881b      	ldrh	r3, [r3, #0]
 80012cc:	2b04      	cmp	r3, #4
 80012ce:	f200 82de 	bhi.w	800188e <FSM_LcdDisplay+0x612>
			CLCD_PrintStringBuffer(0, 0, SCREEN_WIFI_CONNECTING_0);
 80012d2:	4aae      	ldr	r2, [pc, #696]	; (800158c <FSM_LcdDisplay+0x310>)
 80012d4:	2100      	movs	r1, #0
 80012d6:	2000      	movs	r0, #0
 80012d8:	f000 fe92 	bl	8002000 <CLCD_PrintStringBuffer>
			CLCD_PrintStringBuffer(1, 0, SCREEN_WIFI_CONNECTING_1);
 80012dc:	4aa9      	ldr	r2, [pc, #676]	; (8001584 <FSM_LcdDisplay+0x308>)
 80012de:	2100      	movs	r1, #0
 80012e0:	2001      	movs	r0, #1
 80012e2:	f000 fe8d 	bl	8002000 <CLCD_PrintStringBuffer>

			mode_lcd = DISPLAY_CONNECT_WF;
 80012e6:	4ba5      	ldr	r3, [pc, #660]	; (800157c <FSM_LcdDisplay+0x300>)
 80012e8:	2208      	movs	r2, #8
 80012ea:	701a      	strb	r2, [r3, #0]
//			mode_lcd = READY_DISPLAY;
		}
		break;
 80012ec:	e2cf      	b.n	800188e <FSM_LcdDisplay+0x612>
	case READY_DISPLAY:

		CLCD_PrintCharBuffer(1, 12 + (_counter_time_elapsed/10) % 4, '.');
 80012ee:	4ba8      	ldr	r3, [pc, #672]	; (8001590 <FSM_LcdDisplay+0x314>)
 80012f0:	881b      	ldrh	r3, [r3, #0]
 80012f2:	4aa8      	ldr	r2, [pc, #672]	; (8001594 <FSM_LcdDisplay+0x318>)
 80012f4:	fba2 2303 	umull	r2, r3, r2, r3
 80012f8:	08db      	lsrs	r3, r3, #3
 80012fa:	b29b      	uxth	r3, r3
 80012fc:	b2db      	uxtb	r3, r3
 80012fe:	f003 0303 	and.w	r3, r3, #3
 8001302:	b2db      	uxtb	r3, r3
 8001304:	330c      	adds	r3, #12
 8001306:	b2db      	uxtb	r3, r3
 8001308:	222e      	movs	r2, #46	; 0x2e
 800130a:	4619      	mov	r1, r3
 800130c:	2001      	movs	r0, #1
 800130e:	f000 fe3b 	bl	8001f88 <CLCD_PrintCharBuffer>
		if((_counter_time_elapsed/10) % 4 == 3) CLCD_PrintStringBuffer(1, 0, SCREEN_READY_DISPLAY_1);
 8001312:	4b9f      	ldr	r3, [pc, #636]	; (8001590 <FSM_LcdDisplay+0x314>)
 8001314:	881b      	ldrh	r3, [r3, #0]
 8001316:	4a9f      	ldr	r2, [pc, #636]	; (8001594 <FSM_LcdDisplay+0x318>)
 8001318:	fba2 2303 	umull	r2, r3, r2, r3
 800131c:	08db      	lsrs	r3, r3, #3
 800131e:	b29b      	uxth	r3, r3
 8001320:	f003 0303 	and.w	r3, r3, #3
 8001324:	b29b      	uxth	r3, r3
 8001326:	2b03      	cmp	r3, #3
 8001328:	d104      	bne.n	8001334 <FSM_LcdDisplay+0xb8>
 800132a:	4a9b      	ldr	r2, [pc, #620]	; (8001598 <FSM_LcdDisplay+0x31c>)
 800132c:	2100      	movs	r1, #0
 800132e:	2001      	movs	r0, #1
 8001330:	f000 fe66 	bl	8002000 <CLCD_PrintStringBuffer>

		if(SystemMode() == SYS_CONNECT_WF){
 8001334:	f7ff ff78 	bl	8001228 <SystemMode>
 8001338:	4603      	mov	r3, r0
 800133a:	2b01      	cmp	r3, #1
 800133c:	d10d      	bne.n	800135a <FSM_LcdDisplay+0xde>
			CLCD_PrintStringBuffer(0, 0, SCREEN_WIFI_CONNECTING_0);
 800133e:	4a93      	ldr	r2, [pc, #588]	; (800158c <FSM_LcdDisplay+0x310>)
 8001340:	2100      	movs	r1, #0
 8001342:	2000      	movs	r0, #0
 8001344:	f000 fe5c 	bl	8002000 <CLCD_PrintStringBuffer>
			CLCD_PrintStringBuffer(1, 0, SCREEN_WIFI_CONNECTING_1);
 8001348:	4a8e      	ldr	r2, [pc, #568]	; (8001584 <FSM_LcdDisplay+0x308>)
 800134a:	2100      	movs	r1, #0
 800134c:	2001      	movs	r0, #1
 800134e:	f000 fe57 	bl	8002000 <CLCD_PrintStringBuffer>

			mode_lcd = DISPLAY_CONNECT_WF;
 8001352:	4b8a      	ldr	r3, [pc, #552]	; (800157c <FSM_LcdDisplay+0x300>)
 8001354:	2208      	movs	r2, #8
 8001356:	701a      	strb	r2, [r3, #0]
			mode_lcd = DISPLAY_DHT;
		}
		else{
			mode_lcd = TURN_NEXT_NODE;
		}
		break;
 8001358:	e2a6      	b.n	80018a8 <FSM_LcdDisplay+0x62c>
		else if(SystemMode() == SYS_CONFIG_WF){
 800135a:	f7ff ff65 	bl	8001228 <SystemMode>
 800135e:	4603      	mov	r3, r0
 8001360:	2b02      	cmp	r3, #2
 8001362:	d10d      	bne.n	8001380 <FSM_LcdDisplay+0x104>
			CLCD_PrintStringBuffer(0, 0, SCREEN_CONFIG_WIFI_0);
 8001364:	4a8d      	ldr	r2, [pc, #564]	; (800159c <FSM_LcdDisplay+0x320>)
 8001366:	2100      	movs	r1, #0
 8001368:	2000      	movs	r0, #0
 800136a:	f000 fe49 	bl	8002000 <CLCD_PrintStringBuffer>
			CLCD_PrintStringBuffer(1, 0, SCREEN_CONFIG_WIFI_1);
 800136e:	4a85      	ldr	r2, [pc, #532]	; (8001584 <FSM_LcdDisplay+0x308>)
 8001370:	2100      	movs	r1, #0
 8001372:	2001      	movs	r0, #1
 8001374:	f000 fe44 	bl	8002000 <CLCD_PrintStringBuffer>
			mode_lcd = DISPLAY_CONFIG_WF;
 8001378:	4b80      	ldr	r3, [pc, #512]	; (800157c <FSM_LcdDisplay+0x300>)
 800137a:	2207      	movs	r2, #7
 800137c:	701a      	strb	r2, [r3, #0]
		break;
 800137e:	e293      	b.n	80018a8 <FSM_LcdDisplay+0x62c>
		else if(_Data_node[node_turn].is_connected){
 8001380:	4b87      	ldr	r3, [pc, #540]	; (80015a0 <FSM_LcdDisplay+0x324>)
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	4619      	mov	r1, r3
 8001386:	4a87      	ldr	r2, [pc, #540]	; (80015a4 <FSM_LcdDisplay+0x328>)
 8001388:	460b      	mov	r3, r1
 800138a:	009b      	lsls	r3, r3, #2
 800138c:	440b      	add	r3, r1
 800138e:	009b      	lsls	r3, r3, #2
 8001390:	4413      	add	r3, r2
 8001392:	3310      	adds	r3, #16
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d038      	beq.n	800140c <FSM_LcdDisplay+0x190>
			_time_screen = TIME_SCREEN;
 800139a:	4b7b      	ldr	r3, [pc, #492]	; (8001588 <FSM_LcdDisplay+0x30c>)
 800139c:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80013a0:	801a      	strh	r2, [r3, #0]
			CLCD_PrintStringBuffer(0, 0, SCREEN_TEMP_HUMI_0);
 80013a2:	4a81      	ldr	r2, [pc, #516]	; (80015a8 <FSM_LcdDisplay+0x32c>)
 80013a4:	2100      	movs	r1, #0
 80013a6:	2000      	movs	r0, #0
 80013a8:	f000 fe2a 	bl	8002000 <CLCD_PrintStringBuffer>
			CLCD_PrintStringBuffer(1, 0, SCREEN_TEMP_HUMI_1);
 80013ac:	4a7f      	ldr	r2, [pc, #508]	; (80015ac <FSM_LcdDisplay+0x330>)
 80013ae:	2100      	movs	r1, #0
 80013b0:	2001      	movs	r0, #1
 80013b2:	f000 fe25 	bl	8002000 <CLCD_PrintStringBuffer>
			CLCD_PrintCharBuffer(0, INDEX_LCD_CEL_SYMBOL, 0xDF);
 80013b6:	22df      	movs	r2, #223	; 0xdf
 80013b8:	210e      	movs	r1, #14
 80013ba:	2000      	movs	r0, #0
 80013bc:	f000 fde4 	bl	8001f88 <CLCD_PrintCharBuffer>
			CLCD_PrintCharBuffer(0, 0, _Data_node[node_turn].node_id + '0');
 80013c0:	4b77      	ldr	r3, [pc, #476]	; (80015a0 <FSM_LcdDisplay+0x324>)
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	4619      	mov	r1, r3
 80013c6:	4a77      	ldr	r2, [pc, #476]	; (80015a4 <FSM_LcdDisplay+0x328>)
 80013c8:	460b      	mov	r3, r1
 80013ca:	009b      	lsls	r3, r3, #2
 80013cc:	440b      	add	r3, r1
 80013ce:	009b      	lsls	r3, r3, #2
 80013d0:	4413      	add	r3, r2
 80013d2:	781b      	ldrb	r3, [r3, #0]
 80013d4:	3330      	adds	r3, #48	; 0x30
 80013d6:	b2db      	uxtb	r3, r3
 80013d8:	461a      	mov	r2, r3
 80013da:	2100      	movs	r1, #0
 80013dc:	2000      	movs	r0, #0
 80013de:	f000 fdd3 	bl	8001f88 <CLCD_PrintCharBuffer>
			CLCD_PrintCharBuffer(1, 0, _Data_node[node_turn].node_id + '0');
 80013e2:	4b6f      	ldr	r3, [pc, #444]	; (80015a0 <FSM_LcdDisplay+0x324>)
 80013e4:	781b      	ldrb	r3, [r3, #0]
 80013e6:	4619      	mov	r1, r3
 80013e8:	4a6e      	ldr	r2, [pc, #440]	; (80015a4 <FSM_LcdDisplay+0x328>)
 80013ea:	460b      	mov	r3, r1
 80013ec:	009b      	lsls	r3, r3, #2
 80013ee:	440b      	add	r3, r1
 80013f0:	009b      	lsls	r3, r3, #2
 80013f2:	4413      	add	r3, r2
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	3330      	adds	r3, #48	; 0x30
 80013f8:	b2db      	uxtb	r3, r3
 80013fa:	461a      	mov	r2, r3
 80013fc:	2100      	movs	r1, #0
 80013fe:	2001      	movs	r0, #1
 8001400:	f000 fdc2 	bl	8001f88 <CLCD_PrintCharBuffer>
			mode_lcd = DISPLAY_DHT;
 8001404:	4b5d      	ldr	r3, [pc, #372]	; (800157c <FSM_LcdDisplay+0x300>)
 8001406:	2202      	movs	r2, #2
 8001408:	701a      	strb	r2, [r3, #0]
		break;
 800140a:	e24d      	b.n	80018a8 <FSM_LcdDisplay+0x62c>
			mode_lcd = TURN_NEXT_NODE;
 800140c:	4b5b      	ldr	r3, [pc, #364]	; (800157c <FSM_LcdDisplay+0x300>)
 800140e:	2206      	movs	r2, #6
 8001410:	701a      	strb	r2, [r3, #0]
		break;
 8001412:	e249      	b.n	80018a8 <FSM_LcdDisplay+0x62c>
	case DISPLAY_DHT:
		CLCD_PrintFloatBuffer(0, INDEX_LCD_TEMP, _Data_node[node_turn].temp);
 8001414:	4b62      	ldr	r3, [pc, #392]	; (80015a0 <FSM_LcdDisplay+0x324>)
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	4619      	mov	r1, r3
 800141a:	4a62      	ldr	r2, [pc, #392]	; (80015a4 <FSM_LcdDisplay+0x328>)
 800141c:	460b      	mov	r3, r1
 800141e:	009b      	lsls	r3, r3, #2
 8001420:	440b      	add	r3, r1
 8001422:	009b      	lsls	r3, r3, #2
 8001424:	4413      	add	r3, r2
 8001426:	3304      	adds	r3, #4
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	461a      	mov	r2, r3
 800142c:	2109      	movs	r1, #9
 800142e:	2000      	movs	r0, #0
 8001430:	f000 fe90 	bl	8002154 <CLCD_PrintFloatBuffer>
		CLCD_PrintFloatBuffer(1, INDEX_LCD_HUMI, _Data_node[node_turn].humid);
 8001434:	4b5a      	ldr	r3, [pc, #360]	; (80015a0 <FSM_LcdDisplay+0x324>)
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	4619      	mov	r1, r3
 800143a:	4a5a      	ldr	r2, [pc, #360]	; (80015a4 <FSM_LcdDisplay+0x328>)
 800143c:	460b      	mov	r3, r1
 800143e:	009b      	lsls	r3, r3, #2
 8001440:	440b      	add	r3, r1
 8001442:	009b      	lsls	r3, r3, #2
 8001444:	4413      	add	r3, r2
 8001446:	3308      	adds	r3, #8
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	461a      	mov	r2, r3
 800144c:	2109      	movs	r1, #9
 800144e:	2001      	movs	r0, #1
 8001450:	f000 fe80 	bl	8002154 <CLCD_PrintFloatBuffer>

		if(SystemMode() == SYS_CONNECT_WF){
 8001454:	f7ff fee8 	bl	8001228 <SystemMode>
 8001458:	4603      	mov	r3, r0
 800145a:	2b01      	cmp	r3, #1
 800145c:	d10d      	bne.n	800147a <FSM_LcdDisplay+0x1fe>
			CLCD_PrintStringBuffer(0, 0, SCREEN_WIFI_CONNECTING_0);
 800145e:	4a4b      	ldr	r2, [pc, #300]	; (800158c <FSM_LcdDisplay+0x310>)
 8001460:	2100      	movs	r1, #0
 8001462:	2000      	movs	r0, #0
 8001464:	f000 fdcc 	bl	8002000 <CLCD_PrintStringBuffer>
			CLCD_PrintStringBuffer(1, 0, SCREEN_WIFI_CONNECTING_1);
 8001468:	4a46      	ldr	r2, [pc, #280]	; (8001584 <FSM_LcdDisplay+0x308>)
 800146a:	2100      	movs	r1, #0
 800146c:	2001      	movs	r0, #1
 800146e:	f000 fdc7 	bl	8002000 <CLCD_PrintStringBuffer>
			mode_lcd = DISPLAY_CONNECT_WF;
 8001472:	4b42      	ldr	r3, [pc, #264]	; (800157c <FSM_LcdDisplay+0x300>)
 8001474:	2208      	movs	r2, #8
 8001476:	701a      	strb	r2, [r3, #0]
			CLCD_PrintCharBuffer(0, 0, _Data_node[node_turn].node_id + '0');
			CLCD_PrintCharBuffer(1, 0, _Data_node[node_turn].node_id + '0');

			mode_lcd = DISPLAY_SOILHUMID_NITO;
		}
		break;
 8001478:	e20b      	b.n	8001892 <FSM_LcdDisplay+0x616>
		else if(SystemMode() == SYS_CONFIG_WF){
 800147a:	f7ff fed5 	bl	8001228 <SystemMode>
 800147e:	4603      	mov	r3, r0
 8001480:	2b02      	cmp	r3, #2
 8001482:	d10d      	bne.n	80014a0 <FSM_LcdDisplay+0x224>
			CLCD_PrintStringBuffer(0, 0, SCREEN_CONFIG_WIFI_0);
 8001484:	4a45      	ldr	r2, [pc, #276]	; (800159c <FSM_LcdDisplay+0x320>)
 8001486:	2100      	movs	r1, #0
 8001488:	2000      	movs	r0, #0
 800148a:	f000 fdb9 	bl	8002000 <CLCD_PrintStringBuffer>
			CLCD_PrintStringBuffer(1, 0, SCREEN_CONFIG_WIFI_1);
 800148e:	4a3d      	ldr	r2, [pc, #244]	; (8001584 <FSM_LcdDisplay+0x308>)
 8001490:	2100      	movs	r1, #0
 8001492:	2001      	movs	r0, #1
 8001494:	f000 fdb4 	bl	8002000 <CLCD_PrintStringBuffer>
			mode_lcd = DISPLAY_CONFIG_WF;
 8001498:	4b38      	ldr	r3, [pc, #224]	; (800157c <FSM_LcdDisplay+0x300>)
 800149a:	2207      	movs	r2, #7
 800149c:	701a      	strb	r2, [r3, #0]
		break;
 800149e:	e1f8      	b.n	8001892 <FSM_LcdDisplay+0x616>
		else if(_time_screen < 5){
 80014a0:	4b39      	ldr	r3, [pc, #228]	; (8001588 <FSM_LcdDisplay+0x30c>)
 80014a2:	881b      	ldrh	r3, [r3, #0]
 80014a4:	2b04      	cmp	r3, #4
 80014a6:	f200 81f4 	bhi.w	8001892 <FSM_LcdDisplay+0x616>
			_time_screen = TIME_SCREEN;
 80014aa:	4b37      	ldr	r3, [pc, #220]	; (8001588 <FSM_LcdDisplay+0x30c>)
 80014ac:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80014b0:	801a      	strh	r2, [r3, #0]
			CLCD_PrintStringBuffer(0, 0, SCREEN_SOILHUMID_NITO_0);
 80014b2:	4a3f      	ldr	r2, [pc, #252]	; (80015b0 <FSM_LcdDisplay+0x334>)
 80014b4:	2100      	movs	r1, #0
 80014b6:	2000      	movs	r0, #0
 80014b8:	f000 fda2 	bl	8002000 <CLCD_PrintStringBuffer>
			CLCD_PrintStringBuffer(1, 0, SCREEN_SOILHUMID_NITO_1);
 80014bc:	4a3d      	ldr	r2, [pc, #244]	; (80015b4 <FSM_LcdDisplay+0x338>)
 80014be:	2100      	movs	r1, #0
 80014c0:	2001      	movs	r0, #1
 80014c2:	f000 fd9d 	bl	8002000 <CLCD_PrintStringBuffer>
			CLCD_PrintCharBuffer(0, 0, _Data_node[node_turn].node_id + '0');
 80014c6:	4b36      	ldr	r3, [pc, #216]	; (80015a0 <FSM_LcdDisplay+0x324>)
 80014c8:	781b      	ldrb	r3, [r3, #0]
 80014ca:	4619      	mov	r1, r3
 80014cc:	4a35      	ldr	r2, [pc, #212]	; (80015a4 <FSM_LcdDisplay+0x328>)
 80014ce:	460b      	mov	r3, r1
 80014d0:	009b      	lsls	r3, r3, #2
 80014d2:	440b      	add	r3, r1
 80014d4:	009b      	lsls	r3, r3, #2
 80014d6:	4413      	add	r3, r2
 80014d8:	781b      	ldrb	r3, [r3, #0]
 80014da:	3330      	adds	r3, #48	; 0x30
 80014dc:	b2db      	uxtb	r3, r3
 80014de:	461a      	mov	r2, r3
 80014e0:	2100      	movs	r1, #0
 80014e2:	2000      	movs	r0, #0
 80014e4:	f000 fd50 	bl	8001f88 <CLCD_PrintCharBuffer>
			CLCD_PrintCharBuffer(1, 0, _Data_node[node_turn].node_id + '0');
 80014e8:	4b2d      	ldr	r3, [pc, #180]	; (80015a0 <FSM_LcdDisplay+0x324>)
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	4619      	mov	r1, r3
 80014ee:	4a2d      	ldr	r2, [pc, #180]	; (80015a4 <FSM_LcdDisplay+0x328>)
 80014f0:	460b      	mov	r3, r1
 80014f2:	009b      	lsls	r3, r3, #2
 80014f4:	440b      	add	r3, r1
 80014f6:	009b      	lsls	r3, r3, #2
 80014f8:	4413      	add	r3, r2
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	3330      	adds	r3, #48	; 0x30
 80014fe:	b2db      	uxtb	r3, r3
 8001500:	461a      	mov	r2, r3
 8001502:	2100      	movs	r1, #0
 8001504:	2001      	movs	r0, #1
 8001506:	f000 fd3f 	bl	8001f88 <CLCD_PrintCharBuffer>
			mode_lcd = DISPLAY_SOILHUMID_NITO;
 800150a:	4b1c      	ldr	r3, [pc, #112]	; (800157c <FSM_LcdDisplay+0x300>)
 800150c:	2203      	movs	r2, #3
 800150e:	701a      	strb	r2, [r3, #0]
		break;
 8001510:	e1bf      	b.n	8001892 <FSM_LcdDisplay+0x616>
	case DISPLAY_SOILHUMID_NITO:
		CLCD_PrintNumBuffer(0, INDEX_LCD_SHUMI, _Data_node[node_turn].adc);
 8001512:	4b23      	ldr	r3, [pc, #140]	; (80015a0 <FSM_LcdDisplay+0x324>)
 8001514:	781b      	ldrb	r3, [r3, #0]
 8001516:	4619      	mov	r1, r3
 8001518:	4a22      	ldr	r2, [pc, #136]	; (80015a4 <FSM_LcdDisplay+0x328>)
 800151a:	460b      	mov	r3, r1
 800151c:	009b      	lsls	r3, r3, #2
 800151e:	440b      	add	r3, r1
 8001520:	009b      	lsls	r3, r3, #2
 8001522:	4413      	add	r3, r2
 8001524:	330c      	adds	r3, #12
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	b21b      	sxth	r3, r3
 800152a:	461a      	mov	r2, r3
 800152c:	2109      	movs	r1, #9
 800152e:	2000      	movs	r0, #0
 8001530:	f000 fd9c 	bl	800206c <CLCD_PrintNumBuffer>
		CLCD_PrintNumBuffer(1, INDEX_LCD_N, _Data_node[node_turn].nito);
 8001534:	4b1a      	ldr	r3, [pc, #104]	; (80015a0 <FSM_LcdDisplay+0x324>)
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	4619      	mov	r1, r3
 800153a:	4a1a      	ldr	r2, [pc, #104]	; (80015a4 <FSM_LcdDisplay+0x328>)
 800153c:	460b      	mov	r3, r1
 800153e:	009b      	lsls	r3, r3, #2
 8001540:	440b      	add	r3, r1
 8001542:	009b      	lsls	r3, r3, #2
 8001544:	4413      	add	r3, r2
 8001546:	330d      	adds	r3, #13
 8001548:	781b      	ldrb	r3, [r3, #0]
 800154a:	b21b      	sxth	r3, r3
 800154c:	461a      	mov	r2, r3
 800154e:	2105      	movs	r1, #5
 8001550:	2001      	movs	r0, #1
 8001552:	f000 fd8b 	bl	800206c <CLCD_PrintNumBuffer>

		if(SystemMode() == SYS_CONNECT_WF){
 8001556:	f7ff fe67 	bl	8001228 <SystemMode>
 800155a:	4603      	mov	r3, r0
 800155c:	2b01      	cmp	r3, #1
 800155e:	d12b      	bne.n	80015b8 <FSM_LcdDisplay+0x33c>
			CLCD_PrintStringBuffer(0, 0, SCREEN_WIFI_CONNECTING_0);
 8001560:	4a0a      	ldr	r2, [pc, #40]	; (800158c <FSM_LcdDisplay+0x310>)
 8001562:	2100      	movs	r1, #0
 8001564:	2000      	movs	r0, #0
 8001566:	f000 fd4b 	bl	8002000 <CLCD_PrintStringBuffer>
			CLCD_PrintStringBuffer(1, 0, SCREEN_WIFI_CONNECTING_1);
 800156a:	4a06      	ldr	r2, [pc, #24]	; (8001584 <FSM_LcdDisplay+0x308>)
 800156c:	2100      	movs	r1, #0
 800156e:	2001      	movs	r0, #1
 8001570:	f000 fd46 	bl	8002000 <CLCD_PrintStringBuffer>
			mode_lcd = DISPLAY_CONNECT_WF;
 8001574:	4b01      	ldr	r3, [pc, #4]	; (800157c <FSM_LcdDisplay+0x300>)
 8001576:	2208      	movs	r2, #8
 8001578:	701a      	strb	r2, [r3, #0]
			CLCD_PrintCharBuffer(0, 0, _Data_node[node_turn].node_id + '0');
			CLCD_PrintCharBuffer(1, 0, _Data_node[node_turn].node_id + '0');

			mode_lcd = DISPLAY_PHOTPHO_KALI;
		}
		break;
 800157a:	e18c      	b.n	8001896 <FSM_LcdDisplay+0x61a>
 800157c:	20000208 	.word	0x20000208
 8001580:	08009958 	.word	0x08009958
 8001584:	0800996c 	.word	0x0800996c
 8001588:	200002c0 	.word	0x200002c0
 800158c:	08009980 	.word	0x08009980
 8001590:	200002c4 	.word	0x200002c4
 8001594:	cccccccd 	.word	0xcccccccd
 8001598:	08009994 	.word	0x08009994
 800159c:	080099a8 	.word	0x080099a8
 80015a0:	2000020b 	.word	0x2000020b
 80015a4:	20000290 	.word	0x20000290
 80015a8:	080099bc 	.word	0x080099bc
 80015ac:	080099d0 	.word	0x080099d0
 80015b0:	080099e4 	.word	0x080099e4
 80015b4:	080099f8 	.word	0x080099f8
		else if(SystemMode() == SYS_CONFIG_WF){
 80015b8:	f7ff fe36 	bl	8001228 <SystemMode>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b02      	cmp	r3, #2
 80015c0:	d10d      	bne.n	80015de <FSM_LcdDisplay+0x362>
			CLCD_PrintStringBuffer(0, 0, SCREEN_CONFIG_WIFI_0);
 80015c2:	4aba      	ldr	r2, [pc, #744]	; (80018ac <FSM_LcdDisplay+0x630>)
 80015c4:	2100      	movs	r1, #0
 80015c6:	2000      	movs	r0, #0
 80015c8:	f000 fd1a 	bl	8002000 <CLCD_PrintStringBuffer>
			CLCD_PrintStringBuffer(1, 0, SCREEN_CONFIG_WIFI_1);
 80015cc:	4ab8      	ldr	r2, [pc, #736]	; (80018b0 <FSM_LcdDisplay+0x634>)
 80015ce:	2100      	movs	r1, #0
 80015d0:	2001      	movs	r0, #1
 80015d2:	f000 fd15 	bl	8002000 <CLCD_PrintStringBuffer>
			mode_lcd = DISPLAY_CONFIG_WF;
 80015d6:	4bb7      	ldr	r3, [pc, #732]	; (80018b4 <FSM_LcdDisplay+0x638>)
 80015d8:	2207      	movs	r2, #7
 80015da:	701a      	strb	r2, [r3, #0]
		break;
 80015dc:	e15b      	b.n	8001896 <FSM_LcdDisplay+0x61a>
		else if(_time_screen < 5){
 80015de:	4bb6      	ldr	r3, [pc, #728]	; (80018b8 <FSM_LcdDisplay+0x63c>)
 80015e0:	881b      	ldrh	r3, [r3, #0]
 80015e2:	2b04      	cmp	r3, #4
 80015e4:	f200 8157 	bhi.w	8001896 <FSM_LcdDisplay+0x61a>
			_time_screen = TIME_SCREEN;
 80015e8:	4bb3      	ldr	r3, [pc, #716]	; (80018b8 <FSM_LcdDisplay+0x63c>)
 80015ea:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80015ee:	801a      	strh	r2, [r3, #0]
			CLCD_PrintStringBuffer(0, 0, SCREEN_PHOTPHO_KALI_0);
 80015f0:	4ab2      	ldr	r2, [pc, #712]	; (80018bc <FSM_LcdDisplay+0x640>)
 80015f2:	2100      	movs	r1, #0
 80015f4:	2000      	movs	r0, #0
 80015f6:	f000 fd03 	bl	8002000 <CLCD_PrintStringBuffer>
			CLCD_PrintStringBuffer(1, 0, SCREEN_PHOTPHO_KALI_1);
 80015fa:	4ab1      	ldr	r2, [pc, #708]	; (80018c0 <FSM_LcdDisplay+0x644>)
 80015fc:	2100      	movs	r1, #0
 80015fe:	2001      	movs	r0, #1
 8001600:	f000 fcfe 	bl	8002000 <CLCD_PrintStringBuffer>
			CLCD_PrintCharBuffer(0, 0, _Data_node[node_turn].node_id + '0');
 8001604:	4baf      	ldr	r3, [pc, #700]	; (80018c4 <FSM_LcdDisplay+0x648>)
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	4619      	mov	r1, r3
 800160a:	4aaf      	ldr	r2, [pc, #700]	; (80018c8 <FSM_LcdDisplay+0x64c>)
 800160c:	460b      	mov	r3, r1
 800160e:	009b      	lsls	r3, r3, #2
 8001610:	440b      	add	r3, r1
 8001612:	009b      	lsls	r3, r3, #2
 8001614:	4413      	add	r3, r2
 8001616:	781b      	ldrb	r3, [r3, #0]
 8001618:	3330      	adds	r3, #48	; 0x30
 800161a:	b2db      	uxtb	r3, r3
 800161c:	461a      	mov	r2, r3
 800161e:	2100      	movs	r1, #0
 8001620:	2000      	movs	r0, #0
 8001622:	f000 fcb1 	bl	8001f88 <CLCD_PrintCharBuffer>
			CLCD_PrintCharBuffer(1, 0, _Data_node[node_turn].node_id + '0');
 8001626:	4ba7      	ldr	r3, [pc, #668]	; (80018c4 <FSM_LcdDisplay+0x648>)
 8001628:	781b      	ldrb	r3, [r3, #0]
 800162a:	4619      	mov	r1, r3
 800162c:	4aa6      	ldr	r2, [pc, #664]	; (80018c8 <FSM_LcdDisplay+0x64c>)
 800162e:	460b      	mov	r3, r1
 8001630:	009b      	lsls	r3, r3, #2
 8001632:	440b      	add	r3, r1
 8001634:	009b      	lsls	r3, r3, #2
 8001636:	4413      	add	r3, r2
 8001638:	781b      	ldrb	r3, [r3, #0]
 800163a:	3330      	adds	r3, #48	; 0x30
 800163c:	b2db      	uxtb	r3, r3
 800163e:	461a      	mov	r2, r3
 8001640:	2100      	movs	r1, #0
 8001642:	2001      	movs	r0, #1
 8001644:	f000 fca0 	bl	8001f88 <CLCD_PrintCharBuffer>
			mode_lcd = DISPLAY_PHOTPHO_KALI;
 8001648:	4b9a      	ldr	r3, [pc, #616]	; (80018b4 <FSM_LcdDisplay+0x638>)
 800164a:	2204      	movs	r2, #4
 800164c:	701a      	strb	r2, [r3, #0]
		break;
 800164e:	e122      	b.n	8001896 <FSM_LcdDisplay+0x61a>
	case DISPLAY_PHOTPHO_KALI:
		CLCD_PrintNumBuffer(0, INDEX_LCD_P, _Data_node[node_turn].photpho);
 8001650:	4b9c      	ldr	r3, [pc, #624]	; (80018c4 <FSM_LcdDisplay+0x648>)
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	4619      	mov	r1, r3
 8001656:	4a9c      	ldr	r2, [pc, #624]	; (80018c8 <FSM_LcdDisplay+0x64c>)
 8001658:	460b      	mov	r3, r1
 800165a:	009b      	lsls	r3, r3, #2
 800165c:	440b      	add	r3, r1
 800165e:	009b      	lsls	r3, r3, #2
 8001660:	4413      	add	r3, r2
 8001662:	330e      	adds	r3, #14
 8001664:	781b      	ldrb	r3, [r3, #0]
 8001666:	b21b      	sxth	r3, r3
 8001668:	461a      	mov	r2, r3
 800166a:	2105      	movs	r1, #5
 800166c:	2000      	movs	r0, #0
 800166e:	f000 fcfd 	bl	800206c <CLCD_PrintNumBuffer>
		CLCD_PrintNumBuffer(1, INDEX_LCD_K, _Data_node[node_turn].kali);
 8001672:	4b94      	ldr	r3, [pc, #592]	; (80018c4 <FSM_LcdDisplay+0x648>)
 8001674:	781b      	ldrb	r3, [r3, #0]
 8001676:	4619      	mov	r1, r3
 8001678:	4a93      	ldr	r2, [pc, #588]	; (80018c8 <FSM_LcdDisplay+0x64c>)
 800167a:	460b      	mov	r3, r1
 800167c:	009b      	lsls	r3, r3, #2
 800167e:	440b      	add	r3, r1
 8001680:	009b      	lsls	r3, r3, #2
 8001682:	4413      	add	r3, r2
 8001684:	330f      	adds	r3, #15
 8001686:	781b      	ldrb	r3, [r3, #0]
 8001688:	b21b      	sxth	r3, r3
 800168a:	461a      	mov	r2, r3
 800168c:	2105      	movs	r1, #5
 800168e:	2001      	movs	r0, #1
 8001690:	f000 fcec 	bl	800206c <CLCD_PrintNumBuffer>

		if(SystemMode() == SYS_CONNECT_WF){
 8001694:	f7ff fdc8 	bl	8001228 <SystemMode>
 8001698:	4603      	mov	r3, r0
 800169a:	2b01      	cmp	r3, #1
 800169c:	d10d      	bne.n	80016ba <FSM_LcdDisplay+0x43e>
			CLCD_PrintStringBuffer(0, 0, SCREEN_WIFI_CONNECTING_0);
 800169e:	4a8b      	ldr	r2, [pc, #556]	; (80018cc <FSM_LcdDisplay+0x650>)
 80016a0:	2100      	movs	r1, #0
 80016a2:	2000      	movs	r0, #0
 80016a4:	f000 fcac 	bl	8002000 <CLCD_PrintStringBuffer>
			CLCD_PrintStringBuffer(1, 0, SCREEN_WIFI_CONNECTING_1);
 80016a8:	4a81      	ldr	r2, [pc, #516]	; (80018b0 <FSM_LcdDisplay+0x634>)
 80016aa:	2100      	movs	r1, #0
 80016ac:	2001      	movs	r0, #1
 80016ae:	f000 fca7 	bl	8002000 <CLCD_PrintStringBuffer>
			mode_lcd = DISPLAY_CONNECT_WF;
 80016b2:	4b80      	ldr	r3, [pc, #512]	; (80018b4 <FSM_LcdDisplay+0x638>)
 80016b4:	2208      	movs	r2, #8
 80016b6:	701a      	strb	r2, [r3, #0]
			CLCD_PrintStringBuffer(0, 0, SCREEN_RELAY_CUR_0);
			CLCD_PrintStringBuffer(1, 0, SCREEN_RELAY_CUR_1);

			mode_lcd = DISPLAY_RELAY_CUR;
		}
		break;
 80016b8:	e0ef      	b.n	800189a <FSM_LcdDisplay+0x61e>
		else if(SystemMode() == SYS_CONFIG_WF){
 80016ba:	f7ff fdb5 	bl	8001228 <SystemMode>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b02      	cmp	r3, #2
 80016c2:	d10d      	bne.n	80016e0 <FSM_LcdDisplay+0x464>
			CLCD_PrintStringBuffer(0, 0, SCREEN_CONFIG_WIFI_0);
 80016c4:	4a79      	ldr	r2, [pc, #484]	; (80018ac <FSM_LcdDisplay+0x630>)
 80016c6:	2100      	movs	r1, #0
 80016c8:	2000      	movs	r0, #0
 80016ca:	f000 fc99 	bl	8002000 <CLCD_PrintStringBuffer>
			CLCD_PrintStringBuffer(1, 0, SCREEN_CONFIG_WIFI_1);
 80016ce:	4a78      	ldr	r2, [pc, #480]	; (80018b0 <FSM_LcdDisplay+0x634>)
 80016d0:	2100      	movs	r1, #0
 80016d2:	2001      	movs	r0, #1
 80016d4:	f000 fc94 	bl	8002000 <CLCD_PrintStringBuffer>
			mode_lcd = DISPLAY_CONFIG_WF;
 80016d8:	4b76      	ldr	r3, [pc, #472]	; (80018b4 <FSM_LcdDisplay+0x638>)
 80016da:	2207      	movs	r2, #7
 80016dc:	701a      	strb	r2, [r3, #0]
		break;
 80016de:	e0dc      	b.n	800189a <FSM_LcdDisplay+0x61e>
		else if(_time_screen < 5){
 80016e0:	4b75      	ldr	r3, [pc, #468]	; (80018b8 <FSM_LcdDisplay+0x63c>)
 80016e2:	881b      	ldrh	r3, [r3, #0]
 80016e4:	2b04      	cmp	r3, #4
 80016e6:	f200 80d8 	bhi.w	800189a <FSM_LcdDisplay+0x61e>
			_time_screen = TIME_SCREEN;
 80016ea:	4b73      	ldr	r3, [pc, #460]	; (80018b8 <FSM_LcdDisplay+0x63c>)
 80016ec:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80016f0:	801a      	strh	r2, [r3, #0]
			CLCD_PrintStringBuffer(0, 0, SCREEN_RELAY_CUR_0);
 80016f2:	4a77      	ldr	r2, [pc, #476]	; (80018d0 <FSM_LcdDisplay+0x654>)
 80016f4:	2100      	movs	r1, #0
 80016f6:	2000      	movs	r0, #0
 80016f8:	f000 fc82 	bl	8002000 <CLCD_PrintStringBuffer>
			CLCD_PrintStringBuffer(1, 0, SCREEN_RELAY_CUR_1);
 80016fc:	4a75      	ldr	r2, [pc, #468]	; (80018d4 <FSM_LcdDisplay+0x658>)
 80016fe:	2100      	movs	r1, #0
 8001700:	2001      	movs	r0, #1
 8001702:	f000 fc7d 	bl	8002000 <CLCD_PrintStringBuffer>
			mode_lcd = DISPLAY_RELAY_CUR;
 8001706:	4b6b      	ldr	r3, [pc, #428]	; (80018b4 <FSM_LcdDisplay+0x638>)
 8001708:	2205      	movs	r2, #5
 800170a:	701a      	strb	r2, [r3, #0]
		break;
 800170c:	e0c5      	b.n	800189a <FSM_LcdDisplay+0x61e>
	case DISPLAY_RELAY_CUR:
		CLCD_PrintStringBuffer(0, INDEX_LCD_RELAY, RELAYSTATESTR(_Data_gateway.relay));
 800170e:	4b72      	ldr	r3, [pc, #456]	; (80018d8 <FSM_LcdDisplay+0x65c>)
 8001710:	781b      	ldrb	r3, [r3, #0]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d001      	beq.n	800171a <FSM_LcdDisplay+0x49e>
 8001716:	4b71      	ldr	r3, [pc, #452]	; (80018dc <FSM_LcdDisplay+0x660>)
 8001718:	e000      	b.n	800171c <FSM_LcdDisplay+0x4a0>
 800171a:	4b71      	ldr	r3, [pc, #452]	; (80018e0 <FSM_LcdDisplay+0x664>)
 800171c:	461a      	mov	r2, r3
 800171e:	2107      	movs	r1, #7
 8001720:	2000      	movs	r0, #0
 8001722:	f000 fc6d 	bl	8002000 <CLCD_PrintStringBuffer>
		CLCD_PrintFloatBuffer(1, INDEX_LCD_CUR, _Data_gateway.cur);
 8001726:	4b6c      	ldr	r3, [pc, #432]	; (80018d8 <FSM_LcdDisplay+0x65c>)
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	461a      	mov	r2, r3
 800172c:	2105      	movs	r1, #5
 800172e:	2001      	movs	r0, #1
 8001730:	f000 fd10 	bl	8002154 <CLCD_PrintFloatBuffer>

		if(SystemMode() == SYS_CONNECT_WF){
 8001734:	f7ff fd78 	bl	8001228 <SystemMode>
 8001738:	4603      	mov	r3, r0
 800173a:	2b01      	cmp	r3, #1
 800173c:	d10d      	bne.n	800175a <FSM_LcdDisplay+0x4de>
			CLCD_PrintStringBuffer(0, 0, SCREEN_WIFI_CONNECTING_0);
 800173e:	4a63      	ldr	r2, [pc, #396]	; (80018cc <FSM_LcdDisplay+0x650>)
 8001740:	2100      	movs	r1, #0
 8001742:	2000      	movs	r0, #0
 8001744:	f000 fc5c 	bl	8002000 <CLCD_PrintStringBuffer>
			CLCD_PrintStringBuffer(1, 0, SCREEN_WIFI_CONNECTING_1);
 8001748:	4a59      	ldr	r2, [pc, #356]	; (80018b0 <FSM_LcdDisplay+0x634>)
 800174a:	2100      	movs	r1, #0
 800174c:	2001      	movs	r0, #1
 800174e:	f000 fc57 	bl	8002000 <CLCD_PrintStringBuffer>
			mode_lcd = DISPLAY_CONNECT_WF;
 8001752:	4b58      	ldr	r3, [pc, #352]	; (80018b4 <FSM_LcdDisplay+0x638>)
 8001754:	2208      	movs	r2, #8
 8001756:	701a      	strb	r2, [r3, #0]
 8001758:	e011      	b.n	800177e <FSM_LcdDisplay+0x502>
		}
		else if(SystemMode() == SYS_CONFIG_WF){
 800175a:	f7ff fd65 	bl	8001228 <SystemMode>
 800175e:	4603      	mov	r3, r0
 8001760:	2b02      	cmp	r3, #2
 8001762:	d10c      	bne.n	800177e <FSM_LcdDisplay+0x502>
			CLCD_PrintStringBuffer(0, 0, SCREEN_CONFIG_WIFI_0);
 8001764:	4a51      	ldr	r2, [pc, #324]	; (80018ac <FSM_LcdDisplay+0x630>)
 8001766:	2100      	movs	r1, #0
 8001768:	2000      	movs	r0, #0
 800176a:	f000 fc49 	bl	8002000 <CLCD_PrintStringBuffer>
			CLCD_PrintStringBuffer(1, 0, SCREEN_CONFIG_WIFI_1);
 800176e:	4a50      	ldr	r2, [pc, #320]	; (80018b0 <FSM_LcdDisplay+0x634>)
 8001770:	2100      	movs	r1, #0
 8001772:	2001      	movs	r0, #1
 8001774:	f000 fc44 	bl	8002000 <CLCD_PrintStringBuffer>

			mode_lcd = DISPLAY_CONFIG_WF;
 8001778:	4b4e      	ldr	r3, [pc, #312]	; (80018b4 <FSM_LcdDisplay+0x638>)
 800177a:	2207      	movs	r2, #7
 800177c:	701a      	strb	r2, [r3, #0]
		}
		if(_time_screen < 5){
 800177e:	4b4e      	ldr	r3, [pc, #312]	; (80018b8 <FSM_LcdDisplay+0x63c>)
 8001780:	881b      	ldrh	r3, [r3, #0]
 8001782:	2b04      	cmp	r3, #4
 8001784:	f200 808b 	bhi.w	800189e <FSM_LcdDisplay+0x622>
			_time_screen = TIME_SCREEN;
 8001788:	4b4b      	ldr	r3, [pc, #300]	; (80018b8 <FSM_LcdDisplay+0x63c>)
 800178a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800178e:	801a      	strh	r2, [r3, #0]
			mode_lcd = TURN_NEXT_NODE;
 8001790:	4b48      	ldr	r3, [pc, #288]	; (80018b4 <FSM_LcdDisplay+0x638>)
 8001792:	2206      	movs	r2, #6
 8001794:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001796:	e082      	b.n	800189e <FSM_LcdDisplay+0x622>
	case TURN_NEXT_NODE:

		node_turn = (node_turn + 1) % NO_OF_NODES;
 8001798:	4b4a      	ldr	r3, [pc, #296]	; (80018c4 <FSM_LcdDisplay+0x648>)
 800179a:	781b      	ldrb	r3, [r3, #0]
 800179c:	3301      	adds	r3, #1
 800179e:	2b00      	cmp	r3, #0
 80017a0:	f003 0301 	and.w	r3, r3, #1
 80017a4:	bfb8      	it	lt
 80017a6:	425b      	neglt	r3, r3
 80017a8:	b2da      	uxtb	r2, r3
 80017aa:	4b46      	ldr	r3, [pc, #280]	; (80018c4 <FSM_LcdDisplay+0x648>)
 80017ac:	701a      	strb	r2, [r3, #0]

		mode_lcd = READY_DISPLAY;
 80017ae:	4b41      	ldr	r3, [pc, #260]	; (80018b4 <FSM_LcdDisplay+0x638>)
 80017b0:	2201      	movs	r2, #1
 80017b2:	701a      	strb	r2, [r3, #0]
		break;
 80017b4:	e078      	b.n	80018a8 <FSM_LcdDisplay+0x62c>
	case DISPLAY_CONFIG_WF:

		if(SystemMode() == SYS_CONNECT_WF) {
 80017b6:	f7ff fd37 	bl	8001228 <SystemMode>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b01      	cmp	r3, #1
 80017be:	d170      	bne.n	80018a2 <FSM_LcdDisplay+0x626>
			CLCD_PrintStringBuffer(0, 0, SCREEN_WIFI_CONNECTING_0);
 80017c0:	4a42      	ldr	r2, [pc, #264]	; (80018cc <FSM_LcdDisplay+0x650>)
 80017c2:	2100      	movs	r1, #0
 80017c4:	2000      	movs	r0, #0
 80017c6:	f000 fc1b 	bl	8002000 <CLCD_PrintStringBuffer>
			CLCD_PrintStringBuffer(1, 0, SCREEN_WIFI_CONNECTING_1);
 80017ca:	4a39      	ldr	r2, [pc, #228]	; (80018b0 <FSM_LcdDisplay+0x634>)
 80017cc:	2100      	movs	r1, #0
 80017ce:	2001      	movs	r0, #1
 80017d0:	f000 fc16 	bl	8002000 <CLCD_PrintStringBuffer>

			mode_lcd = DISPLAY_CONNECT_WF;
 80017d4:	4b37      	ldr	r3, [pc, #220]	; (80018b4 <FSM_LcdDisplay+0x638>)
 80017d6:	2208      	movs	r2, #8
 80017d8:	701a      	strb	r2, [r3, #0]
		}
		break;
 80017da:	e062      	b.n	80018a2 <FSM_LcdDisplay+0x626>
	case DISPLAY_CONNECT_WF:
		//every 500ms print a '.'
		CLCD_PrintCharBuffer(1, 6 + (_counter_time_elapsed/10) % 5, '.');
 80017dc:	4b41      	ldr	r3, [pc, #260]	; (80018e4 <FSM_LcdDisplay+0x668>)
 80017de:	881b      	ldrh	r3, [r3, #0]
 80017e0:	4a41      	ldr	r2, [pc, #260]	; (80018e8 <FSM_LcdDisplay+0x66c>)
 80017e2:	fba2 2303 	umull	r2, r3, r2, r3
 80017e6:	08db      	lsrs	r3, r3, #3
 80017e8:	b29a      	uxth	r2, r3
 80017ea:	4b3f      	ldr	r3, [pc, #252]	; (80018e8 <FSM_LcdDisplay+0x66c>)
 80017ec:	fba3 1302 	umull	r1, r3, r3, r2
 80017f0:	0899      	lsrs	r1, r3, #2
 80017f2:	460b      	mov	r3, r1
 80017f4:	009b      	lsls	r3, r3, #2
 80017f6:	440b      	add	r3, r1
 80017f8:	1ad3      	subs	r3, r2, r3
 80017fa:	b29b      	uxth	r3, r3
 80017fc:	b2db      	uxtb	r3, r3
 80017fe:	3306      	adds	r3, #6
 8001800:	b2db      	uxtb	r3, r3
 8001802:	222e      	movs	r2, #46	; 0x2e
 8001804:	4619      	mov	r1, r3
 8001806:	2001      	movs	r0, #1
 8001808:	f000 fbbe 	bl	8001f88 <CLCD_PrintCharBuffer>

		if((_counter_time_elapsed/10) % 5 == 4) CLCD_PrintStringBuffer(1, 0, SCREEN_WIFI_CONNECTING_1);
 800180c:	4b35      	ldr	r3, [pc, #212]	; (80018e4 <FSM_LcdDisplay+0x668>)
 800180e:	881b      	ldrh	r3, [r3, #0]
 8001810:	4a35      	ldr	r2, [pc, #212]	; (80018e8 <FSM_LcdDisplay+0x66c>)
 8001812:	fba2 2303 	umull	r2, r3, r2, r3
 8001816:	08db      	lsrs	r3, r3, #3
 8001818:	b29a      	uxth	r2, r3
 800181a:	4b33      	ldr	r3, [pc, #204]	; (80018e8 <FSM_LcdDisplay+0x66c>)
 800181c:	fba3 1302 	umull	r1, r3, r3, r2
 8001820:	0899      	lsrs	r1, r3, #2
 8001822:	460b      	mov	r3, r1
 8001824:	009b      	lsls	r3, r3, #2
 8001826:	440b      	add	r3, r1
 8001828:	1ad3      	subs	r3, r2, r3
 800182a:	b29b      	uxth	r3, r3
 800182c:	2b04      	cmp	r3, #4
 800182e:	d104      	bne.n	800183a <FSM_LcdDisplay+0x5be>
 8001830:	4a1f      	ldr	r2, [pc, #124]	; (80018b0 <FSM_LcdDisplay+0x634>)
 8001832:	2100      	movs	r1, #0
 8001834:	2001      	movs	r0, #1
 8001836:	f000 fbe3 	bl	8002000 <CLCD_PrintStringBuffer>

		if(SystemMode() == SYS_CONFIG_WF){
 800183a:	f7ff fcf5 	bl	8001228 <SystemMode>
 800183e:	4603      	mov	r3, r0
 8001840:	2b02      	cmp	r3, #2
 8001842:	d10d      	bne.n	8001860 <FSM_LcdDisplay+0x5e4>
			CLCD_PrintStringBuffer(0, 0, SCREEN_CONFIG_WIFI_0);
 8001844:	4a19      	ldr	r2, [pc, #100]	; (80018ac <FSM_LcdDisplay+0x630>)
 8001846:	2100      	movs	r1, #0
 8001848:	2000      	movs	r0, #0
 800184a:	f000 fbd9 	bl	8002000 <CLCD_PrintStringBuffer>
			CLCD_PrintStringBuffer(1, 0, SCREEN_CONFIG_WIFI_1);
 800184e:	4a18      	ldr	r2, [pc, #96]	; (80018b0 <FSM_LcdDisplay+0x634>)
 8001850:	2100      	movs	r1, #0
 8001852:	2001      	movs	r0, #1
 8001854:	f000 fbd4 	bl	8002000 <CLCD_PrintStringBuffer>

			mode_lcd = DISPLAY_CONFIG_WF;
 8001858:	4b16      	ldr	r3, [pc, #88]	; (80018b4 <FSM_LcdDisplay+0x638>)
 800185a:	2207      	movs	r2, #7
 800185c:	701a      	strb	r2, [r3, #0]
			CLCD_PrintStringBuffer(0, 0, SCREEN_READY_DISPLAY_0);
			CLCD_PrintStringBuffer(1, 0, SCREEN_READY_DISPLAY_1);

			mode_lcd = READY_DISPLAY;
		}
		break;
 800185e:	e022      	b.n	80018a6 <FSM_LcdDisplay+0x62a>
		else if(SystemMode() == SYS_PROCESS_DATA) {
 8001860:	f7ff fce2 	bl	8001228 <SystemMode>
 8001864:	4603      	mov	r3, r0
 8001866:	2b03      	cmp	r3, #3
 8001868:	d11d      	bne.n	80018a6 <FSM_LcdDisplay+0x62a>
			CLCD_PrintStringBuffer(0, 0, SCREEN_READY_DISPLAY_0);
 800186a:	4a20      	ldr	r2, [pc, #128]	; (80018ec <FSM_LcdDisplay+0x670>)
 800186c:	2100      	movs	r1, #0
 800186e:	2000      	movs	r0, #0
 8001870:	f000 fbc6 	bl	8002000 <CLCD_PrintStringBuffer>
			CLCD_PrintStringBuffer(1, 0, SCREEN_READY_DISPLAY_1);
 8001874:	4a1e      	ldr	r2, [pc, #120]	; (80018f0 <FSM_LcdDisplay+0x674>)
 8001876:	2100      	movs	r1, #0
 8001878:	2001      	movs	r0, #1
 800187a:	f000 fbc1 	bl	8002000 <CLCD_PrintStringBuffer>
			mode_lcd = READY_DISPLAY;
 800187e:	4b0d      	ldr	r3, [pc, #52]	; (80018b4 <FSM_LcdDisplay+0x638>)
 8001880:	2201      	movs	r2, #1
 8001882:	701a      	strb	r2, [r3, #0]
		break;
 8001884:	e00f      	b.n	80018a6 <FSM_LcdDisplay+0x62a>
	default:
		mode_lcd = INIT;
 8001886:	4b0b      	ldr	r3, [pc, #44]	; (80018b4 <FSM_LcdDisplay+0x638>)
 8001888:	2200      	movs	r2, #0
 800188a:	701a      	strb	r2, [r3, #0]
	}

}
 800188c:	e00c      	b.n	80018a8 <FSM_LcdDisplay+0x62c>
		break;
 800188e:	bf00      	nop
 8001890:	e00a      	b.n	80018a8 <FSM_LcdDisplay+0x62c>
		break;
 8001892:	bf00      	nop
 8001894:	e008      	b.n	80018a8 <FSM_LcdDisplay+0x62c>
		break;
 8001896:	bf00      	nop
 8001898:	e006      	b.n	80018a8 <FSM_LcdDisplay+0x62c>
		break;
 800189a:	bf00      	nop
 800189c:	e004      	b.n	80018a8 <FSM_LcdDisplay+0x62c>
		break;
 800189e:	bf00      	nop
 80018a0:	e002      	b.n	80018a8 <FSM_LcdDisplay+0x62c>
		break;
 80018a2:	bf00      	nop
 80018a4:	e000      	b.n	80018a8 <FSM_LcdDisplay+0x62c>
		break;
 80018a6:	bf00      	nop
}
 80018a8:	bf00      	nop
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	080099a8 	.word	0x080099a8
 80018b0:	0800996c 	.word	0x0800996c
 80018b4:	20000208 	.word	0x20000208
 80018b8:	200002c0 	.word	0x200002c0
 80018bc:	08009a0c 	.word	0x08009a0c
 80018c0:	08009a20 	.word	0x08009a20
 80018c4:	2000020b 	.word	0x2000020b
 80018c8:	20000290 	.word	0x20000290
 80018cc:	08009980 	.word	0x08009980
 80018d0:	08009a34 	.word	0x08009a34
 80018d4:	08009a48 	.word	0x08009a48
 80018d8:	200002b8 	.word	0x200002b8
 80018dc:	08009a5c 	.word	0x08009a5c
 80018e0:	08009a60 	.word	0x08009a60
 80018e4:	200002c4 	.word	0x200002c4
 80018e8:	cccccccd 	.word	0xcccccccd
 80018ec:	08009a64 	.word	0x08009a64
 80018f0:	08009994 	.word	0x08009994
 80018f4:	00000000 	.word	0x00000000

080018f8 <FSM_SystemControl>:

void FSM_SystemControl(void){
 80018f8:	b580      	push	{r7, lr}
 80018fa:	af00      	add	r7, sp, #0
	switch(mode_sys){
 80018fc:	4b88      	ldr	r3, [pc, #544]	; (8001b20 <FSM_SystemControl+0x228>)
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	2b03      	cmp	r3, #3
 8001902:	f200 80fd 	bhi.w	8001b00 <FSM_SystemControl+0x208>
 8001906:	a201      	add	r2, pc, #4	; (adr r2, 800190c <FSM_SystemControl+0x14>)
 8001908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800190c:	0800191d 	.word	0x0800191d
 8001910:	0800192d 	.word	0x0800192d
 8001914:	0800197f 	.word	0x0800197f
 8001918:	080019cd 	.word	0x080019cd
	case INIT:
		UESP_SendMsg(CMD_CONNECT_WF, sizeof(CMD_CONNECT_WF));
 800191c:	2108      	movs	r1, #8
 800191e:	4881      	ldr	r0, [pc, #516]	; (8001b24 <FSM_SystemControl+0x22c>)
 8001920:	f001 fb06 	bl	8002f30 <UESP_SendMsg>

		mode_sys = SYS_CONNECT_WF;
 8001924:	4b7e      	ldr	r3, [pc, #504]	; (8001b20 <FSM_SystemControl+0x228>)
 8001926:	2201      	movs	r2, #1
 8001928:	701a      	strb	r2, [r3, #0]
		break;
 800192a:	e0f2      	b.n	8001b12 <FSM_SystemControl+0x21a>
	case SYS_CONNECT_WF:

		if(IN_IsPressed_ms(BT_CONFIG, 2000)){
 800192c:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8001930:	2000      	movs	r0, #0
 8001932:	f000 f995 	bl	8001c60 <IN_IsPressed_ms>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d007      	beq.n	800194c <FSM_SystemControl+0x54>
			UESP_SendMsg(CMD_CONFIG_WF, sizeof(CMD_CONFIG_WF));
 800193c:	2107      	movs	r1, #7
 800193e:	487a      	ldr	r0, [pc, #488]	; (8001b28 <FSM_SystemControl+0x230>)
 8001940:	f001 faf6 	bl	8002f30 <UESP_SendMsg>

			mode_sys = SYS_CONFIG_WF;
 8001944:	4b76      	ldr	r3, [pc, #472]	; (8001b20 <FSM_SystemControl+0x228>)
 8001946:	2202      	movs	r2, #2
 8001948:	701a      	strb	r2, [r3, #0]
			UESP_SendMsg(CMD_TRANSMIT_DATA, sizeof(CMD_TRANSMIT_DATA));

			mode_sys = SYS_PROCESS_DATA;
			}
		}
		break;
 800194a:	e0dd      	b.n	8001b08 <FSM_SystemControl+0x210>
		else if(UESP_IsReceivedMsg()){
 800194c:	f001 fb06 	bl	8002f5c <UESP_IsReceivedMsg>
 8001950:	4603      	mov	r3, r0
 8001952:	2b00      	cmp	r3, #0
 8001954:	f000 80d8 	beq.w	8001b08 <FSM_SystemControl+0x210>
			if(strcmp(UESP_GetMsg(), CONNECT_WF_SUCCESS) == 0){
 8001958:	f001 fb12 	bl	8002f80 <UESP_GetMsg>
 800195c:	4603      	mov	r3, r0
 800195e:	4973      	ldr	r1, [pc, #460]	; (8001b2c <FSM_SystemControl+0x234>)
 8001960:	4618      	mov	r0, r3
 8001962:	f7fe fbf5 	bl	8000150 <strcmp>
 8001966:	4603      	mov	r3, r0
 8001968:	2b00      	cmp	r3, #0
 800196a:	f040 80cd 	bne.w	8001b08 <FSM_SystemControl+0x210>
			UESP_SendMsg(CMD_TRANSMIT_DATA, sizeof(CMD_TRANSMIT_DATA));
 800196e:	2109      	movs	r1, #9
 8001970:	486f      	ldr	r0, [pc, #444]	; (8001b30 <FSM_SystemControl+0x238>)
 8001972:	f001 fadd 	bl	8002f30 <UESP_SendMsg>
			mode_sys = SYS_PROCESS_DATA;
 8001976:	4b6a      	ldr	r3, [pc, #424]	; (8001b20 <FSM_SystemControl+0x228>)
 8001978:	2203      	movs	r2, #3
 800197a:	701a      	strb	r2, [r3, #0]
		break;
 800197c:	e0c4      	b.n	8001b08 <FSM_SystemControl+0x210>
	case SYS_CONFIG_WF:
		if(UESP_IsReceivedMsg()){
 800197e:	f001 faed 	bl	8002f5c <UESP_IsReceivedMsg>
 8001982:	4603      	mov	r3, r0
 8001984:	2b00      	cmp	r3, #0
 8001986:	d012      	beq.n	80019ae <FSM_SystemControl+0xb6>
			if((strcmp(UESP_GetMsg(), CONFIG_WF_SUCCESS == 0))) {
 8001988:	f001 fafa 	bl	8002f80 <UESP_GetMsg>
 800198c:	4603      	mov	r3, r0
 800198e:	2100      	movs	r1, #0
 8001990:	4618      	mov	r0, r3
 8001992:	f7fe fbdd 	bl	8000150 <strcmp>
 8001996:	4603      	mov	r3, r0
 8001998:	2b00      	cmp	r3, #0
 800199a:	f000 80b7 	beq.w	8001b0c <FSM_SystemControl+0x214>
				UESP_SendMsg(CMD_CONNECT_WF, sizeof(CMD_CONNECT_WF));
 800199e:	2108      	movs	r1, #8
 80019a0:	4860      	ldr	r0, [pc, #384]	; (8001b24 <FSM_SystemControl+0x22c>)
 80019a2:	f001 fac5 	bl	8002f30 <UESP_SendMsg>

				mode_sys = SYS_CONNECT_WF;
 80019a6:	4b5e      	ldr	r3, [pc, #376]	; (8001b20 <FSM_SystemControl+0x228>)
 80019a8:	2201      	movs	r2, #1
 80019aa:	701a      	strb	r2, [r3, #0]
		else if(IN_IsPressed(BT_CONFIG)) {
			UESP_SendMsg(CMD_CONNECT_WF, sizeof(CMD_CONNECT_WF));

			mode_sys = SYS_CONNECT_WF;
		}
		break;
 80019ac:	e0ae      	b.n	8001b0c <FSM_SystemControl+0x214>
		else if(IN_IsPressed(BT_CONFIG)) {
 80019ae:	2000      	movs	r0, #0
 80019b0:	f000 f942 	bl	8001c38 <IN_IsPressed>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	f000 80a8 	beq.w	8001b0c <FSM_SystemControl+0x214>
			UESP_SendMsg(CMD_CONNECT_WF, sizeof(CMD_CONNECT_WF));
 80019bc:	2108      	movs	r1, #8
 80019be:	4859      	ldr	r0, [pc, #356]	; (8001b24 <FSM_SystemControl+0x22c>)
 80019c0:	f001 fab6 	bl	8002f30 <UESP_SendMsg>
			mode_sys = SYS_CONNECT_WF;
 80019c4:	4b56      	ldr	r3, [pc, #344]	; (8001b20 <FSM_SystemControl+0x228>)
 80019c6:	2201      	movs	r2, #1
 80019c8:	701a      	strb	r2, [r3, #0]
		break;
 80019ca:	e09f      	b.n	8001b0c <FSM_SystemControl+0x214>
	case SYS_PROCESS_DATA:

		if(_time_read_data < 5) {
 80019cc:	4b59      	ldr	r3, [pc, #356]	; (8001b34 <FSM_SystemControl+0x23c>)
 80019ce:	881b      	ldrh	r3, [r3, #0]
 80019d0:	2b04      	cmp	r3, #4
 80019d2:	d831      	bhi.n	8001a38 <FSM_SystemControl+0x140>
			_time_read_data = TIME_READ_DATA;
 80019d4:	4b57      	ldr	r3, [pc, #348]	; (8001b34 <FSM_SystemControl+0x23c>)
 80019d6:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80019da:	801a      	strh	r2, [r3, #0]
			_Data_gateway.cur = IN_ReadADC() * 3.3 / 4096 * 10;
 80019dc:	f000 f8d0 	bl	8001b80 <IN_ReadADC>
 80019e0:	4603      	mov	r3, r0
 80019e2:	4618      	mov	r0, r3
 80019e4:	f7fe fdbc 	bl	8000560 <__aeabi_ui2d>
 80019e8:	a34b      	add	r3, pc, #300	; (adr r3, 8001b18 <FSM_SystemControl+0x220>)
 80019ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019ee:	f7fe fe31 	bl	8000654 <__aeabi_dmul>
 80019f2:	4602      	mov	r2, r0
 80019f4:	460b      	mov	r3, r1
 80019f6:	4610      	mov	r0, r2
 80019f8:	4619      	mov	r1, r3
 80019fa:	f04f 0200 	mov.w	r2, #0
 80019fe:	4b4e      	ldr	r3, [pc, #312]	; (8001b38 <FSM_SystemControl+0x240>)
 8001a00:	f7fe ff52 	bl	80008a8 <__aeabi_ddiv>
 8001a04:	4602      	mov	r2, r0
 8001a06:	460b      	mov	r3, r1
 8001a08:	4610      	mov	r0, r2
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	f04f 0200 	mov.w	r2, #0
 8001a10:	4b4a      	ldr	r3, [pc, #296]	; (8001b3c <FSM_SystemControl+0x244>)
 8001a12:	f7fe fe1f 	bl	8000654 <__aeabi_dmul>
 8001a16:	4602      	mov	r2, r0
 8001a18:	460b      	mov	r3, r1
 8001a1a:	4610      	mov	r0, r2
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	f7ff f8e9 	bl	8000bf4 <__aeabi_d2f>
 8001a22:	4603      	mov	r3, r0
 8001a24:	4a46      	ldr	r2, [pc, #280]	; (8001b40 <FSM_SystemControl+0x248>)
 8001a26:	6053      	str	r3, [r2, #4]

			UESP_SendMsg(ConvertMessageToJsonString(), 25);
 8001a28:	f7ff fb26 	bl	8001078 <ConvertMessageToJsonString>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2119      	movs	r1, #25
 8001a30:	4618      	mov	r0, r3
 8001a32:	f001 fa7d 	bl	8002f30 <UESP_SendMsg>
		else if(IN_IsPressed_ms(BT_CONFIG, 2000)){
			UESP_SendMsg(CMD_CONFIG_WF, sizeof(CMD_CONFIG_WF));

			mode_sys = SYS_CONFIG_WF;
		}
		break;
 8001a36:	e06b      	b.n	8001b10 <FSM_SystemControl+0x218>
		else if(ULORA_IsReceivedMsg()) {
 8001a38:	f001 faac 	bl	8002f94 <ULORA_IsReceivedMsg>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d011      	beq.n	8001a66 <FSM_SystemControl+0x16e>
			UESP_SendMsg(msg, sprintf(msg, "%s", ULORA_GetMsg()));
 8001a42:	f001 fab9 	bl	8002fb8 <ULORA_GetMsg>
 8001a46:	4603      	mov	r3, r0
 8001a48:	461a      	mov	r2, r3
 8001a4a:	493e      	ldr	r1, [pc, #248]	; (8001b44 <FSM_SystemControl+0x24c>)
 8001a4c:	483e      	ldr	r0, [pc, #248]	; (8001b48 <FSM_SystemControl+0x250>)
 8001a4e:	f004 fecf 	bl	80067f0 <siprintf>
 8001a52:	4603      	mov	r3, r0
 8001a54:	b2db      	uxtb	r3, r3
 8001a56:	4619      	mov	r1, r3
 8001a58:	483b      	ldr	r0, [pc, #236]	; (8001b48 <FSM_SystemControl+0x250>)
 8001a5a:	f001 fa69 	bl	8002f30 <UESP_SendMsg>
			ProcessMsg(msg);
 8001a5e:	483a      	ldr	r0, [pc, #232]	; (8001b48 <FSM_SystemControl+0x250>)
 8001a60:	f7ff fb34 	bl	80010cc <ProcessMsg>
		break;
 8001a64:	e054      	b.n	8001b10 <FSM_SystemControl+0x218>
		else if(UESP_IsReceivedMsg()){
 8001a66:	f001 fa79 	bl	8002f5c <UESP_IsReceivedMsg>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d037      	beq.n	8001ae0 <FSM_SystemControl+0x1e8>
			if(strcmp(UESP_GetMsg(), DISCONNECT_WF) == 0){
 8001a70:	f001 fa86 	bl	8002f80 <UESP_GetMsg>
 8001a74:	4603      	mov	r3, r0
 8001a76:	4935      	ldr	r1, [pc, #212]	; (8001b4c <FSM_SystemControl+0x254>)
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f7fe fb69 	bl	8000150 <strcmp>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d107      	bne.n	8001a94 <FSM_SystemControl+0x19c>
				UESP_SendMsg(CMD_CONNECT_WF, sizeof(CMD_CONNECT_WF));
 8001a84:	2108      	movs	r1, #8
 8001a86:	4827      	ldr	r0, [pc, #156]	; (8001b24 <FSM_SystemControl+0x22c>)
 8001a88:	f001 fa52 	bl	8002f30 <UESP_SendMsg>
				mode_sys = SYS_CONNECT_WF;
 8001a8c:	4b24      	ldr	r3, [pc, #144]	; (8001b20 <FSM_SystemControl+0x228>)
 8001a8e:	2201      	movs	r2, #1
 8001a90:	701a      	strb	r2, [r3, #0]
		break;
 8001a92:	e03d      	b.n	8001b10 <FSM_SystemControl+0x218>
			else if(strcmp(UESP_GetMsg(), ONRELAY) == 0){
 8001a94:	f001 fa74 	bl	8002f80 <UESP_GetMsg>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	492d      	ldr	r1, [pc, #180]	; (8001b50 <FSM_SystemControl+0x258>)
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f7fe fb57 	bl	8000150 <strcmp>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d108      	bne.n	8001aba <FSM_SystemControl+0x1c2>
				HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin, SET);
 8001aa8:	2201      	movs	r2, #1
 8001aaa:	2104      	movs	r1, #4
 8001aac:	4829      	ldr	r0, [pc, #164]	; (8001b54 <FSM_SystemControl+0x25c>)
 8001aae:	f002 faec 	bl	800408a <HAL_GPIO_WritePin>
				_Data_gateway.relay = 1;
 8001ab2:	4b23      	ldr	r3, [pc, #140]	; (8001b40 <FSM_SystemControl+0x248>)
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	701a      	strb	r2, [r3, #0]
		break;
 8001ab8:	e02a      	b.n	8001b10 <FSM_SystemControl+0x218>
			else if(strcmp(UESP_GetMsg(), OFFRELAY) == 0){
 8001aba:	f001 fa61 	bl	8002f80 <UESP_GetMsg>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	4925      	ldr	r1, [pc, #148]	; (8001b58 <FSM_SystemControl+0x260>)
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f7fe fb44 	bl	8000150 <strcmp>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d120      	bne.n	8001b10 <FSM_SystemControl+0x218>
				HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin, RESET);
 8001ace:	2200      	movs	r2, #0
 8001ad0:	2104      	movs	r1, #4
 8001ad2:	4820      	ldr	r0, [pc, #128]	; (8001b54 <FSM_SystemControl+0x25c>)
 8001ad4:	f002 fad9 	bl	800408a <HAL_GPIO_WritePin>
				_Data_gateway.relay = 0;
 8001ad8:	4b19      	ldr	r3, [pc, #100]	; (8001b40 <FSM_SystemControl+0x248>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	701a      	strb	r2, [r3, #0]
		break;
 8001ade:	e017      	b.n	8001b10 <FSM_SystemControl+0x218>
		else if(IN_IsPressed_ms(BT_CONFIG, 2000)){
 8001ae0:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8001ae4:	2000      	movs	r0, #0
 8001ae6:	f000 f8bb 	bl	8001c60 <IN_IsPressed_ms>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d00f      	beq.n	8001b10 <FSM_SystemControl+0x218>
			UESP_SendMsg(CMD_CONFIG_WF, sizeof(CMD_CONFIG_WF));
 8001af0:	2107      	movs	r1, #7
 8001af2:	480d      	ldr	r0, [pc, #52]	; (8001b28 <FSM_SystemControl+0x230>)
 8001af4:	f001 fa1c 	bl	8002f30 <UESP_SendMsg>
			mode_sys = SYS_CONFIG_WF;
 8001af8:	4b09      	ldr	r3, [pc, #36]	; (8001b20 <FSM_SystemControl+0x228>)
 8001afa:	2202      	movs	r2, #2
 8001afc:	701a      	strb	r2, [r3, #0]
		break;
 8001afe:	e007      	b.n	8001b10 <FSM_SystemControl+0x218>
	default:
		mode_sys = INIT;
 8001b00:	4b07      	ldr	r3, [pc, #28]	; (8001b20 <FSM_SystemControl+0x228>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	701a      	strb	r2, [r3, #0]
	}
}
 8001b06:	e004      	b.n	8001b12 <FSM_SystemControl+0x21a>
		break;
 8001b08:	bf00      	nop
 8001b0a:	e002      	b.n	8001b12 <FSM_SystemControl+0x21a>
		break;
 8001b0c:	bf00      	nop
 8001b0e:	e000      	b.n	8001b12 <FSM_SystemControl+0x21a>
		break;
 8001b10:	bf00      	nop
}
 8001b12:	bf00      	nop
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	66666666 	.word	0x66666666
 8001b1c:	400a6666 	.word	0x400a6666
 8001b20:	2000020a 	.word	0x2000020a
 8001b24:	08009a78 	.word	0x08009a78
 8001b28:	08009a80 	.word	0x08009a80
 8001b2c:	08009a88 	.word	0x08009a88
 8001b30:	08009a98 	.word	0x08009a98
 8001b34:	200002c2 	.word	0x200002c2
 8001b38:	40b00000 	.word	0x40b00000
 8001b3c:	40240000 	.word	0x40240000
 8001b40:	200002b8 	.word	0x200002b8
 8001b44:	08009aa4 	.word	0x08009aa4
 8001b48:	2000020c 	.word	0x2000020c
 8001b4c:	08009aa8 	.word	0x08009aa8
 8001b50:	08009ab4 	.word	0x08009ab4
 8001b54:	40010c00 	.word	0x40010c00
 8001b58:	08009abc 	.word	0x08009abc

08001b5c <IN_Init>:
uint8_t Flag_for_button_press[NO_OF_BUTTONS];
uint16_t Counter_button_press[NO_OF_BUTTONS];

ADC_HandleTypeDef* adc;

void IN_Init(ADC_HandleTypeDef* hadc){
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
	adc = hadc;
 8001b64:	4a05      	ldr	r2, [pc, #20]	; (8001b7c <IN_Init+0x20>)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6013      	str	r3, [r2, #0]
	HAL_ADC_Start(adc);
 8001b6a:	4b04      	ldr	r3, [pc, #16]	; (8001b7c <IN_Init+0x20>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f001 fbb0 	bl	80032d4 <HAL_ADC_Start>
}
 8001b74:	bf00      	nop
 8001b76:	3708      	adds	r7, #8
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	200002d0 	.word	0x200002d0

08001b80 <IN_ReadADC>:

uint32_t IN_ReadADC(void){
 8001b80:	b580      	push	{r7, lr}
 8001b82:	af00      	add	r7, sp, #0

	return HAL_ADC_GetValue(adc);
 8001b84:	4b03      	ldr	r3, [pc, #12]	; (8001b94 <IN_ReadADC+0x14>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f001 fc51 	bl	8003430 <HAL_ADC_GetValue>
 8001b8e:	4603      	mov	r3, r0
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	200002d0 	.word	0x200002d0

08001b98 <IN_ReadButton>:

//this function is called every 50ms
void IN_ReadButton(void){
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b082      	sub	sp, #8
 8001b9c:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < NO_OF_BUTTONS; i++){
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	71fb      	strb	r3, [r7, #7]
 8001ba2:	e039      	b.n	8001c18 <IN_ReadButton+0x80>
		if(HAL_GPIO_ReadPin(PORT_BUTTON[i], PIN_BUTTON[i]) == BUTTON_IS_PRESSED){
 8001ba4:	79fb      	ldrb	r3, [r7, #7]
 8001ba6:	4a20      	ldr	r2, [pc, #128]	; (8001c28 <IN_ReadButton+0x90>)
 8001ba8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001bac:	79fb      	ldrb	r3, [r7, #7]
 8001bae:	491f      	ldr	r1, [pc, #124]	; (8001c2c <IN_ReadButton+0x94>)
 8001bb0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	4610      	mov	r0, r2
 8001bb8:	f002 fa50 	bl	800405c <HAL_GPIO_ReadPin>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d10f      	bne.n	8001be2 <IN_ReadButton+0x4a>
			if(Counter_button_press[i] < MAX_COUNTER){
 8001bc2:	79fb      	ldrb	r3, [r7, #7]
 8001bc4:	4a1a      	ldr	r2, [pc, #104]	; (8001c30 <IN_ReadButton+0x98>)
 8001bc6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001bca:	2bc7      	cmp	r3, #199	; 0xc7
 8001bcc:	d821      	bhi.n	8001c12 <IN_ReadButton+0x7a>
				Counter_button_press[i]++;
 8001bce:	79fb      	ldrb	r3, [r7, #7]
 8001bd0:	4a17      	ldr	r2, [pc, #92]	; (8001c30 <IN_ReadButton+0x98>)
 8001bd2:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001bd6:	3201      	adds	r2, #1
 8001bd8:	b291      	uxth	r1, r2
 8001bda:	4a15      	ldr	r2, [pc, #84]	; (8001c30 <IN_ReadButton+0x98>)
 8001bdc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8001be0:	e017      	b.n	8001c12 <IN_ReadButton+0x7a>
			}
		}
		else {
			Flag_for_button_press[i] = (Counter_button_press[i] > 0) && (Counter_button_press[i] < 10);
 8001be2:	79fb      	ldrb	r3, [r7, #7]
 8001be4:	4a12      	ldr	r2, [pc, #72]	; (8001c30 <IN_ReadButton+0x98>)
 8001be6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d007      	beq.n	8001bfe <IN_ReadButton+0x66>
 8001bee:	79fb      	ldrb	r3, [r7, #7]
 8001bf0:	4a0f      	ldr	r2, [pc, #60]	; (8001c30 <IN_ReadButton+0x98>)
 8001bf2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001bf6:	2b09      	cmp	r3, #9
 8001bf8:	d801      	bhi.n	8001bfe <IN_ReadButton+0x66>
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	e000      	b.n	8001c00 <IN_ReadButton+0x68>
 8001bfe:	2200      	movs	r2, #0
 8001c00:	79fb      	ldrb	r3, [r7, #7]
 8001c02:	b2d1      	uxtb	r1, r2
 8001c04:	4a0b      	ldr	r2, [pc, #44]	; (8001c34 <IN_ReadButton+0x9c>)
 8001c06:	54d1      	strb	r1, [r2, r3]
			Counter_button_press[i] = 0;
 8001c08:	79fb      	ldrb	r3, [r7, #7]
 8001c0a:	4a09      	ldr	r2, [pc, #36]	; (8001c30 <IN_ReadButton+0x98>)
 8001c0c:	2100      	movs	r1, #0
 8001c0e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(uint8_t i = 0; i < NO_OF_BUTTONS; i++){
 8001c12:	79fb      	ldrb	r3, [r7, #7]
 8001c14:	3301      	adds	r3, #1
 8001c16:	71fb      	strb	r3, [r7, #7]
 8001c18:	79fb      	ldrb	r3, [r7, #7]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d0c2      	beq.n	8001ba4 <IN_ReadButton+0xc>
		}
	}
}
 8001c1e:	bf00      	nop
 8001c20:	bf00      	nop
 8001c22:	3708      	adds	r7, #8
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	20000000 	.word	0x20000000
 8001c2c:	20000004 	.word	0x20000004
 8001c30:	200002cc 	.word	0x200002cc
 8001c34:	200002c8 	.word	0x200002c8

08001c38 <IN_IsPressed>:

uint8_t IN_IsPressed(uint8_t index){
 8001c38:	b480      	push	{r7}
 8001c3a:	b083      	sub	sp, #12
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	4603      	mov	r3, r0
 8001c40:	71fb      	strb	r3, [r7, #7]
	if(index >= NO_OF_BUTTONS) return 0;
 8001c42:	79fb      	ldrb	r3, [r7, #7]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d001      	beq.n	8001c4c <IN_IsPressed+0x14>
 8001c48:	2300      	movs	r3, #0
 8001c4a:	e002      	b.n	8001c52 <IN_IsPressed+0x1a>

	return Flag_for_button_press[index];
 8001c4c:	79fb      	ldrb	r3, [r7, #7]
 8001c4e:	4a03      	ldr	r2, [pc, #12]	; (8001c5c <IN_IsPressed+0x24>)
 8001c50:	5cd3      	ldrb	r3, [r2, r3]
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	370c      	adds	r7, #12
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bc80      	pop	{r7}
 8001c5a:	4770      	bx	lr
 8001c5c:	200002c8 	.word	0x200002c8

08001c60 <IN_IsPressed_ms>:

uint8_t IN_IsPressed_ms(uint8_t index, uint16_t duration){
 8001c60:	b480      	push	{r7}
 8001c62:	b083      	sub	sp, #12
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	4603      	mov	r3, r0
 8001c68:	460a      	mov	r2, r1
 8001c6a:	71fb      	strb	r3, [r7, #7]
 8001c6c:	4613      	mov	r3, r2
 8001c6e:	80bb      	strh	r3, [r7, #4]
	if(index >= NO_OF_BUTTONS) return 0;
 8001c70:	79fb      	ldrb	r3, [r7, #7]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d001      	beq.n	8001c7a <IN_IsPressed_ms+0x1a>
 8001c76:	2300      	movs	r3, #0
 8001c78:	e00e      	b.n	8001c98 <IN_IsPressed_ms+0x38>

	//button is read every 50ms -> counter += 1 every 50ms if button is held
	return Counter_button_press[index] >= (duration / 50);
 8001c7a:	79fb      	ldrb	r3, [r7, #7]
 8001c7c:	4a09      	ldr	r2, [pc, #36]	; (8001ca4 <IN_IsPressed_ms+0x44>)
 8001c7e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001c82:	88bb      	ldrh	r3, [r7, #4]
 8001c84:	4908      	ldr	r1, [pc, #32]	; (8001ca8 <IN_IsPressed_ms+0x48>)
 8001c86:	fba1 1303 	umull	r1, r3, r1, r3
 8001c8a:	091b      	lsrs	r3, r3, #4
 8001c8c:	b29b      	uxth	r3, r3
 8001c8e:	429a      	cmp	r2, r3
 8001c90:	bf2c      	ite	cs
 8001c92:	2301      	movcs	r3, #1
 8001c94:	2300      	movcc	r3, #0
 8001c96:	b2db      	uxtb	r3, r3
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	370c      	adds	r7, #12
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bc80      	pop	{r7}
 8001ca0:	4770      	bx	lr
 8001ca2:	bf00      	nop
 8001ca4:	200002cc 	.word	0x200002cc
 8001ca8:	51eb851f 	.word	0x51eb851f

08001cac <Delay>:

CLCD_I2C_Name LCD;

uint8_t currentCol, currentRow;

static void Delay(uint16_t time){
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b082      	sub	sp, #8
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	80fb      	strh	r3, [r7, #6]
	HAL_Delay(time);
 8001cb6:	88fb      	ldrh	r3, [r7, #6]
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f001 fa0f 	bl	80030dc <HAL_Delay>
}
 8001cbe:	bf00      	nop
 8001cc0:	3708      	adds	r7, #8
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
	...

08001cc8 <WriteI2C>:


static void WriteI2C(uint8_t data, uint8_t mode){
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b086      	sub	sp, #24
 8001ccc:	af02      	add	r7, sp, #8
 8001cce:	4603      	mov	r3, r0
 8001cd0:	460a      	mov	r2, r1
 8001cd2:	71fb      	strb	r3, [r7, #7]
 8001cd4:	4613      	mov	r3, r2
 8001cd6:	71bb      	strb	r3, [r7, #6]
	uint8_t dataH, dataL;
	uint8_t data_I2C[4];

	dataH = data & 0xF0;
 8001cd8:	79fb      	ldrb	r3, [r7, #7]
 8001cda:	f023 030f 	bic.w	r3, r3, #15
 8001cde:	73fb      	strb	r3, [r7, #15]
	dataL = (data << 4) & 0xF0;
 8001ce0:	79fb      	ldrb	r3, [r7, #7]
 8001ce2:	011b      	lsls	r3, r3, #4
 8001ce4:	73bb      	strb	r3, [r7, #14]

	if(LCD.BACKLIGHT){
 8001ce6:	4b1c      	ldr	r3, [pc, #112]	; (8001d58 <WriteI2C+0x90>)
 8001ce8:	7adb      	ldrb	r3, [r3, #11]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d007      	beq.n	8001cfe <WriteI2C+0x36>
		dataH |= LCD_BACKLIGHT;
 8001cee:	7bfb      	ldrb	r3, [r7, #15]
 8001cf0:	f043 0308 	orr.w	r3, r3, #8
 8001cf4:	73fb      	strb	r3, [r7, #15]
		dataL |= LCD_BACKLIGHT;
 8001cf6:	7bbb      	ldrb	r3, [r7, #14]
 8001cf8:	f043 0308 	orr.w	r3, r3, #8
 8001cfc:	73bb      	strb	r3, [r7, #14]
	}

	if(mode == LCD_DATA){
 8001cfe:	79bb      	ldrb	r3, [r7, #6]
 8001d00:	2b01      	cmp	r3, #1
 8001d02:	d107      	bne.n	8001d14 <WriteI2C+0x4c>
		dataH |= LCD_RS;
 8001d04:	7bfb      	ldrb	r3, [r7, #15]
 8001d06:	f043 0301 	orr.w	r3, r3, #1
 8001d0a:	73fb      	strb	r3, [r7, #15]
		dataL |= LCD_RS;
 8001d0c:	7bbb      	ldrb	r3, [r7, #14]
 8001d0e:	f043 0301 	orr.w	r3, r3, #1
 8001d12:	73bb      	strb	r3, [r7, #14]
	}

	data_I2C[0] = dataH | LCD_EN;
 8001d14:	7bfb      	ldrb	r3, [r7, #15]
 8001d16:	f043 0304 	orr.w	r3, r3, #4
 8001d1a:	b2db      	uxtb	r3, r3
 8001d1c:	723b      	strb	r3, [r7, #8]
	data_I2C[1] = dataH;
 8001d1e:	7bfb      	ldrb	r3, [r7, #15]
 8001d20:	727b      	strb	r3, [r7, #9]
	data_I2C[2] = dataL | LCD_EN;
 8001d22:	7bbb      	ldrb	r3, [r7, #14]
 8001d24:	f043 0304 	orr.w	r3, r3, #4
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	72bb      	strb	r3, [r7, #10]
	data_I2C[3] = dataL;
 8001d2c:	7bbb      	ldrb	r3, [r7, #14]
 8001d2e:	72fb      	strb	r3, [r7, #11]

	HAL_I2C_Master_Transmit(LCD.I2C, LCD.ADDRESS << 1, (uint8_t*)data_I2C, 4, 1000);
 8001d30:	4b09      	ldr	r3, [pc, #36]	; (8001d58 <WriteI2C+0x90>)
 8001d32:	6818      	ldr	r0, [r3, #0]
 8001d34:	4b08      	ldr	r3, [pc, #32]	; (8001d58 <WriteI2C+0x90>)
 8001d36:	791b      	ldrb	r3, [r3, #4]
 8001d38:	b29b      	uxth	r3, r3
 8001d3a:	005b      	lsls	r3, r3, #1
 8001d3c:	b299      	uxth	r1, r3
 8001d3e:	f107 0208 	add.w	r2, r7, #8
 8001d42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d46:	9300      	str	r3, [sp, #0]
 8001d48:	2304      	movs	r3, #4
 8001d4a:	f002 fb13 	bl	8004374 <HAL_I2C_Master_Transmit>
}
 8001d4e:	bf00      	nop
 8001d50:	3710      	adds	r7, #16
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	200002d8 	.word	0x200002d8

08001d5c <CLCD_Init>:



//===========================HIGH LEVEL FUNCTION===========================//
void CLCD_Init(I2C_HandleTypeDef* I2C, uint8_t address, uint8_t row, uint8_t col){
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b084      	sub	sp, #16
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
 8001d64:	4608      	mov	r0, r1
 8001d66:	4611      	mov	r1, r2
 8001d68:	461a      	mov	r2, r3
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	70fb      	strb	r3, [r7, #3]
 8001d6e:	460b      	mov	r3, r1
 8001d70:	70bb      	strb	r3, [r7, #2]
 8001d72:	4613      	mov	r3, r2
 8001d74:	707b      	strb	r3, [r7, #1]
	uint8_t i;
	LCD.I2C = I2C;
 8001d76:	4a4a      	ldr	r2, [pc, #296]	; (8001ea0 <CLCD_Init+0x144>)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6013      	str	r3, [r2, #0]
	LCD.ADDRESS = address;
 8001d7c:	4a48      	ldr	r2, [pc, #288]	; (8001ea0 <CLCD_Init+0x144>)
 8001d7e:	78fb      	ldrb	r3, [r7, #3]
 8001d80:	7113      	strb	r3, [r2, #4]
	LCD.COL = col;
 8001d82:	4a47      	ldr	r2, [pc, #284]	; (8001ea0 <CLCD_Init+0x144>)
 8001d84:	787b      	ldrb	r3, [r7, #1]
 8001d86:	7153      	strb	r3, [r2, #5]
	LCD.ROW = row;
 8001d88:	4a45      	ldr	r2, [pc, #276]	; (8001ea0 <CLCD_Init+0x144>)
 8001d8a:	78bb      	ldrb	r3, [r7, #2]
 8001d8c:	7193      	strb	r3, [r2, #6]

	LCD.FUNCTIONSET = LCD_FUNCTIONSET | LCD_4BITMODE | LCD_2LINE | LCD_5x8DOTS;
 8001d8e:	4b44      	ldr	r3, [pc, #272]	; (8001ea0 <CLCD_Init+0x144>)
 8001d90:	2228      	movs	r2, #40	; 0x28
 8001d92:	721a      	strb	r2, [r3, #8]
	LCD.ENTRYMODE = LCD_ENTRYMODESET | LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8001d94:	4b42      	ldr	r3, [pc, #264]	; (8001ea0 <CLCD_Init+0x144>)
 8001d96:	2206      	movs	r2, #6
 8001d98:	71da      	strb	r2, [r3, #7]
	LCD.DISPLAYCTRL = LCD_DISPLAYCONTROL | LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8001d9a:	4b41      	ldr	r3, [pc, #260]	; (8001ea0 <CLCD_Init+0x144>)
 8001d9c:	220c      	movs	r2, #12
 8001d9e:	725a      	strb	r2, [r3, #9]
	LCD.CURSORSHIFT = LCD_CURSORSHIFT | LCD_CURSORMOVE | LCD_MOVERIGHT;
 8001da0:	4b3f      	ldr	r3, [pc, #252]	; (8001ea0 <CLCD_Init+0x144>)
 8001da2:	2214      	movs	r2, #20
 8001da4:	729a      	strb	r2, [r3, #10]
	LCD.BACKLIGHT = LCD_BACKLIGHT;
 8001da6:	4b3e      	ldr	r3, [pc, #248]	; (8001ea0 <CLCD_Init+0x144>)
 8001da8:	2208      	movs	r2, #8
 8001daa:	72da      	strb	r2, [r3, #11]

	Delay(50);
 8001dac:	2032      	movs	r0, #50	; 0x32
 8001dae:	f7ff ff7d 	bl	8001cac <Delay>

	if(Lcd_buffer != NULL) free(Lcd_buffer);
 8001db2:	4b3c      	ldr	r3, [pc, #240]	; (8001ea4 <CLCD_Init+0x148>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d004      	beq.n	8001dc4 <CLCD_Init+0x68>
 8001dba:	4b3a      	ldr	r3, [pc, #232]	; (8001ea4 <CLCD_Init+0x148>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	f004 fc1a 	bl	80065f8 <free>
	Lcd_buffer = (uint8_t*)malloc(row * col * 8);
 8001dc4:	78bb      	ldrb	r3, [r7, #2]
 8001dc6:	787a      	ldrb	r2, [r7, #1]
 8001dc8:	fb02 f303 	mul.w	r3, r2, r3
 8001dcc:	00db      	lsls	r3, r3, #3
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f004 fc0a 	bl	80065e8 <malloc>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	461a      	mov	r2, r3
 8001dd8:	4b32      	ldr	r3, [pc, #200]	; (8001ea4 <CLCD_Init+0x148>)
 8001dda:	601a      	str	r2, [r3, #0]

	for(i = 0; i < LCD.ROW * LCD.COL; i++) Lcd_buffer[i] = ' ';
 8001ddc:	2300      	movs	r3, #0
 8001dde:	73fb      	strb	r3, [r7, #15]
 8001de0:	e008      	b.n	8001df4 <CLCD_Init+0x98>
 8001de2:	4b30      	ldr	r3, [pc, #192]	; (8001ea4 <CLCD_Init+0x148>)
 8001de4:	681a      	ldr	r2, [r3, #0]
 8001de6:	7bfb      	ldrb	r3, [r7, #15]
 8001de8:	4413      	add	r3, r2
 8001dea:	2220      	movs	r2, #32
 8001dec:	701a      	strb	r2, [r3, #0]
 8001dee:	7bfb      	ldrb	r3, [r7, #15]
 8001df0:	3301      	adds	r3, #1
 8001df2:	73fb      	strb	r3, [r7, #15]
 8001df4:	7bfa      	ldrb	r2, [r7, #15]
 8001df6:	4b2a      	ldr	r3, [pc, #168]	; (8001ea0 <CLCD_Init+0x144>)
 8001df8:	799b      	ldrb	r3, [r3, #6]
 8001dfa:	4619      	mov	r1, r3
 8001dfc:	4b28      	ldr	r3, [pc, #160]	; (8001ea0 <CLCD_Init+0x144>)
 8001dfe:	795b      	ldrb	r3, [r3, #5]
 8001e00:	fb01 f303 	mul.w	r3, r1, r3
 8001e04:	429a      	cmp	r2, r3
 8001e06:	dbec      	blt.n	8001de2 <CLCD_Init+0x86>

	WriteI2C(0x33, LCD_COMMAND);
 8001e08:	2100      	movs	r1, #0
 8001e0a:	2033      	movs	r0, #51	; 0x33
 8001e0c:	f7ff ff5c 	bl	8001cc8 <WriteI2C>
//	Delay(5);
	WriteI2C(0x33, LCD_COMMAND);
 8001e10:	2100      	movs	r1, #0
 8001e12:	2033      	movs	r0, #51	; 0x33
 8001e14:	f7ff ff58 	bl	8001cc8 <WriteI2C>
	Delay(5);
 8001e18:	2005      	movs	r0, #5
 8001e1a:	f7ff ff47 	bl	8001cac <Delay>
	WriteI2C(0x32, LCD_COMMAND);
 8001e1e:	2100      	movs	r1, #0
 8001e20:	2032      	movs	r0, #50	; 0x32
 8001e22:	f7ff ff51 	bl	8001cc8 <WriteI2C>
	Delay(5);
 8001e26:	2005      	movs	r0, #5
 8001e28:	f7ff ff40 	bl	8001cac <Delay>
	WriteI2C(0x20, LCD_COMMAND);
 8001e2c:	2100      	movs	r1, #0
 8001e2e:	2020      	movs	r0, #32
 8001e30:	f7ff ff4a 	bl	8001cc8 <WriteI2C>
	Delay(5);
 8001e34:	2005      	movs	r0, #5
 8001e36:	f7ff ff39 	bl	8001cac <Delay>

//	config lcd
	WriteI2C(LCD.ENTRYMODE, LCD_COMMAND);
 8001e3a:	4b19      	ldr	r3, [pc, #100]	; (8001ea0 <CLCD_Init+0x144>)
 8001e3c:	79db      	ldrb	r3, [r3, #7]
 8001e3e:	2100      	movs	r1, #0
 8001e40:	4618      	mov	r0, r3
 8001e42:	f7ff ff41 	bl	8001cc8 <WriteI2C>
	Delay(1);
 8001e46:	2001      	movs	r0, #1
 8001e48:	f7ff ff30 	bl	8001cac <Delay>
	WriteI2C(LCD.DISPLAYCTRL, LCD_COMMAND);
 8001e4c:	4b14      	ldr	r3, [pc, #80]	; (8001ea0 <CLCD_Init+0x144>)
 8001e4e:	7a5b      	ldrb	r3, [r3, #9]
 8001e50:	2100      	movs	r1, #0
 8001e52:	4618      	mov	r0, r3
 8001e54:	f7ff ff38 	bl	8001cc8 <WriteI2C>
	Delay(1);
 8001e58:	2001      	movs	r0, #1
 8001e5a:	f7ff ff27 	bl	8001cac <Delay>
	WriteI2C(LCD.CURSORSHIFT, LCD_COMMAND);
 8001e5e:	4b10      	ldr	r3, [pc, #64]	; (8001ea0 <CLCD_Init+0x144>)
 8001e60:	7a9b      	ldrb	r3, [r3, #10]
 8001e62:	2100      	movs	r1, #0
 8001e64:	4618      	mov	r0, r3
 8001e66:	f7ff ff2f 	bl	8001cc8 <WriteI2C>
	Delay(1);
 8001e6a:	2001      	movs	r0, #1
 8001e6c:	f7ff ff1e 	bl	8001cac <Delay>
	WriteI2C(LCD.FUNCTIONSET, LCD_COMMAND);
 8001e70:	4b0b      	ldr	r3, [pc, #44]	; (8001ea0 <CLCD_Init+0x144>)
 8001e72:	7a1b      	ldrb	r3, [r3, #8]
 8001e74:	2100      	movs	r1, #0
 8001e76:	4618      	mov	r0, r3
 8001e78:	f7ff ff26 	bl	8001cc8 <WriteI2C>
	Delay(1);
 8001e7c:	2001      	movs	r0, #1
 8001e7e:	f7ff ff15 	bl	8001cac <Delay>

	WriteI2C(LCD_CLEARDISPLAY, LCD_COMMAND);
 8001e82:	2100      	movs	r1, #0
 8001e84:	2001      	movs	r0, #1
 8001e86:	f7ff ff1f 	bl	8001cc8 <WriteI2C>
	Delay(1);
 8001e8a:	2001      	movs	r0, #1
 8001e8c:	f7ff ff0e 	bl	8001cac <Delay>

	WriteI2C(LCD_RETURNHOME, LCD_COMMAND);
 8001e90:	2100      	movs	r1, #0
 8001e92:	2002      	movs	r0, #2
 8001e94:	f7ff ff18 	bl	8001cc8 <WriteI2C>
}
 8001e98:	bf00      	nop
 8001e9a:	3710      	adds	r7, #16
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	200002d8 	.word	0x200002d8
 8001ea4:	200002d4 	.word	0x200002d4

08001ea8 <SetCursor>:

void SetCursor(uint8_t row, uint8_t col){
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b084      	sub	sp, #16
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	4603      	mov	r3, r0
 8001eb0:	460a      	mov	r2, r1
 8001eb2:	71fb      	strb	r3, [r7, #7]
 8001eb4:	4613      	mov	r3, r2
 8001eb6:	71bb      	strb	r3, [r7, #6]
	uint8_t address_dram = 0x00;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	73fb      	strb	r3, [r7, #15]

	row = row % LCD.ROW;
 8001ebc:	4b1d      	ldr	r3, [pc, #116]	; (8001f34 <SetCursor+0x8c>)
 8001ebe:	799a      	ldrb	r2, [r3, #6]
 8001ec0:	79fb      	ldrb	r3, [r7, #7]
 8001ec2:	fbb3 f1f2 	udiv	r1, r3, r2
 8001ec6:	fb01 f202 	mul.w	r2, r1, r2
 8001eca:	1a9b      	subs	r3, r3, r2
 8001ecc:	71fb      	strb	r3, [r7, #7]
	col = col % LCD.COL;
 8001ece:	4b19      	ldr	r3, [pc, #100]	; (8001f34 <SetCursor+0x8c>)
 8001ed0:	795a      	ldrb	r2, [r3, #5]
 8001ed2:	79bb      	ldrb	r3, [r7, #6]
 8001ed4:	fbb3 f1f2 	udiv	r1, r3, r2
 8001ed8:	fb01 f202 	mul.w	r2, r1, r2
 8001edc:	1a9b      	subs	r3, r3, r2
 8001ede:	71bb      	strb	r3, [r7, #6]

	switch(row){
 8001ee0:	79fb      	ldrb	r3, [r7, #7]
 8001ee2:	2b03      	cmp	r3, #3
 8001ee4:	d819      	bhi.n	8001f1a <SetCursor+0x72>
 8001ee6:	a201      	add	r2, pc, #4	; (adr r2, 8001eec <SetCursor+0x44>)
 8001ee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001eec:	08001efd 	.word	0x08001efd
 8001ef0:	08001f03 	.word	0x08001f03
 8001ef4:	08001f0b 	.word	0x08001f0b
 8001ef8:	08001f13 	.word	0x08001f13
	case 0:
		address_dram = 0x00 + col;
 8001efc:	79bb      	ldrb	r3, [r7, #6]
 8001efe:	73fb      	strb	r3, [r7, #15]
		break;
 8001f00:	e00b      	b.n	8001f1a <SetCursor+0x72>
	case 1:
		address_dram = 0x40 + col;
 8001f02:	79bb      	ldrb	r3, [r7, #6]
 8001f04:	3340      	adds	r3, #64	; 0x40
 8001f06:	73fb      	strb	r3, [r7, #15]
		break;
 8001f08:	e007      	b.n	8001f1a <SetCursor+0x72>
	case 2:
		address_dram = 0x14 + col;
 8001f0a:	79bb      	ldrb	r3, [r7, #6]
 8001f0c:	3314      	adds	r3, #20
 8001f0e:	73fb      	strb	r3, [r7, #15]
		break;
 8001f10:	e003      	b.n	8001f1a <SetCursor+0x72>
	case 3:
		address_dram = 0x54 + col;
 8001f12:	79bb      	ldrb	r3, [r7, #6]
 8001f14:	3354      	adds	r3, #84	; 0x54
 8001f16:	73fb      	strb	r3, [r7, #15]
		break;
 8001f18:	bf00      	nop
	}

	WriteI2C(LCD_SETDDRAMADDR | address_dram, LCD_COMMAND);
 8001f1a:	7bfb      	ldrb	r3, [r7, #15]
 8001f1c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001f20:	b2db      	uxtb	r3, r3
 8001f22:	2100      	movs	r1, #0
 8001f24:	4618      	mov	r0, r3
 8001f26:	f7ff fecf 	bl	8001cc8 <WriteI2C>
}
 8001f2a:	bf00      	nop
 8001f2c:	3710      	adds	r7, #16
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	200002d8 	.word	0x200002d8

08001f38 <UpdateCharBuffer>:

void UpdateCharBuffer(uint8_t c){
 8001f38:	b480      	push	{r7}
 8001f3a:	b083      	sub	sp, #12
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	4603      	mov	r3, r0
 8001f40:	71fb      	strb	r3, [r7, #7]
	Lcd_buffer[currentRow * LCD.COL + currentCol] = c;
 8001f42:	4b0d      	ldr	r3, [pc, #52]	; (8001f78 <UpdateCharBuffer+0x40>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4a0d      	ldr	r2, [pc, #52]	; (8001f7c <UpdateCharBuffer+0x44>)
 8001f48:	7812      	ldrb	r2, [r2, #0]
 8001f4a:	4611      	mov	r1, r2
 8001f4c:	4a0c      	ldr	r2, [pc, #48]	; (8001f80 <UpdateCharBuffer+0x48>)
 8001f4e:	7952      	ldrb	r2, [r2, #5]
 8001f50:	fb01 f202 	mul.w	r2, r1, r2
 8001f54:	490b      	ldr	r1, [pc, #44]	; (8001f84 <UpdateCharBuffer+0x4c>)
 8001f56:	7809      	ldrb	r1, [r1, #0]
 8001f58:	440a      	add	r2, r1
 8001f5a:	4413      	add	r3, r2
 8001f5c:	79fa      	ldrb	r2, [r7, #7]
 8001f5e:	701a      	strb	r2, [r3, #0]
	currentCol++;
 8001f60:	4b08      	ldr	r3, [pc, #32]	; (8001f84 <UpdateCharBuffer+0x4c>)
 8001f62:	781b      	ldrb	r3, [r3, #0]
 8001f64:	3301      	adds	r3, #1
 8001f66:	b2da      	uxtb	r2, r3
 8001f68:	4b06      	ldr	r3, [pc, #24]	; (8001f84 <UpdateCharBuffer+0x4c>)
 8001f6a:	701a      	strb	r2, [r3, #0]
}
 8001f6c:	bf00      	nop
 8001f6e:	370c      	adds	r7, #12
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bc80      	pop	{r7}
 8001f74:	4770      	bx	lr
 8001f76:	bf00      	nop
 8001f78:	200002d4 	.word	0x200002d4
 8001f7c:	200002e5 	.word	0x200002e5
 8001f80:	200002d8 	.word	0x200002d8
 8001f84:	200002e4 	.word	0x200002e4

08001f88 <CLCD_PrintCharBuffer>:

void CLCD_PrintCharBuffer(uint8_t row, uint8_t col, char c){
 8001f88:	b480      	push	{r7}
 8001f8a:	b083      	sub	sp, #12
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	4603      	mov	r3, r0
 8001f90:	71fb      	strb	r3, [r7, #7]
 8001f92:	460b      	mov	r3, r1
 8001f94:	71bb      	strb	r3, [r7, #6]
 8001f96:	4613      	mov	r3, r2
 8001f98:	717b      	strb	r3, [r7, #5]
	currentRow = row % LCD.ROW;
 8001f9a:	4b15      	ldr	r3, [pc, #84]	; (8001ff0 <CLCD_PrintCharBuffer+0x68>)
 8001f9c:	799a      	ldrb	r2, [r3, #6]
 8001f9e:	79fb      	ldrb	r3, [r7, #7]
 8001fa0:	fbb3 f1f2 	udiv	r1, r3, r2
 8001fa4:	fb01 f202 	mul.w	r2, r1, r2
 8001fa8:	1a9b      	subs	r3, r3, r2
 8001faa:	b2da      	uxtb	r2, r3
 8001fac:	4b11      	ldr	r3, [pc, #68]	; (8001ff4 <CLCD_PrintCharBuffer+0x6c>)
 8001fae:	701a      	strb	r2, [r3, #0]
	currentCol = col % LCD.COL;
 8001fb0:	4b0f      	ldr	r3, [pc, #60]	; (8001ff0 <CLCD_PrintCharBuffer+0x68>)
 8001fb2:	795a      	ldrb	r2, [r3, #5]
 8001fb4:	79bb      	ldrb	r3, [r7, #6]
 8001fb6:	fbb3 f1f2 	udiv	r1, r3, r2
 8001fba:	fb01 f202 	mul.w	r2, r1, r2
 8001fbe:	1a9b      	subs	r3, r3, r2
 8001fc0:	b2da      	uxtb	r2, r3
 8001fc2:	4b0d      	ldr	r3, [pc, #52]	; (8001ff8 <CLCD_PrintCharBuffer+0x70>)
 8001fc4:	701a      	strb	r2, [r3, #0]
	Lcd_buffer[currentRow * LCD.COL + currentCol] = c;
 8001fc6:	4b0d      	ldr	r3, [pc, #52]	; (8001ffc <CLCD_PrintCharBuffer+0x74>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4a0a      	ldr	r2, [pc, #40]	; (8001ff4 <CLCD_PrintCharBuffer+0x6c>)
 8001fcc:	7812      	ldrb	r2, [r2, #0]
 8001fce:	4611      	mov	r1, r2
 8001fd0:	4a07      	ldr	r2, [pc, #28]	; (8001ff0 <CLCD_PrintCharBuffer+0x68>)
 8001fd2:	7952      	ldrb	r2, [r2, #5]
 8001fd4:	fb01 f202 	mul.w	r2, r1, r2
 8001fd8:	4907      	ldr	r1, [pc, #28]	; (8001ff8 <CLCD_PrintCharBuffer+0x70>)
 8001fda:	7809      	ldrb	r1, [r1, #0]
 8001fdc:	440a      	add	r2, r1
 8001fde:	4413      	add	r3, r2
 8001fe0:	797a      	ldrb	r2, [r7, #5]
 8001fe2:	701a      	strb	r2, [r3, #0]
}
 8001fe4:	bf00      	nop
 8001fe6:	370c      	adds	r7, #12
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bc80      	pop	{r7}
 8001fec:	4770      	bx	lr
 8001fee:	bf00      	nop
 8001ff0:	200002d8 	.word	0x200002d8
 8001ff4:	200002e5 	.word	0x200002e5
 8001ff8:	200002e4 	.word	0x200002e4
 8001ffc:	200002d4 	.word	0x200002d4

08002000 <CLCD_PrintStringBuffer>:

void CLCD_PrintStringBuffer(uint8_t row, uint8_t col, char* str){
 8002000:	b580      	push	{r7, lr}
 8002002:	b082      	sub	sp, #8
 8002004:	af00      	add	r7, sp, #0
 8002006:	4603      	mov	r3, r0
 8002008:	603a      	str	r2, [r7, #0]
 800200a:	71fb      	strb	r3, [r7, #7]
 800200c:	460b      	mov	r3, r1
 800200e:	71bb      	strb	r3, [r7, #6]
	currentRow = row % LCD.ROW;
 8002010:	4b13      	ldr	r3, [pc, #76]	; (8002060 <CLCD_PrintStringBuffer+0x60>)
 8002012:	799a      	ldrb	r2, [r3, #6]
 8002014:	79fb      	ldrb	r3, [r7, #7]
 8002016:	fbb3 f1f2 	udiv	r1, r3, r2
 800201a:	fb01 f202 	mul.w	r2, r1, r2
 800201e:	1a9b      	subs	r3, r3, r2
 8002020:	b2da      	uxtb	r2, r3
 8002022:	4b10      	ldr	r3, [pc, #64]	; (8002064 <CLCD_PrintStringBuffer+0x64>)
 8002024:	701a      	strb	r2, [r3, #0]
	currentCol = col % LCD.COL;
 8002026:	4b0e      	ldr	r3, [pc, #56]	; (8002060 <CLCD_PrintStringBuffer+0x60>)
 8002028:	795a      	ldrb	r2, [r3, #5]
 800202a:	79bb      	ldrb	r3, [r7, #6]
 800202c:	fbb3 f1f2 	udiv	r1, r3, r2
 8002030:	fb01 f202 	mul.w	r2, r1, r2
 8002034:	1a9b      	subs	r3, r3, r2
 8002036:	b2da      	uxtb	r2, r3
 8002038:	4b0b      	ldr	r3, [pc, #44]	; (8002068 <CLCD_PrintStringBuffer+0x68>)
 800203a:	701a      	strb	r2, [r3, #0]
	while(*str){
 800203c:	e006      	b.n	800204c <CLCD_PrintStringBuffer+0x4c>
		UpdateCharBuffer(*str++);
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	1c5a      	adds	r2, r3, #1
 8002042:	603a      	str	r2, [r7, #0]
 8002044:	781b      	ldrb	r3, [r3, #0]
 8002046:	4618      	mov	r0, r3
 8002048:	f7ff ff76 	bl	8001f38 <UpdateCharBuffer>
	while(*str){
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	781b      	ldrb	r3, [r3, #0]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d1f4      	bne.n	800203e <CLCD_PrintStringBuffer+0x3e>
	}
}
 8002054:	bf00      	nop
 8002056:	bf00      	nop
 8002058:	3708      	adds	r7, #8
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	200002d8 	.word	0x200002d8
 8002064:	200002e5 	.word	0x200002e5
 8002068:	200002e4 	.word	0x200002e4

0800206c <CLCD_PrintNumBuffer>:

void CLCD_PrintNumBuffer(uint8_t row, uint8_t col, int16_t num){
 800206c:	b580      	push	{r7, lr}
 800206e:	b084      	sub	sp, #16
 8002070:	af00      	add	r7, sp, #0
 8002072:	4603      	mov	r3, r0
 8002074:	71fb      	strb	r3, [r7, #7]
 8002076:	460b      	mov	r3, r1
 8002078:	71bb      	strb	r3, [r7, #6]
 800207a:	4613      	mov	r3, r2
 800207c:	80bb      	strh	r3, [r7, #4]
    char flag_num = 0;
 800207e:	2300      	movs	r3, #0
 8002080:	73fb      	strb	r3, [r7, #15]
    unsigned char i;
    unsigned long power_of_10 = 1000000000;
 8002082:	4b30      	ldr	r3, [pc, #192]	; (8002144 <CLCD_PrintNumBuffer+0xd8>)
 8002084:	60bb      	str	r3, [r7, #8]
    currentRow = row % 2;
 8002086:	79fb      	ldrb	r3, [r7, #7]
 8002088:	f003 0301 	and.w	r3, r3, #1
 800208c:	b2da      	uxtb	r2, r3
 800208e:	4b2e      	ldr	r3, [pc, #184]	; (8002148 <CLCD_PrintNumBuffer+0xdc>)
 8002090:	701a      	strb	r2, [r3, #0]
    currentCol = col % 16;
 8002092:	79bb      	ldrb	r3, [r7, #6]
 8002094:	f003 030f 	and.w	r3, r3, #15
 8002098:	b2da      	uxtb	r2, r3
 800209a:	4b2c      	ldr	r3, [pc, #176]	; (800214c <CLCD_PrintNumBuffer+0xe0>)
 800209c:	701a      	strb	r2, [r3, #0]

    if(num < 0) {
 800209e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	da07      	bge.n	80020b6 <CLCD_PrintNumBuffer+0x4a>
        num *= -1;
 80020a6:	88bb      	ldrh	r3, [r7, #4]
 80020a8:	425b      	negs	r3, r3
 80020aa:	b29b      	uxth	r3, r3
 80020ac:	80bb      	strh	r3, [r7, #4]
        UpdateCharBuffer('-');
 80020ae:	202d      	movs	r0, #45	; 0x2d
 80020b0:	f7ff ff42 	bl	8001f38 <UpdateCharBuffer>
 80020b4:	e011      	b.n	80020da <CLCD_PrintNumBuffer+0x6e>
    }
    else if(num == 0){
 80020b6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d106      	bne.n	80020cc <CLCD_PrintNumBuffer+0x60>
    	UpdateCharBuffer('0');
 80020be:	2030      	movs	r0, #48	; 0x30
 80020c0:	f7ff ff3a 	bl	8001f38 <UpdateCharBuffer>
    	UpdateCharBuffer('0');
 80020c4:	2030      	movs	r0, #48	; 0x30
 80020c6:	f7ff ff37 	bl	8001f38 <UpdateCharBuffer>
//        UpdateCharBuffer(' ');
//        UpdateCharBuffer(' ');
        return;
 80020ca:	e038      	b.n	800213e <CLCD_PrintNumBuffer+0xd2>
    }

    else if(num < 10){
 80020cc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80020d0:	2b09      	cmp	r3, #9
 80020d2:	dc02      	bgt.n	80020da <CLCD_PrintNumBuffer+0x6e>
        UpdateCharBuffer('0');
 80020d4:	2030      	movs	r0, #48	; 0x30
 80020d6:	f7ff ff2f 	bl	8001f38 <UpdateCharBuffer>
//        UpdateCharBuffer(num + '0');
    }

    for(i = 10; i > 0; i--){
 80020da:	230a      	movs	r3, #10
 80020dc:	73bb      	strb	r3, [r7, #14]
 80020de:	e02b      	b.n	8002138 <CLCD_PrintNumBuffer+0xcc>
        if( (num / power_of_10) != 0){
 80020e0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80020e4:	68ba      	ldr	r2, [r7, #8]
 80020e6:	429a      	cmp	r2, r3
 80020e8:	d80d      	bhi.n	8002106 <CLCD_PrintNumBuffer+0x9a>
            flag_num = 1;
 80020ea:	2301      	movs	r3, #1
 80020ec:	73fb      	strb	r3, [r7, #15]
            UpdateCharBuffer(num / power_of_10 + '0');
 80020ee:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80020f2:	68bb      	ldr	r3, [r7, #8]
 80020f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80020f8:	b2db      	uxtb	r3, r3
 80020fa:	3330      	adds	r3, #48	; 0x30
 80020fc:	b2db      	uxtb	r3, r3
 80020fe:	4618      	mov	r0, r3
 8002100:	f7ff ff1a 	bl	8001f38 <UpdateCharBuffer>
 8002104:	e005      	b.n	8002112 <CLCD_PrintNumBuffer+0xa6>
        }
        else{
            if(flag_num != 0) UpdateCharBuffer('0');
 8002106:	7bfb      	ldrb	r3, [r7, #15]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d002      	beq.n	8002112 <CLCD_PrintNumBuffer+0xa6>
 800210c:	2030      	movs	r0, #48	; 0x30
 800210e:	f7ff ff13 	bl	8001f38 <UpdateCharBuffer>
        }
        num %= power_of_10;
 8002112:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002116:	68ba      	ldr	r2, [r7, #8]
 8002118:	fbb3 f2f2 	udiv	r2, r3, r2
 800211c:	68b9      	ldr	r1, [r7, #8]
 800211e:	fb01 f202 	mul.w	r2, r1, r2
 8002122:	1a9b      	subs	r3, r3, r2
 8002124:	80bb      	strh	r3, [r7, #4]
        power_of_10 /= 10;
 8002126:	68bb      	ldr	r3, [r7, #8]
 8002128:	4a09      	ldr	r2, [pc, #36]	; (8002150 <CLCD_PrintNumBuffer+0xe4>)
 800212a:	fba2 2303 	umull	r2, r3, r2, r3
 800212e:	08db      	lsrs	r3, r3, #3
 8002130:	60bb      	str	r3, [r7, #8]
    for(i = 10; i > 0; i--){
 8002132:	7bbb      	ldrb	r3, [r7, #14]
 8002134:	3b01      	subs	r3, #1
 8002136:	73bb      	strb	r3, [r7, #14]
 8002138:	7bbb      	ldrb	r3, [r7, #14]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d1d0      	bne.n	80020e0 <CLCD_PrintNumBuffer+0x74>
    }

//    UpdateCharBuffer(' ');
//    UpdateCharBuffer(' ');
}
 800213e:	3710      	adds	r7, #16
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}
 8002144:	3b9aca00 	.word	0x3b9aca00
 8002148:	200002e5 	.word	0x200002e5
 800214c:	200002e4 	.word	0x200002e4
 8002150:	cccccccd 	.word	0xcccccccd

08002154 <CLCD_PrintFloatBuffer>:

void CLCD_PrintFloatBuffer(uint8_t row, uint8_t col, float f){
 8002154:	b580      	push	{r7, lr}
 8002156:	b084      	sub	sp, #16
 8002158:	af00      	add	r7, sp, #0
 800215a:	4603      	mov	r3, r0
 800215c:	603a      	str	r2, [r7, #0]
 800215e:	71fb      	strb	r3, [r7, #7]
 8002160:	460b      	mov	r3, r1
 8002162:	71bb      	strb	r3, [r7, #6]
	uint8_t integer_part, decimal_part;

	if(f >= 100) return;
 8002164:	492f      	ldr	r1, [pc, #188]	; (8002224 <CLCD_PrintFloatBuffer+0xd0>)
 8002166:	6838      	ldr	r0, [r7, #0]
 8002168:	f7fe ff04 	bl	8000f74 <__aeabi_fcmpge>
 800216c:	4603      	mov	r3, r0
 800216e:	2b00      	cmp	r3, #0
 8002170:	d153      	bne.n	800221a <CLCD_PrintFloatBuffer+0xc6>

    currentRow = row % 2;
 8002172:	79fb      	ldrb	r3, [r7, #7]
 8002174:	f003 0301 	and.w	r3, r3, #1
 8002178:	b2da      	uxtb	r2, r3
 800217a:	4b2b      	ldr	r3, [pc, #172]	; (8002228 <CLCD_PrintFloatBuffer+0xd4>)
 800217c:	701a      	strb	r2, [r3, #0]
    currentCol = col % 16;
 800217e:	79bb      	ldrb	r3, [r7, #6]
 8002180:	f003 030f 	and.w	r3, r3, #15
 8002184:	b2da      	uxtb	r2, r3
 8002186:	4b29      	ldr	r3, [pc, #164]	; (800222c <CLCD_PrintFloatBuffer+0xd8>)
 8002188:	701a      	strb	r2, [r3, #0]

    integer_part = (uint8_t) f;
 800218a:	6838      	ldr	r0, [r7, #0]
 800218c:	f7fe ff1c 	bl	8000fc8 <__aeabi_f2uiz>
 8002190:	4603      	mov	r3, r0
 8002192:	73fb      	strb	r3, [r7, #15]
    decimal_part = (uint8_t) ((f - integer_part)*10);
 8002194:	7bfb      	ldrb	r3, [r7, #15]
 8002196:	4618      	mov	r0, r3
 8002198:	f7fe fe36 	bl	8000e08 <__aeabi_i2f>
 800219c:	4603      	mov	r3, r0
 800219e:	4619      	mov	r1, r3
 80021a0:	6838      	ldr	r0, [r7, #0]
 80021a2:	f7fe fd7b 	bl	8000c9c <__aeabi_fsub>
 80021a6:	4603      	mov	r3, r0
 80021a8:	4921      	ldr	r1, [pc, #132]	; (8002230 <CLCD_PrintFloatBuffer+0xdc>)
 80021aa:	4618      	mov	r0, r3
 80021ac:	f7fd ffe2 	bl	8000174 <__aeabi_fmul>
 80021b0:	4603      	mov	r3, r0
 80021b2:	4618      	mov	r0, r3
 80021b4:	f7fe ff08 	bl	8000fc8 <__aeabi_f2uiz>
 80021b8:	4603      	mov	r3, r0
 80021ba:	73bb      	strb	r3, [r7, #14]

    UpdateCharBuffer(integer_part / 10 + '0');
 80021bc:	7bfb      	ldrb	r3, [r7, #15]
 80021be:	4a1d      	ldr	r2, [pc, #116]	; (8002234 <CLCD_PrintFloatBuffer+0xe0>)
 80021c0:	fba2 2303 	umull	r2, r3, r2, r3
 80021c4:	08db      	lsrs	r3, r3, #3
 80021c6:	b2db      	uxtb	r3, r3
 80021c8:	3330      	adds	r3, #48	; 0x30
 80021ca:	b2db      	uxtb	r3, r3
 80021cc:	4618      	mov	r0, r3
 80021ce:	f7ff feb3 	bl	8001f38 <UpdateCharBuffer>
    UpdateCharBuffer(integer_part % 10 + '0');
 80021d2:	7bfa      	ldrb	r2, [r7, #15]
 80021d4:	4b17      	ldr	r3, [pc, #92]	; (8002234 <CLCD_PrintFloatBuffer+0xe0>)
 80021d6:	fba3 1302 	umull	r1, r3, r3, r2
 80021da:	08d9      	lsrs	r1, r3, #3
 80021dc:	460b      	mov	r3, r1
 80021de:	009b      	lsls	r3, r3, #2
 80021e0:	440b      	add	r3, r1
 80021e2:	005b      	lsls	r3, r3, #1
 80021e4:	1ad3      	subs	r3, r2, r3
 80021e6:	b2db      	uxtb	r3, r3
 80021e8:	3330      	adds	r3, #48	; 0x30
 80021ea:	b2db      	uxtb	r3, r3
 80021ec:	4618      	mov	r0, r3
 80021ee:	f7ff fea3 	bl	8001f38 <UpdateCharBuffer>
    UpdateCharBuffer('.');
 80021f2:	202e      	movs	r0, #46	; 0x2e
 80021f4:	f7ff fea0 	bl	8001f38 <UpdateCharBuffer>
    UpdateCharBuffer(decimal_part % 10 + '0');
 80021f8:	7bba      	ldrb	r2, [r7, #14]
 80021fa:	4b0e      	ldr	r3, [pc, #56]	; (8002234 <CLCD_PrintFloatBuffer+0xe0>)
 80021fc:	fba3 1302 	umull	r1, r3, r3, r2
 8002200:	08d9      	lsrs	r1, r3, #3
 8002202:	460b      	mov	r3, r1
 8002204:	009b      	lsls	r3, r3, #2
 8002206:	440b      	add	r3, r1
 8002208:	005b      	lsls	r3, r3, #1
 800220a:	1ad3      	subs	r3, r2, r3
 800220c:	b2db      	uxtb	r3, r3
 800220e:	3330      	adds	r3, #48	; 0x30
 8002210:	b2db      	uxtb	r3, r3
 8002212:	4618      	mov	r0, r3
 8002214:	f7ff fe90 	bl	8001f38 <UpdateCharBuffer>
 8002218:	e000      	b.n	800221c <CLCD_PrintFloatBuffer+0xc8>
	if(f >= 100) return;
 800221a:	bf00      	nop
}
 800221c:	3710      	adds	r7, #16
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	42c80000 	.word	0x42c80000
 8002228:	200002e5 	.word	0x200002e5
 800222c:	200002e4 	.word	0x200002e4
 8002230:	41200000 	.word	0x41200000
 8002234:	cccccccd 	.word	0xcccccccd

08002238 <CLCD_DisplayScreen>:
	uint8_t i;

	for(i = 0; i < LCD.ROW * LCD.COL; i++) Lcd_buffer[i] = ' ';
}

void CLCD_DisplayScreen(void){
 8002238:	b580      	push	{r7, lr}
 800223a:	b082      	sub	sp, #8
 800223c:	af00      	add	r7, sp, #0
	uint8_t i, j;

	for(i = 0; i < LCD.ROW; i++){
 800223e:	2300      	movs	r3, #0
 8002240:	71fb      	strb	r3, [r7, #7]
 8002242:	e021      	b.n	8002288 <CLCD_DisplayScreen+0x50>
		SetCursor(i, 0);
 8002244:	79fb      	ldrb	r3, [r7, #7]
 8002246:	2100      	movs	r1, #0
 8002248:	4618      	mov	r0, r3
 800224a:	f7ff fe2d 	bl	8001ea8 <SetCursor>
		for(j = 0; j < LCD.COL; j++){
 800224e:	2300      	movs	r3, #0
 8002250:	71bb      	strb	r3, [r7, #6]
 8002252:	e011      	b.n	8002278 <CLCD_DisplayScreen+0x40>
			WriteI2C(Lcd_buffer[i * LCD.COL + j], LCD_DATA);
 8002254:	4b11      	ldr	r3, [pc, #68]	; (800229c <CLCD_DisplayScreen+0x64>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	79fa      	ldrb	r2, [r7, #7]
 800225a:	4911      	ldr	r1, [pc, #68]	; (80022a0 <CLCD_DisplayScreen+0x68>)
 800225c:	7949      	ldrb	r1, [r1, #5]
 800225e:	fb02 f101 	mul.w	r1, r2, r1
 8002262:	79ba      	ldrb	r2, [r7, #6]
 8002264:	440a      	add	r2, r1
 8002266:	4413      	add	r3, r2
 8002268:	781b      	ldrb	r3, [r3, #0]
 800226a:	2101      	movs	r1, #1
 800226c:	4618      	mov	r0, r3
 800226e:	f7ff fd2b 	bl	8001cc8 <WriteI2C>
		for(j = 0; j < LCD.COL; j++){
 8002272:	79bb      	ldrb	r3, [r7, #6]
 8002274:	3301      	adds	r3, #1
 8002276:	71bb      	strb	r3, [r7, #6]
 8002278:	4b09      	ldr	r3, [pc, #36]	; (80022a0 <CLCD_DisplayScreen+0x68>)
 800227a:	795b      	ldrb	r3, [r3, #5]
 800227c:	79ba      	ldrb	r2, [r7, #6]
 800227e:	429a      	cmp	r2, r3
 8002280:	d3e8      	bcc.n	8002254 <CLCD_DisplayScreen+0x1c>
	for(i = 0; i < LCD.ROW; i++){
 8002282:	79fb      	ldrb	r3, [r7, #7]
 8002284:	3301      	adds	r3, #1
 8002286:	71fb      	strb	r3, [r7, #7]
 8002288:	4b05      	ldr	r3, [pc, #20]	; (80022a0 <CLCD_DisplayScreen+0x68>)
 800228a:	799b      	ldrb	r3, [r3, #6]
 800228c:	79fa      	ldrb	r2, [r7, #7]
 800228e:	429a      	cmp	r2, r3
 8002290:	d3d8      	bcc.n	8002244 <CLCD_DisplayScreen+0xc>
		}
	}
}
 8002292:	bf00      	nop
 8002294:	bf00      	nop
 8002296:	3708      	adds	r7, #8
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}
 800229c:	200002d4 	.word	0x200002d4
 80022a0:	200002d8 	.word	0x200002d8

080022a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80022a8:	f000 feb6 	bl	8003018 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80022ac:	f000 f874 	bl	8002398 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80022b0:	f000 f9ee 	bl	8002690 <MX_GPIO_Init>
  MX_I2C1_Init();
 80022b4:	f000 f91e 	bl	80024f4 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80022b8:	f000 f996 	bl	80025e8 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 80022bc:	f000 f948 	bl	8002550 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 80022c0:	f000 f9bc 	bl	800263c <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80022c4:	f000 f8b8 	bl	8002438 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  IN_Init(&hadc1);
 80022c8:	4829      	ldr	r0, [pc, #164]	; (8002370 <main+0xcc>)
 80022ca:	f7ff fc47 	bl	8001b5c <IN_Init>
  CLCD_Init(&hi2c1, 0x3F, 2, 16);
 80022ce:	2310      	movs	r3, #16
 80022d0:	2202      	movs	r2, #2
 80022d2:	213f      	movs	r1, #63	; 0x3f
 80022d4:	4827      	ldr	r0, [pc, #156]	; (8002374 <main+0xd0>)
 80022d6:	f7ff fd41 	bl	8001d5c <CLCD_Init>

  UART_Init(&huart1, &huart2);
 80022da:	4927      	ldr	r1, [pc, #156]	; (8002378 <main+0xd4>)
 80022dc:	4827      	ldr	r0, [pc, #156]	; (800237c <main+0xd8>)
 80022de:	f000 fdeb 	bl	8002eb8 <UART_Init>
  FSM_Init();
 80022e2:	f7fe ffab 	bl	800123c <FSM_Init>

  TM_Init(&htim2);
 80022e6:	4826      	ldr	r0, [pc, #152]	; (8002380 <main+0xdc>)
 80022e8:	f000 fd12 	bl	8002d10 <TM_Init>
  TM_SetTime(50);
 80022ec:	2032      	movs	r0, #50	; 0x32
 80022ee:	f000 fd2f 	bl	8002d50 <TM_SetTime>

  HAL_Delay(1000);
 80022f2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80022f6:	f000 fef1 	bl	80030dc <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(TM_IsFlag()){
 80022fa:	f000 fd4b 	bl	8002d94 <TM_IsFlag>
 80022fe:	4603      	mov	r3, r0
 8002300:	2b00      	cmp	r3, #0
 8002302:	d0fa      	beq.n	80022fa <main+0x56>
		  _counter_time_elapsed += 1;
 8002304:	4b1f      	ldr	r3, [pc, #124]	; (8002384 <main+0xe0>)
 8002306:	881b      	ldrh	r3, [r3, #0]
 8002308:	3301      	adds	r3, #1
 800230a:	b29a      	uxth	r2, r3
 800230c:	4b1d      	ldr	r3, [pc, #116]	; (8002384 <main+0xe0>)
 800230e:	801a      	strh	r2, [r3, #0]

		  IN_ReadButton();
 8002310:	f7ff fc42 	bl	8001b98 <IN_ReadButton>

		  if(_time_screen >= 5) _time_screen -= 5;
 8002314:	4b1c      	ldr	r3, [pc, #112]	; (8002388 <main+0xe4>)
 8002316:	881b      	ldrh	r3, [r3, #0]
 8002318:	2b04      	cmp	r3, #4
 800231a:	d905      	bls.n	8002328 <main+0x84>
 800231c:	4b1a      	ldr	r3, [pc, #104]	; (8002388 <main+0xe4>)
 800231e:	881b      	ldrh	r3, [r3, #0]
 8002320:	3b05      	subs	r3, #5
 8002322:	b29a      	uxth	r2, r3
 8002324:	4b18      	ldr	r3, [pc, #96]	; (8002388 <main+0xe4>)
 8002326:	801a      	strh	r2, [r3, #0]
		  if(_time_read_data >= 5) _time_read_data -= 5;
 8002328:	4b18      	ldr	r3, [pc, #96]	; (800238c <main+0xe8>)
 800232a:	881b      	ldrh	r3, [r3, #0]
 800232c:	2b04      	cmp	r3, #4
 800232e:	d905      	bls.n	800233c <main+0x98>
 8002330:	4b16      	ldr	r3, [pc, #88]	; (800238c <main+0xe8>)
 8002332:	881b      	ldrh	r3, [r3, #0]
 8002334:	3b05      	subs	r3, #5
 8002336:	b29a      	uxth	r2, r3
 8002338:	4b14      	ldr	r3, [pc, #80]	; (800238c <main+0xe8>)
 800233a:	801a      	strh	r2, [r3, #0]

		  FSM_SystemControl();
 800233c:	f7ff fadc 	bl	80018f8 <FSM_SystemControl>
//		  FSM_DataTransfer();
		  FSM_LcdDisplay();
 8002340:	f7fe ff9c 	bl	800127c <FSM_LcdDisplay>

		  if(_counter_time_elapsed % 10 == 0) HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8002344:	4b0f      	ldr	r3, [pc, #60]	; (8002384 <main+0xe0>)
 8002346:	881a      	ldrh	r2, [r3, #0]
 8002348:	4b11      	ldr	r3, [pc, #68]	; (8002390 <main+0xec>)
 800234a:	fba3 1302 	umull	r1, r3, r3, r2
 800234e:	08d9      	lsrs	r1, r3, #3
 8002350:	460b      	mov	r3, r1
 8002352:	009b      	lsls	r3, r3, #2
 8002354:	440b      	add	r3, r1
 8002356:	005b      	lsls	r3, r3, #1
 8002358:	1ad3      	subs	r3, r2, r3
 800235a:	b29b      	uxth	r3, r3
 800235c:	2b00      	cmp	r3, #0
 800235e:	d104      	bne.n	800236a <main+0xc6>
 8002360:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002364:	480b      	ldr	r0, [pc, #44]	; (8002394 <main+0xf0>)
 8002366:	f001 fea8 	bl	80040ba <HAL_GPIO_TogglePin>

		  CLCD_DisplayScreen();
 800236a:	f7ff ff65 	bl	8002238 <CLCD_DisplayScreen>
	  if(TM_IsFlag()){
 800236e:	e7c4      	b.n	80022fa <main+0x56>
 8002370:	200002e8 	.word	0x200002e8
 8002374:	20000318 	.word	0x20000318
 8002378:	200003f8 	.word	0x200003f8
 800237c:	200003b4 	.word	0x200003b4
 8002380:	2000036c 	.word	0x2000036c
 8002384:	200002c4 	.word	0x200002c4
 8002388:	200002c0 	.word	0x200002c0
 800238c:	200002c2 	.word	0x200002c2
 8002390:	cccccccd 	.word	0xcccccccd
 8002394:	40011000 	.word	0x40011000

08002398 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b094      	sub	sp, #80	; 0x50
 800239c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800239e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80023a2:	2228      	movs	r2, #40	; 0x28
 80023a4:	2100      	movs	r1, #0
 80023a6:	4618      	mov	r0, r3
 80023a8:	f004 f92e 	bl	8006608 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80023ac:	f107 0314 	add.w	r3, r7, #20
 80023b0:	2200      	movs	r2, #0
 80023b2:	601a      	str	r2, [r3, #0]
 80023b4:	605a      	str	r2, [r3, #4]
 80023b6:	609a      	str	r2, [r3, #8]
 80023b8:	60da      	str	r2, [r3, #12]
 80023ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80023bc:	1d3b      	adds	r3, r7, #4
 80023be:	2200      	movs	r2, #0
 80023c0:	601a      	str	r2, [r3, #0]
 80023c2:	605a      	str	r2, [r3, #4]
 80023c4:	609a      	str	r2, [r3, #8]
 80023c6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80023c8:	2302      	movs	r3, #2
 80023ca:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80023cc:	2301      	movs	r3, #1
 80023ce:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80023d0:	2310      	movs	r3, #16
 80023d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80023d4:	2300      	movs	r3, #0
 80023d6:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023d8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80023dc:	4618      	mov	r0, r3
 80023de:	f002 facf 	bl	8004980 <HAL_RCC_OscConfig>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d001      	beq.n	80023ec <SystemClock_Config+0x54>
  {
    Error_Handler();
 80023e8:	f000 f9d4 	bl	8002794 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80023ec:	230f      	movs	r3, #15
 80023ee:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80023f0:	2300      	movs	r3, #0
 80023f2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023f4:	2300      	movs	r3, #0
 80023f6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80023f8:	2300      	movs	r3, #0
 80023fa:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80023fc:	2300      	movs	r3, #0
 80023fe:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002400:	f107 0314 	add.w	r3, r7, #20
 8002404:	2100      	movs	r1, #0
 8002406:	4618      	mov	r0, r3
 8002408:	f002 fd3c 	bl	8004e84 <HAL_RCC_ClockConfig>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	d001      	beq.n	8002416 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8002412:	f000 f9bf 	bl	8002794 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002416:	2302      	movs	r3, #2
 8002418:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 800241a:	2300      	movs	r3, #0
 800241c:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800241e:	1d3b      	adds	r3, r7, #4
 8002420:	4618      	mov	r0, r3
 8002422:	f002 fec7 	bl	80051b4 <HAL_RCCEx_PeriphCLKConfig>
 8002426:	4603      	mov	r3, r0
 8002428:	2b00      	cmp	r3, #0
 800242a:	d001      	beq.n	8002430 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800242c:	f000 f9b2 	bl	8002794 <Error_Handler>
  }
}
 8002430:	bf00      	nop
 8002432:	3750      	adds	r7, #80	; 0x50
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}

08002438 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b08a      	sub	sp, #40	; 0x28
 800243c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 800243e:	f107 0310 	add.w	r3, r7, #16
 8002442:	2200      	movs	r2, #0
 8002444:	601a      	str	r2, [r3, #0]
 8002446:	605a      	str	r2, [r3, #4]
 8002448:	609a      	str	r2, [r3, #8]
 800244a:	60da      	str	r2, [r3, #12]
 800244c:	611a      	str	r2, [r3, #16]
 800244e:	615a      	str	r2, [r3, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 8002450:	1d3b      	adds	r3, r7, #4
 8002452:	2200      	movs	r2, #0
 8002454:	601a      	str	r2, [r3, #0]
 8002456:	605a      	str	r2, [r3, #4]
 8002458:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800245a:	4b23      	ldr	r3, [pc, #140]	; (80024e8 <MX_ADC1_Init+0xb0>)
 800245c:	4a23      	ldr	r2, [pc, #140]	; (80024ec <MX_ADC1_Init+0xb4>)
 800245e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002460:	4b21      	ldr	r3, [pc, #132]	; (80024e8 <MX_ADC1_Init+0xb0>)
 8002462:	2200      	movs	r2, #0
 8002464:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002466:	4b20      	ldr	r3, [pc, #128]	; (80024e8 <MX_ADC1_Init+0xb0>)
 8002468:	2201      	movs	r2, #1
 800246a:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800246c:	4b1e      	ldr	r3, [pc, #120]	; (80024e8 <MX_ADC1_Init+0xb0>)
 800246e:	2200      	movs	r2, #0
 8002470:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002472:	4b1d      	ldr	r3, [pc, #116]	; (80024e8 <MX_ADC1_Init+0xb0>)
 8002474:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8002478:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800247a:	4b1b      	ldr	r3, [pc, #108]	; (80024e8 <MX_ADC1_Init+0xb0>)
 800247c:	2200      	movs	r2, #0
 800247e:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8002480:	4b19      	ldr	r3, [pc, #100]	; (80024e8 <MX_ADC1_Init+0xb0>)
 8002482:	2201      	movs	r2, #1
 8002484:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002486:	4818      	ldr	r0, [pc, #96]	; (80024e8 <MX_ADC1_Init+0xb0>)
 8002488:	f000 fe4c 	bl	8003124 <HAL_ADC_Init>
 800248c:	4603      	mov	r3, r0
 800248e:	2b00      	cmp	r3, #0
 8002490:	d001      	beq.n	8002496 <MX_ADC1_Init+0x5e>
  {
    Error_Handler();
 8002492:	f000 f97f 	bl	8002794 <Error_Handler>
  }

  /** Configure Analog WatchDog 1
  */
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 8002496:	4b16      	ldr	r3, [pc, #88]	; (80024f0 <MX_ADC1_Init+0xb8>)
 8002498:	613b      	str	r3, [r7, #16]
  AnalogWDGConfig.HighThreshold = 0;
 800249a:	2300      	movs	r3, #0
 800249c:	61fb      	str	r3, [r7, #28]
  AnalogWDGConfig.LowThreshold = 0;
 800249e:	2300      	movs	r3, #0
 80024a0:	623b      	str	r3, [r7, #32]
  AnalogWDGConfig.Channel = ADC_CHANNEL_0;
 80024a2:	2300      	movs	r3, #0
 80024a4:	617b      	str	r3, [r7, #20]
  AnalogWDGConfig.ITMode = DISABLE;
 80024a6:	2300      	movs	r3, #0
 80024a8:	763b      	strb	r3, [r7, #24]
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 80024aa:	f107 0310 	add.w	r3, r7, #16
 80024ae:	4619      	mov	r1, r3
 80024b0:	480d      	ldr	r0, [pc, #52]	; (80024e8 <MX_ADC1_Init+0xb0>)
 80024b2:	f001 f997 	bl	80037e4 <HAL_ADC_AnalogWDGConfig>
 80024b6:	4603      	mov	r3, r0
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d001      	beq.n	80024c0 <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 80024bc:	f000 f96a 	bl	8002794 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80024c0:	2300      	movs	r3, #0
 80024c2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80024c4:	2301      	movs	r3, #1
 80024c6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80024c8:	2307      	movs	r3, #7
 80024ca:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80024cc:	1d3b      	adds	r3, r7, #4
 80024ce:	4619      	mov	r1, r3
 80024d0:	4805      	ldr	r0, [pc, #20]	; (80024e8 <MX_ADC1_Init+0xb0>)
 80024d2:	f001 f88f 	bl	80035f4 <HAL_ADC_ConfigChannel>
 80024d6:	4603      	mov	r3, r0
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d001      	beq.n	80024e0 <MX_ADC1_Init+0xa8>
  {
    Error_Handler();
 80024dc:	f000 f95a 	bl	8002794 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80024e0:	bf00      	nop
 80024e2:	3728      	adds	r7, #40	; 0x28
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}
 80024e8:	200002e8 	.word	0x200002e8
 80024ec:	40012400 	.word	0x40012400
 80024f0:	00800200 	.word	0x00800200

080024f4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80024f8:	4b12      	ldr	r3, [pc, #72]	; (8002544 <MX_I2C1_Init+0x50>)
 80024fa:	4a13      	ldr	r2, [pc, #76]	; (8002548 <MX_I2C1_Init+0x54>)
 80024fc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80024fe:	4b11      	ldr	r3, [pc, #68]	; (8002544 <MX_I2C1_Init+0x50>)
 8002500:	4a12      	ldr	r2, [pc, #72]	; (800254c <MX_I2C1_Init+0x58>)
 8002502:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002504:	4b0f      	ldr	r3, [pc, #60]	; (8002544 <MX_I2C1_Init+0x50>)
 8002506:	2200      	movs	r2, #0
 8002508:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800250a:	4b0e      	ldr	r3, [pc, #56]	; (8002544 <MX_I2C1_Init+0x50>)
 800250c:	2200      	movs	r2, #0
 800250e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002510:	4b0c      	ldr	r3, [pc, #48]	; (8002544 <MX_I2C1_Init+0x50>)
 8002512:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002516:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002518:	4b0a      	ldr	r3, [pc, #40]	; (8002544 <MX_I2C1_Init+0x50>)
 800251a:	2200      	movs	r2, #0
 800251c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800251e:	4b09      	ldr	r3, [pc, #36]	; (8002544 <MX_I2C1_Init+0x50>)
 8002520:	2200      	movs	r2, #0
 8002522:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002524:	4b07      	ldr	r3, [pc, #28]	; (8002544 <MX_I2C1_Init+0x50>)
 8002526:	2200      	movs	r2, #0
 8002528:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800252a:	4b06      	ldr	r3, [pc, #24]	; (8002544 <MX_I2C1_Init+0x50>)
 800252c:	2200      	movs	r2, #0
 800252e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002530:	4804      	ldr	r0, [pc, #16]	; (8002544 <MX_I2C1_Init+0x50>)
 8002532:	f001 fddb 	bl	80040ec <HAL_I2C_Init>
 8002536:	4603      	mov	r3, r0
 8002538:	2b00      	cmp	r3, #0
 800253a:	d001      	beq.n	8002540 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800253c:	f000 f92a 	bl	8002794 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002540:	bf00      	nop
 8002542:	bd80      	pop	{r7, pc}
 8002544:	20000318 	.word	0x20000318
 8002548:	40005400 	.word	0x40005400
 800254c:	000186a0 	.word	0x000186a0

08002550 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b086      	sub	sp, #24
 8002554:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002556:	f107 0308 	add.w	r3, r7, #8
 800255a:	2200      	movs	r2, #0
 800255c:	601a      	str	r2, [r3, #0]
 800255e:	605a      	str	r2, [r3, #4]
 8002560:	609a      	str	r2, [r3, #8]
 8002562:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002564:	463b      	mov	r3, r7
 8002566:	2200      	movs	r2, #0
 8002568:	601a      	str	r2, [r3, #0]
 800256a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800256c:	4b1d      	ldr	r3, [pc, #116]	; (80025e4 <MX_TIM2_Init+0x94>)
 800256e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002572:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8002574:	4b1b      	ldr	r3, [pc, #108]	; (80025e4 <MX_TIM2_Init+0x94>)
 8002576:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800257a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800257c:	4b19      	ldr	r3, [pc, #100]	; (80025e4 <MX_TIM2_Init+0x94>)
 800257e:	2200      	movs	r2, #0
 8002580:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 49;
 8002582:	4b18      	ldr	r3, [pc, #96]	; (80025e4 <MX_TIM2_Init+0x94>)
 8002584:	2231      	movs	r2, #49	; 0x31
 8002586:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002588:	4b16      	ldr	r3, [pc, #88]	; (80025e4 <MX_TIM2_Init+0x94>)
 800258a:	2200      	movs	r2, #0
 800258c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800258e:	4b15      	ldr	r3, [pc, #84]	; (80025e4 <MX_TIM2_Init+0x94>)
 8002590:	2280      	movs	r2, #128	; 0x80
 8002592:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002594:	4813      	ldr	r0, [pc, #76]	; (80025e4 <MX_TIM2_Init+0x94>)
 8002596:	f002 fec3 	bl	8005320 <HAL_TIM_Base_Init>
 800259a:	4603      	mov	r3, r0
 800259c:	2b00      	cmp	r3, #0
 800259e:	d001      	beq.n	80025a4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80025a0:	f000 f8f8 	bl	8002794 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80025a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80025a8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80025aa:	f107 0308 	add.w	r3, r7, #8
 80025ae:	4619      	mov	r1, r3
 80025b0:	480c      	ldr	r0, [pc, #48]	; (80025e4 <MX_TIM2_Init+0x94>)
 80025b2:	f003 f85f 	bl	8005674 <HAL_TIM_ConfigClockSource>
 80025b6:	4603      	mov	r3, r0
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d001      	beq.n	80025c0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80025bc:	f000 f8ea 	bl	8002794 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025c0:	2300      	movs	r3, #0
 80025c2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025c4:	2300      	movs	r3, #0
 80025c6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80025c8:	463b      	mov	r3, r7
 80025ca:	4619      	mov	r1, r3
 80025cc:	4805      	ldr	r0, [pc, #20]	; (80025e4 <MX_TIM2_Init+0x94>)
 80025ce:	f003 fa31 	bl	8005a34 <HAL_TIMEx_MasterConfigSynchronization>
 80025d2:	4603      	mov	r3, r0
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d001      	beq.n	80025dc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80025d8:	f000 f8dc 	bl	8002794 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80025dc:	bf00      	nop
 80025de:	3718      	adds	r7, #24
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}
 80025e4:	2000036c 	.word	0x2000036c

080025e8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80025ec:	4b11      	ldr	r3, [pc, #68]	; (8002634 <MX_USART1_UART_Init+0x4c>)
 80025ee:	4a12      	ldr	r2, [pc, #72]	; (8002638 <MX_USART1_UART_Init+0x50>)
 80025f0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80025f2:	4b10      	ldr	r3, [pc, #64]	; (8002634 <MX_USART1_UART_Init+0x4c>)
 80025f4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80025f8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80025fa:	4b0e      	ldr	r3, [pc, #56]	; (8002634 <MX_USART1_UART_Init+0x4c>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002600:	4b0c      	ldr	r3, [pc, #48]	; (8002634 <MX_USART1_UART_Init+0x4c>)
 8002602:	2200      	movs	r2, #0
 8002604:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002606:	4b0b      	ldr	r3, [pc, #44]	; (8002634 <MX_USART1_UART_Init+0x4c>)
 8002608:	2200      	movs	r2, #0
 800260a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800260c:	4b09      	ldr	r3, [pc, #36]	; (8002634 <MX_USART1_UART_Init+0x4c>)
 800260e:	220c      	movs	r2, #12
 8002610:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002612:	4b08      	ldr	r3, [pc, #32]	; (8002634 <MX_USART1_UART_Init+0x4c>)
 8002614:	2200      	movs	r2, #0
 8002616:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002618:	4b06      	ldr	r3, [pc, #24]	; (8002634 <MX_USART1_UART_Init+0x4c>)
 800261a:	2200      	movs	r2, #0
 800261c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800261e:	4805      	ldr	r0, [pc, #20]	; (8002634 <MX_USART1_UART_Init+0x4c>)
 8002620:	f003 fa78 	bl	8005b14 <HAL_UART_Init>
 8002624:	4603      	mov	r3, r0
 8002626:	2b00      	cmp	r3, #0
 8002628:	d001      	beq.n	800262e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800262a:	f000 f8b3 	bl	8002794 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800262e:	bf00      	nop
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	200003b4 	.word	0x200003b4
 8002638:	40013800 	.word	0x40013800

0800263c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002640:	4b11      	ldr	r3, [pc, #68]	; (8002688 <MX_USART2_UART_Init+0x4c>)
 8002642:	4a12      	ldr	r2, [pc, #72]	; (800268c <MX_USART2_UART_Init+0x50>)
 8002644:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8002646:	4b10      	ldr	r3, [pc, #64]	; (8002688 <MX_USART2_UART_Init+0x4c>)
 8002648:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800264c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800264e:	4b0e      	ldr	r3, [pc, #56]	; (8002688 <MX_USART2_UART_Init+0x4c>)
 8002650:	2200      	movs	r2, #0
 8002652:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002654:	4b0c      	ldr	r3, [pc, #48]	; (8002688 <MX_USART2_UART_Init+0x4c>)
 8002656:	2200      	movs	r2, #0
 8002658:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800265a:	4b0b      	ldr	r3, [pc, #44]	; (8002688 <MX_USART2_UART_Init+0x4c>)
 800265c:	2200      	movs	r2, #0
 800265e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002660:	4b09      	ldr	r3, [pc, #36]	; (8002688 <MX_USART2_UART_Init+0x4c>)
 8002662:	220c      	movs	r2, #12
 8002664:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002666:	4b08      	ldr	r3, [pc, #32]	; (8002688 <MX_USART2_UART_Init+0x4c>)
 8002668:	2200      	movs	r2, #0
 800266a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800266c:	4b06      	ldr	r3, [pc, #24]	; (8002688 <MX_USART2_UART_Init+0x4c>)
 800266e:	2200      	movs	r2, #0
 8002670:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002672:	4805      	ldr	r0, [pc, #20]	; (8002688 <MX_USART2_UART_Init+0x4c>)
 8002674:	f003 fa4e 	bl	8005b14 <HAL_UART_Init>
 8002678:	4603      	mov	r3, r0
 800267a:	2b00      	cmp	r3, #0
 800267c:	d001      	beq.n	8002682 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800267e:	f000 f889 	bl	8002794 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002682:	bf00      	nop
 8002684:	bd80      	pop	{r7, pc}
 8002686:	bf00      	nop
 8002688:	200003f8 	.word	0x200003f8
 800268c:	40004400 	.word	0x40004400

08002690 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b088      	sub	sp, #32
 8002694:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002696:	f107 0310 	add.w	r3, r7, #16
 800269a:	2200      	movs	r2, #0
 800269c:	601a      	str	r2, [r3, #0]
 800269e:	605a      	str	r2, [r3, #4]
 80026a0:	609a      	str	r2, [r3, #8]
 80026a2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80026a4:	4b37      	ldr	r3, [pc, #220]	; (8002784 <MX_GPIO_Init+0xf4>)
 80026a6:	699b      	ldr	r3, [r3, #24]
 80026a8:	4a36      	ldr	r2, [pc, #216]	; (8002784 <MX_GPIO_Init+0xf4>)
 80026aa:	f043 0310 	orr.w	r3, r3, #16
 80026ae:	6193      	str	r3, [r2, #24]
 80026b0:	4b34      	ldr	r3, [pc, #208]	; (8002784 <MX_GPIO_Init+0xf4>)
 80026b2:	699b      	ldr	r3, [r3, #24]
 80026b4:	f003 0310 	and.w	r3, r3, #16
 80026b8:	60fb      	str	r3, [r7, #12]
 80026ba:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80026bc:	4b31      	ldr	r3, [pc, #196]	; (8002784 <MX_GPIO_Init+0xf4>)
 80026be:	699b      	ldr	r3, [r3, #24]
 80026c0:	4a30      	ldr	r2, [pc, #192]	; (8002784 <MX_GPIO_Init+0xf4>)
 80026c2:	f043 0304 	orr.w	r3, r3, #4
 80026c6:	6193      	str	r3, [r2, #24]
 80026c8:	4b2e      	ldr	r3, [pc, #184]	; (8002784 <MX_GPIO_Init+0xf4>)
 80026ca:	699b      	ldr	r3, [r3, #24]
 80026cc:	f003 0304 	and.w	r3, r3, #4
 80026d0:	60bb      	str	r3, [r7, #8]
 80026d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80026d4:	4b2b      	ldr	r3, [pc, #172]	; (8002784 <MX_GPIO_Init+0xf4>)
 80026d6:	699b      	ldr	r3, [r3, #24]
 80026d8:	4a2a      	ldr	r2, [pc, #168]	; (8002784 <MX_GPIO_Init+0xf4>)
 80026da:	f043 0308 	orr.w	r3, r3, #8
 80026de:	6193      	str	r3, [r2, #24]
 80026e0:	4b28      	ldr	r3, [pc, #160]	; (8002784 <MX_GPIO_Init+0xf4>)
 80026e2:	699b      	ldr	r3, [r3, #24]
 80026e4:	f003 0308 	and.w	r3, r3, #8
 80026e8:	607b      	str	r3, [r7, #4]
 80026ea:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80026ec:	2200      	movs	r2, #0
 80026ee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80026f2:	4825      	ldr	r0, [pc, #148]	; (8002788 <MX_GPIO_Init+0xf8>)
 80026f4:	f001 fcc9 	bl	800408a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, M1_Pin|M0_Pin, GPIO_PIN_RESET);
 80026f8:	2200      	movs	r2, #0
 80026fa:	2130      	movs	r1, #48	; 0x30
 80026fc:	4823      	ldr	r0, [pc, #140]	; (800278c <MX_GPIO_Init+0xfc>)
 80026fe:	f001 fcc4 	bl	800408a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin, GPIO_PIN_RESET);
 8002702:	2200      	movs	r2, #0
 8002704:	2104      	movs	r1, #4
 8002706:	4822      	ldr	r0, [pc, #136]	; (8002790 <MX_GPIO_Init+0x100>)
 8002708:	f001 fcbf 	bl	800408a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800270c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002710:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002712:	2301      	movs	r3, #1
 8002714:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002716:	2301      	movs	r3, #1
 8002718:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800271a:	2302      	movs	r3, #2
 800271c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800271e:	f107 0310 	add.w	r3, r7, #16
 8002722:	4619      	mov	r1, r3
 8002724:	4818      	ldr	r0, [pc, #96]	; (8002788 <MX_GPIO_Init+0xf8>)
 8002726:	f001 fb15 	bl	8003d54 <HAL_GPIO_Init>

  /*Configure GPIO pins : M1_Pin M0_Pin */
  GPIO_InitStruct.Pin = M1_Pin|M0_Pin;
 800272a:	2330      	movs	r3, #48	; 0x30
 800272c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800272e:	2301      	movs	r3, #1
 8002730:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002732:	2301      	movs	r3, #1
 8002734:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002736:	2302      	movs	r3, #2
 8002738:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800273a:	f107 0310 	add.w	r3, r7, #16
 800273e:	4619      	mov	r1, r3
 8002740:	4812      	ldr	r0, [pc, #72]	; (800278c <MX_GPIO_Init+0xfc>)
 8002742:	f001 fb07 	bl	8003d54 <HAL_GPIO_Init>

  /*Configure GPIO pin : BT0_Pin */
  GPIO_InitStruct.Pin = BT0_Pin;
 8002746:	2302      	movs	r3, #2
 8002748:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800274a:	2300      	movs	r3, #0
 800274c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800274e:	2301      	movs	r3, #1
 8002750:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BT0_GPIO_Port, &GPIO_InitStruct);
 8002752:	f107 0310 	add.w	r3, r7, #16
 8002756:	4619      	mov	r1, r3
 8002758:	480d      	ldr	r0, [pc, #52]	; (8002790 <MX_GPIO_Init+0x100>)
 800275a:	f001 fafb 	bl	8003d54 <HAL_GPIO_Init>

  /*Configure GPIO pin : RELAY_Pin */
  GPIO_InitStruct.Pin = RELAY_Pin;
 800275e:	2304      	movs	r3, #4
 8002760:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002762:	2301      	movs	r3, #1
 8002764:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002766:	2301      	movs	r3, #1
 8002768:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800276a:	2302      	movs	r3, #2
 800276c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RELAY_GPIO_Port, &GPIO_InitStruct);
 800276e:	f107 0310 	add.w	r3, r7, #16
 8002772:	4619      	mov	r1, r3
 8002774:	4806      	ldr	r0, [pc, #24]	; (8002790 <MX_GPIO_Init+0x100>)
 8002776:	f001 faed 	bl	8003d54 <HAL_GPIO_Init>

}
 800277a:	bf00      	nop
 800277c:	3720      	adds	r7, #32
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}
 8002782:	bf00      	nop
 8002784:	40021000 	.word	0x40021000
 8002788:	40011000 	.word	0x40011000
 800278c:	40010800 	.word	0x40010800
 8002790:	40010c00 	.word	0x40010c00

08002794 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002794:	b480      	push	{r7}
 8002796:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002798:	b672      	cpsid	i
}
 800279a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800279c:	e7fe      	b.n	800279c <Error_Handler+0x8>
	...

080027a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80027a0:	b480      	push	{r7}
 80027a2:	b085      	sub	sp, #20
 80027a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80027a6:	4b15      	ldr	r3, [pc, #84]	; (80027fc <HAL_MspInit+0x5c>)
 80027a8:	699b      	ldr	r3, [r3, #24]
 80027aa:	4a14      	ldr	r2, [pc, #80]	; (80027fc <HAL_MspInit+0x5c>)
 80027ac:	f043 0301 	orr.w	r3, r3, #1
 80027b0:	6193      	str	r3, [r2, #24]
 80027b2:	4b12      	ldr	r3, [pc, #72]	; (80027fc <HAL_MspInit+0x5c>)
 80027b4:	699b      	ldr	r3, [r3, #24]
 80027b6:	f003 0301 	and.w	r3, r3, #1
 80027ba:	60bb      	str	r3, [r7, #8]
 80027bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80027be:	4b0f      	ldr	r3, [pc, #60]	; (80027fc <HAL_MspInit+0x5c>)
 80027c0:	69db      	ldr	r3, [r3, #28]
 80027c2:	4a0e      	ldr	r2, [pc, #56]	; (80027fc <HAL_MspInit+0x5c>)
 80027c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027c8:	61d3      	str	r3, [r2, #28]
 80027ca:	4b0c      	ldr	r3, [pc, #48]	; (80027fc <HAL_MspInit+0x5c>)
 80027cc:	69db      	ldr	r3, [r3, #28]
 80027ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027d2:	607b      	str	r3, [r7, #4]
 80027d4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80027d6:	4b0a      	ldr	r3, [pc, #40]	; (8002800 <HAL_MspInit+0x60>)
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	60fb      	str	r3, [r7, #12]
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80027e2:	60fb      	str	r3, [r7, #12]
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80027ea:	60fb      	str	r3, [r7, #12]
 80027ec:	4a04      	ldr	r2, [pc, #16]	; (8002800 <HAL_MspInit+0x60>)
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80027f2:	bf00      	nop
 80027f4:	3714      	adds	r7, #20
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bc80      	pop	{r7}
 80027fa:	4770      	bx	lr
 80027fc:	40021000 	.word	0x40021000
 8002800:	40010000 	.word	0x40010000

08002804 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b088      	sub	sp, #32
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800280c:	f107 0310 	add.w	r3, r7, #16
 8002810:	2200      	movs	r2, #0
 8002812:	601a      	str	r2, [r3, #0]
 8002814:	605a      	str	r2, [r3, #4]
 8002816:	609a      	str	r2, [r3, #8]
 8002818:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4a18      	ldr	r2, [pc, #96]	; (8002880 <HAL_ADC_MspInit+0x7c>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d129      	bne.n	8002878 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002824:	4b17      	ldr	r3, [pc, #92]	; (8002884 <HAL_ADC_MspInit+0x80>)
 8002826:	699b      	ldr	r3, [r3, #24]
 8002828:	4a16      	ldr	r2, [pc, #88]	; (8002884 <HAL_ADC_MspInit+0x80>)
 800282a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800282e:	6193      	str	r3, [r2, #24]
 8002830:	4b14      	ldr	r3, [pc, #80]	; (8002884 <HAL_ADC_MspInit+0x80>)
 8002832:	699b      	ldr	r3, [r3, #24]
 8002834:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002838:	60fb      	str	r3, [r7, #12]
 800283a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800283c:	4b11      	ldr	r3, [pc, #68]	; (8002884 <HAL_ADC_MspInit+0x80>)
 800283e:	699b      	ldr	r3, [r3, #24]
 8002840:	4a10      	ldr	r2, [pc, #64]	; (8002884 <HAL_ADC_MspInit+0x80>)
 8002842:	f043 0304 	orr.w	r3, r3, #4
 8002846:	6193      	str	r3, [r2, #24]
 8002848:	4b0e      	ldr	r3, [pc, #56]	; (8002884 <HAL_ADC_MspInit+0x80>)
 800284a:	699b      	ldr	r3, [r3, #24]
 800284c:	f003 0304 	and.w	r3, r3, #4
 8002850:	60bb      	str	r3, [r7, #8]
 8002852:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002854:	2301      	movs	r3, #1
 8002856:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002858:	2303      	movs	r3, #3
 800285a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800285c:	f107 0310 	add.w	r3, r7, #16
 8002860:	4619      	mov	r1, r3
 8002862:	4809      	ldr	r0, [pc, #36]	; (8002888 <HAL_ADC_MspInit+0x84>)
 8002864:	f001 fa76 	bl	8003d54 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002868:	2200      	movs	r2, #0
 800286a:	2100      	movs	r1, #0
 800286c:	2012      	movs	r0, #18
 800286e:	f001 f98a 	bl	8003b86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002872:	2012      	movs	r0, #18
 8002874:	f001 f9a3 	bl	8003bbe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002878:	bf00      	nop
 800287a:	3720      	adds	r7, #32
 800287c:	46bd      	mov	sp, r7
 800287e:	bd80      	pop	{r7, pc}
 8002880:	40012400 	.word	0x40012400
 8002884:	40021000 	.word	0x40021000
 8002888:	40010800 	.word	0x40010800

0800288c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b088      	sub	sp, #32
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002894:	f107 0310 	add.w	r3, r7, #16
 8002898:	2200      	movs	r2, #0
 800289a:	601a      	str	r2, [r3, #0]
 800289c:	605a      	str	r2, [r3, #4]
 800289e:	609a      	str	r2, [r3, #8]
 80028a0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a15      	ldr	r2, [pc, #84]	; (80028fc <HAL_I2C_MspInit+0x70>)
 80028a8:	4293      	cmp	r3, r2
 80028aa:	d123      	bne.n	80028f4 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028ac:	4b14      	ldr	r3, [pc, #80]	; (8002900 <HAL_I2C_MspInit+0x74>)
 80028ae:	699b      	ldr	r3, [r3, #24]
 80028b0:	4a13      	ldr	r2, [pc, #76]	; (8002900 <HAL_I2C_MspInit+0x74>)
 80028b2:	f043 0308 	orr.w	r3, r3, #8
 80028b6:	6193      	str	r3, [r2, #24]
 80028b8:	4b11      	ldr	r3, [pc, #68]	; (8002900 <HAL_I2C_MspInit+0x74>)
 80028ba:	699b      	ldr	r3, [r3, #24]
 80028bc:	f003 0308 	and.w	r3, r3, #8
 80028c0:	60fb      	str	r3, [r7, #12]
 80028c2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80028c4:	23c0      	movs	r3, #192	; 0xc0
 80028c6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80028c8:	2312      	movs	r3, #18
 80028ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028cc:	2303      	movs	r3, #3
 80028ce:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028d0:	f107 0310 	add.w	r3, r7, #16
 80028d4:	4619      	mov	r1, r3
 80028d6:	480b      	ldr	r0, [pc, #44]	; (8002904 <HAL_I2C_MspInit+0x78>)
 80028d8:	f001 fa3c 	bl	8003d54 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80028dc:	4b08      	ldr	r3, [pc, #32]	; (8002900 <HAL_I2C_MspInit+0x74>)
 80028de:	69db      	ldr	r3, [r3, #28]
 80028e0:	4a07      	ldr	r2, [pc, #28]	; (8002900 <HAL_I2C_MspInit+0x74>)
 80028e2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80028e6:	61d3      	str	r3, [r2, #28]
 80028e8:	4b05      	ldr	r3, [pc, #20]	; (8002900 <HAL_I2C_MspInit+0x74>)
 80028ea:	69db      	ldr	r3, [r3, #28]
 80028ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028f0:	60bb      	str	r3, [r7, #8]
 80028f2:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80028f4:	bf00      	nop
 80028f6:	3720      	adds	r7, #32
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}
 80028fc:	40005400 	.word	0x40005400
 8002900:	40021000 	.word	0x40021000
 8002904:	40010c00 	.word	0x40010c00

08002908 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b084      	sub	sp, #16
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002918:	d113      	bne.n	8002942 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800291a:	4b0c      	ldr	r3, [pc, #48]	; (800294c <HAL_TIM_Base_MspInit+0x44>)
 800291c:	69db      	ldr	r3, [r3, #28]
 800291e:	4a0b      	ldr	r2, [pc, #44]	; (800294c <HAL_TIM_Base_MspInit+0x44>)
 8002920:	f043 0301 	orr.w	r3, r3, #1
 8002924:	61d3      	str	r3, [r2, #28]
 8002926:	4b09      	ldr	r3, [pc, #36]	; (800294c <HAL_TIM_Base_MspInit+0x44>)
 8002928:	69db      	ldr	r3, [r3, #28]
 800292a:	f003 0301 	and.w	r3, r3, #1
 800292e:	60fb      	str	r3, [r7, #12]
 8002930:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002932:	2200      	movs	r2, #0
 8002934:	2100      	movs	r1, #0
 8002936:	201c      	movs	r0, #28
 8002938:	f001 f925 	bl	8003b86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800293c:	201c      	movs	r0, #28
 800293e:	f001 f93e 	bl	8003bbe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002942:	bf00      	nop
 8002944:	3710      	adds	r7, #16
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	40021000 	.word	0x40021000

08002950 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b08a      	sub	sp, #40	; 0x28
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002958:	f107 0318 	add.w	r3, r7, #24
 800295c:	2200      	movs	r2, #0
 800295e:	601a      	str	r2, [r3, #0]
 8002960:	605a      	str	r2, [r3, #4]
 8002962:	609a      	str	r2, [r3, #8]
 8002964:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4a3f      	ldr	r2, [pc, #252]	; (8002a68 <HAL_UART_MspInit+0x118>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d13a      	bne.n	80029e6 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002970:	4b3e      	ldr	r3, [pc, #248]	; (8002a6c <HAL_UART_MspInit+0x11c>)
 8002972:	699b      	ldr	r3, [r3, #24]
 8002974:	4a3d      	ldr	r2, [pc, #244]	; (8002a6c <HAL_UART_MspInit+0x11c>)
 8002976:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800297a:	6193      	str	r3, [r2, #24]
 800297c:	4b3b      	ldr	r3, [pc, #236]	; (8002a6c <HAL_UART_MspInit+0x11c>)
 800297e:	699b      	ldr	r3, [r3, #24]
 8002980:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002984:	617b      	str	r3, [r7, #20]
 8002986:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002988:	4b38      	ldr	r3, [pc, #224]	; (8002a6c <HAL_UART_MspInit+0x11c>)
 800298a:	699b      	ldr	r3, [r3, #24]
 800298c:	4a37      	ldr	r2, [pc, #220]	; (8002a6c <HAL_UART_MspInit+0x11c>)
 800298e:	f043 0304 	orr.w	r3, r3, #4
 8002992:	6193      	str	r3, [r2, #24]
 8002994:	4b35      	ldr	r3, [pc, #212]	; (8002a6c <HAL_UART_MspInit+0x11c>)
 8002996:	699b      	ldr	r3, [r3, #24]
 8002998:	f003 0304 	and.w	r3, r3, #4
 800299c:	613b      	str	r3, [r7, #16]
 800299e:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80029a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80029a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029a6:	2302      	movs	r3, #2
 80029a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80029aa:	2303      	movs	r3, #3
 80029ac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029ae:	f107 0318 	add.w	r3, r7, #24
 80029b2:	4619      	mov	r1, r3
 80029b4:	482e      	ldr	r0, [pc, #184]	; (8002a70 <HAL_UART_MspInit+0x120>)
 80029b6:	f001 f9cd 	bl	8003d54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80029ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80029be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029c0:	2300      	movs	r3, #0
 80029c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029c4:	2300      	movs	r3, #0
 80029c6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029c8:	f107 0318 	add.w	r3, r7, #24
 80029cc:	4619      	mov	r1, r3
 80029ce:	4828      	ldr	r0, [pc, #160]	; (8002a70 <HAL_UART_MspInit+0x120>)
 80029d0:	f001 f9c0 	bl	8003d54 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80029d4:	2200      	movs	r2, #0
 80029d6:	2100      	movs	r1, #0
 80029d8:	2025      	movs	r0, #37	; 0x25
 80029da:	f001 f8d4 	bl	8003b86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80029de:	2025      	movs	r0, #37	; 0x25
 80029e0:	f001 f8ed 	bl	8003bbe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80029e4:	e03c      	b.n	8002a60 <HAL_UART_MspInit+0x110>
  else if(huart->Instance==USART2)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4a22      	ldr	r2, [pc, #136]	; (8002a74 <HAL_UART_MspInit+0x124>)
 80029ec:	4293      	cmp	r3, r2
 80029ee:	d137      	bne.n	8002a60 <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART2_CLK_ENABLE();
 80029f0:	4b1e      	ldr	r3, [pc, #120]	; (8002a6c <HAL_UART_MspInit+0x11c>)
 80029f2:	69db      	ldr	r3, [r3, #28]
 80029f4:	4a1d      	ldr	r2, [pc, #116]	; (8002a6c <HAL_UART_MspInit+0x11c>)
 80029f6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029fa:	61d3      	str	r3, [r2, #28]
 80029fc:	4b1b      	ldr	r3, [pc, #108]	; (8002a6c <HAL_UART_MspInit+0x11c>)
 80029fe:	69db      	ldr	r3, [r3, #28]
 8002a00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a04:	60fb      	str	r3, [r7, #12]
 8002a06:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a08:	4b18      	ldr	r3, [pc, #96]	; (8002a6c <HAL_UART_MspInit+0x11c>)
 8002a0a:	699b      	ldr	r3, [r3, #24]
 8002a0c:	4a17      	ldr	r2, [pc, #92]	; (8002a6c <HAL_UART_MspInit+0x11c>)
 8002a0e:	f043 0304 	orr.w	r3, r3, #4
 8002a12:	6193      	str	r3, [r2, #24]
 8002a14:	4b15      	ldr	r3, [pc, #84]	; (8002a6c <HAL_UART_MspInit+0x11c>)
 8002a16:	699b      	ldr	r3, [r3, #24]
 8002a18:	f003 0304 	and.w	r3, r3, #4
 8002a1c:	60bb      	str	r3, [r7, #8]
 8002a1e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002a20:	2304      	movs	r3, #4
 8002a22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a24:	2302      	movs	r3, #2
 8002a26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a28:	2303      	movs	r3, #3
 8002a2a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a2c:	f107 0318 	add.w	r3, r7, #24
 8002a30:	4619      	mov	r1, r3
 8002a32:	480f      	ldr	r0, [pc, #60]	; (8002a70 <HAL_UART_MspInit+0x120>)
 8002a34:	f001 f98e 	bl	8003d54 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002a38:	2308      	movs	r3, #8
 8002a3a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a40:	2300      	movs	r3, #0
 8002a42:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a44:	f107 0318 	add.w	r3, r7, #24
 8002a48:	4619      	mov	r1, r3
 8002a4a:	4809      	ldr	r0, [pc, #36]	; (8002a70 <HAL_UART_MspInit+0x120>)
 8002a4c:	f001 f982 	bl	8003d54 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002a50:	2200      	movs	r2, #0
 8002a52:	2100      	movs	r1, #0
 8002a54:	2026      	movs	r0, #38	; 0x26
 8002a56:	f001 f896 	bl	8003b86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002a5a:	2026      	movs	r0, #38	; 0x26
 8002a5c:	f001 f8af 	bl	8003bbe <HAL_NVIC_EnableIRQ>
}
 8002a60:	bf00      	nop
 8002a62:	3728      	adds	r7, #40	; 0x28
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bd80      	pop	{r7, pc}
 8002a68:	40013800 	.word	0x40013800
 8002a6c:	40021000 	.word	0x40021000
 8002a70:	40010800 	.word	0x40010800
 8002a74:	40004400 	.word	0x40004400

08002a78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002a7c:	e7fe      	b.n	8002a7c <NMI_Handler+0x4>

08002a7e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a7e:	b480      	push	{r7}
 8002a80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a82:	e7fe      	b.n	8002a82 <HardFault_Handler+0x4>

08002a84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a84:	b480      	push	{r7}
 8002a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a88:	e7fe      	b.n	8002a88 <MemManage_Handler+0x4>

08002a8a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a8a:	b480      	push	{r7}
 8002a8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a8e:	e7fe      	b.n	8002a8e <BusFault_Handler+0x4>

08002a90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a90:	b480      	push	{r7}
 8002a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a94:	e7fe      	b.n	8002a94 <UsageFault_Handler+0x4>

08002a96 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a96:	b480      	push	{r7}
 8002a98:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a9a:	bf00      	nop
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bc80      	pop	{r7}
 8002aa0:	4770      	bx	lr

08002aa2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002aa2:	b480      	push	{r7}
 8002aa4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002aa6:	bf00      	nop
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bc80      	pop	{r7}
 8002aac:	4770      	bx	lr

08002aae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002aae:	b480      	push	{r7}
 8002ab0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ab2:	bf00      	nop
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bc80      	pop	{r7}
 8002ab8:	4770      	bx	lr

08002aba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002aba:	b580      	push	{r7, lr}
 8002abc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002abe:	f000 faf1 	bl	80030a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ac2:	bf00      	nop
 8002ac4:	bd80      	pop	{r7, pc}
	...

08002ac8 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002acc:	4802      	ldr	r0, [pc, #8]	; (8002ad8 <ADC1_2_IRQHandler+0x10>)
 8002ace:	f000 fcbb 	bl	8003448 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002ad2:	bf00      	nop
 8002ad4:	bd80      	pop	{r7, pc}
 8002ad6:	bf00      	nop
 8002ad8:	200002e8 	.word	0x200002e8

08002adc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002ae0:	4802      	ldr	r0, [pc, #8]	; (8002aec <TIM2_IRQHandler+0x10>)
 8002ae2:	f002 fcbf 	bl	8005464 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002ae6:	bf00      	nop
 8002ae8:	bd80      	pop	{r7, pc}
 8002aea:	bf00      	nop
 8002aec:	2000036c 	.word	0x2000036c

08002af0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002af4:	4802      	ldr	r0, [pc, #8]	; (8002b00 <USART1_IRQHandler+0x10>)
 8002af6:	f003 f91d 	bl	8005d34 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002afa:	bf00      	nop
 8002afc:	bd80      	pop	{r7, pc}
 8002afe:	bf00      	nop
 8002b00:	200003b4 	.word	0x200003b4

08002b04 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002b08:	4802      	ldr	r0, [pc, #8]	; (8002b14 <USART2_IRQHandler+0x10>)
 8002b0a:	f003 f913 	bl	8005d34 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002b0e:	bf00      	nop
 8002b10:	bd80      	pop	{r7, pc}
 8002b12:	bf00      	nop
 8002b14:	200003f8 	.word	0x200003f8

08002b18 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	af00      	add	r7, sp, #0
  return 1;
 8002b1c:	2301      	movs	r3, #1
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bc80      	pop	{r7}
 8002b24:	4770      	bx	lr

08002b26 <_kill>:

int _kill(int pid, int sig)
{
 8002b26:	b580      	push	{r7, lr}
 8002b28:	b082      	sub	sp, #8
 8002b2a:	af00      	add	r7, sp, #0
 8002b2c:	6078      	str	r0, [r7, #4]
 8002b2e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002b30:	f003 fd30 	bl	8006594 <__errno>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2216      	movs	r2, #22
 8002b38:	601a      	str	r2, [r3, #0]
  return -1;
 8002b3a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b3e:	4618      	mov	r0, r3
 8002b40:	3708      	adds	r7, #8
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}

08002b46 <_exit>:

void _exit (int status)
{
 8002b46:	b580      	push	{r7, lr}
 8002b48:	b082      	sub	sp, #8
 8002b4a:	af00      	add	r7, sp, #0
 8002b4c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002b4e:	f04f 31ff 	mov.w	r1, #4294967295
 8002b52:	6878      	ldr	r0, [r7, #4]
 8002b54:	f7ff ffe7 	bl	8002b26 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002b58:	e7fe      	b.n	8002b58 <_exit+0x12>

08002b5a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002b5a:	b580      	push	{r7, lr}
 8002b5c:	b086      	sub	sp, #24
 8002b5e:	af00      	add	r7, sp, #0
 8002b60:	60f8      	str	r0, [r7, #12]
 8002b62:	60b9      	str	r1, [r7, #8]
 8002b64:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b66:	2300      	movs	r3, #0
 8002b68:	617b      	str	r3, [r7, #20]
 8002b6a:	e00a      	b.n	8002b82 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002b6c:	f3af 8000 	nop.w
 8002b70:	4601      	mov	r1, r0
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	1c5a      	adds	r2, r3, #1
 8002b76:	60ba      	str	r2, [r7, #8]
 8002b78:	b2ca      	uxtb	r2, r1
 8002b7a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	3301      	adds	r3, #1
 8002b80:	617b      	str	r3, [r7, #20]
 8002b82:	697a      	ldr	r2, [r7, #20]
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	429a      	cmp	r2, r3
 8002b88:	dbf0      	blt.n	8002b6c <_read+0x12>
  }

  return len;
 8002b8a:	687b      	ldr	r3, [r7, #4]
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	3718      	adds	r7, #24
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}

08002b94 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b086      	sub	sp, #24
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	60f8      	str	r0, [r7, #12]
 8002b9c:	60b9      	str	r1, [r7, #8]
 8002b9e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	617b      	str	r3, [r7, #20]
 8002ba4:	e009      	b.n	8002bba <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002ba6:	68bb      	ldr	r3, [r7, #8]
 8002ba8:	1c5a      	adds	r2, r3, #1
 8002baa:	60ba      	str	r2, [r7, #8]
 8002bac:	781b      	ldrb	r3, [r3, #0]
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bb4:	697b      	ldr	r3, [r7, #20]
 8002bb6:	3301      	adds	r3, #1
 8002bb8:	617b      	str	r3, [r7, #20]
 8002bba:	697a      	ldr	r2, [r7, #20]
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	429a      	cmp	r2, r3
 8002bc0:	dbf1      	blt.n	8002ba6 <_write+0x12>
  }
  return len;
 8002bc2:	687b      	ldr	r3, [r7, #4]
}
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	3718      	adds	r7, #24
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}

08002bcc <_close>:

int _close(int file)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b083      	sub	sp, #12
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002bd4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	370c      	adds	r7, #12
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bc80      	pop	{r7}
 8002be0:	4770      	bx	lr

08002be2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002be2:	b480      	push	{r7}
 8002be4:	b083      	sub	sp, #12
 8002be6:	af00      	add	r7, sp, #0
 8002be8:	6078      	str	r0, [r7, #4]
 8002bea:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002bf2:	605a      	str	r2, [r3, #4]
  return 0;
 8002bf4:	2300      	movs	r3, #0
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	370c      	adds	r7, #12
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bc80      	pop	{r7}
 8002bfe:	4770      	bx	lr

08002c00 <_isatty>:

int _isatty(int file)
{
 8002c00:	b480      	push	{r7}
 8002c02:	b083      	sub	sp, #12
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002c08:	2301      	movs	r3, #1
}
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	370c      	adds	r7, #12
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bc80      	pop	{r7}
 8002c12:	4770      	bx	lr

08002c14 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b085      	sub	sp, #20
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	60f8      	str	r0, [r7, #12]
 8002c1c:	60b9      	str	r1, [r7, #8]
 8002c1e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002c20:	2300      	movs	r3, #0
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	3714      	adds	r7, #20
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bc80      	pop	{r7}
 8002c2a:	4770      	bx	lr

08002c2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b086      	sub	sp, #24
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c34:	4a14      	ldr	r2, [pc, #80]	; (8002c88 <_sbrk+0x5c>)
 8002c36:	4b15      	ldr	r3, [pc, #84]	; (8002c8c <_sbrk+0x60>)
 8002c38:	1ad3      	subs	r3, r2, r3
 8002c3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c3c:	697b      	ldr	r3, [r7, #20]
 8002c3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c40:	4b13      	ldr	r3, [pc, #76]	; (8002c90 <_sbrk+0x64>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d102      	bne.n	8002c4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c48:	4b11      	ldr	r3, [pc, #68]	; (8002c90 <_sbrk+0x64>)
 8002c4a:	4a12      	ldr	r2, [pc, #72]	; (8002c94 <_sbrk+0x68>)
 8002c4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c4e:	4b10      	ldr	r3, [pc, #64]	; (8002c90 <_sbrk+0x64>)
 8002c50:	681a      	ldr	r2, [r3, #0]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	4413      	add	r3, r2
 8002c56:	693a      	ldr	r2, [r7, #16]
 8002c58:	429a      	cmp	r2, r3
 8002c5a:	d207      	bcs.n	8002c6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c5c:	f003 fc9a 	bl	8006594 <__errno>
 8002c60:	4603      	mov	r3, r0
 8002c62:	220c      	movs	r2, #12
 8002c64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c66:	f04f 33ff 	mov.w	r3, #4294967295
 8002c6a:	e009      	b.n	8002c80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c6c:	4b08      	ldr	r3, [pc, #32]	; (8002c90 <_sbrk+0x64>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c72:	4b07      	ldr	r3, [pc, #28]	; (8002c90 <_sbrk+0x64>)
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	4413      	add	r3, r2
 8002c7a:	4a05      	ldr	r2, [pc, #20]	; (8002c90 <_sbrk+0x64>)
 8002c7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	3718      	adds	r7, #24
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}
 8002c88:	20005000 	.word	0x20005000
 8002c8c:	00000400 	.word	0x00000400
 8002c90:	2000043c 	.word	0x2000043c
 8002c94:	20000538 	.word	0x20000538

08002c98 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c9c:	bf00      	nop
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bc80      	pop	{r7}
 8002ca2:	4770      	bx	lr

08002ca4 <RunSoftwareTimer>:

static uint8_t MUL_timer		= 1;
static uint8_t flag_timer		= 0;
static uint8_t counter_timer 	= 0;

void RunSoftwareTimer(void){
 8002ca4:	b480      	push	{r7}
 8002ca6:	af00      	add	r7, sp, #0
	if(counter_timer > 0){
 8002ca8:	4b0c      	ldr	r3, [pc, #48]	; (8002cdc <RunSoftwareTimer+0x38>)
 8002caa:	781b      	ldrb	r3, [r3, #0]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d010      	beq.n	8002cd2 <RunSoftwareTimer+0x2e>
		counter_timer--;
 8002cb0:	4b0a      	ldr	r3, [pc, #40]	; (8002cdc <RunSoftwareTimer+0x38>)
 8002cb2:	781b      	ldrb	r3, [r3, #0]
 8002cb4:	3b01      	subs	r3, #1
 8002cb6:	b2da      	uxtb	r2, r3
 8002cb8:	4b08      	ldr	r3, [pc, #32]	; (8002cdc <RunSoftwareTimer+0x38>)
 8002cba:	701a      	strb	r2, [r3, #0]
		if(counter_timer == 0){
 8002cbc:	4b07      	ldr	r3, [pc, #28]	; (8002cdc <RunSoftwareTimer+0x38>)
 8002cbe:	781b      	ldrb	r3, [r3, #0]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d106      	bne.n	8002cd2 <RunSoftwareTimer+0x2e>
			counter_timer = MUL_timer;
 8002cc4:	4b06      	ldr	r3, [pc, #24]	; (8002ce0 <RunSoftwareTimer+0x3c>)
 8002cc6:	781a      	ldrb	r2, [r3, #0]
 8002cc8:	4b04      	ldr	r3, [pc, #16]	; (8002cdc <RunSoftwareTimer+0x38>)
 8002cca:	701a      	strb	r2, [r3, #0]
			flag_timer = 1;
 8002ccc:	4b05      	ldr	r3, [pc, #20]	; (8002ce4 <RunSoftwareTimer+0x40>)
 8002cce:	2201      	movs	r2, #1
 8002cd0:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8002cd2:	bf00      	nop
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bc80      	pop	{r7}
 8002cd8:	4770      	bx	lr
 8002cda:	bf00      	nop
 8002cdc:	20000445 	.word	0x20000445
 8002ce0:	2000000d 	.word	0x2000000d
 8002ce4:	20000444 	.word	0x20000444

08002ce8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b082      	sub	sp, #8
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
	if(htim->Instance == stimer->Instance) {
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681a      	ldr	r2, [r3, #0]
 8002cf4:	4b05      	ldr	r3, [pc, #20]	; (8002d0c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d101      	bne.n	8002d02 <HAL_TIM_PeriodElapsedCallback+0x1a>
		RunSoftwareTimer();
 8002cfe:	f7ff ffd1 	bl	8002ca4 <RunSoftwareTimer>
	}
}
 8002d02:	bf00      	nop
 8002d04:	3708      	adds	r7, #8
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}
 8002d0a:	bf00      	nop
 8002d0c:	20000440 	.word	0x20000440

08002d10 <TM_Init>:


//==================HIGH LEVEL FUNCTION==================//
void TM_Init(TIM_HandleTypeDef* htim){
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b082      	sub	sp, #8
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
	stimer = htim;
 8002d18:	4a09      	ldr	r2, [pc, #36]	; (8002d40 <TM_Init+0x30>)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6013      	str	r3, [r2, #0]
	counter_timer = MUL_timer;
 8002d1e:	4b09      	ldr	r3, [pc, #36]	; (8002d44 <TM_Init+0x34>)
 8002d20:	781a      	ldrb	r2, [r3, #0]
 8002d22:	4b09      	ldr	r3, [pc, #36]	; (8002d48 <TM_Init+0x38>)
 8002d24:	701a      	strb	r2, [r3, #0]
	flag_timer = 0;
 8002d26:	4b09      	ldr	r3, [pc, #36]	; (8002d4c <TM_Init+0x3c>)
 8002d28:	2200      	movs	r2, #0
 8002d2a:	701a      	strb	r2, [r3, #0]

	HAL_TIM_Base_Start_IT(stimer);
 8002d2c:	4b04      	ldr	r3, [pc, #16]	; (8002d40 <TM_Init+0x30>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4618      	mov	r0, r3
 8002d32:	f002 fb45 	bl	80053c0 <HAL_TIM_Base_Start_IT>
}
 8002d36:	bf00      	nop
 8002d38:	3708      	adds	r7, #8
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}
 8002d3e:	bf00      	nop
 8002d40:	20000440 	.word	0x20000440
 8002d44:	2000000d 	.word	0x2000000d
 8002d48:	20000445 	.word	0x20000445
 8002d4c:	20000444 	.word	0x20000444

08002d50 <TM_SetTime>:

void TM_SetTime(uint16_t duration){
 8002d50:	b480      	push	{r7}
 8002d52:	b083      	sub	sp, #12
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	4603      	mov	r3, r0
 8002d58:	80fb      	strh	r3, [r7, #6]
	MUL_timer = duration / TIME_CYCLE;
 8002d5a:	88fb      	ldrh	r3, [r7, #6]
 8002d5c:	4a09      	ldr	r2, [pc, #36]	; (8002d84 <TM_SetTime+0x34>)
 8002d5e:	7812      	ldrb	r2, [r2, #0]
 8002d60:	fb93 f3f2 	sdiv	r3, r3, r2
 8002d64:	b2da      	uxtb	r2, r3
 8002d66:	4b08      	ldr	r3, [pc, #32]	; (8002d88 <TM_SetTime+0x38>)
 8002d68:	701a      	strb	r2, [r3, #0]
	counter_timer = MUL_timer;
 8002d6a:	4b07      	ldr	r3, [pc, #28]	; (8002d88 <TM_SetTime+0x38>)
 8002d6c:	781a      	ldrb	r2, [r3, #0]
 8002d6e:	4b07      	ldr	r3, [pc, #28]	; (8002d8c <TM_SetTime+0x3c>)
 8002d70:	701a      	strb	r2, [r3, #0]
	flag_timer = 0;
 8002d72:	4b07      	ldr	r3, [pc, #28]	; (8002d90 <TM_SetTime+0x40>)
 8002d74:	2200      	movs	r2, #0
 8002d76:	701a      	strb	r2, [r3, #0]
}
 8002d78:	bf00      	nop
 8002d7a:	370c      	adds	r7, #12
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bc80      	pop	{r7}
 8002d80:	4770      	bx	lr
 8002d82:	bf00      	nop
 8002d84:	2000000c 	.word	0x2000000c
 8002d88:	2000000d 	.word	0x2000000d
 8002d8c:	20000445 	.word	0x20000445
 8002d90:	20000444 	.word	0x20000444

08002d94 <TM_IsFlag>:

uint8_t TM_IsFlag(void){
 8002d94:	b480      	push	{r7}
 8002d96:	af00      	add	r7, sp, #0
	if(flag_timer) {
 8002d98:	4b06      	ldr	r3, [pc, #24]	; (8002db4 <TM_IsFlag+0x20>)
 8002d9a:	781b      	ldrb	r3, [r3, #0]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d004      	beq.n	8002daa <TM_IsFlag+0x16>
		flag_timer = 0;
 8002da0:	4b04      	ldr	r3, [pc, #16]	; (8002db4 <TM_IsFlag+0x20>)
 8002da2:	2200      	movs	r2, #0
 8002da4:	701a      	strb	r2, [r3, #0]
		return 1;
 8002da6:	2301      	movs	r3, #1
 8002da8:	e000      	b.n	8002dac <TM_IsFlag+0x18>
	}
	return 0;
 8002daa:	2300      	movs	r3, #0
}
 8002dac:	4618      	mov	r0, r3
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bc80      	pop	{r7}
 8002db2:	4770      	bx	lr
 8002db4:	20000444 	.word	0x20000444

08002db8 <HAL_UART_RxCpltCallback>:
uint8_t byte_esp_received, byte_lora_received;
uint8_t flag_esp_received_str, flag_lora_received_str;



void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b082      	sub	sp, #8
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
	if(huart->Instance == u_esp->Instance){
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681a      	ldr	r2, [r3, #0]
 8002dc4:	4b32      	ldr	r3, [pc, #200]	; (8002e90 <HAL_UART_RxCpltCallback+0xd8>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	429a      	cmp	r2, r3
 8002dcc:	d12a      	bne.n	8002e24 <HAL_UART_RxCpltCallback+0x6c>
		if(byte_esp_received == '!'){
 8002dce:	4b31      	ldr	r3, [pc, #196]	; (8002e94 <HAL_UART_RxCpltCallback+0xdc>)
 8002dd0:	781b      	ldrb	r3, [r3, #0]
 8002dd2:	2b21      	cmp	r3, #33	; 0x21
 8002dd4:	d106      	bne.n	8002de4 <HAL_UART_RxCpltCallback+0x2c>
			index_msg_esp = 0;
 8002dd6:	4b30      	ldr	r3, [pc, #192]	; (8002e98 <HAL_UART_RxCpltCallback+0xe0>)
 8002dd8:	2200      	movs	r2, #0
 8002dda:	701a      	strb	r2, [r3, #0]
			flag_esp_received_str = 0;
 8002ddc:	4b2f      	ldr	r3, [pc, #188]	; (8002e9c <HAL_UART_RxCpltCallback+0xe4>)
 8002dde:	2200      	movs	r2, #0
 8002de0:	701a      	strb	r2, [r3, #0]
 8002de2:	e018      	b.n	8002e16 <HAL_UART_RxCpltCallback+0x5e>
		}
		else if(byte_esp_received == '#'){
 8002de4:	4b2b      	ldr	r3, [pc, #172]	; (8002e94 <HAL_UART_RxCpltCallback+0xdc>)
 8002de6:	781b      	ldrb	r3, [r3, #0]
 8002de8:	2b23      	cmp	r3, #35	; 0x23
 8002dea:	d109      	bne.n	8002e00 <HAL_UART_RxCpltCallback+0x48>
			msg_esp[index_msg_esp] = '\0';
 8002dec:	4b2a      	ldr	r3, [pc, #168]	; (8002e98 <HAL_UART_RxCpltCallback+0xe0>)
 8002dee:	781b      	ldrb	r3, [r3, #0]
 8002df0:	461a      	mov	r2, r3
 8002df2:	4b2b      	ldr	r3, [pc, #172]	; (8002ea0 <HAL_UART_RxCpltCallback+0xe8>)
 8002df4:	2100      	movs	r1, #0
 8002df6:	5499      	strb	r1, [r3, r2]
			flag_esp_received_str = 1;
 8002df8:	4b28      	ldr	r3, [pc, #160]	; (8002e9c <HAL_UART_RxCpltCallback+0xe4>)
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	701a      	strb	r2, [r3, #0]
 8002dfe:	e00a      	b.n	8002e16 <HAL_UART_RxCpltCallback+0x5e>
		}
		else {
			msg_esp[index_msg_esp++] = byte_esp_received;
 8002e00:	4b25      	ldr	r3, [pc, #148]	; (8002e98 <HAL_UART_RxCpltCallback+0xe0>)
 8002e02:	781b      	ldrb	r3, [r3, #0]
 8002e04:	1c5a      	adds	r2, r3, #1
 8002e06:	b2d1      	uxtb	r1, r2
 8002e08:	4a23      	ldr	r2, [pc, #140]	; (8002e98 <HAL_UART_RxCpltCallback+0xe0>)
 8002e0a:	7011      	strb	r1, [r2, #0]
 8002e0c:	461a      	mov	r2, r3
 8002e0e:	4b21      	ldr	r3, [pc, #132]	; (8002e94 <HAL_UART_RxCpltCallback+0xdc>)
 8002e10:	7819      	ldrb	r1, [r3, #0]
 8002e12:	4b23      	ldr	r3, [pc, #140]	; (8002ea0 <HAL_UART_RxCpltCallback+0xe8>)
 8002e14:	5499      	strb	r1, [r3, r2]
		}

		HAL_UART_Receive_IT(u_esp, &byte_esp_received, 1);
 8002e16:	4b1e      	ldr	r3, [pc, #120]	; (8002e90 <HAL_UART_RxCpltCallback+0xd8>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	2201      	movs	r2, #1
 8002e1c:	491d      	ldr	r1, [pc, #116]	; (8002e94 <HAL_UART_RxCpltCallback+0xdc>)
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f002 ff57 	bl	8005cd2 <HAL_UART_Receive_IT>
	}

	if(huart->Instance == u_lora->Instance){
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681a      	ldr	r2, [r3, #0]
 8002e28:	4b1e      	ldr	r3, [pc, #120]	; (8002ea4 <HAL_UART_RxCpltCallback+0xec>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	429a      	cmp	r2, r3
 8002e30:	d12a      	bne.n	8002e88 <HAL_UART_RxCpltCallback+0xd0>
		if(byte_lora_received == '!'){
 8002e32:	4b1d      	ldr	r3, [pc, #116]	; (8002ea8 <HAL_UART_RxCpltCallback+0xf0>)
 8002e34:	781b      	ldrb	r3, [r3, #0]
 8002e36:	2b21      	cmp	r3, #33	; 0x21
 8002e38:	d106      	bne.n	8002e48 <HAL_UART_RxCpltCallback+0x90>
			index_msg_lora = 0;
 8002e3a:	4b1c      	ldr	r3, [pc, #112]	; (8002eac <HAL_UART_RxCpltCallback+0xf4>)
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	701a      	strb	r2, [r3, #0]
			flag_lora_received_str = 0;
 8002e40:	4b1b      	ldr	r3, [pc, #108]	; (8002eb0 <HAL_UART_RxCpltCallback+0xf8>)
 8002e42:	2200      	movs	r2, #0
 8002e44:	701a      	strb	r2, [r3, #0]
 8002e46:	e018      	b.n	8002e7a <HAL_UART_RxCpltCallback+0xc2>
		}
		else if(byte_lora_received == '#'){
 8002e48:	4b17      	ldr	r3, [pc, #92]	; (8002ea8 <HAL_UART_RxCpltCallback+0xf0>)
 8002e4a:	781b      	ldrb	r3, [r3, #0]
 8002e4c:	2b23      	cmp	r3, #35	; 0x23
 8002e4e:	d109      	bne.n	8002e64 <HAL_UART_RxCpltCallback+0xac>
			msg_lora[index_msg_lora] = '\0';
 8002e50:	4b16      	ldr	r3, [pc, #88]	; (8002eac <HAL_UART_RxCpltCallback+0xf4>)
 8002e52:	781b      	ldrb	r3, [r3, #0]
 8002e54:	461a      	mov	r2, r3
 8002e56:	4b17      	ldr	r3, [pc, #92]	; (8002eb4 <HAL_UART_RxCpltCallback+0xfc>)
 8002e58:	2100      	movs	r1, #0
 8002e5a:	5499      	strb	r1, [r3, r2]
			flag_lora_received_str = 1;
 8002e5c:	4b14      	ldr	r3, [pc, #80]	; (8002eb0 <HAL_UART_RxCpltCallback+0xf8>)
 8002e5e:	2201      	movs	r2, #1
 8002e60:	701a      	strb	r2, [r3, #0]
 8002e62:	e00a      	b.n	8002e7a <HAL_UART_RxCpltCallback+0xc2>
		}
		else {
			msg_lora[index_msg_lora++] = byte_lora_received;
 8002e64:	4b11      	ldr	r3, [pc, #68]	; (8002eac <HAL_UART_RxCpltCallback+0xf4>)
 8002e66:	781b      	ldrb	r3, [r3, #0]
 8002e68:	1c5a      	adds	r2, r3, #1
 8002e6a:	b2d1      	uxtb	r1, r2
 8002e6c:	4a0f      	ldr	r2, [pc, #60]	; (8002eac <HAL_UART_RxCpltCallback+0xf4>)
 8002e6e:	7011      	strb	r1, [r2, #0]
 8002e70:	461a      	mov	r2, r3
 8002e72:	4b0d      	ldr	r3, [pc, #52]	; (8002ea8 <HAL_UART_RxCpltCallback+0xf0>)
 8002e74:	7819      	ldrb	r1, [r3, #0]
 8002e76:	4b0f      	ldr	r3, [pc, #60]	; (8002eb4 <HAL_UART_RxCpltCallback+0xfc>)
 8002e78:	5499      	strb	r1, [r3, r2]
		}

		HAL_UART_Receive_IT(u_lora, &byte_lora_received, 1);
 8002e7a:	4b0a      	ldr	r3, [pc, #40]	; (8002ea4 <HAL_UART_RxCpltCallback+0xec>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	2201      	movs	r2, #1
 8002e80:	4909      	ldr	r1, [pc, #36]	; (8002ea8 <HAL_UART_RxCpltCallback+0xf0>)
 8002e82:	4618      	mov	r0, r3
 8002e84:	f002 ff25 	bl	8005cd2 <HAL_UART_Receive_IT>
	}
}
 8002e88:	bf00      	nop
 8002e8a:	3708      	adds	r7, #8
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}
 8002e90:	20000448 	.word	0x20000448
 8002e94:	2000051a 	.word	0x2000051a
 8002e98:	20000518 	.word	0x20000518
 8002e9c:	2000051c 	.word	0x2000051c
 8002ea0:	20000450 	.word	0x20000450
 8002ea4:	2000044c 	.word	0x2000044c
 8002ea8:	2000051b 	.word	0x2000051b
 8002eac:	20000519 	.word	0x20000519
 8002eb0:	2000051d 	.word	0x2000051d
 8002eb4:	200004b4 	.word	0x200004b4

08002eb8 <UART_Init>:




//==================HIGH LEVEL FUNCTION==================//
void UART_Init(UART_HandleTypeDef* uart_esp, UART_HandleTypeDef* uart_lora){
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b082      	sub	sp, #8
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
 8002ec0:	6039      	str	r1, [r7, #0]
	u_esp = uart_esp;
 8002ec2:	4a13      	ldr	r2, [pc, #76]	; (8002f10 <UART_Init+0x58>)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6013      	str	r3, [r2, #0]
	u_lora = uart_lora;
 8002ec8:	4a12      	ldr	r2, [pc, #72]	; (8002f14 <UART_Init+0x5c>)
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	6013      	str	r3, [r2, #0]
	index_msg_esp = index_msg_lora = 0;
 8002ece:	4b12      	ldr	r3, [pc, #72]	; (8002f18 <UART_Init+0x60>)
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	701a      	strb	r2, [r3, #0]
 8002ed4:	4b10      	ldr	r3, [pc, #64]	; (8002f18 <UART_Init+0x60>)
 8002ed6:	781a      	ldrb	r2, [r3, #0]
 8002ed8:	4b10      	ldr	r3, [pc, #64]	; (8002f1c <UART_Init+0x64>)
 8002eda:	701a      	strb	r2, [r3, #0]
	flag_esp_received_str = flag_lora_received_str = 0;
 8002edc:	4b10      	ldr	r3, [pc, #64]	; (8002f20 <UART_Init+0x68>)
 8002ede:	2200      	movs	r2, #0
 8002ee0:	701a      	strb	r2, [r3, #0]
 8002ee2:	4b0f      	ldr	r3, [pc, #60]	; (8002f20 <UART_Init+0x68>)
 8002ee4:	781a      	ldrb	r2, [r3, #0]
 8002ee6:	4b0f      	ldr	r3, [pc, #60]	; (8002f24 <UART_Init+0x6c>)
 8002ee8:	701a      	strb	r2, [r3, #0]

	HAL_UART_Receive_IT(u_esp, &byte_esp_received, 1);
 8002eea:	4b09      	ldr	r3, [pc, #36]	; (8002f10 <UART_Init+0x58>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	2201      	movs	r2, #1
 8002ef0:	490d      	ldr	r1, [pc, #52]	; (8002f28 <UART_Init+0x70>)
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	f002 feed 	bl	8005cd2 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(u_lora, &byte_lora_received, 1);
 8002ef8:	4b06      	ldr	r3, [pc, #24]	; (8002f14 <UART_Init+0x5c>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	2201      	movs	r2, #1
 8002efe:	490b      	ldr	r1, [pc, #44]	; (8002f2c <UART_Init+0x74>)
 8002f00:	4618      	mov	r0, r3
 8002f02:	f002 fee6 	bl	8005cd2 <HAL_UART_Receive_IT>
}
 8002f06:	bf00      	nop
 8002f08:	3708      	adds	r7, #8
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	20000448 	.word	0x20000448
 8002f14:	2000044c 	.word	0x2000044c
 8002f18:	20000519 	.word	0x20000519
 8002f1c:	20000518 	.word	0x20000518
 8002f20:	2000051d 	.word	0x2000051d
 8002f24:	2000051c 	.word	0x2000051c
 8002f28:	2000051a 	.word	0x2000051a
 8002f2c:	2000051b 	.word	0x2000051b

08002f30 <UESP_SendMsg>:

void UESP_SendMsg(char* msg, uint8_t size){
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b082      	sub	sp, #8
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
 8002f38:	460b      	mov	r3, r1
 8002f3a:	70fb      	strb	r3, [r7, #3]
//	HAL_UART_Transmit(u_esp, msg, sizeof(msg), 1000);
	HAL_UART_Transmit(u_esp, msg, size, 1000);
 8002f3c:	4b06      	ldr	r3, [pc, #24]	; (8002f58 <UESP_SendMsg+0x28>)
 8002f3e:	6818      	ldr	r0, [r3, #0]
 8002f40:	78fb      	ldrb	r3, [r7, #3]
 8002f42:	b29a      	uxth	r2, r3
 8002f44:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f48:	6879      	ldr	r1, [r7, #4]
 8002f4a:	f002 fe30 	bl	8005bae <HAL_UART_Transmit>

}
 8002f4e:	bf00      	nop
 8002f50:	3708      	adds	r7, #8
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}
 8002f56:	bf00      	nop
 8002f58:	20000448 	.word	0x20000448

08002f5c <UESP_IsReceivedMsg>:

uint8_t UESP_IsReceivedMsg(void){
 8002f5c:	b480      	push	{r7}
 8002f5e:	b083      	sub	sp, #12
 8002f60:	af00      	add	r7, sp, #0
	uint8_t temp = flag_esp_received_str;
 8002f62:	4b06      	ldr	r3, [pc, #24]	; (8002f7c <UESP_IsReceivedMsg+0x20>)
 8002f64:	781b      	ldrb	r3, [r3, #0]
 8002f66:	71fb      	strb	r3, [r7, #7]

	flag_esp_received_str = 0;
 8002f68:	4b04      	ldr	r3, [pc, #16]	; (8002f7c <UESP_IsReceivedMsg+0x20>)
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	701a      	strb	r2, [r3, #0]
	return temp;
 8002f6e:	79fb      	ldrb	r3, [r7, #7]
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	370c      	adds	r7, #12
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bc80      	pop	{r7}
 8002f78:	4770      	bx	lr
 8002f7a:	bf00      	nop
 8002f7c:	2000051c 	.word	0x2000051c

08002f80 <UESP_GetMsg>:

uint8_t* UESP_GetMsg(void){
 8002f80:	b480      	push	{r7}
 8002f82:	af00      	add	r7, sp, #0

	return msg_esp;
 8002f84:	4b02      	ldr	r3, [pc, #8]	; (8002f90 <UESP_GetMsg+0x10>)
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bc80      	pop	{r7}
 8002f8c:	4770      	bx	lr
 8002f8e:	bf00      	nop
 8002f90:	20000450 	.word	0x20000450

08002f94 <ULORA_IsReceivedMsg>:

void ULORA_SendMsg(char* msg, uint8_t size){
	HAL_UART_Transmit(u_lora, msg, size, 1000);
}

uint8_t ULORA_IsReceivedMsg(void){
 8002f94:	b480      	push	{r7}
 8002f96:	b083      	sub	sp, #12
 8002f98:	af00      	add	r7, sp, #0
	uint8_t temp = flag_lora_received_str;
 8002f9a:	4b06      	ldr	r3, [pc, #24]	; (8002fb4 <ULORA_IsReceivedMsg+0x20>)
 8002f9c:	781b      	ldrb	r3, [r3, #0]
 8002f9e:	71fb      	strb	r3, [r7, #7]

	flag_lora_received_str = 0;
 8002fa0:	4b04      	ldr	r3, [pc, #16]	; (8002fb4 <ULORA_IsReceivedMsg+0x20>)
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	701a      	strb	r2, [r3, #0]
	return temp;
 8002fa6:	79fb      	ldrb	r3, [r7, #7]
}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	370c      	adds	r7, #12
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bc80      	pop	{r7}
 8002fb0:	4770      	bx	lr
 8002fb2:	bf00      	nop
 8002fb4:	2000051d 	.word	0x2000051d

08002fb8 <ULORA_GetMsg>:

uint8_t* ULORA_GetMsg(void){
 8002fb8:	b480      	push	{r7}
 8002fba:	af00      	add	r7, sp, #0
//	if(!flag_lora_received_str) return "";

//	flag_lora_received_str = 0;

	return msg_lora;
 8002fbc:	4b02      	ldr	r3, [pc, #8]	; (8002fc8 <ULORA_GetMsg+0x10>)
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bc80      	pop	{r7}
 8002fc4:	4770      	bx	lr
 8002fc6:	bf00      	nop
 8002fc8:	200004b4 	.word	0x200004b4

08002fcc <Reset_Handler>:
 8002fcc:	480c      	ldr	r0, [pc, #48]	; (8003000 <LoopFillZerobss+0x12>)
 8002fce:	490d      	ldr	r1, [pc, #52]	; (8003004 <LoopFillZerobss+0x16>)
 8002fd0:	4a0d      	ldr	r2, [pc, #52]	; (8003008 <LoopFillZerobss+0x1a>)
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	e002      	b.n	8002fdc <LoopCopyDataInit>

08002fd6 <CopyDataInit>:
 8002fd6:	58d4      	ldr	r4, [r2, r3]
 8002fd8:	50c4      	str	r4, [r0, r3]
 8002fda:	3304      	adds	r3, #4

08002fdc <LoopCopyDataInit>:
 8002fdc:	18c4      	adds	r4, r0, r3
 8002fde:	428c      	cmp	r4, r1
 8002fe0:	d3f9      	bcc.n	8002fd6 <CopyDataInit>
 8002fe2:	4a0a      	ldr	r2, [pc, #40]	; (800300c <LoopFillZerobss+0x1e>)
 8002fe4:	4c0a      	ldr	r4, [pc, #40]	; (8003010 <LoopFillZerobss+0x22>)
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	e001      	b.n	8002fee <LoopFillZerobss>

08002fea <FillZerobss>:
 8002fea:	6013      	str	r3, [r2, #0]
 8002fec:	3204      	adds	r2, #4

08002fee <LoopFillZerobss>:
 8002fee:	42a2      	cmp	r2, r4
 8002ff0:	d3fb      	bcc.n	8002fea <FillZerobss>
 8002ff2:	f7ff fe51 	bl	8002c98 <SystemInit>
 8002ff6:	f003 fad3 	bl	80065a0 <__libc_init_array>
 8002ffa:	f7ff f953 	bl	80022a4 <main>
 8002ffe:	4770      	bx	lr
 8003000:	20000000 	.word	0x20000000
 8003004:	200001ec 	.word	0x200001ec
 8003008:	08009f80 	.word	0x08009f80
 800300c:	200001ec 	.word	0x200001ec
 8003010:	20000534 	.word	0x20000534

08003014 <CAN1_RX1_IRQHandler>:
 8003014:	e7fe      	b.n	8003014 <CAN1_RX1_IRQHandler>
	...

08003018 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800301c:	4b08      	ldr	r3, [pc, #32]	; (8003040 <HAL_Init+0x28>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a07      	ldr	r2, [pc, #28]	; (8003040 <HAL_Init+0x28>)
 8003022:	f043 0310 	orr.w	r3, r3, #16
 8003026:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003028:	2003      	movs	r0, #3
 800302a:	f000 fda1 	bl	8003b70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800302e:	200f      	movs	r0, #15
 8003030:	f000 f808 	bl	8003044 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003034:	f7ff fbb4 	bl	80027a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003038:	2300      	movs	r3, #0
}
 800303a:	4618      	mov	r0, r3
 800303c:	bd80      	pop	{r7, pc}
 800303e:	bf00      	nop
 8003040:	40022000 	.word	0x40022000

08003044 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b082      	sub	sp, #8
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800304c:	4b12      	ldr	r3, [pc, #72]	; (8003098 <HAL_InitTick+0x54>)
 800304e:	681a      	ldr	r2, [r3, #0]
 8003050:	4b12      	ldr	r3, [pc, #72]	; (800309c <HAL_InitTick+0x58>)
 8003052:	781b      	ldrb	r3, [r3, #0]
 8003054:	4619      	mov	r1, r3
 8003056:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800305a:	fbb3 f3f1 	udiv	r3, r3, r1
 800305e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003062:	4618      	mov	r0, r3
 8003064:	f000 fdb9 	bl	8003bda <HAL_SYSTICK_Config>
 8003068:	4603      	mov	r3, r0
 800306a:	2b00      	cmp	r3, #0
 800306c:	d001      	beq.n	8003072 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800306e:	2301      	movs	r3, #1
 8003070:	e00e      	b.n	8003090 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2b0f      	cmp	r3, #15
 8003076:	d80a      	bhi.n	800308e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003078:	2200      	movs	r2, #0
 800307a:	6879      	ldr	r1, [r7, #4]
 800307c:	f04f 30ff 	mov.w	r0, #4294967295
 8003080:	f000 fd81 	bl	8003b86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003084:	4a06      	ldr	r2, [pc, #24]	; (80030a0 <HAL_InitTick+0x5c>)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800308a:	2300      	movs	r3, #0
 800308c:	e000      	b.n	8003090 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800308e:	2301      	movs	r3, #1
}
 8003090:	4618      	mov	r0, r3
 8003092:	3708      	adds	r7, #8
 8003094:	46bd      	mov	sp, r7
 8003096:	bd80      	pop	{r7, pc}
 8003098:	20000008 	.word	0x20000008
 800309c:	20000014 	.word	0x20000014
 80030a0:	20000010 	.word	0x20000010

080030a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80030a4:	b480      	push	{r7}
 80030a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80030a8:	4b05      	ldr	r3, [pc, #20]	; (80030c0 <HAL_IncTick+0x1c>)
 80030aa:	781b      	ldrb	r3, [r3, #0]
 80030ac:	461a      	mov	r2, r3
 80030ae:	4b05      	ldr	r3, [pc, #20]	; (80030c4 <HAL_IncTick+0x20>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4413      	add	r3, r2
 80030b4:	4a03      	ldr	r2, [pc, #12]	; (80030c4 <HAL_IncTick+0x20>)
 80030b6:	6013      	str	r3, [r2, #0]
}
 80030b8:	bf00      	nop
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bc80      	pop	{r7}
 80030be:	4770      	bx	lr
 80030c0:	20000014 	.word	0x20000014
 80030c4:	20000520 	.word	0x20000520

080030c8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80030c8:	b480      	push	{r7}
 80030ca:	af00      	add	r7, sp, #0
  return uwTick;
 80030cc:	4b02      	ldr	r3, [pc, #8]	; (80030d8 <HAL_GetTick+0x10>)
 80030ce:	681b      	ldr	r3, [r3, #0]
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bc80      	pop	{r7}
 80030d6:	4770      	bx	lr
 80030d8:	20000520 	.word	0x20000520

080030dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b084      	sub	sp, #16
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80030e4:	f7ff fff0 	bl	80030c8 <HAL_GetTick>
 80030e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030f4:	d005      	beq.n	8003102 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80030f6:	4b0a      	ldr	r3, [pc, #40]	; (8003120 <HAL_Delay+0x44>)
 80030f8:	781b      	ldrb	r3, [r3, #0]
 80030fa:	461a      	mov	r2, r3
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	4413      	add	r3, r2
 8003100:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003102:	bf00      	nop
 8003104:	f7ff ffe0 	bl	80030c8 <HAL_GetTick>
 8003108:	4602      	mov	r2, r0
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	1ad3      	subs	r3, r2, r3
 800310e:	68fa      	ldr	r2, [r7, #12]
 8003110:	429a      	cmp	r2, r3
 8003112:	d8f7      	bhi.n	8003104 <HAL_Delay+0x28>
  {
  }
}
 8003114:	bf00      	nop
 8003116:	bf00      	nop
 8003118:	3710      	adds	r7, #16
 800311a:	46bd      	mov	sp, r7
 800311c:	bd80      	pop	{r7, pc}
 800311e:	bf00      	nop
 8003120:	20000014 	.word	0x20000014

08003124 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b086      	sub	sp, #24
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800312c:	2300      	movs	r3, #0
 800312e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003130:	2300      	movs	r3, #0
 8003132:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003134:	2300      	movs	r3, #0
 8003136:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003138:	2300      	movs	r3, #0
 800313a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d101      	bne.n	8003146 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	e0be      	b.n	80032c4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	689b      	ldr	r3, [r3, #8]
 800314a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003150:	2b00      	cmp	r3, #0
 8003152:	d109      	bne.n	8003168 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2200      	movs	r2, #0
 8003158:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2200      	movs	r2, #0
 800315e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003162:	6878      	ldr	r0, [r7, #4]
 8003164:	f7ff fb4e 	bl	8002804 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003168:	6878      	ldr	r0, [r7, #4]
 800316a:	f000 fbeb 	bl	8003944 <ADC_ConversionStop_Disable>
 800316e:	4603      	mov	r3, r0
 8003170:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003176:	f003 0310 	and.w	r3, r3, #16
 800317a:	2b00      	cmp	r3, #0
 800317c:	f040 8099 	bne.w	80032b2 <HAL_ADC_Init+0x18e>
 8003180:	7dfb      	ldrb	r3, [r7, #23]
 8003182:	2b00      	cmp	r3, #0
 8003184:	f040 8095 	bne.w	80032b2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800318c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003190:	f023 0302 	bic.w	r3, r3, #2
 8003194:	f043 0202 	orr.w	r2, r3, #2
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80031a4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	7b1b      	ldrb	r3, [r3, #12]
 80031aa:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80031ac:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80031ae:	68ba      	ldr	r2, [r7, #8]
 80031b0:	4313      	orrs	r3, r2
 80031b2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80031bc:	d003      	beq.n	80031c6 <HAL_ADC_Init+0xa2>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	689b      	ldr	r3, [r3, #8]
 80031c2:	2b01      	cmp	r3, #1
 80031c4:	d102      	bne.n	80031cc <HAL_ADC_Init+0xa8>
 80031c6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80031ca:	e000      	b.n	80031ce <HAL_ADC_Init+0xaa>
 80031cc:	2300      	movs	r3, #0
 80031ce:	693a      	ldr	r2, [r7, #16]
 80031d0:	4313      	orrs	r3, r2
 80031d2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	7d1b      	ldrb	r3, [r3, #20]
 80031d8:	2b01      	cmp	r3, #1
 80031da:	d119      	bne.n	8003210 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	7b1b      	ldrb	r3, [r3, #12]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d109      	bne.n	80031f8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	699b      	ldr	r3, [r3, #24]
 80031e8:	3b01      	subs	r3, #1
 80031ea:	035a      	lsls	r2, r3, #13
 80031ec:	693b      	ldr	r3, [r7, #16]
 80031ee:	4313      	orrs	r3, r2
 80031f0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80031f4:	613b      	str	r3, [r7, #16]
 80031f6:	e00b      	b.n	8003210 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031fc:	f043 0220 	orr.w	r2, r3, #32
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003208:	f043 0201 	orr.w	r2, r3, #1
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	693a      	ldr	r2, [r7, #16]
 8003220:	430a      	orrs	r2, r1
 8003222:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	689a      	ldr	r2, [r3, #8]
 800322a:	4b28      	ldr	r3, [pc, #160]	; (80032cc <HAL_ADC_Init+0x1a8>)
 800322c:	4013      	ands	r3, r2
 800322e:	687a      	ldr	r2, [r7, #4]
 8003230:	6812      	ldr	r2, [r2, #0]
 8003232:	68b9      	ldr	r1, [r7, #8]
 8003234:	430b      	orrs	r3, r1
 8003236:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003240:	d003      	beq.n	800324a <HAL_ADC_Init+0x126>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	689b      	ldr	r3, [r3, #8]
 8003246:	2b01      	cmp	r3, #1
 8003248:	d104      	bne.n	8003254 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	691b      	ldr	r3, [r3, #16]
 800324e:	3b01      	subs	r3, #1
 8003250:	051b      	lsls	r3, r3, #20
 8003252:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800325a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	68fa      	ldr	r2, [r7, #12]
 8003264:	430a      	orrs	r2, r1
 8003266:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	689a      	ldr	r2, [r3, #8]
 800326e:	4b18      	ldr	r3, [pc, #96]	; (80032d0 <HAL_ADC_Init+0x1ac>)
 8003270:	4013      	ands	r3, r2
 8003272:	68ba      	ldr	r2, [r7, #8]
 8003274:	429a      	cmp	r2, r3
 8003276:	d10b      	bne.n	8003290 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2200      	movs	r2, #0
 800327c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003282:	f023 0303 	bic.w	r3, r3, #3
 8003286:	f043 0201 	orr.w	r2, r3, #1
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800328e:	e018      	b.n	80032c2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003294:	f023 0312 	bic.w	r3, r3, #18
 8003298:	f043 0210 	orr.w	r2, r3, #16
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032a4:	f043 0201 	orr.w	r2, r3, #1
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80032ac:	2301      	movs	r3, #1
 80032ae:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80032b0:	e007      	b.n	80032c2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032b6:	f043 0210 	orr.w	r2, r3, #16
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80032c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	3718      	adds	r7, #24
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}
 80032cc:	ffe1f7fd 	.word	0xffe1f7fd
 80032d0:	ff1f0efe 	.word	0xff1f0efe

080032d4 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b084      	sub	sp, #16
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032dc:	2300      	movs	r3, #0
 80032de:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80032e6:	2b01      	cmp	r3, #1
 80032e8:	d101      	bne.n	80032ee <HAL_ADC_Start+0x1a>
 80032ea:	2302      	movs	r3, #2
 80032ec:	e098      	b.n	8003420 <HAL_ADC_Start+0x14c>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2201      	movs	r2, #1
 80032f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80032f6:	6878      	ldr	r0, [r7, #4]
 80032f8:	f000 faca 	bl	8003890 <ADC_Enable>
 80032fc:	4603      	mov	r3, r0
 80032fe:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8003300:	7bfb      	ldrb	r3, [r7, #15]
 8003302:	2b00      	cmp	r3, #0
 8003304:	f040 8087 	bne.w	8003416 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800330c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003310:	f023 0301 	bic.w	r3, r3, #1
 8003314:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4a41      	ldr	r2, [pc, #260]	; (8003428 <HAL_ADC_Start+0x154>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d105      	bne.n	8003332 <HAL_ADC_Start+0x5e>
 8003326:	4b41      	ldr	r3, [pc, #260]	; (800342c <HAL_ADC_Start+0x158>)
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800332e:	2b00      	cmp	r3, #0
 8003330:	d115      	bne.n	800335e <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003336:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003348:	2b00      	cmp	r3, #0
 800334a:	d026      	beq.n	800339a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003350:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003354:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800335c:	e01d      	b.n	800339a <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003362:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	4a2f      	ldr	r2, [pc, #188]	; (800342c <HAL_ADC_Start+0x158>)
 8003370:	4293      	cmp	r3, r2
 8003372:	d004      	beq.n	800337e <HAL_ADC_Start+0xaa>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a2b      	ldr	r2, [pc, #172]	; (8003428 <HAL_ADC_Start+0x154>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d10d      	bne.n	800339a <HAL_ADC_Start+0xc6>
 800337e:	4b2b      	ldr	r3, [pc, #172]	; (800342c <HAL_ADC_Start+0x158>)
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003386:	2b00      	cmp	r3, #0
 8003388:	d007      	beq.n	800339a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800338e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003392:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800339e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d006      	beq.n	80033b4 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033aa:	f023 0206 	bic.w	r2, r3, #6
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	62da      	str	r2, [r3, #44]	; 0x2c
 80033b2:	e002      	b.n	80033ba <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2200      	movs	r2, #0
 80033b8:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2200      	movs	r2, #0
 80033be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f06f 0202 	mvn.w	r2, #2
 80033ca:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	689b      	ldr	r3, [r3, #8]
 80033d2:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80033d6:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80033da:	d113      	bne.n	8003404 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80033e0:	4a11      	ldr	r2, [pc, #68]	; (8003428 <HAL_ADC_Start+0x154>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d105      	bne.n	80033f2 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80033e6:	4b11      	ldr	r3, [pc, #68]	; (800342c <HAL_ADC_Start+0x158>)
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d108      	bne.n	8003404 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	689a      	ldr	r2, [r3, #8]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8003400:	609a      	str	r2, [r3, #8]
 8003402:	e00c      	b.n	800341e <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	689a      	ldr	r2, [r3, #8]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003412:	609a      	str	r2, [r3, #8]
 8003414:	e003      	b.n	800341e <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2200      	movs	r2, #0
 800341a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800341e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003420:	4618      	mov	r0, r3
 8003422:	3710      	adds	r7, #16
 8003424:	46bd      	mov	sp, r7
 8003426:	bd80      	pop	{r7, pc}
 8003428:	40012800 	.word	0x40012800
 800342c:	40012400 	.word	0x40012400

08003430 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8003430:	b480      	push	{r7}
 8003432:	b083      	sub	sp, #12
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800343e:	4618      	mov	r0, r3
 8003440:	370c      	adds	r7, #12
 8003442:	46bd      	mov	sp, r7
 8003444:	bc80      	pop	{r7}
 8003446:	4770      	bx	lr

08003448 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b082      	sub	sp, #8
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	f003 0320 	and.w	r3, r3, #32
 800345a:	2b20      	cmp	r3, #32
 800345c:	d140      	bne.n	80034e0 <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f003 0302 	and.w	r3, r3, #2
 8003468:	2b02      	cmp	r3, #2
 800346a:	d139      	bne.n	80034e0 <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003470:	f003 0310 	and.w	r3, r3, #16
 8003474:	2b00      	cmp	r3, #0
 8003476:	d105      	bne.n	8003484 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800347c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	689b      	ldr	r3, [r3, #8]
 800348a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800348e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003492:	d11d      	bne.n	80034d0 <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003498:	2b00      	cmp	r3, #0
 800349a:	d119      	bne.n	80034d0 <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	685a      	ldr	r2, [r3, #4]
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f022 0220 	bic.w	r2, r2, #32
 80034aa:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034b0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d105      	bne.n	80034d0 <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034c8:	f043 0201 	orr.w	r2, r3, #1
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80034d0:	6878      	ldr	r0, [r7, #4]
 80034d2:	f000 f87c 	bl	80035ce <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f06f 0212 	mvn.w	r2, #18
 80034de:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034ea:	2b80      	cmp	r3, #128	; 0x80
 80034ec:	d14f      	bne.n	800358e <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f003 0304 	and.w	r3, r3, #4
 80034f8:	2b04      	cmp	r3, #4
 80034fa:	d148      	bne.n	800358e <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003500:	f003 0310 	and.w	r3, r3, #16
 8003504:	2b00      	cmp	r3, #0
 8003506:	d105      	bne.n	8003514 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800350c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	689b      	ldr	r3, [r3, #8]
 800351a:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800351e:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8003522:	d012      	beq.n	800354a <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800352e:	2b00      	cmp	r3, #0
 8003530:	d125      	bne.n	800357e <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	689b      	ldr	r3, [r3, #8]
 8003538:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 800353c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003540:	d11d      	bne.n	800357e <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003546:	2b00      	cmp	r3, #0
 8003548:	d119      	bne.n	800357e <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	685a      	ldr	r2, [r3, #4]
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003558:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800355e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800356a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800356e:	2b00      	cmp	r3, #0
 8003570:	d105      	bne.n	800357e <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003576:	f043 0201 	orr.w	r2, r3, #1
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800357e:	6878      	ldr	r0, [r7, #4]
 8003580:	f000 fa21 	bl	80039c6 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f06f 020c 	mvn.w	r2, #12
 800358c:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003598:	2b40      	cmp	r3, #64	; 0x40
 800359a:	d114      	bne.n	80035c6 <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f003 0301 	and.w	r3, r3, #1
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d10d      	bne.n	80035c6 <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035ae:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80035b6:	6878      	ldr	r0, [r7, #4]
 80035b8:	f000 f812 	bl	80035e0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f06f 0201 	mvn.w	r2, #1
 80035c4:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 80035c6:	bf00      	nop
 80035c8:	3708      	adds	r7, #8
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bd80      	pop	{r7, pc}

080035ce <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80035ce:	b480      	push	{r7}
 80035d0:	b083      	sub	sp, #12
 80035d2:	af00      	add	r7, sp, #0
 80035d4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80035d6:	bf00      	nop
 80035d8:	370c      	adds	r7, #12
 80035da:	46bd      	mov	sp, r7
 80035dc:	bc80      	pop	{r7}
 80035de:	4770      	bx	lr

080035e0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80035e0:	b480      	push	{r7}
 80035e2:	b083      	sub	sp, #12
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80035e8:	bf00      	nop
 80035ea:	370c      	adds	r7, #12
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bc80      	pop	{r7}
 80035f0:	4770      	bx	lr
	...

080035f4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80035f4:	b480      	push	{r7}
 80035f6:	b085      	sub	sp, #20
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
 80035fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80035fe:	2300      	movs	r3, #0
 8003600:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003602:	2300      	movs	r3, #0
 8003604:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800360c:	2b01      	cmp	r3, #1
 800360e:	d101      	bne.n	8003614 <HAL_ADC_ConfigChannel+0x20>
 8003610:	2302      	movs	r3, #2
 8003612:	e0dc      	b.n	80037ce <HAL_ADC_ConfigChannel+0x1da>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2201      	movs	r2, #1
 8003618:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	2b06      	cmp	r3, #6
 8003622:	d81c      	bhi.n	800365e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	685a      	ldr	r2, [r3, #4]
 800362e:	4613      	mov	r3, r2
 8003630:	009b      	lsls	r3, r3, #2
 8003632:	4413      	add	r3, r2
 8003634:	3b05      	subs	r3, #5
 8003636:	221f      	movs	r2, #31
 8003638:	fa02 f303 	lsl.w	r3, r2, r3
 800363c:	43db      	mvns	r3, r3
 800363e:	4019      	ands	r1, r3
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	6818      	ldr	r0, [r3, #0]
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	685a      	ldr	r2, [r3, #4]
 8003648:	4613      	mov	r3, r2
 800364a:	009b      	lsls	r3, r3, #2
 800364c:	4413      	add	r3, r2
 800364e:	3b05      	subs	r3, #5
 8003650:	fa00 f203 	lsl.w	r2, r0, r3
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	430a      	orrs	r2, r1
 800365a:	635a      	str	r2, [r3, #52]	; 0x34
 800365c:	e03c      	b.n	80036d8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	2b0c      	cmp	r3, #12
 8003664:	d81c      	bhi.n	80036a0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	685a      	ldr	r2, [r3, #4]
 8003670:	4613      	mov	r3, r2
 8003672:	009b      	lsls	r3, r3, #2
 8003674:	4413      	add	r3, r2
 8003676:	3b23      	subs	r3, #35	; 0x23
 8003678:	221f      	movs	r2, #31
 800367a:	fa02 f303 	lsl.w	r3, r2, r3
 800367e:	43db      	mvns	r3, r3
 8003680:	4019      	ands	r1, r3
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	6818      	ldr	r0, [r3, #0]
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	685a      	ldr	r2, [r3, #4]
 800368a:	4613      	mov	r3, r2
 800368c:	009b      	lsls	r3, r3, #2
 800368e:	4413      	add	r3, r2
 8003690:	3b23      	subs	r3, #35	; 0x23
 8003692:	fa00 f203 	lsl.w	r2, r0, r3
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	430a      	orrs	r2, r1
 800369c:	631a      	str	r2, [r3, #48]	; 0x30
 800369e:	e01b      	b.n	80036d8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	685a      	ldr	r2, [r3, #4]
 80036aa:	4613      	mov	r3, r2
 80036ac:	009b      	lsls	r3, r3, #2
 80036ae:	4413      	add	r3, r2
 80036b0:	3b41      	subs	r3, #65	; 0x41
 80036b2:	221f      	movs	r2, #31
 80036b4:	fa02 f303 	lsl.w	r3, r2, r3
 80036b8:	43db      	mvns	r3, r3
 80036ba:	4019      	ands	r1, r3
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	6818      	ldr	r0, [r3, #0]
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	685a      	ldr	r2, [r3, #4]
 80036c4:	4613      	mov	r3, r2
 80036c6:	009b      	lsls	r3, r3, #2
 80036c8:	4413      	add	r3, r2
 80036ca:	3b41      	subs	r3, #65	; 0x41
 80036cc:	fa00 f203 	lsl.w	r2, r0, r3
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	430a      	orrs	r2, r1
 80036d6:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	2b09      	cmp	r3, #9
 80036de:	d91c      	bls.n	800371a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	68d9      	ldr	r1, [r3, #12]
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	681a      	ldr	r2, [r3, #0]
 80036ea:	4613      	mov	r3, r2
 80036ec:	005b      	lsls	r3, r3, #1
 80036ee:	4413      	add	r3, r2
 80036f0:	3b1e      	subs	r3, #30
 80036f2:	2207      	movs	r2, #7
 80036f4:	fa02 f303 	lsl.w	r3, r2, r3
 80036f8:	43db      	mvns	r3, r3
 80036fa:	4019      	ands	r1, r3
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	6898      	ldr	r0, [r3, #8]
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	681a      	ldr	r2, [r3, #0]
 8003704:	4613      	mov	r3, r2
 8003706:	005b      	lsls	r3, r3, #1
 8003708:	4413      	add	r3, r2
 800370a:	3b1e      	subs	r3, #30
 800370c:	fa00 f203 	lsl.w	r2, r0, r3
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	430a      	orrs	r2, r1
 8003716:	60da      	str	r2, [r3, #12]
 8003718:	e019      	b.n	800374e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	6919      	ldr	r1, [r3, #16]
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	681a      	ldr	r2, [r3, #0]
 8003724:	4613      	mov	r3, r2
 8003726:	005b      	lsls	r3, r3, #1
 8003728:	4413      	add	r3, r2
 800372a:	2207      	movs	r2, #7
 800372c:	fa02 f303 	lsl.w	r3, r2, r3
 8003730:	43db      	mvns	r3, r3
 8003732:	4019      	ands	r1, r3
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	6898      	ldr	r0, [r3, #8]
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	681a      	ldr	r2, [r3, #0]
 800373c:	4613      	mov	r3, r2
 800373e:	005b      	lsls	r3, r3, #1
 8003740:	4413      	add	r3, r2
 8003742:	fa00 f203 	lsl.w	r2, r0, r3
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	430a      	orrs	r2, r1
 800374c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	2b10      	cmp	r3, #16
 8003754:	d003      	beq.n	800375e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800375a:	2b11      	cmp	r3, #17
 800375c:	d132      	bne.n	80037c4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a1d      	ldr	r2, [pc, #116]	; (80037d8 <HAL_ADC_ConfigChannel+0x1e4>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d125      	bne.n	80037b4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	689b      	ldr	r3, [r3, #8]
 800376e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003772:	2b00      	cmp	r3, #0
 8003774:	d126      	bne.n	80037c4 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	689a      	ldr	r2, [r3, #8]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003784:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	2b10      	cmp	r3, #16
 800378c:	d11a      	bne.n	80037c4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800378e:	4b13      	ldr	r3, [pc, #76]	; (80037dc <HAL_ADC_ConfigChannel+0x1e8>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4a13      	ldr	r2, [pc, #76]	; (80037e0 <HAL_ADC_ConfigChannel+0x1ec>)
 8003794:	fba2 2303 	umull	r2, r3, r2, r3
 8003798:	0c9a      	lsrs	r2, r3, #18
 800379a:	4613      	mov	r3, r2
 800379c:	009b      	lsls	r3, r3, #2
 800379e:	4413      	add	r3, r2
 80037a0:	005b      	lsls	r3, r3, #1
 80037a2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80037a4:	e002      	b.n	80037ac <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80037a6:	68bb      	ldr	r3, [r7, #8]
 80037a8:	3b01      	subs	r3, #1
 80037aa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80037ac:	68bb      	ldr	r3, [r7, #8]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d1f9      	bne.n	80037a6 <HAL_ADC_ConfigChannel+0x1b2>
 80037b2:	e007      	b.n	80037c4 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037b8:	f043 0220 	orr.w	r2, r3, #32
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80037c0:	2301      	movs	r3, #1
 80037c2:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2200      	movs	r2, #0
 80037c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80037cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	3714      	adds	r7, #20
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bc80      	pop	{r7}
 80037d6:	4770      	bx	lr
 80037d8:	40012400 	.word	0x40012400
 80037dc:	20000008 	.word	0x20000008
 80037e0:	431bde83 	.word	0x431bde83

080037e4 <HAL_ADC_AnalogWDGConfig>:
  * @param  hadc: ADC handle
  * @param  AnalogWDGConfig: Structure of ADC analog watchdog configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef* hadc, ADC_AnalogWDGConfTypeDef* AnalogWDGConfig)
{
 80037e4:	b480      	push	{r7}
 80037e6:	b083      	sub	sp, #12
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
 80037ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ANALOG_WATCHDOG_MODE(AnalogWDGConfig->WatchdogMode));
  assert_param(IS_FUNCTIONAL_STATE(AnalogWDGConfig->ITMode));
  assert_param(IS_ADC_RANGE(AnalogWDGConfig->HighThreshold));
  assert_param(IS_ADC_RANGE(AnalogWDGConfig->LowThreshold));
  
  if((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4a24      	ldr	r2, [pc, #144]	; (8003884 <HAL_ADC_AnalogWDGConfig+0xa0>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d003      	beq.n	8003800 <HAL_ADC_AnalogWDGConfig+0x1c>
     (AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_INJEC)   ||
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	681b      	ldr	r3, [r3, #0]
  if((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 80037fc:	4a22      	ldr	r2, [pc, #136]	; (8003888 <HAL_ADC_AnalogWDGConfig+0xa4>)
 80037fe:	4293      	cmp	r3, r2
  {
    assert_param(IS_ADC_CHANNEL(AnalogWDGConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003806:	2b01      	cmp	r3, #1
 8003808:	d101      	bne.n	800380e <HAL_ADC_AnalogWDGConfig+0x2a>
 800380a:	2302      	movs	r3, #2
 800380c:	e035      	b.n	800387a <HAL_ADC_AnalogWDGConfig+0x96>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2201      	movs	r2, #1
 8003812:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Analog watchdog configuration */

  /* Configure ADC Analog watchdog interrupt */
  if(AnalogWDGConfig->ITMode == ENABLE)
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	7a1b      	ldrb	r3, [r3, #8]
 800381a:	2b01      	cmp	r3, #1
 800381c:	d108      	bne.n	8003830 <HAL_ADC_AnalogWDGConfig+0x4c>
  {
    /* Enable the ADC Analog watchdog interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_AWD);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	685a      	ldr	r2, [r3, #4]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800382c:	605a      	str	r2, [r3, #4]
 800382e:	e007      	b.n	8003840 <HAL_ADC_AnalogWDGConfig+0x5c>
  }
  else
  {
    /* Disable the ADC Analog watchdog interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_AWD);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	685a      	ldr	r2, [r3, #4]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800383e:	605a      	str	r2, [r3, #4]
  /* Configuration of analog watchdog:                                        */
  /*  - Set the analog watchdog enable mode: regular and/or injected groups,  */
  /*    one or all channels.                                                  */
  /*  - Set the Analog watchdog channel (is not used if watchdog              */
  /*    mode "all channels": ADC_CFGR_AWD1SGL=0).                             */
  MODIFY_REG(hadc->Instance->CR1            ,
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	685a      	ldr	r2, [r3, #4]
 8003846:	4b11      	ldr	r3, [pc, #68]	; (800388c <HAL_ADC_AnalogWDGConfig+0xa8>)
 8003848:	4013      	ands	r3, r2
 800384a:	683a      	ldr	r2, [r7, #0]
 800384c:	6811      	ldr	r1, [r2, #0]
 800384e:	683a      	ldr	r2, [r7, #0]
 8003850:	6852      	ldr	r2, [r2, #4]
 8003852:	4311      	orrs	r1, r2
 8003854:	687a      	ldr	r2, [r7, #4]
 8003856:	6812      	ldr	r2, [r2, #0]
 8003858:	430b      	orrs	r3, r1
 800385a:	6053      	str	r3, [r2, #4]
             ADC_CR1_AWDCH                  ,
             AnalogWDGConfig->WatchdogMode |
             AnalogWDGConfig->Channel        );
  
  /* Set the high threshold */
  WRITE_REG(hadc->Instance->HTR, AnalogWDGConfig->HighThreshold);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	683a      	ldr	r2, [r7, #0]
 8003862:	68d2      	ldr	r2, [r2, #12]
 8003864:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Set the low threshold */
  WRITE_REG(hadc->Instance->LTR, AnalogWDGConfig->LowThreshold);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	683a      	ldr	r2, [r7, #0]
 800386c:	6912      	ldr	r2, [r2, #16]
 800386e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2200      	movs	r2, #0
 8003874:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return HAL_OK;
 8003878:	2300      	movs	r3, #0
}
 800387a:	4618      	mov	r0, r3
 800387c:	370c      	adds	r7, #12
 800387e:	46bd      	mov	sp, r7
 8003880:	bc80      	pop	{r7}
 8003882:	4770      	bx	lr
 8003884:	00800200 	.word	0x00800200
 8003888:	00400200 	.word	0x00400200
 800388c:	ff3ffde0 	.word	0xff3ffde0

08003890 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b084      	sub	sp, #16
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003898:	2300      	movs	r3, #0
 800389a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800389c:	2300      	movs	r3, #0
 800389e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	f003 0301 	and.w	r3, r3, #1
 80038aa:	2b01      	cmp	r3, #1
 80038ac:	d040      	beq.n	8003930 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	689a      	ldr	r2, [r3, #8]
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f042 0201 	orr.w	r2, r2, #1
 80038bc:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80038be:	4b1f      	ldr	r3, [pc, #124]	; (800393c <ADC_Enable+0xac>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4a1f      	ldr	r2, [pc, #124]	; (8003940 <ADC_Enable+0xb0>)
 80038c4:	fba2 2303 	umull	r2, r3, r2, r3
 80038c8:	0c9b      	lsrs	r3, r3, #18
 80038ca:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80038cc:	e002      	b.n	80038d4 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80038ce:	68bb      	ldr	r3, [r7, #8]
 80038d0:	3b01      	subs	r3, #1
 80038d2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80038d4:	68bb      	ldr	r3, [r7, #8]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d1f9      	bne.n	80038ce <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80038da:	f7ff fbf5 	bl	80030c8 <HAL_GetTick>
 80038de:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80038e0:	e01f      	b.n	8003922 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80038e2:	f7ff fbf1 	bl	80030c8 <HAL_GetTick>
 80038e6:	4602      	mov	r2, r0
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	1ad3      	subs	r3, r2, r3
 80038ec:	2b02      	cmp	r3, #2
 80038ee:	d918      	bls.n	8003922 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	689b      	ldr	r3, [r3, #8]
 80038f6:	f003 0301 	and.w	r3, r3, #1
 80038fa:	2b01      	cmp	r3, #1
 80038fc:	d011      	beq.n	8003922 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003902:	f043 0210 	orr.w	r2, r3, #16
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800390e:	f043 0201 	orr.w	r2, r3, #1
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2200      	movs	r2, #0
 800391a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800391e:	2301      	movs	r3, #1
 8003920:	e007      	b.n	8003932 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	689b      	ldr	r3, [r3, #8]
 8003928:	f003 0301 	and.w	r3, r3, #1
 800392c:	2b01      	cmp	r3, #1
 800392e:	d1d8      	bne.n	80038e2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003930:	2300      	movs	r3, #0
}
 8003932:	4618      	mov	r0, r3
 8003934:	3710      	adds	r7, #16
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}
 800393a:	bf00      	nop
 800393c:	20000008 	.word	0x20000008
 8003940:	431bde83 	.word	0x431bde83

08003944 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b084      	sub	sp, #16
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800394c:	2300      	movs	r3, #0
 800394e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	689b      	ldr	r3, [r3, #8]
 8003956:	f003 0301 	and.w	r3, r3, #1
 800395a:	2b01      	cmp	r3, #1
 800395c:	d12e      	bne.n	80039bc <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	689a      	ldr	r2, [r3, #8]
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f022 0201 	bic.w	r2, r2, #1
 800396c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800396e:	f7ff fbab 	bl	80030c8 <HAL_GetTick>
 8003972:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003974:	e01b      	b.n	80039ae <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003976:	f7ff fba7 	bl	80030c8 <HAL_GetTick>
 800397a:	4602      	mov	r2, r0
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	1ad3      	subs	r3, r2, r3
 8003980:	2b02      	cmp	r3, #2
 8003982:	d914      	bls.n	80039ae <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	689b      	ldr	r3, [r3, #8]
 800398a:	f003 0301 	and.w	r3, r3, #1
 800398e:	2b01      	cmp	r3, #1
 8003990:	d10d      	bne.n	80039ae <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003996:	f043 0210 	orr.w	r2, r3, #16
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039a2:	f043 0201 	orr.w	r2, r3, #1
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80039aa:	2301      	movs	r3, #1
 80039ac:	e007      	b.n	80039be <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	689b      	ldr	r3, [r3, #8]
 80039b4:	f003 0301 	and.w	r3, r3, #1
 80039b8:	2b01      	cmp	r3, #1
 80039ba:	d0dc      	beq.n	8003976 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80039bc:	2300      	movs	r3, #0
}
 80039be:	4618      	mov	r0, r3
 80039c0:	3710      	adds	r7, #16
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}

080039c6 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80039c6:	b480      	push	{r7}
 80039c8:	b083      	sub	sp, #12
 80039ca:	af00      	add	r7, sp, #0
 80039cc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80039ce:	bf00      	nop
 80039d0:	370c      	adds	r7, #12
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bc80      	pop	{r7}
 80039d6:	4770      	bx	lr

080039d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039d8:	b480      	push	{r7}
 80039da:	b085      	sub	sp, #20
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	f003 0307 	and.w	r3, r3, #7
 80039e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80039e8:	4b0c      	ldr	r3, [pc, #48]	; (8003a1c <__NVIC_SetPriorityGrouping+0x44>)
 80039ea:	68db      	ldr	r3, [r3, #12]
 80039ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80039ee:	68ba      	ldr	r2, [r7, #8]
 80039f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80039f4:	4013      	ands	r3, r2
 80039f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80039fc:	68bb      	ldr	r3, [r7, #8]
 80039fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a00:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003a04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a0a:	4a04      	ldr	r2, [pc, #16]	; (8003a1c <__NVIC_SetPriorityGrouping+0x44>)
 8003a0c:	68bb      	ldr	r3, [r7, #8]
 8003a0e:	60d3      	str	r3, [r2, #12]
}
 8003a10:	bf00      	nop
 8003a12:	3714      	adds	r7, #20
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bc80      	pop	{r7}
 8003a18:	4770      	bx	lr
 8003a1a:	bf00      	nop
 8003a1c:	e000ed00 	.word	0xe000ed00

08003a20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a20:	b480      	push	{r7}
 8003a22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a24:	4b04      	ldr	r3, [pc, #16]	; (8003a38 <__NVIC_GetPriorityGrouping+0x18>)
 8003a26:	68db      	ldr	r3, [r3, #12]
 8003a28:	0a1b      	lsrs	r3, r3, #8
 8003a2a:	f003 0307 	and.w	r3, r3, #7
}
 8003a2e:	4618      	mov	r0, r3
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bc80      	pop	{r7}
 8003a34:	4770      	bx	lr
 8003a36:	bf00      	nop
 8003a38:	e000ed00 	.word	0xe000ed00

08003a3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	b083      	sub	sp, #12
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	4603      	mov	r3, r0
 8003a44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	db0b      	blt.n	8003a66 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a4e:	79fb      	ldrb	r3, [r7, #7]
 8003a50:	f003 021f 	and.w	r2, r3, #31
 8003a54:	4906      	ldr	r1, [pc, #24]	; (8003a70 <__NVIC_EnableIRQ+0x34>)
 8003a56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a5a:	095b      	lsrs	r3, r3, #5
 8003a5c:	2001      	movs	r0, #1
 8003a5e:	fa00 f202 	lsl.w	r2, r0, r2
 8003a62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003a66:	bf00      	nop
 8003a68:	370c      	adds	r7, #12
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bc80      	pop	{r7}
 8003a6e:	4770      	bx	lr
 8003a70:	e000e100 	.word	0xe000e100

08003a74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b083      	sub	sp, #12
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	6039      	str	r1, [r7, #0]
 8003a7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	db0a      	blt.n	8003a9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	b2da      	uxtb	r2, r3
 8003a8c:	490c      	ldr	r1, [pc, #48]	; (8003ac0 <__NVIC_SetPriority+0x4c>)
 8003a8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a92:	0112      	lsls	r2, r2, #4
 8003a94:	b2d2      	uxtb	r2, r2
 8003a96:	440b      	add	r3, r1
 8003a98:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a9c:	e00a      	b.n	8003ab4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	b2da      	uxtb	r2, r3
 8003aa2:	4908      	ldr	r1, [pc, #32]	; (8003ac4 <__NVIC_SetPriority+0x50>)
 8003aa4:	79fb      	ldrb	r3, [r7, #7]
 8003aa6:	f003 030f 	and.w	r3, r3, #15
 8003aaa:	3b04      	subs	r3, #4
 8003aac:	0112      	lsls	r2, r2, #4
 8003aae:	b2d2      	uxtb	r2, r2
 8003ab0:	440b      	add	r3, r1
 8003ab2:	761a      	strb	r2, [r3, #24]
}
 8003ab4:	bf00      	nop
 8003ab6:	370c      	adds	r7, #12
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bc80      	pop	{r7}
 8003abc:	4770      	bx	lr
 8003abe:	bf00      	nop
 8003ac0:	e000e100 	.word	0xe000e100
 8003ac4:	e000ed00 	.word	0xe000ed00

08003ac8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b089      	sub	sp, #36	; 0x24
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	60f8      	str	r0, [r7, #12]
 8003ad0:	60b9      	str	r1, [r7, #8]
 8003ad2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	f003 0307 	and.w	r3, r3, #7
 8003ada:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003adc:	69fb      	ldr	r3, [r7, #28]
 8003ade:	f1c3 0307 	rsb	r3, r3, #7
 8003ae2:	2b04      	cmp	r3, #4
 8003ae4:	bf28      	it	cs
 8003ae6:	2304      	movcs	r3, #4
 8003ae8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003aea:	69fb      	ldr	r3, [r7, #28]
 8003aec:	3304      	adds	r3, #4
 8003aee:	2b06      	cmp	r3, #6
 8003af0:	d902      	bls.n	8003af8 <NVIC_EncodePriority+0x30>
 8003af2:	69fb      	ldr	r3, [r7, #28]
 8003af4:	3b03      	subs	r3, #3
 8003af6:	e000      	b.n	8003afa <NVIC_EncodePriority+0x32>
 8003af8:	2300      	movs	r3, #0
 8003afa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003afc:	f04f 32ff 	mov.w	r2, #4294967295
 8003b00:	69bb      	ldr	r3, [r7, #24]
 8003b02:	fa02 f303 	lsl.w	r3, r2, r3
 8003b06:	43da      	mvns	r2, r3
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	401a      	ands	r2, r3
 8003b0c:	697b      	ldr	r3, [r7, #20]
 8003b0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b10:	f04f 31ff 	mov.w	r1, #4294967295
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	fa01 f303 	lsl.w	r3, r1, r3
 8003b1a:	43d9      	mvns	r1, r3
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b20:	4313      	orrs	r3, r2
         );
}
 8003b22:	4618      	mov	r0, r3
 8003b24:	3724      	adds	r7, #36	; 0x24
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bc80      	pop	{r7}
 8003b2a:	4770      	bx	lr

08003b2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b082      	sub	sp, #8
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	3b01      	subs	r3, #1
 8003b38:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003b3c:	d301      	bcc.n	8003b42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b3e:	2301      	movs	r3, #1
 8003b40:	e00f      	b.n	8003b62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b42:	4a0a      	ldr	r2, [pc, #40]	; (8003b6c <SysTick_Config+0x40>)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	3b01      	subs	r3, #1
 8003b48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b4a:	210f      	movs	r1, #15
 8003b4c:	f04f 30ff 	mov.w	r0, #4294967295
 8003b50:	f7ff ff90 	bl	8003a74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b54:	4b05      	ldr	r3, [pc, #20]	; (8003b6c <SysTick_Config+0x40>)
 8003b56:	2200      	movs	r2, #0
 8003b58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b5a:	4b04      	ldr	r3, [pc, #16]	; (8003b6c <SysTick_Config+0x40>)
 8003b5c:	2207      	movs	r2, #7
 8003b5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b60:	2300      	movs	r3, #0
}
 8003b62:	4618      	mov	r0, r3
 8003b64:	3708      	adds	r7, #8
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}
 8003b6a:	bf00      	nop
 8003b6c:	e000e010 	.word	0xe000e010

08003b70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b082      	sub	sp, #8
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b78:	6878      	ldr	r0, [r7, #4]
 8003b7a:	f7ff ff2d 	bl	80039d8 <__NVIC_SetPriorityGrouping>
}
 8003b7e:	bf00      	nop
 8003b80:	3708      	adds	r7, #8
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bd80      	pop	{r7, pc}

08003b86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003b86:	b580      	push	{r7, lr}
 8003b88:	b086      	sub	sp, #24
 8003b8a:	af00      	add	r7, sp, #0
 8003b8c:	4603      	mov	r3, r0
 8003b8e:	60b9      	str	r1, [r7, #8]
 8003b90:	607a      	str	r2, [r7, #4]
 8003b92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003b94:	2300      	movs	r3, #0
 8003b96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003b98:	f7ff ff42 	bl	8003a20 <__NVIC_GetPriorityGrouping>
 8003b9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b9e:	687a      	ldr	r2, [r7, #4]
 8003ba0:	68b9      	ldr	r1, [r7, #8]
 8003ba2:	6978      	ldr	r0, [r7, #20]
 8003ba4:	f7ff ff90 	bl	8003ac8 <NVIC_EncodePriority>
 8003ba8:	4602      	mov	r2, r0
 8003baa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003bae:	4611      	mov	r1, r2
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	f7ff ff5f 	bl	8003a74 <__NVIC_SetPriority>
}
 8003bb6:	bf00      	nop
 8003bb8:	3718      	adds	r7, #24
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}

08003bbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bbe:	b580      	push	{r7, lr}
 8003bc0:	b082      	sub	sp, #8
 8003bc2:	af00      	add	r7, sp, #0
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003bc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bcc:	4618      	mov	r0, r3
 8003bce:	f7ff ff35 	bl	8003a3c <__NVIC_EnableIRQ>
}
 8003bd2:	bf00      	nop
 8003bd4:	3708      	adds	r7, #8
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}

08003bda <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003bda:	b580      	push	{r7, lr}
 8003bdc:	b082      	sub	sp, #8
 8003bde:	af00      	add	r7, sp, #0
 8003be0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003be2:	6878      	ldr	r0, [r7, #4]
 8003be4:	f7ff ffa2 	bl	8003b2c <SysTick_Config>
 8003be8:	4603      	mov	r3, r0
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	3708      	adds	r7, #8
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bd80      	pop	{r7, pc}

08003bf2 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003bf2:	b480      	push	{r7}
 8003bf4:	b085      	sub	sp, #20
 8003bf6:	af00      	add	r7, sp, #0
 8003bf8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003c04:	2b02      	cmp	r3, #2
 8003c06:	d008      	beq.n	8003c1a <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2204      	movs	r2, #4
 8003c0c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2200      	movs	r2, #0
 8003c12:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	e020      	b.n	8003c5c <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	681a      	ldr	r2, [r3, #0]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f022 020e 	bic.w	r2, r2, #14
 8003c28:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	681a      	ldr	r2, [r3, #0]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f022 0201 	bic.w	r2, r2, #1
 8003c38:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c42:	2101      	movs	r1, #1
 8003c44:	fa01 f202 	lsl.w	r2, r1, r2
 8003c48:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2200      	movs	r2, #0
 8003c56:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003c5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	3714      	adds	r7, #20
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bc80      	pop	{r7}
 8003c64:	4770      	bx	lr
	...

08003c68 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b084      	sub	sp, #16
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c70:	2300      	movs	r3, #0
 8003c72:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003c7a:	2b02      	cmp	r3, #2
 8003c7c:	d005      	beq.n	8003c8a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2204      	movs	r2, #4
 8003c82:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	73fb      	strb	r3, [r7, #15]
 8003c88:	e051      	b.n	8003d2e <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	681a      	ldr	r2, [r3, #0]
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f022 020e 	bic.w	r2, r2, #14
 8003c98:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	681a      	ldr	r2, [r3, #0]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f022 0201 	bic.w	r2, r2, #1
 8003ca8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a22      	ldr	r2, [pc, #136]	; (8003d38 <HAL_DMA_Abort_IT+0xd0>)
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d029      	beq.n	8003d08 <HAL_DMA_Abort_IT+0xa0>
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a20      	ldr	r2, [pc, #128]	; (8003d3c <HAL_DMA_Abort_IT+0xd4>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d022      	beq.n	8003d04 <HAL_DMA_Abort_IT+0x9c>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a1f      	ldr	r2, [pc, #124]	; (8003d40 <HAL_DMA_Abort_IT+0xd8>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d01a      	beq.n	8003cfe <HAL_DMA_Abort_IT+0x96>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a1d      	ldr	r2, [pc, #116]	; (8003d44 <HAL_DMA_Abort_IT+0xdc>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d012      	beq.n	8003cf8 <HAL_DMA_Abort_IT+0x90>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a1c      	ldr	r2, [pc, #112]	; (8003d48 <HAL_DMA_Abort_IT+0xe0>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d00a      	beq.n	8003cf2 <HAL_DMA_Abort_IT+0x8a>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a1a      	ldr	r2, [pc, #104]	; (8003d4c <HAL_DMA_Abort_IT+0xe4>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d102      	bne.n	8003cec <HAL_DMA_Abort_IT+0x84>
 8003ce6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003cea:	e00e      	b.n	8003d0a <HAL_DMA_Abort_IT+0xa2>
 8003cec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003cf0:	e00b      	b.n	8003d0a <HAL_DMA_Abort_IT+0xa2>
 8003cf2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003cf6:	e008      	b.n	8003d0a <HAL_DMA_Abort_IT+0xa2>
 8003cf8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003cfc:	e005      	b.n	8003d0a <HAL_DMA_Abort_IT+0xa2>
 8003cfe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003d02:	e002      	b.n	8003d0a <HAL_DMA_Abort_IT+0xa2>
 8003d04:	2310      	movs	r3, #16
 8003d06:	e000      	b.n	8003d0a <HAL_DMA_Abort_IT+0xa2>
 8003d08:	2301      	movs	r3, #1
 8003d0a:	4a11      	ldr	r2, [pc, #68]	; (8003d50 <HAL_DMA_Abort_IT+0xe8>)
 8003d0c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2201      	movs	r2, #1
 8003d12:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d003      	beq.n	8003d2e <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d2a:	6878      	ldr	r0, [r7, #4]
 8003d2c:	4798      	blx	r3
    } 
  }
  return status;
 8003d2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d30:	4618      	mov	r0, r3
 8003d32:	3710      	adds	r7, #16
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bd80      	pop	{r7, pc}
 8003d38:	40020008 	.word	0x40020008
 8003d3c:	4002001c 	.word	0x4002001c
 8003d40:	40020030 	.word	0x40020030
 8003d44:	40020044 	.word	0x40020044
 8003d48:	40020058 	.word	0x40020058
 8003d4c:	4002006c 	.word	0x4002006c
 8003d50:	40020000 	.word	0x40020000

08003d54 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b08b      	sub	sp, #44	; 0x2c
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
 8003d5c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003d62:	2300      	movs	r3, #0
 8003d64:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d66:	e169      	b.n	800403c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003d68:	2201      	movs	r2, #1
 8003d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d70:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	69fa      	ldr	r2, [r7, #28]
 8003d78:	4013      	ands	r3, r2
 8003d7a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003d7c:	69ba      	ldr	r2, [r7, #24]
 8003d7e:	69fb      	ldr	r3, [r7, #28]
 8003d80:	429a      	cmp	r2, r3
 8003d82:	f040 8158 	bne.w	8004036 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	4a9a      	ldr	r2, [pc, #616]	; (8003ff4 <HAL_GPIO_Init+0x2a0>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d05e      	beq.n	8003e4e <HAL_GPIO_Init+0xfa>
 8003d90:	4a98      	ldr	r2, [pc, #608]	; (8003ff4 <HAL_GPIO_Init+0x2a0>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d875      	bhi.n	8003e82 <HAL_GPIO_Init+0x12e>
 8003d96:	4a98      	ldr	r2, [pc, #608]	; (8003ff8 <HAL_GPIO_Init+0x2a4>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d058      	beq.n	8003e4e <HAL_GPIO_Init+0xfa>
 8003d9c:	4a96      	ldr	r2, [pc, #600]	; (8003ff8 <HAL_GPIO_Init+0x2a4>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d86f      	bhi.n	8003e82 <HAL_GPIO_Init+0x12e>
 8003da2:	4a96      	ldr	r2, [pc, #600]	; (8003ffc <HAL_GPIO_Init+0x2a8>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d052      	beq.n	8003e4e <HAL_GPIO_Init+0xfa>
 8003da8:	4a94      	ldr	r2, [pc, #592]	; (8003ffc <HAL_GPIO_Init+0x2a8>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d869      	bhi.n	8003e82 <HAL_GPIO_Init+0x12e>
 8003dae:	4a94      	ldr	r2, [pc, #592]	; (8004000 <HAL_GPIO_Init+0x2ac>)
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d04c      	beq.n	8003e4e <HAL_GPIO_Init+0xfa>
 8003db4:	4a92      	ldr	r2, [pc, #584]	; (8004000 <HAL_GPIO_Init+0x2ac>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d863      	bhi.n	8003e82 <HAL_GPIO_Init+0x12e>
 8003dba:	4a92      	ldr	r2, [pc, #584]	; (8004004 <HAL_GPIO_Init+0x2b0>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d046      	beq.n	8003e4e <HAL_GPIO_Init+0xfa>
 8003dc0:	4a90      	ldr	r2, [pc, #576]	; (8004004 <HAL_GPIO_Init+0x2b0>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d85d      	bhi.n	8003e82 <HAL_GPIO_Init+0x12e>
 8003dc6:	2b12      	cmp	r3, #18
 8003dc8:	d82a      	bhi.n	8003e20 <HAL_GPIO_Init+0xcc>
 8003dca:	2b12      	cmp	r3, #18
 8003dcc:	d859      	bhi.n	8003e82 <HAL_GPIO_Init+0x12e>
 8003dce:	a201      	add	r2, pc, #4	; (adr r2, 8003dd4 <HAL_GPIO_Init+0x80>)
 8003dd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dd4:	08003e4f 	.word	0x08003e4f
 8003dd8:	08003e29 	.word	0x08003e29
 8003ddc:	08003e3b 	.word	0x08003e3b
 8003de0:	08003e7d 	.word	0x08003e7d
 8003de4:	08003e83 	.word	0x08003e83
 8003de8:	08003e83 	.word	0x08003e83
 8003dec:	08003e83 	.word	0x08003e83
 8003df0:	08003e83 	.word	0x08003e83
 8003df4:	08003e83 	.word	0x08003e83
 8003df8:	08003e83 	.word	0x08003e83
 8003dfc:	08003e83 	.word	0x08003e83
 8003e00:	08003e83 	.word	0x08003e83
 8003e04:	08003e83 	.word	0x08003e83
 8003e08:	08003e83 	.word	0x08003e83
 8003e0c:	08003e83 	.word	0x08003e83
 8003e10:	08003e83 	.word	0x08003e83
 8003e14:	08003e83 	.word	0x08003e83
 8003e18:	08003e31 	.word	0x08003e31
 8003e1c:	08003e45 	.word	0x08003e45
 8003e20:	4a79      	ldr	r2, [pc, #484]	; (8004008 <HAL_GPIO_Init+0x2b4>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d013      	beq.n	8003e4e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003e26:	e02c      	b.n	8003e82 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	68db      	ldr	r3, [r3, #12]
 8003e2c:	623b      	str	r3, [r7, #32]
          break;
 8003e2e:	e029      	b.n	8003e84 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	68db      	ldr	r3, [r3, #12]
 8003e34:	3304      	adds	r3, #4
 8003e36:	623b      	str	r3, [r7, #32]
          break;
 8003e38:	e024      	b.n	8003e84 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	68db      	ldr	r3, [r3, #12]
 8003e3e:	3308      	adds	r3, #8
 8003e40:	623b      	str	r3, [r7, #32]
          break;
 8003e42:	e01f      	b.n	8003e84 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	68db      	ldr	r3, [r3, #12]
 8003e48:	330c      	adds	r3, #12
 8003e4a:	623b      	str	r3, [r7, #32]
          break;
 8003e4c:	e01a      	b.n	8003e84 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	689b      	ldr	r3, [r3, #8]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d102      	bne.n	8003e5c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003e56:	2304      	movs	r3, #4
 8003e58:	623b      	str	r3, [r7, #32]
          break;
 8003e5a:	e013      	b.n	8003e84 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	689b      	ldr	r3, [r3, #8]
 8003e60:	2b01      	cmp	r3, #1
 8003e62:	d105      	bne.n	8003e70 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003e64:	2308      	movs	r3, #8
 8003e66:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	69fa      	ldr	r2, [r7, #28]
 8003e6c:	611a      	str	r2, [r3, #16]
          break;
 8003e6e:	e009      	b.n	8003e84 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003e70:	2308      	movs	r3, #8
 8003e72:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	69fa      	ldr	r2, [r7, #28]
 8003e78:	615a      	str	r2, [r3, #20]
          break;
 8003e7a:	e003      	b.n	8003e84 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	623b      	str	r3, [r7, #32]
          break;
 8003e80:	e000      	b.n	8003e84 <HAL_GPIO_Init+0x130>
          break;
 8003e82:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003e84:	69bb      	ldr	r3, [r7, #24]
 8003e86:	2bff      	cmp	r3, #255	; 0xff
 8003e88:	d801      	bhi.n	8003e8e <HAL_GPIO_Init+0x13a>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	e001      	b.n	8003e92 <HAL_GPIO_Init+0x13e>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	3304      	adds	r3, #4
 8003e92:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003e94:	69bb      	ldr	r3, [r7, #24]
 8003e96:	2bff      	cmp	r3, #255	; 0xff
 8003e98:	d802      	bhi.n	8003ea0 <HAL_GPIO_Init+0x14c>
 8003e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e9c:	009b      	lsls	r3, r3, #2
 8003e9e:	e002      	b.n	8003ea6 <HAL_GPIO_Init+0x152>
 8003ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ea2:	3b08      	subs	r3, #8
 8003ea4:	009b      	lsls	r3, r3, #2
 8003ea6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003ea8:	697b      	ldr	r3, [r7, #20]
 8003eaa:	681a      	ldr	r2, [r3, #0]
 8003eac:	210f      	movs	r1, #15
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	fa01 f303 	lsl.w	r3, r1, r3
 8003eb4:	43db      	mvns	r3, r3
 8003eb6:	401a      	ands	r2, r3
 8003eb8:	6a39      	ldr	r1, [r7, #32]
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	fa01 f303 	lsl.w	r3, r1, r3
 8003ec0:	431a      	orrs	r2, r3
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	685b      	ldr	r3, [r3, #4]
 8003eca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	f000 80b1 	beq.w	8004036 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003ed4:	4b4d      	ldr	r3, [pc, #308]	; (800400c <HAL_GPIO_Init+0x2b8>)
 8003ed6:	699b      	ldr	r3, [r3, #24]
 8003ed8:	4a4c      	ldr	r2, [pc, #304]	; (800400c <HAL_GPIO_Init+0x2b8>)
 8003eda:	f043 0301 	orr.w	r3, r3, #1
 8003ede:	6193      	str	r3, [r2, #24]
 8003ee0:	4b4a      	ldr	r3, [pc, #296]	; (800400c <HAL_GPIO_Init+0x2b8>)
 8003ee2:	699b      	ldr	r3, [r3, #24]
 8003ee4:	f003 0301 	and.w	r3, r3, #1
 8003ee8:	60bb      	str	r3, [r7, #8]
 8003eea:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003eec:	4a48      	ldr	r2, [pc, #288]	; (8004010 <HAL_GPIO_Init+0x2bc>)
 8003eee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ef0:	089b      	lsrs	r3, r3, #2
 8003ef2:	3302      	adds	r3, #2
 8003ef4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ef8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003efc:	f003 0303 	and.w	r3, r3, #3
 8003f00:	009b      	lsls	r3, r3, #2
 8003f02:	220f      	movs	r2, #15
 8003f04:	fa02 f303 	lsl.w	r3, r2, r3
 8003f08:	43db      	mvns	r3, r3
 8003f0a:	68fa      	ldr	r2, [r7, #12]
 8003f0c:	4013      	ands	r3, r2
 8003f0e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	4a40      	ldr	r2, [pc, #256]	; (8004014 <HAL_GPIO_Init+0x2c0>)
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d013      	beq.n	8003f40 <HAL_GPIO_Init+0x1ec>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	4a3f      	ldr	r2, [pc, #252]	; (8004018 <HAL_GPIO_Init+0x2c4>)
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d00d      	beq.n	8003f3c <HAL_GPIO_Init+0x1e8>
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	4a3e      	ldr	r2, [pc, #248]	; (800401c <HAL_GPIO_Init+0x2c8>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d007      	beq.n	8003f38 <HAL_GPIO_Init+0x1e4>
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	4a3d      	ldr	r2, [pc, #244]	; (8004020 <HAL_GPIO_Init+0x2cc>)
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d101      	bne.n	8003f34 <HAL_GPIO_Init+0x1e0>
 8003f30:	2303      	movs	r3, #3
 8003f32:	e006      	b.n	8003f42 <HAL_GPIO_Init+0x1ee>
 8003f34:	2304      	movs	r3, #4
 8003f36:	e004      	b.n	8003f42 <HAL_GPIO_Init+0x1ee>
 8003f38:	2302      	movs	r3, #2
 8003f3a:	e002      	b.n	8003f42 <HAL_GPIO_Init+0x1ee>
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	e000      	b.n	8003f42 <HAL_GPIO_Init+0x1ee>
 8003f40:	2300      	movs	r3, #0
 8003f42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f44:	f002 0203 	and.w	r2, r2, #3
 8003f48:	0092      	lsls	r2, r2, #2
 8003f4a:	4093      	lsls	r3, r2
 8003f4c:	68fa      	ldr	r2, [r7, #12]
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003f52:	492f      	ldr	r1, [pc, #188]	; (8004010 <HAL_GPIO_Init+0x2bc>)
 8003f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f56:	089b      	lsrs	r3, r3, #2
 8003f58:	3302      	adds	r3, #2
 8003f5a:	68fa      	ldr	r2, [r7, #12]
 8003f5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d006      	beq.n	8003f7a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003f6c:	4b2d      	ldr	r3, [pc, #180]	; (8004024 <HAL_GPIO_Init+0x2d0>)
 8003f6e:	681a      	ldr	r2, [r3, #0]
 8003f70:	492c      	ldr	r1, [pc, #176]	; (8004024 <HAL_GPIO_Init+0x2d0>)
 8003f72:	69bb      	ldr	r3, [r7, #24]
 8003f74:	4313      	orrs	r3, r2
 8003f76:	600b      	str	r3, [r1, #0]
 8003f78:	e006      	b.n	8003f88 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003f7a:	4b2a      	ldr	r3, [pc, #168]	; (8004024 <HAL_GPIO_Init+0x2d0>)
 8003f7c:	681a      	ldr	r2, [r3, #0]
 8003f7e:	69bb      	ldr	r3, [r7, #24]
 8003f80:	43db      	mvns	r3, r3
 8003f82:	4928      	ldr	r1, [pc, #160]	; (8004024 <HAL_GPIO_Init+0x2d0>)
 8003f84:	4013      	ands	r3, r2
 8003f86:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d006      	beq.n	8003fa2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003f94:	4b23      	ldr	r3, [pc, #140]	; (8004024 <HAL_GPIO_Init+0x2d0>)
 8003f96:	685a      	ldr	r2, [r3, #4]
 8003f98:	4922      	ldr	r1, [pc, #136]	; (8004024 <HAL_GPIO_Init+0x2d0>)
 8003f9a:	69bb      	ldr	r3, [r7, #24]
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	604b      	str	r3, [r1, #4]
 8003fa0:	e006      	b.n	8003fb0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003fa2:	4b20      	ldr	r3, [pc, #128]	; (8004024 <HAL_GPIO_Init+0x2d0>)
 8003fa4:	685a      	ldr	r2, [r3, #4]
 8003fa6:	69bb      	ldr	r3, [r7, #24]
 8003fa8:	43db      	mvns	r3, r3
 8003faa:	491e      	ldr	r1, [pc, #120]	; (8004024 <HAL_GPIO_Init+0x2d0>)
 8003fac:	4013      	ands	r3, r2
 8003fae:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d006      	beq.n	8003fca <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003fbc:	4b19      	ldr	r3, [pc, #100]	; (8004024 <HAL_GPIO_Init+0x2d0>)
 8003fbe:	689a      	ldr	r2, [r3, #8]
 8003fc0:	4918      	ldr	r1, [pc, #96]	; (8004024 <HAL_GPIO_Init+0x2d0>)
 8003fc2:	69bb      	ldr	r3, [r7, #24]
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	608b      	str	r3, [r1, #8]
 8003fc8:	e006      	b.n	8003fd8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003fca:	4b16      	ldr	r3, [pc, #88]	; (8004024 <HAL_GPIO_Init+0x2d0>)
 8003fcc:	689a      	ldr	r2, [r3, #8]
 8003fce:	69bb      	ldr	r3, [r7, #24]
 8003fd0:	43db      	mvns	r3, r3
 8003fd2:	4914      	ldr	r1, [pc, #80]	; (8004024 <HAL_GPIO_Init+0x2d0>)
 8003fd4:	4013      	ands	r3, r2
 8003fd6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d021      	beq.n	8004028 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003fe4:	4b0f      	ldr	r3, [pc, #60]	; (8004024 <HAL_GPIO_Init+0x2d0>)
 8003fe6:	68da      	ldr	r2, [r3, #12]
 8003fe8:	490e      	ldr	r1, [pc, #56]	; (8004024 <HAL_GPIO_Init+0x2d0>)
 8003fea:	69bb      	ldr	r3, [r7, #24]
 8003fec:	4313      	orrs	r3, r2
 8003fee:	60cb      	str	r3, [r1, #12]
 8003ff0:	e021      	b.n	8004036 <HAL_GPIO_Init+0x2e2>
 8003ff2:	bf00      	nop
 8003ff4:	10320000 	.word	0x10320000
 8003ff8:	10310000 	.word	0x10310000
 8003ffc:	10220000 	.word	0x10220000
 8004000:	10210000 	.word	0x10210000
 8004004:	10120000 	.word	0x10120000
 8004008:	10110000 	.word	0x10110000
 800400c:	40021000 	.word	0x40021000
 8004010:	40010000 	.word	0x40010000
 8004014:	40010800 	.word	0x40010800
 8004018:	40010c00 	.word	0x40010c00
 800401c:	40011000 	.word	0x40011000
 8004020:	40011400 	.word	0x40011400
 8004024:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004028:	4b0b      	ldr	r3, [pc, #44]	; (8004058 <HAL_GPIO_Init+0x304>)
 800402a:	68da      	ldr	r2, [r3, #12]
 800402c:	69bb      	ldr	r3, [r7, #24]
 800402e:	43db      	mvns	r3, r3
 8004030:	4909      	ldr	r1, [pc, #36]	; (8004058 <HAL_GPIO_Init+0x304>)
 8004032:	4013      	ands	r3, r2
 8004034:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8004036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004038:	3301      	adds	r3, #1
 800403a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	681a      	ldr	r2, [r3, #0]
 8004040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004042:	fa22 f303 	lsr.w	r3, r2, r3
 8004046:	2b00      	cmp	r3, #0
 8004048:	f47f ae8e 	bne.w	8003d68 <HAL_GPIO_Init+0x14>
  }
}
 800404c:	bf00      	nop
 800404e:	bf00      	nop
 8004050:	372c      	adds	r7, #44	; 0x2c
 8004052:	46bd      	mov	sp, r7
 8004054:	bc80      	pop	{r7}
 8004056:	4770      	bx	lr
 8004058:	40010400 	.word	0x40010400

0800405c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800405c:	b480      	push	{r7}
 800405e:	b085      	sub	sp, #20
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
 8004064:	460b      	mov	r3, r1
 8004066:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	689a      	ldr	r2, [r3, #8]
 800406c:	887b      	ldrh	r3, [r7, #2]
 800406e:	4013      	ands	r3, r2
 8004070:	2b00      	cmp	r3, #0
 8004072:	d002      	beq.n	800407a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004074:	2301      	movs	r3, #1
 8004076:	73fb      	strb	r3, [r7, #15]
 8004078:	e001      	b.n	800407e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800407a:	2300      	movs	r3, #0
 800407c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800407e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004080:	4618      	mov	r0, r3
 8004082:	3714      	adds	r7, #20
 8004084:	46bd      	mov	sp, r7
 8004086:	bc80      	pop	{r7}
 8004088:	4770      	bx	lr

0800408a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800408a:	b480      	push	{r7}
 800408c:	b083      	sub	sp, #12
 800408e:	af00      	add	r7, sp, #0
 8004090:	6078      	str	r0, [r7, #4]
 8004092:	460b      	mov	r3, r1
 8004094:	807b      	strh	r3, [r7, #2]
 8004096:	4613      	mov	r3, r2
 8004098:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800409a:	787b      	ldrb	r3, [r7, #1]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d003      	beq.n	80040a8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80040a0:	887a      	ldrh	r2, [r7, #2]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80040a6:	e003      	b.n	80040b0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80040a8:	887b      	ldrh	r3, [r7, #2]
 80040aa:	041a      	lsls	r2, r3, #16
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	611a      	str	r2, [r3, #16]
}
 80040b0:	bf00      	nop
 80040b2:	370c      	adds	r7, #12
 80040b4:	46bd      	mov	sp, r7
 80040b6:	bc80      	pop	{r7}
 80040b8:	4770      	bx	lr

080040ba <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80040ba:	b480      	push	{r7}
 80040bc:	b085      	sub	sp, #20
 80040be:	af00      	add	r7, sp, #0
 80040c0:	6078      	str	r0, [r7, #4]
 80040c2:	460b      	mov	r3, r1
 80040c4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	68db      	ldr	r3, [r3, #12]
 80040ca:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80040cc:	887a      	ldrh	r2, [r7, #2]
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	4013      	ands	r3, r2
 80040d2:	041a      	lsls	r2, r3, #16
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	43d9      	mvns	r1, r3
 80040d8:	887b      	ldrh	r3, [r7, #2]
 80040da:	400b      	ands	r3, r1
 80040dc:	431a      	orrs	r2, r3
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	611a      	str	r2, [r3, #16]
}
 80040e2:	bf00      	nop
 80040e4:	3714      	adds	r7, #20
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bc80      	pop	{r7}
 80040ea:	4770      	bx	lr

080040ec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b084      	sub	sp, #16
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d101      	bne.n	80040fe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	e12b      	b.n	8004356 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004104:	b2db      	uxtb	r3, r3
 8004106:	2b00      	cmp	r3, #0
 8004108:	d106      	bne.n	8004118 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2200      	movs	r2, #0
 800410e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f7fe fbba 	bl	800288c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2224      	movs	r2, #36	; 0x24
 800411c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	681a      	ldr	r2, [r3, #0]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f022 0201 	bic.w	r2, r2, #1
 800412e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	681a      	ldr	r2, [r3, #0]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800413e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	681a      	ldr	r2, [r3, #0]
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800414e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004150:	f000 ffea 	bl	8005128 <HAL_RCC_GetPCLK1Freq>
 8004154:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	4a81      	ldr	r2, [pc, #516]	; (8004360 <HAL_I2C_Init+0x274>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d807      	bhi.n	8004170 <HAL_I2C_Init+0x84>
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	4a80      	ldr	r2, [pc, #512]	; (8004364 <HAL_I2C_Init+0x278>)
 8004164:	4293      	cmp	r3, r2
 8004166:	bf94      	ite	ls
 8004168:	2301      	movls	r3, #1
 800416a:	2300      	movhi	r3, #0
 800416c:	b2db      	uxtb	r3, r3
 800416e:	e006      	b.n	800417e <HAL_I2C_Init+0x92>
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	4a7d      	ldr	r2, [pc, #500]	; (8004368 <HAL_I2C_Init+0x27c>)
 8004174:	4293      	cmp	r3, r2
 8004176:	bf94      	ite	ls
 8004178:	2301      	movls	r3, #1
 800417a:	2300      	movhi	r3, #0
 800417c:	b2db      	uxtb	r3, r3
 800417e:	2b00      	cmp	r3, #0
 8004180:	d001      	beq.n	8004186 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004182:	2301      	movs	r3, #1
 8004184:	e0e7      	b.n	8004356 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	4a78      	ldr	r2, [pc, #480]	; (800436c <HAL_I2C_Init+0x280>)
 800418a:	fba2 2303 	umull	r2, r3, r2, r3
 800418e:	0c9b      	lsrs	r3, r3, #18
 8004190:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	68ba      	ldr	r2, [r7, #8]
 80041a2:	430a      	orrs	r2, r1
 80041a4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	6a1b      	ldr	r3, [r3, #32]
 80041ac:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	4a6a      	ldr	r2, [pc, #424]	; (8004360 <HAL_I2C_Init+0x274>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d802      	bhi.n	80041c0 <HAL_I2C_Init+0xd4>
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	3301      	adds	r3, #1
 80041be:	e009      	b.n	80041d4 <HAL_I2C_Init+0xe8>
 80041c0:	68bb      	ldr	r3, [r7, #8]
 80041c2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80041c6:	fb02 f303 	mul.w	r3, r2, r3
 80041ca:	4a69      	ldr	r2, [pc, #420]	; (8004370 <HAL_I2C_Init+0x284>)
 80041cc:	fba2 2303 	umull	r2, r3, r2, r3
 80041d0:	099b      	lsrs	r3, r3, #6
 80041d2:	3301      	adds	r3, #1
 80041d4:	687a      	ldr	r2, [r7, #4]
 80041d6:	6812      	ldr	r2, [r2, #0]
 80041d8:	430b      	orrs	r3, r1
 80041da:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	69db      	ldr	r3, [r3, #28]
 80041e2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80041e6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	685b      	ldr	r3, [r3, #4]
 80041ee:	495c      	ldr	r1, [pc, #368]	; (8004360 <HAL_I2C_Init+0x274>)
 80041f0:	428b      	cmp	r3, r1
 80041f2:	d819      	bhi.n	8004228 <HAL_I2C_Init+0x13c>
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	1e59      	subs	r1, r3, #1
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	005b      	lsls	r3, r3, #1
 80041fe:	fbb1 f3f3 	udiv	r3, r1, r3
 8004202:	1c59      	adds	r1, r3, #1
 8004204:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004208:	400b      	ands	r3, r1
 800420a:	2b00      	cmp	r3, #0
 800420c:	d00a      	beq.n	8004224 <HAL_I2C_Init+0x138>
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	1e59      	subs	r1, r3, #1
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	685b      	ldr	r3, [r3, #4]
 8004216:	005b      	lsls	r3, r3, #1
 8004218:	fbb1 f3f3 	udiv	r3, r1, r3
 800421c:	3301      	adds	r3, #1
 800421e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004222:	e051      	b.n	80042c8 <HAL_I2C_Init+0x1dc>
 8004224:	2304      	movs	r3, #4
 8004226:	e04f      	b.n	80042c8 <HAL_I2C_Init+0x1dc>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	689b      	ldr	r3, [r3, #8]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d111      	bne.n	8004254 <HAL_I2C_Init+0x168>
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	1e58      	subs	r0, r3, #1
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6859      	ldr	r1, [r3, #4]
 8004238:	460b      	mov	r3, r1
 800423a:	005b      	lsls	r3, r3, #1
 800423c:	440b      	add	r3, r1
 800423e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004242:	3301      	adds	r3, #1
 8004244:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004248:	2b00      	cmp	r3, #0
 800424a:	bf0c      	ite	eq
 800424c:	2301      	moveq	r3, #1
 800424e:	2300      	movne	r3, #0
 8004250:	b2db      	uxtb	r3, r3
 8004252:	e012      	b.n	800427a <HAL_I2C_Init+0x18e>
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	1e58      	subs	r0, r3, #1
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6859      	ldr	r1, [r3, #4]
 800425c:	460b      	mov	r3, r1
 800425e:	009b      	lsls	r3, r3, #2
 8004260:	440b      	add	r3, r1
 8004262:	0099      	lsls	r1, r3, #2
 8004264:	440b      	add	r3, r1
 8004266:	fbb0 f3f3 	udiv	r3, r0, r3
 800426a:	3301      	adds	r3, #1
 800426c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004270:	2b00      	cmp	r3, #0
 8004272:	bf0c      	ite	eq
 8004274:	2301      	moveq	r3, #1
 8004276:	2300      	movne	r3, #0
 8004278:	b2db      	uxtb	r3, r3
 800427a:	2b00      	cmp	r3, #0
 800427c:	d001      	beq.n	8004282 <HAL_I2C_Init+0x196>
 800427e:	2301      	movs	r3, #1
 8004280:	e022      	b.n	80042c8 <HAL_I2C_Init+0x1dc>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	689b      	ldr	r3, [r3, #8]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d10e      	bne.n	80042a8 <HAL_I2C_Init+0x1bc>
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	1e58      	subs	r0, r3, #1
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6859      	ldr	r1, [r3, #4]
 8004292:	460b      	mov	r3, r1
 8004294:	005b      	lsls	r3, r3, #1
 8004296:	440b      	add	r3, r1
 8004298:	fbb0 f3f3 	udiv	r3, r0, r3
 800429c:	3301      	adds	r3, #1
 800429e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80042a6:	e00f      	b.n	80042c8 <HAL_I2C_Init+0x1dc>
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	1e58      	subs	r0, r3, #1
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6859      	ldr	r1, [r3, #4]
 80042b0:	460b      	mov	r3, r1
 80042b2:	009b      	lsls	r3, r3, #2
 80042b4:	440b      	add	r3, r1
 80042b6:	0099      	lsls	r1, r3, #2
 80042b8:	440b      	add	r3, r1
 80042ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80042be:	3301      	adds	r3, #1
 80042c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042c4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80042c8:	6879      	ldr	r1, [r7, #4]
 80042ca:	6809      	ldr	r1, [r1, #0]
 80042cc:	4313      	orrs	r3, r2
 80042ce:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	69da      	ldr	r2, [r3, #28]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6a1b      	ldr	r3, [r3, #32]
 80042e2:	431a      	orrs	r2, r3
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	430a      	orrs	r2, r1
 80042ea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	689b      	ldr	r3, [r3, #8]
 80042f2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80042f6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80042fa:	687a      	ldr	r2, [r7, #4]
 80042fc:	6911      	ldr	r1, [r2, #16]
 80042fe:	687a      	ldr	r2, [r7, #4]
 8004300:	68d2      	ldr	r2, [r2, #12]
 8004302:	4311      	orrs	r1, r2
 8004304:	687a      	ldr	r2, [r7, #4]
 8004306:	6812      	ldr	r2, [r2, #0]
 8004308:	430b      	orrs	r3, r1
 800430a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	68db      	ldr	r3, [r3, #12]
 8004312:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	695a      	ldr	r2, [r3, #20]
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	699b      	ldr	r3, [r3, #24]
 800431e:	431a      	orrs	r2, r3
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	430a      	orrs	r2, r1
 8004326:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	681a      	ldr	r2, [r3, #0]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f042 0201 	orr.w	r2, r2, #1
 8004336:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2200      	movs	r2, #0
 800433c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2220      	movs	r2, #32
 8004342:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2200      	movs	r2, #0
 800434a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2200      	movs	r2, #0
 8004350:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004354:	2300      	movs	r3, #0
}
 8004356:	4618      	mov	r0, r3
 8004358:	3710      	adds	r7, #16
 800435a:	46bd      	mov	sp, r7
 800435c:	bd80      	pop	{r7, pc}
 800435e:	bf00      	nop
 8004360:	000186a0 	.word	0x000186a0
 8004364:	001e847f 	.word	0x001e847f
 8004368:	003d08ff 	.word	0x003d08ff
 800436c:	431bde83 	.word	0x431bde83
 8004370:	10624dd3 	.word	0x10624dd3

08004374 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b088      	sub	sp, #32
 8004378:	af02      	add	r7, sp, #8
 800437a:	60f8      	str	r0, [r7, #12]
 800437c:	607a      	str	r2, [r7, #4]
 800437e:	461a      	mov	r2, r3
 8004380:	460b      	mov	r3, r1
 8004382:	817b      	strh	r3, [r7, #10]
 8004384:	4613      	mov	r3, r2
 8004386:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004388:	f7fe fe9e 	bl	80030c8 <HAL_GetTick>
 800438c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004394:	b2db      	uxtb	r3, r3
 8004396:	2b20      	cmp	r3, #32
 8004398:	f040 80e0 	bne.w	800455c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	9300      	str	r3, [sp, #0]
 80043a0:	2319      	movs	r3, #25
 80043a2:	2201      	movs	r2, #1
 80043a4:	4970      	ldr	r1, [pc, #448]	; (8004568 <HAL_I2C_Master_Transmit+0x1f4>)
 80043a6:	68f8      	ldr	r0, [r7, #12]
 80043a8:	f000 f964 	bl	8004674 <I2C_WaitOnFlagUntilTimeout>
 80043ac:	4603      	mov	r3, r0
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d001      	beq.n	80043b6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80043b2:	2302      	movs	r3, #2
 80043b4:	e0d3      	b.n	800455e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043bc:	2b01      	cmp	r3, #1
 80043be:	d101      	bne.n	80043c4 <HAL_I2C_Master_Transmit+0x50>
 80043c0:	2302      	movs	r3, #2
 80043c2:	e0cc      	b.n	800455e <HAL_I2C_Master_Transmit+0x1ea>
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	2201      	movs	r2, #1
 80043c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f003 0301 	and.w	r3, r3, #1
 80043d6:	2b01      	cmp	r3, #1
 80043d8:	d007      	beq.n	80043ea <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	681a      	ldr	r2, [r3, #0]
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f042 0201 	orr.w	r2, r2, #1
 80043e8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	681a      	ldr	r2, [r3, #0]
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80043f8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2221      	movs	r2, #33	; 0x21
 80043fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2210      	movs	r2, #16
 8004406:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2200      	movs	r2, #0
 800440e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	687a      	ldr	r2, [r7, #4]
 8004414:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	893a      	ldrh	r2, [r7, #8]
 800441a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004420:	b29a      	uxth	r2, r3
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	4a50      	ldr	r2, [pc, #320]	; (800456c <HAL_I2C_Master_Transmit+0x1f8>)
 800442a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800442c:	8979      	ldrh	r1, [r7, #10]
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	6a3a      	ldr	r2, [r7, #32]
 8004432:	68f8      	ldr	r0, [r7, #12]
 8004434:	f000 f89c 	bl	8004570 <I2C_MasterRequestWrite>
 8004438:	4603      	mov	r3, r0
 800443a:	2b00      	cmp	r3, #0
 800443c:	d001      	beq.n	8004442 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800443e:	2301      	movs	r3, #1
 8004440:	e08d      	b.n	800455e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004442:	2300      	movs	r3, #0
 8004444:	613b      	str	r3, [r7, #16]
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	695b      	ldr	r3, [r3, #20]
 800444c:	613b      	str	r3, [r7, #16]
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	699b      	ldr	r3, [r3, #24]
 8004454:	613b      	str	r3, [r7, #16]
 8004456:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004458:	e066      	b.n	8004528 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800445a:	697a      	ldr	r2, [r7, #20]
 800445c:	6a39      	ldr	r1, [r7, #32]
 800445e:	68f8      	ldr	r0, [r7, #12]
 8004460:	f000 f9de 	bl	8004820 <I2C_WaitOnTXEFlagUntilTimeout>
 8004464:	4603      	mov	r3, r0
 8004466:	2b00      	cmp	r3, #0
 8004468:	d00d      	beq.n	8004486 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800446e:	2b04      	cmp	r3, #4
 8004470:	d107      	bne.n	8004482 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	681a      	ldr	r2, [r3, #0]
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004480:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004482:	2301      	movs	r3, #1
 8004484:	e06b      	b.n	800455e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800448a:	781a      	ldrb	r2, [r3, #0]
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004496:	1c5a      	adds	r2, r3, #1
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044a0:	b29b      	uxth	r3, r3
 80044a2:	3b01      	subs	r3, #1
 80044a4:	b29a      	uxth	r2, r3
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044ae:	3b01      	subs	r3, #1
 80044b0:	b29a      	uxth	r2, r3
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	695b      	ldr	r3, [r3, #20]
 80044bc:	f003 0304 	and.w	r3, r3, #4
 80044c0:	2b04      	cmp	r3, #4
 80044c2:	d11b      	bne.n	80044fc <HAL_I2C_Master_Transmit+0x188>
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d017      	beq.n	80044fc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d0:	781a      	ldrb	r2, [r3, #0]
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044dc:	1c5a      	adds	r2, r3, #1
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044e6:	b29b      	uxth	r3, r3
 80044e8:	3b01      	subs	r3, #1
 80044ea:	b29a      	uxth	r2, r3
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044f4:	3b01      	subs	r3, #1
 80044f6:	b29a      	uxth	r2, r3
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80044fc:	697a      	ldr	r2, [r7, #20]
 80044fe:	6a39      	ldr	r1, [r7, #32]
 8004500:	68f8      	ldr	r0, [r7, #12]
 8004502:	f000 f9ce 	bl	80048a2 <I2C_WaitOnBTFFlagUntilTimeout>
 8004506:	4603      	mov	r3, r0
 8004508:	2b00      	cmp	r3, #0
 800450a:	d00d      	beq.n	8004528 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004510:	2b04      	cmp	r3, #4
 8004512:	d107      	bne.n	8004524 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	681a      	ldr	r2, [r3, #0]
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004522:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004524:	2301      	movs	r3, #1
 8004526:	e01a      	b.n	800455e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800452c:	2b00      	cmp	r3, #0
 800452e:	d194      	bne.n	800445a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	681a      	ldr	r2, [r3, #0]
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800453e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	2220      	movs	r2, #32
 8004544:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	2200      	movs	r2, #0
 800454c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	2200      	movs	r2, #0
 8004554:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004558:	2300      	movs	r3, #0
 800455a:	e000      	b.n	800455e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800455c:	2302      	movs	r3, #2
  }
}
 800455e:	4618      	mov	r0, r3
 8004560:	3718      	adds	r7, #24
 8004562:	46bd      	mov	sp, r7
 8004564:	bd80      	pop	{r7, pc}
 8004566:	bf00      	nop
 8004568:	00100002 	.word	0x00100002
 800456c:	ffff0000 	.word	0xffff0000

08004570 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b088      	sub	sp, #32
 8004574:	af02      	add	r7, sp, #8
 8004576:	60f8      	str	r0, [r7, #12]
 8004578:	607a      	str	r2, [r7, #4]
 800457a:	603b      	str	r3, [r7, #0]
 800457c:	460b      	mov	r3, r1
 800457e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004584:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004586:	697b      	ldr	r3, [r7, #20]
 8004588:	2b08      	cmp	r3, #8
 800458a:	d006      	beq.n	800459a <I2C_MasterRequestWrite+0x2a>
 800458c:	697b      	ldr	r3, [r7, #20]
 800458e:	2b01      	cmp	r3, #1
 8004590:	d003      	beq.n	800459a <I2C_MasterRequestWrite+0x2a>
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004598:	d108      	bne.n	80045ac <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	681a      	ldr	r2, [r3, #0]
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80045a8:	601a      	str	r2, [r3, #0]
 80045aa:	e00b      	b.n	80045c4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045b0:	2b12      	cmp	r3, #18
 80045b2:	d107      	bne.n	80045c4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	681a      	ldr	r2, [r3, #0]
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80045c2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	9300      	str	r3, [sp, #0]
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2200      	movs	r2, #0
 80045cc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80045d0:	68f8      	ldr	r0, [r7, #12]
 80045d2:	f000 f84f 	bl	8004674 <I2C_WaitOnFlagUntilTimeout>
 80045d6:	4603      	mov	r3, r0
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d00d      	beq.n	80045f8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80045ea:	d103      	bne.n	80045f4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	f44f 7200 	mov.w	r2, #512	; 0x200
 80045f2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80045f4:	2303      	movs	r3, #3
 80045f6:	e035      	b.n	8004664 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	691b      	ldr	r3, [r3, #16]
 80045fc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004600:	d108      	bne.n	8004614 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004602:	897b      	ldrh	r3, [r7, #10]
 8004604:	b2db      	uxtb	r3, r3
 8004606:	461a      	mov	r2, r3
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004610:	611a      	str	r2, [r3, #16]
 8004612:	e01b      	b.n	800464c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004614:	897b      	ldrh	r3, [r7, #10]
 8004616:	11db      	asrs	r3, r3, #7
 8004618:	b2db      	uxtb	r3, r3
 800461a:	f003 0306 	and.w	r3, r3, #6
 800461e:	b2db      	uxtb	r3, r3
 8004620:	f063 030f 	orn	r3, r3, #15
 8004624:	b2da      	uxtb	r2, r3
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	687a      	ldr	r2, [r7, #4]
 8004630:	490e      	ldr	r1, [pc, #56]	; (800466c <I2C_MasterRequestWrite+0xfc>)
 8004632:	68f8      	ldr	r0, [r7, #12]
 8004634:	f000 f875 	bl	8004722 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004638:	4603      	mov	r3, r0
 800463a:	2b00      	cmp	r3, #0
 800463c:	d001      	beq.n	8004642 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	e010      	b.n	8004664 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004642:	897b      	ldrh	r3, [r7, #10]
 8004644:	b2da      	uxtb	r2, r3
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	687a      	ldr	r2, [r7, #4]
 8004650:	4907      	ldr	r1, [pc, #28]	; (8004670 <I2C_MasterRequestWrite+0x100>)
 8004652:	68f8      	ldr	r0, [r7, #12]
 8004654:	f000 f865 	bl	8004722 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004658:	4603      	mov	r3, r0
 800465a:	2b00      	cmp	r3, #0
 800465c:	d001      	beq.n	8004662 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800465e:	2301      	movs	r3, #1
 8004660:	e000      	b.n	8004664 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004662:	2300      	movs	r3, #0
}
 8004664:	4618      	mov	r0, r3
 8004666:	3718      	adds	r7, #24
 8004668:	46bd      	mov	sp, r7
 800466a:	bd80      	pop	{r7, pc}
 800466c:	00010008 	.word	0x00010008
 8004670:	00010002 	.word	0x00010002

08004674 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b084      	sub	sp, #16
 8004678:	af00      	add	r7, sp, #0
 800467a:	60f8      	str	r0, [r7, #12]
 800467c:	60b9      	str	r1, [r7, #8]
 800467e:	603b      	str	r3, [r7, #0]
 8004680:	4613      	mov	r3, r2
 8004682:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004684:	e025      	b.n	80046d2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800468c:	d021      	beq.n	80046d2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800468e:	f7fe fd1b 	bl	80030c8 <HAL_GetTick>
 8004692:	4602      	mov	r2, r0
 8004694:	69bb      	ldr	r3, [r7, #24]
 8004696:	1ad3      	subs	r3, r2, r3
 8004698:	683a      	ldr	r2, [r7, #0]
 800469a:	429a      	cmp	r2, r3
 800469c:	d302      	bcc.n	80046a4 <I2C_WaitOnFlagUntilTimeout+0x30>
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d116      	bne.n	80046d2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	2200      	movs	r2, #0
 80046a8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	2220      	movs	r2, #32
 80046ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2200      	movs	r2, #0
 80046b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046be:	f043 0220 	orr.w	r2, r3, #32
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2200      	movs	r2, #0
 80046ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	e023      	b.n	800471a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	0c1b      	lsrs	r3, r3, #16
 80046d6:	b2db      	uxtb	r3, r3
 80046d8:	2b01      	cmp	r3, #1
 80046da:	d10d      	bne.n	80046f8 <I2C_WaitOnFlagUntilTimeout+0x84>
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	695b      	ldr	r3, [r3, #20]
 80046e2:	43da      	mvns	r2, r3
 80046e4:	68bb      	ldr	r3, [r7, #8]
 80046e6:	4013      	ands	r3, r2
 80046e8:	b29b      	uxth	r3, r3
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	bf0c      	ite	eq
 80046ee:	2301      	moveq	r3, #1
 80046f0:	2300      	movne	r3, #0
 80046f2:	b2db      	uxtb	r3, r3
 80046f4:	461a      	mov	r2, r3
 80046f6:	e00c      	b.n	8004712 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	699b      	ldr	r3, [r3, #24]
 80046fe:	43da      	mvns	r2, r3
 8004700:	68bb      	ldr	r3, [r7, #8]
 8004702:	4013      	ands	r3, r2
 8004704:	b29b      	uxth	r3, r3
 8004706:	2b00      	cmp	r3, #0
 8004708:	bf0c      	ite	eq
 800470a:	2301      	moveq	r3, #1
 800470c:	2300      	movne	r3, #0
 800470e:	b2db      	uxtb	r3, r3
 8004710:	461a      	mov	r2, r3
 8004712:	79fb      	ldrb	r3, [r7, #7]
 8004714:	429a      	cmp	r2, r3
 8004716:	d0b6      	beq.n	8004686 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004718:	2300      	movs	r3, #0
}
 800471a:	4618      	mov	r0, r3
 800471c:	3710      	adds	r7, #16
 800471e:	46bd      	mov	sp, r7
 8004720:	bd80      	pop	{r7, pc}

08004722 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004722:	b580      	push	{r7, lr}
 8004724:	b084      	sub	sp, #16
 8004726:	af00      	add	r7, sp, #0
 8004728:	60f8      	str	r0, [r7, #12]
 800472a:	60b9      	str	r1, [r7, #8]
 800472c:	607a      	str	r2, [r7, #4]
 800472e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004730:	e051      	b.n	80047d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	695b      	ldr	r3, [r3, #20]
 8004738:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800473c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004740:	d123      	bne.n	800478a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	681a      	ldr	r2, [r3, #0]
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004750:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800475a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	2200      	movs	r2, #0
 8004760:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	2220      	movs	r2, #32
 8004766:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	2200      	movs	r2, #0
 800476e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004776:	f043 0204 	orr.w	r2, r3, #4
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2200      	movs	r2, #0
 8004782:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004786:	2301      	movs	r3, #1
 8004788:	e046      	b.n	8004818 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004790:	d021      	beq.n	80047d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004792:	f7fe fc99 	bl	80030c8 <HAL_GetTick>
 8004796:	4602      	mov	r2, r0
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	1ad3      	subs	r3, r2, r3
 800479c:	687a      	ldr	r2, [r7, #4]
 800479e:	429a      	cmp	r2, r3
 80047a0:	d302      	bcc.n	80047a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d116      	bne.n	80047d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	2200      	movs	r2, #0
 80047ac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	2220      	movs	r2, #32
 80047b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2200      	movs	r2, #0
 80047ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047c2:	f043 0220 	orr.w	r2, r3, #32
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	2200      	movs	r2, #0
 80047ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80047d2:	2301      	movs	r3, #1
 80047d4:	e020      	b.n	8004818 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80047d6:	68bb      	ldr	r3, [r7, #8]
 80047d8:	0c1b      	lsrs	r3, r3, #16
 80047da:	b2db      	uxtb	r3, r3
 80047dc:	2b01      	cmp	r3, #1
 80047de:	d10c      	bne.n	80047fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	695b      	ldr	r3, [r3, #20]
 80047e6:	43da      	mvns	r2, r3
 80047e8:	68bb      	ldr	r3, [r7, #8]
 80047ea:	4013      	ands	r3, r2
 80047ec:	b29b      	uxth	r3, r3
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	bf14      	ite	ne
 80047f2:	2301      	movne	r3, #1
 80047f4:	2300      	moveq	r3, #0
 80047f6:	b2db      	uxtb	r3, r3
 80047f8:	e00b      	b.n	8004812 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	699b      	ldr	r3, [r3, #24]
 8004800:	43da      	mvns	r2, r3
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	4013      	ands	r3, r2
 8004806:	b29b      	uxth	r3, r3
 8004808:	2b00      	cmp	r3, #0
 800480a:	bf14      	ite	ne
 800480c:	2301      	movne	r3, #1
 800480e:	2300      	moveq	r3, #0
 8004810:	b2db      	uxtb	r3, r3
 8004812:	2b00      	cmp	r3, #0
 8004814:	d18d      	bne.n	8004732 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004816:	2300      	movs	r3, #0
}
 8004818:	4618      	mov	r0, r3
 800481a:	3710      	adds	r7, #16
 800481c:	46bd      	mov	sp, r7
 800481e:	bd80      	pop	{r7, pc}

08004820 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b084      	sub	sp, #16
 8004824:	af00      	add	r7, sp, #0
 8004826:	60f8      	str	r0, [r7, #12]
 8004828:	60b9      	str	r1, [r7, #8]
 800482a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800482c:	e02d      	b.n	800488a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800482e:	68f8      	ldr	r0, [r7, #12]
 8004830:	f000 f878 	bl	8004924 <I2C_IsAcknowledgeFailed>
 8004834:	4603      	mov	r3, r0
 8004836:	2b00      	cmp	r3, #0
 8004838:	d001      	beq.n	800483e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800483a:	2301      	movs	r3, #1
 800483c:	e02d      	b.n	800489a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800483e:	68bb      	ldr	r3, [r7, #8]
 8004840:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004844:	d021      	beq.n	800488a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004846:	f7fe fc3f 	bl	80030c8 <HAL_GetTick>
 800484a:	4602      	mov	r2, r0
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	1ad3      	subs	r3, r2, r3
 8004850:	68ba      	ldr	r2, [r7, #8]
 8004852:	429a      	cmp	r2, r3
 8004854:	d302      	bcc.n	800485c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004856:	68bb      	ldr	r3, [r7, #8]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d116      	bne.n	800488a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	2200      	movs	r2, #0
 8004860:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	2220      	movs	r2, #32
 8004866:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	2200      	movs	r2, #0
 800486e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004876:	f043 0220 	orr.w	r2, r3, #32
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	2200      	movs	r2, #0
 8004882:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004886:	2301      	movs	r3, #1
 8004888:	e007      	b.n	800489a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	695b      	ldr	r3, [r3, #20]
 8004890:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004894:	2b80      	cmp	r3, #128	; 0x80
 8004896:	d1ca      	bne.n	800482e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004898:	2300      	movs	r3, #0
}
 800489a:	4618      	mov	r0, r3
 800489c:	3710      	adds	r7, #16
 800489e:	46bd      	mov	sp, r7
 80048a0:	bd80      	pop	{r7, pc}

080048a2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80048a2:	b580      	push	{r7, lr}
 80048a4:	b084      	sub	sp, #16
 80048a6:	af00      	add	r7, sp, #0
 80048a8:	60f8      	str	r0, [r7, #12]
 80048aa:	60b9      	str	r1, [r7, #8]
 80048ac:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80048ae:	e02d      	b.n	800490c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80048b0:	68f8      	ldr	r0, [r7, #12]
 80048b2:	f000 f837 	bl	8004924 <I2C_IsAcknowledgeFailed>
 80048b6:	4603      	mov	r3, r0
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d001      	beq.n	80048c0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80048bc:	2301      	movs	r3, #1
 80048be:	e02d      	b.n	800491c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048c0:	68bb      	ldr	r3, [r7, #8]
 80048c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048c6:	d021      	beq.n	800490c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048c8:	f7fe fbfe 	bl	80030c8 <HAL_GetTick>
 80048cc:	4602      	mov	r2, r0
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	1ad3      	subs	r3, r2, r3
 80048d2:	68ba      	ldr	r2, [r7, #8]
 80048d4:	429a      	cmp	r2, r3
 80048d6:	d302      	bcc.n	80048de <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d116      	bne.n	800490c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	2200      	movs	r2, #0
 80048e2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	2220      	movs	r2, #32
 80048e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	2200      	movs	r2, #0
 80048f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048f8:	f043 0220 	orr.w	r2, r3, #32
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	2200      	movs	r2, #0
 8004904:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004908:	2301      	movs	r3, #1
 800490a:	e007      	b.n	800491c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	695b      	ldr	r3, [r3, #20]
 8004912:	f003 0304 	and.w	r3, r3, #4
 8004916:	2b04      	cmp	r3, #4
 8004918:	d1ca      	bne.n	80048b0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800491a:	2300      	movs	r3, #0
}
 800491c:	4618      	mov	r0, r3
 800491e:	3710      	adds	r7, #16
 8004920:	46bd      	mov	sp, r7
 8004922:	bd80      	pop	{r7, pc}

08004924 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004924:	b480      	push	{r7}
 8004926:	b083      	sub	sp, #12
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	695b      	ldr	r3, [r3, #20]
 8004932:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004936:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800493a:	d11b      	bne.n	8004974 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004944:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2200      	movs	r2, #0
 800494a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2220      	movs	r2, #32
 8004950:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2200      	movs	r2, #0
 8004958:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004960:	f043 0204 	orr.w	r2, r3, #4
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2200      	movs	r2, #0
 800496c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004970:	2301      	movs	r3, #1
 8004972:	e000      	b.n	8004976 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004974:	2300      	movs	r3, #0
}
 8004976:	4618      	mov	r0, r3
 8004978:	370c      	adds	r7, #12
 800497a:	46bd      	mov	sp, r7
 800497c:	bc80      	pop	{r7}
 800497e:	4770      	bx	lr

08004980 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b086      	sub	sp, #24
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d101      	bne.n	8004992 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	e272      	b.n	8004e78 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f003 0301 	and.w	r3, r3, #1
 800499a:	2b00      	cmp	r3, #0
 800499c:	f000 8087 	beq.w	8004aae <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80049a0:	4b92      	ldr	r3, [pc, #584]	; (8004bec <HAL_RCC_OscConfig+0x26c>)
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	f003 030c 	and.w	r3, r3, #12
 80049a8:	2b04      	cmp	r3, #4
 80049aa:	d00c      	beq.n	80049c6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80049ac:	4b8f      	ldr	r3, [pc, #572]	; (8004bec <HAL_RCC_OscConfig+0x26c>)
 80049ae:	685b      	ldr	r3, [r3, #4]
 80049b0:	f003 030c 	and.w	r3, r3, #12
 80049b4:	2b08      	cmp	r3, #8
 80049b6:	d112      	bne.n	80049de <HAL_RCC_OscConfig+0x5e>
 80049b8:	4b8c      	ldr	r3, [pc, #560]	; (8004bec <HAL_RCC_OscConfig+0x26c>)
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80049c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049c4:	d10b      	bne.n	80049de <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049c6:	4b89      	ldr	r3, [pc, #548]	; (8004bec <HAL_RCC_OscConfig+0x26c>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d06c      	beq.n	8004aac <HAL_RCC_OscConfig+0x12c>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d168      	bne.n	8004aac <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80049da:	2301      	movs	r3, #1
 80049dc:	e24c      	b.n	8004e78 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049e6:	d106      	bne.n	80049f6 <HAL_RCC_OscConfig+0x76>
 80049e8:	4b80      	ldr	r3, [pc, #512]	; (8004bec <HAL_RCC_OscConfig+0x26c>)
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a7f      	ldr	r2, [pc, #508]	; (8004bec <HAL_RCC_OscConfig+0x26c>)
 80049ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049f2:	6013      	str	r3, [r2, #0]
 80049f4:	e02e      	b.n	8004a54 <HAL_RCC_OscConfig+0xd4>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d10c      	bne.n	8004a18 <HAL_RCC_OscConfig+0x98>
 80049fe:	4b7b      	ldr	r3, [pc, #492]	; (8004bec <HAL_RCC_OscConfig+0x26c>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4a7a      	ldr	r2, [pc, #488]	; (8004bec <HAL_RCC_OscConfig+0x26c>)
 8004a04:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a08:	6013      	str	r3, [r2, #0]
 8004a0a:	4b78      	ldr	r3, [pc, #480]	; (8004bec <HAL_RCC_OscConfig+0x26c>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	4a77      	ldr	r2, [pc, #476]	; (8004bec <HAL_RCC_OscConfig+0x26c>)
 8004a10:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a14:	6013      	str	r3, [r2, #0]
 8004a16:	e01d      	b.n	8004a54 <HAL_RCC_OscConfig+0xd4>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004a20:	d10c      	bne.n	8004a3c <HAL_RCC_OscConfig+0xbc>
 8004a22:	4b72      	ldr	r3, [pc, #456]	; (8004bec <HAL_RCC_OscConfig+0x26c>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4a71      	ldr	r2, [pc, #452]	; (8004bec <HAL_RCC_OscConfig+0x26c>)
 8004a28:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004a2c:	6013      	str	r3, [r2, #0]
 8004a2e:	4b6f      	ldr	r3, [pc, #444]	; (8004bec <HAL_RCC_OscConfig+0x26c>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4a6e      	ldr	r2, [pc, #440]	; (8004bec <HAL_RCC_OscConfig+0x26c>)
 8004a34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a38:	6013      	str	r3, [r2, #0]
 8004a3a:	e00b      	b.n	8004a54 <HAL_RCC_OscConfig+0xd4>
 8004a3c:	4b6b      	ldr	r3, [pc, #428]	; (8004bec <HAL_RCC_OscConfig+0x26c>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	4a6a      	ldr	r2, [pc, #424]	; (8004bec <HAL_RCC_OscConfig+0x26c>)
 8004a42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a46:	6013      	str	r3, [r2, #0]
 8004a48:	4b68      	ldr	r3, [pc, #416]	; (8004bec <HAL_RCC_OscConfig+0x26c>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4a67      	ldr	r2, [pc, #412]	; (8004bec <HAL_RCC_OscConfig+0x26c>)
 8004a4e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a52:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	685b      	ldr	r3, [r3, #4]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d013      	beq.n	8004a84 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a5c:	f7fe fb34 	bl	80030c8 <HAL_GetTick>
 8004a60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a62:	e008      	b.n	8004a76 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a64:	f7fe fb30 	bl	80030c8 <HAL_GetTick>
 8004a68:	4602      	mov	r2, r0
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	1ad3      	subs	r3, r2, r3
 8004a6e:	2b64      	cmp	r3, #100	; 0x64
 8004a70:	d901      	bls.n	8004a76 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004a72:	2303      	movs	r3, #3
 8004a74:	e200      	b.n	8004e78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a76:	4b5d      	ldr	r3, [pc, #372]	; (8004bec <HAL_RCC_OscConfig+0x26c>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d0f0      	beq.n	8004a64 <HAL_RCC_OscConfig+0xe4>
 8004a82:	e014      	b.n	8004aae <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a84:	f7fe fb20 	bl	80030c8 <HAL_GetTick>
 8004a88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a8a:	e008      	b.n	8004a9e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a8c:	f7fe fb1c 	bl	80030c8 <HAL_GetTick>
 8004a90:	4602      	mov	r2, r0
 8004a92:	693b      	ldr	r3, [r7, #16]
 8004a94:	1ad3      	subs	r3, r2, r3
 8004a96:	2b64      	cmp	r3, #100	; 0x64
 8004a98:	d901      	bls.n	8004a9e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004a9a:	2303      	movs	r3, #3
 8004a9c:	e1ec      	b.n	8004e78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a9e:	4b53      	ldr	r3, [pc, #332]	; (8004bec <HAL_RCC_OscConfig+0x26c>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d1f0      	bne.n	8004a8c <HAL_RCC_OscConfig+0x10c>
 8004aaa:	e000      	b.n	8004aae <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004aac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f003 0302 	and.w	r3, r3, #2
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d063      	beq.n	8004b82 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004aba:	4b4c      	ldr	r3, [pc, #304]	; (8004bec <HAL_RCC_OscConfig+0x26c>)
 8004abc:	685b      	ldr	r3, [r3, #4]
 8004abe:	f003 030c 	and.w	r3, r3, #12
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d00b      	beq.n	8004ade <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004ac6:	4b49      	ldr	r3, [pc, #292]	; (8004bec <HAL_RCC_OscConfig+0x26c>)
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	f003 030c 	and.w	r3, r3, #12
 8004ace:	2b08      	cmp	r3, #8
 8004ad0:	d11c      	bne.n	8004b0c <HAL_RCC_OscConfig+0x18c>
 8004ad2:	4b46      	ldr	r3, [pc, #280]	; (8004bec <HAL_RCC_OscConfig+0x26c>)
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d116      	bne.n	8004b0c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ade:	4b43      	ldr	r3, [pc, #268]	; (8004bec <HAL_RCC_OscConfig+0x26c>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f003 0302 	and.w	r3, r3, #2
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d005      	beq.n	8004af6 <HAL_RCC_OscConfig+0x176>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	691b      	ldr	r3, [r3, #16]
 8004aee:	2b01      	cmp	r3, #1
 8004af0:	d001      	beq.n	8004af6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004af2:	2301      	movs	r3, #1
 8004af4:	e1c0      	b.n	8004e78 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004af6:	4b3d      	ldr	r3, [pc, #244]	; (8004bec <HAL_RCC_OscConfig+0x26c>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	695b      	ldr	r3, [r3, #20]
 8004b02:	00db      	lsls	r3, r3, #3
 8004b04:	4939      	ldr	r1, [pc, #228]	; (8004bec <HAL_RCC_OscConfig+0x26c>)
 8004b06:	4313      	orrs	r3, r2
 8004b08:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b0a:	e03a      	b.n	8004b82 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	691b      	ldr	r3, [r3, #16]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d020      	beq.n	8004b56 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b14:	4b36      	ldr	r3, [pc, #216]	; (8004bf0 <HAL_RCC_OscConfig+0x270>)
 8004b16:	2201      	movs	r2, #1
 8004b18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b1a:	f7fe fad5 	bl	80030c8 <HAL_GetTick>
 8004b1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b20:	e008      	b.n	8004b34 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b22:	f7fe fad1 	bl	80030c8 <HAL_GetTick>
 8004b26:	4602      	mov	r2, r0
 8004b28:	693b      	ldr	r3, [r7, #16]
 8004b2a:	1ad3      	subs	r3, r2, r3
 8004b2c:	2b02      	cmp	r3, #2
 8004b2e:	d901      	bls.n	8004b34 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004b30:	2303      	movs	r3, #3
 8004b32:	e1a1      	b.n	8004e78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b34:	4b2d      	ldr	r3, [pc, #180]	; (8004bec <HAL_RCC_OscConfig+0x26c>)
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f003 0302 	and.w	r3, r3, #2
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d0f0      	beq.n	8004b22 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b40:	4b2a      	ldr	r3, [pc, #168]	; (8004bec <HAL_RCC_OscConfig+0x26c>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	695b      	ldr	r3, [r3, #20]
 8004b4c:	00db      	lsls	r3, r3, #3
 8004b4e:	4927      	ldr	r1, [pc, #156]	; (8004bec <HAL_RCC_OscConfig+0x26c>)
 8004b50:	4313      	orrs	r3, r2
 8004b52:	600b      	str	r3, [r1, #0]
 8004b54:	e015      	b.n	8004b82 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b56:	4b26      	ldr	r3, [pc, #152]	; (8004bf0 <HAL_RCC_OscConfig+0x270>)
 8004b58:	2200      	movs	r2, #0
 8004b5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b5c:	f7fe fab4 	bl	80030c8 <HAL_GetTick>
 8004b60:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b62:	e008      	b.n	8004b76 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b64:	f7fe fab0 	bl	80030c8 <HAL_GetTick>
 8004b68:	4602      	mov	r2, r0
 8004b6a:	693b      	ldr	r3, [r7, #16]
 8004b6c:	1ad3      	subs	r3, r2, r3
 8004b6e:	2b02      	cmp	r3, #2
 8004b70:	d901      	bls.n	8004b76 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004b72:	2303      	movs	r3, #3
 8004b74:	e180      	b.n	8004e78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b76:	4b1d      	ldr	r3, [pc, #116]	; (8004bec <HAL_RCC_OscConfig+0x26c>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f003 0302 	and.w	r3, r3, #2
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d1f0      	bne.n	8004b64 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f003 0308 	and.w	r3, r3, #8
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d03a      	beq.n	8004c04 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	699b      	ldr	r3, [r3, #24]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d019      	beq.n	8004bca <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b96:	4b17      	ldr	r3, [pc, #92]	; (8004bf4 <HAL_RCC_OscConfig+0x274>)
 8004b98:	2201      	movs	r2, #1
 8004b9a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b9c:	f7fe fa94 	bl	80030c8 <HAL_GetTick>
 8004ba0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ba2:	e008      	b.n	8004bb6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ba4:	f7fe fa90 	bl	80030c8 <HAL_GetTick>
 8004ba8:	4602      	mov	r2, r0
 8004baa:	693b      	ldr	r3, [r7, #16]
 8004bac:	1ad3      	subs	r3, r2, r3
 8004bae:	2b02      	cmp	r3, #2
 8004bb0:	d901      	bls.n	8004bb6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004bb2:	2303      	movs	r3, #3
 8004bb4:	e160      	b.n	8004e78 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bb6:	4b0d      	ldr	r3, [pc, #52]	; (8004bec <HAL_RCC_OscConfig+0x26c>)
 8004bb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bba:	f003 0302 	and.w	r3, r3, #2
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d0f0      	beq.n	8004ba4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004bc2:	2001      	movs	r0, #1
 8004bc4:	f000 fad8 	bl	8005178 <RCC_Delay>
 8004bc8:	e01c      	b.n	8004c04 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004bca:	4b0a      	ldr	r3, [pc, #40]	; (8004bf4 <HAL_RCC_OscConfig+0x274>)
 8004bcc:	2200      	movs	r2, #0
 8004bce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bd0:	f7fe fa7a 	bl	80030c8 <HAL_GetTick>
 8004bd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004bd6:	e00f      	b.n	8004bf8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004bd8:	f7fe fa76 	bl	80030c8 <HAL_GetTick>
 8004bdc:	4602      	mov	r2, r0
 8004bde:	693b      	ldr	r3, [r7, #16]
 8004be0:	1ad3      	subs	r3, r2, r3
 8004be2:	2b02      	cmp	r3, #2
 8004be4:	d908      	bls.n	8004bf8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004be6:	2303      	movs	r3, #3
 8004be8:	e146      	b.n	8004e78 <HAL_RCC_OscConfig+0x4f8>
 8004bea:	bf00      	nop
 8004bec:	40021000 	.word	0x40021000
 8004bf0:	42420000 	.word	0x42420000
 8004bf4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004bf8:	4b92      	ldr	r3, [pc, #584]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004bfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bfc:	f003 0302 	and.w	r3, r3, #2
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d1e9      	bne.n	8004bd8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f003 0304 	and.w	r3, r3, #4
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	f000 80a6 	beq.w	8004d5e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c12:	2300      	movs	r3, #0
 8004c14:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c16:	4b8b      	ldr	r3, [pc, #556]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004c18:	69db      	ldr	r3, [r3, #28]
 8004c1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d10d      	bne.n	8004c3e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c22:	4b88      	ldr	r3, [pc, #544]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004c24:	69db      	ldr	r3, [r3, #28]
 8004c26:	4a87      	ldr	r2, [pc, #540]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004c28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c2c:	61d3      	str	r3, [r2, #28]
 8004c2e:	4b85      	ldr	r3, [pc, #532]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004c30:	69db      	ldr	r3, [r3, #28]
 8004c32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c36:	60bb      	str	r3, [r7, #8]
 8004c38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c3e:	4b82      	ldr	r3, [pc, #520]	; (8004e48 <HAL_RCC_OscConfig+0x4c8>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d118      	bne.n	8004c7c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c4a:	4b7f      	ldr	r3, [pc, #508]	; (8004e48 <HAL_RCC_OscConfig+0x4c8>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4a7e      	ldr	r2, [pc, #504]	; (8004e48 <HAL_RCC_OscConfig+0x4c8>)
 8004c50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c56:	f7fe fa37 	bl	80030c8 <HAL_GetTick>
 8004c5a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c5c:	e008      	b.n	8004c70 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c5e:	f7fe fa33 	bl	80030c8 <HAL_GetTick>
 8004c62:	4602      	mov	r2, r0
 8004c64:	693b      	ldr	r3, [r7, #16]
 8004c66:	1ad3      	subs	r3, r2, r3
 8004c68:	2b64      	cmp	r3, #100	; 0x64
 8004c6a:	d901      	bls.n	8004c70 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004c6c:	2303      	movs	r3, #3
 8004c6e:	e103      	b.n	8004e78 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c70:	4b75      	ldr	r3, [pc, #468]	; (8004e48 <HAL_RCC_OscConfig+0x4c8>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d0f0      	beq.n	8004c5e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	68db      	ldr	r3, [r3, #12]
 8004c80:	2b01      	cmp	r3, #1
 8004c82:	d106      	bne.n	8004c92 <HAL_RCC_OscConfig+0x312>
 8004c84:	4b6f      	ldr	r3, [pc, #444]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004c86:	6a1b      	ldr	r3, [r3, #32]
 8004c88:	4a6e      	ldr	r2, [pc, #440]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004c8a:	f043 0301 	orr.w	r3, r3, #1
 8004c8e:	6213      	str	r3, [r2, #32]
 8004c90:	e02d      	b.n	8004cee <HAL_RCC_OscConfig+0x36e>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	68db      	ldr	r3, [r3, #12]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d10c      	bne.n	8004cb4 <HAL_RCC_OscConfig+0x334>
 8004c9a:	4b6a      	ldr	r3, [pc, #424]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004c9c:	6a1b      	ldr	r3, [r3, #32]
 8004c9e:	4a69      	ldr	r2, [pc, #420]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004ca0:	f023 0301 	bic.w	r3, r3, #1
 8004ca4:	6213      	str	r3, [r2, #32]
 8004ca6:	4b67      	ldr	r3, [pc, #412]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004ca8:	6a1b      	ldr	r3, [r3, #32]
 8004caa:	4a66      	ldr	r2, [pc, #408]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004cac:	f023 0304 	bic.w	r3, r3, #4
 8004cb0:	6213      	str	r3, [r2, #32]
 8004cb2:	e01c      	b.n	8004cee <HAL_RCC_OscConfig+0x36e>
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	68db      	ldr	r3, [r3, #12]
 8004cb8:	2b05      	cmp	r3, #5
 8004cba:	d10c      	bne.n	8004cd6 <HAL_RCC_OscConfig+0x356>
 8004cbc:	4b61      	ldr	r3, [pc, #388]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004cbe:	6a1b      	ldr	r3, [r3, #32]
 8004cc0:	4a60      	ldr	r2, [pc, #384]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004cc2:	f043 0304 	orr.w	r3, r3, #4
 8004cc6:	6213      	str	r3, [r2, #32]
 8004cc8:	4b5e      	ldr	r3, [pc, #376]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004cca:	6a1b      	ldr	r3, [r3, #32]
 8004ccc:	4a5d      	ldr	r2, [pc, #372]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004cce:	f043 0301 	orr.w	r3, r3, #1
 8004cd2:	6213      	str	r3, [r2, #32]
 8004cd4:	e00b      	b.n	8004cee <HAL_RCC_OscConfig+0x36e>
 8004cd6:	4b5b      	ldr	r3, [pc, #364]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004cd8:	6a1b      	ldr	r3, [r3, #32]
 8004cda:	4a5a      	ldr	r2, [pc, #360]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004cdc:	f023 0301 	bic.w	r3, r3, #1
 8004ce0:	6213      	str	r3, [r2, #32]
 8004ce2:	4b58      	ldr	r3, [pc, #352]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004ce4:	6a1b      	ldr	r3, [r3, #32]
 8004ce6:	4a57      	ldr	r2, [pc, #348]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004ce8:	f023 0304 	bic.w	r3, r3, #4
 8004cec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	68db      	ldr	r3, [r3, #12]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d015      	beq.n	8004d22 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004cf6:	f7fe f9e7 	bl	80030c8 <HAL_GetTick>
 8004cfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cfc:	e00a      	b.n	8004d14 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cfe:	f7fe f9e3 	bl	80030c8 <HAL_GetTick>
 8004d02:	4602      	mov	r2, r0
 8004d04:	693b      	ldr	r3, [r7, #16]
 8004d06:	1ad3      	subs	r3, r2, r3
 8004d08:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	d901      	bls.n	8004d14 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004d10:	2303      	movs	r3, #3
 8004d12:	e0b1      	b.n	8004e78 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d14:	4b4b      	ldr	r3, [pc, #300]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004d16:	6a1b      	ldr	r3, [r3, #32]
 8004d18:	f003 0302 	and.w	r3, r3, #2
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d0ee      	beq.n	8004cfe <HAL_RCC_OscConfig+0x37e>
 8004d20:	e014      	b.n	8004d4c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d22:	f7fe f9d1 	bl	80030c8 <HAL_GetTick>
 8004d26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d28:	e00a      	b.n	8004d40 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d2a:	f7fe f9cd 	bl	80030c8 <HAL_GetTick>
 8004d2e:	4602      	mov	r2, r0
 8004d30:	693b      	ldr	r3, [r7, #16]
 8004d32:	1ad3      	subs	r3, r2, r3
 8004d34:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d901      	bls.n	8004d40 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004d3c:	2303      	movs	r3, #3
 8004d3e:	e09b      	b.n	8004e78 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d40:	4b40      	ldr	r3, [pc, #256]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004d42:	6a1b      	ldr	r3, [r3, #32]
 8004d44:	f003 0302 	and.w	r3, r3, #2
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d1ee      	bne.n	8004d2a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004d4c:	7dfb      	ldrb	r3, [r7, #23]
 8004d4e:	2b01      	cmp	r3, #1
 8004d50:	d105      	bne.n	8004d5e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d52:	4b3c      	ldr	r3, [pc, #240]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004d54:	69db      	ldr	r3, [r3, #28]
 8004d56:	4a3b      	ldr	r2, [pc, #236]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004d58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d5c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	69db      	ldr	r3, [r3, #28]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	f000 8087 	beq.w	8004e76 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004d68:	4b36      	ldr	r3, [pc, #216]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	f003 030c 	and.w	r3, r3, #12
 8004d70:	2b08      	cmp	r3, #8
 8004d72:	d061      	beq.n	8004e38 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	69db      	ldr	r3, [r3, #28]
 8004d78:	2b02      	cmp	r3, #2
 8004d7a:	d146      	bne.n	8004e0a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d7c:	4b33      	ldr	r3, [pc, #204]	; (8004e4c <HAL_RCC_OscConfig+0x4cc>)
 8004d7e:	2200      	movs	r2, #0
 8004d80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d82:	f7fe f9a1 	bl	80030c8 <HAL_GetTick>
 8004d86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004d88:	e008      	b.n	8004d9c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d8a:	f7fe f99d 	bl	80030c8 <HAL_GetTick>
 8004d8e:	4602      	mov	r2, r0
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	1ad3      	subs	r3, r2, r3
 8004d94:	2b02      	cmp	r3, #2
 8004d96:	d901      	bls.n	8004d9c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004d98:	2303      	movs	r3, #3
 8004d9a:	e06d      	b.n	8004e78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004d9c:	4b29      	ldr	r3, [pc, #164]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d1f0      	bne.n	8004d8a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6a1b      	ldr	r3, [r3, #32]
 8004dac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004db0:	d108      	bne.n	8004dc4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004db2:	4b24      	ldr	r3, [pc, #144]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004db4:	685b      	ldr	r3, [r3, #4]
 8004db6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	689b      	ldr	r3, [r3, #8]
 8004dbe:	4921      	ldr	r1, [pc, #132]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004dc4:	4b1f      	ldr	r3, [pc, #124]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004dc6:	685b      	ldr	r3, [r3, #4]
 8004dc8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6a19      	ldr	r1, [r3, #32]
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dd4:	430b      	orrs	r3, r1
 8004dd6:	491b      	ldr	r1, [pc, #108]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ddc:	4b1b      	ldr	r3, [pc, #108]	; (8004e4c <HAL_RCC_OscConfig+0x4cc>)
 8004dde:	2201      	movs	r2, #1
 8004de0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004de2:	f7fe f971 	bl	80030c8 <HAL_GetTick>
 8004de6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004de8:	e008      	b.n	8004dfc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004dea:	f7fe f96d 	bl	80030c8 <HAL_GetTick>
 8004dee:	4602      	mov	r2, r0
 8004df0:	693b      	ldr	r3, [r7, #16]
 8004df2:	1ad3      	subs	r3, r2, r3
 8004df4:	2b02      	cmp	r3, #2
 8004df6:	d901      	bls.n	8004dfc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004df8:	2303      	movs	r3, #3
 8004dfa:	e03d      	b.n	8004e78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004dfc:	4b11      	ldr	r3, [pc, #68]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d0f0      	beq.n	8004dea <HAL_RCC_OscConfig+0x46a>
 8004e08:	e035      	b.n	8004e76 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e0a:	4b10      	ldr	r3, [pc, #64]	; (8004e4c <HAL_RCC_OscConfig+0x4cc>)
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e10:	f7fe f95a 	bl	80030c8 <HAL_GetTick>
 8004e14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e16:	e008      	b.n	8004e2a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e18:	f7fe f956 	bl	80030c8 <HAL_GetTick>
 8004e1c:	4602      	mov	r2, r0
 8004e1e:	693b      	ldr	r3, [r7, #16]
 8004e20:	1ad3      	subs	r3, r2, r3
 8004e22:	2b02      	cmp	r3, #2
 8004e24:	d901      	bls.n	8004e2a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004e26:	2303      	movs	r3, #3
 8004e28:	e026      	b.n	8004e78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e2a:	4b06      	ldr	r3, [pc, #24]	; (8004e44 <HAL_RCC_OscConfig+0x4c4>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d1f0      	bne.n	8004e18 <HAL_RCC_OscConfig+0x498>
 8004e36:	e01e      	b.n	8004e76 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	69db      	ldr	r3, [r3, #28]
 8004e3c:	2b01      	cmp	r3, #1
 8004e3e:	d107      	bne.n	8004e50 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004e40:	2301      	movs	r3, #1
 8004e42:	e019      	b.n	8004e78 <HAL_RCC_OscConfig+0x4f8>
 8004e44:	40021000 	.word	0x40021000
 8004e48:	40007000 	.word	0x40007000
 8004e4c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004e50:	4b0b      	ldr	r3, [pc, #44]	; (8004e80 <HAL_RCC_OscConfig+0x500>)
 8004e52:	685b      	ldr	r3, [r3, #4]
 8004e54:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6a1b      	ldr	r3, [r3, #32]
 8004e60:	429a      	cmp	r2, r3
 8004e62:	d106      	bne.n	8004e72 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e6e:	429a      	cmp	r2, r3
 8004e70:	d001      	beq.n	8004e76 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004e72:	2301      	movs	r3, #1
 8004e74:	e000      	b.n	8004e78 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004e76:	2300      	movs	r3, #0
}
 8004e78:	4618      	mov	r0, r3
 8004e7a:	3718      	adds	r7, #24
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	bd80      	pop	{r7, pc}
 8004e80:	40021000 	.word	0x40021000

08004e84 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b084      	sub	sp, #16
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
 8004e8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d101      	bne.n	8004e98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004e94:	2301      	movs	r3, #1
 8004e96:	e0d0      	b.n	800503a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004e98:	4b6a      	ldr	r3, [pc, #424]	; (8005044 <HAL_RCC_ClockConfig+0x1c0>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f003 0307 	and.w	r3, r3, #7
 8004ea0:	683a      	ldr	r2, [r7, #0]
 8004ea2:	429a      	cmp	r2, r3
 8004ea4:	d910      	bls.n	8004ec8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ea6:	4b67      	ldr	r3, [pc, #412]	; (8005044 <HAL_RCC_ClockConfig+0x1c0>)
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f023 0207 	bic.w	r2, r3, #7
 8004eae:	4965      	ldr	r1, [pc, #404]	; (8005044 <HAL_RCC_ClockConfig+0x1c0>)
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004eb6:	4b63      	ldr	r3, [pc, #396]	; (8005044 <HAL_RCC_ClockConfig+0x1c0>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f003 0307 	and.w	r3, r3, #7
 8004ebe:	683a      	ldr	r2, [r7, #0]
 8004ec0:	429a      	cmp	r2, r3
 8004ec2:	d001      	beq.n	8004ec8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004ec4:	2301      	movs	r3, #1
 8004ec6:	e0b8      	b.n	800503a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f003 0302 	and.w	r3, r3, #2
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d020      	beq.n	8004f16 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f003 0304 	and.w	r3, r3, #4
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d005      	beq.n	8004eec <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004ee0:	4b59      	ldr	r3, [pc, #356]	; (8005048 <HAL_RCC_ClockConfig+0x1c4>)
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	4a58      	ldr	r2, [pc, #352]	; (8005048 <HAL_RCC_ClockConfig+0x1c4>)
 8004ee6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004eea:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f003 0308 	and.w	r3, r3, #8
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d005      	beq.n	8004f04 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004ef8:	4b53      	ldr	r3, [pc, #332]	; (8005048 <HAL_RCC_ClockConfig+0x1c4>)
 8004efa:	685b      	ldr	r3, [r3, #4]
 8004efc:	4a52      	ldr	r2, [pc, #328]	; (8005048 <HAL_RCC_ClockConfig+0x1c4>)
 8004efe:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004f02:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f04:	4b50      	ldr	r3, [pc, #320]	; (8005048 <HAL_RCC_ClockConfig+0x1c4>)
 8004f06:	685b      	ldr	r3, [r3, #4]
 8004f08:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	689b      	ldr	r3, [r3, #8]
 8004f10:	494d      	ldr	r1, [pc, #308]	; (8005048 <HAL_RCC_ClockConfig+0x1c4>)
 8004f12:	4313      	orrs	r3, r2
 8004f14:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f003 0301 	and.w	r3, r3, #1
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d040      	beq.n	8004fa4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	685b      	ldr	r3, [r3, #4]
 8004f26:	2b01      	cmp	r3, #1
 8004f28:	d107      	bne.n	8004f3a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f2a:	4b47      	ldr	r3, [pc, #284]	; (8005048 <HAL_RCC_ClockConfig+0x1c4>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d115      	bne.n	8004f62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f36:	2301      	movs	r3, #1
 8004f38:	e07f      	b.n	800503a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	2b02      	cmp	r3, #2
 8004f40:	d107      	bne.n	8004f52 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f42:	4b41      	ldr	r3, [pc, #260]	; (8005048 <HAL_RCC_ClockConfig+0x1c4>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d109      	bne.n	8004f62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	e073      	b.n	800503a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f52:	4b3d      	ldr	r3, [pc, #244]	; (8005048 <HAL_RCC_ClockConfig+0x1c4>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f003 0302 	and.w	r3, r3, #2
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d101      	bne.n	8004f62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f5e:	2301      	movs	r3, #1
 8004f60:	e06b      	b.n	800503a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f62:	4b39      	ldr	r3, [pc, #228]	; (8005048 <HAL_RCC_ClockConfig+0x1c4>)
 8004f64:	685b      	ldr	r3, [r3, #4]
 8004f66:	f023 0203 	bic.w	r2, r3, #3
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	4936      	ldr	r1, [pc, #216]	; (8005048 <HAL_RCC_ClockConfig+0x1c4>)
 8004f70:	4313      	orrs	r3, r2
 8004f72:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004f74:	f7fe f8a8 	bl	80030c8 <HAL_GetTick>
 8004f78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f7a:	e00a      	b.n	8004f92 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f7c:	f7fe f8a4 	bl	80030c8 <HAL_GetTick>
 8004f80:	4602      	mov	r2, r0
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	1ad3      	subs	r3, r2, r3
 8004f86:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d901      	bls.n	8004f92 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004f8e:	2303      	movs	r3, #3
 8004f90:	e053      	b.n	800503a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f92:	4b2d      	ldr	r3, [pc, #180]	; (8005048 <HAL_RCC_ClockConfig+0x1c4>)
 8004f94:	685b      	ldr	r3, [r3, #4]
 8004f96:	f003 020c 	and.w	r2, r3, #12
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	685b      	ldr	r3, [r3, #4]
 8004f9e:	009b      	lsls	r3, r3, #2
 8004fa0:	429a      	cmp	r2, r3
 8004fa2:	d1eb      	bne.n	8004f7c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004fa4:	4b27      	ldr	r3, [pc, #156]	; (8005044 <HAL_RCC_ClockConfig+0x1c0>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f003 0307 	and.w	r3, r3, #7
 8004fac:	683a      	ldr	r2, [r7, #0]
 8004fae:	429a      	cmp	r2, r3
 8004fb0:	d210      	bcs.n	8004fd4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fb2:	4b24      	ldr	r3, [pc, #144]	; (8005044 <HAL_RCC_ClockConfig+0x1c0>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f023 0207 	bic.w	r2, r3, #7
 8004fba:	4922      	ldr	r1, [pc, #136]	; (8005044 <HAL_RCC_ClockConfig+0x1c0>)
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	4313      	orrs	r3, r2
 8004fc0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fc2:	4b20      	ldr	r3, [pc, #128]	; (8005044 <HAL_RCC_ClockConfig+0x1c0>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f003 0307 	and.w	r3, r3, #7
 8004fca:	683a      	ldr	r2, [r7, #0]
 8004fcc:	429a      	cmp	r2, r3
 8004fce:	d001      	beq.n	8004fd4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	e032      	b.n	800503a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f003 0304 	and.w	r3, r3, #4
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d008      	beq.n	8004ff2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004fe0:	4b19      	ldr	r3, [pc, #100]	; (8005048 <HAL_RCC_ClockConfig+0x1c4>)
 8004fe2:	685b      	ldr	r3, [r3, #4]
 8004fe4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	68db      	ldr	r3, [r3, #12]
 8004fec:	4916      	ldr	r1, [pc, #88]	; (8005048 <HAL_RCC_ClockConfig+0x1c4>)
 8004fee:	4313      	orrs	r3, r2
 8004ff0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f003 0308 	and.w	r3, r3, #8
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d009      	beq.n	8005012 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004ffe:	4b12      	ldr	r3, [pc, #72]	; (8005048 <HAL_RCC_ClockConfig+0x1c4>)
 8005000:	685b      	ldr	r3, [r3, #4]
 8005002:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	691b      	ldr	r3, [r3, #16]
 800500a:	00db      	lsls	r3, r3, #3
 800500c:	490e      	ldr	r1, [pc, #56]	; (8005048 <HAL_RCC_ClockConfig+0x1c4>)
 800500e:	4313      	orrs	r3, r2
 8005010:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005012:	f000 f821 	bl	8005058 <HAL_RCC_GetSysClockFreq>
 8005016:	4602      	mov	r2, r0
 8005018:	4b0b      	ldr	r3, [pc, #44]	; (8005048 <HAL_RCC_ClockConfig+0x1c4>)
 800501a:	685b      	ldr	r3, [r3, #4]
 800501c:	091b      	lsrs	r3, r3, #4
 800501e:	f003 030f 	and.w	r3, r3, #15
 8005022:	490a      	ldr	r1, [pc, #40]	; (800504c <HAL_RCC_ClockConfig+0x1c8>)
 8005024:	5ccb      	ldrb	r3, [r1, r3]
 8005026:	fa22 f303 	lsr.w	r3, r2, r3
 800502a:	4a09      	ldr	r2, [pc, #36]	; (8005050 <HAL_RCC_ClockConfig+0x1cc>)
 800502c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800502e:	4b09      	ldr	r3, [pc, #36]	; (8005054 <HAL_RCC_ClockConfig+0x1d0>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4618      	mov	r0, r3
 8005034:	f7fe f806 	bl	8003044 <HAL_InitTick>

  return HAL_OK;
 8005038:	2300      	movs	r3, #0
}
 800503a:	4618      	mov	r0, r3
 800503c:	3710      	adds	r7, #16
 800503e:	46bd      	mov	sp, r7
 8005040:	bd80      	pop	{r7, pc}
 8005042:	bf00      	nop
 8005044:	40022000 	.word	0x40022000
 8005048:	40021000 	.word	0x40021000
 800504c:	08009ad8 	.word	0x08009ad8
 8005050:	20000008 	.word	0x20000008
 8005054:	20000010 	.word	0x20000010

08005058 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005058:	b490      	push	{r4, r7}
 800505a:	b08a      	sub	sp, #40	; 0x28
 800505c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800505e:	4b29      	ldr	r3, [pc, #164]	; (8005104 <HAL_RCC_GetSysClockFreq+0xac>)
 8005060:	1d3c      	adds	r4, r7, #4
 8005062:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005064:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005068:	f240 2301 	movw	r3, #513	; 0x201
 800506c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800506e:	2300      	movs	r3, #0
 8005070:	61fb      	str	r3, [r7, #28]
 8005072:	2300      	movs	r3, #0
 8005074:	61bb      	str	r3, [r7, #24]
 8005076:	2300      	movs	r3, #0
 8005078:	627b      	str	r3, [r7, #36]	; 0x24
 800507a:	2300      	movs	r3, #0
 800507c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800507e:	2300      	movs	r3, #0
 8005080:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005082:	4b21      	ldr	r3, [pc, #132]	; (8005108 <HAL_RCC_GetSysClockFreq+0xb0>)
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005088:	69fb      	ldr	r3, [r7, #28]
 800508a:	f003 030c 	and.w	r3, r3, #12
 800508e:	2b04      	cmp	r3, #4
 8005090:	d002      	beq.n	8005098 <HAL_RCC_GetSysClockFreq+0x40>
 8005092:	2b08      	cmp	r3, #8
 8005094:	d003      	beq.n	800509e <HAL_RCC_GetSysClockFreq+0x46>
 8005096:	e02b      	b.n	80050f0 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005098:	4b1c      	ldr	r3, [pc, #112]	; (800510c <HAL_RCC_GetSysClockFreq+0xb4>)
 800509a:	623b      	str	r3, [r7, #32]
      break;
 800509c:	e02b      	b.n	80050f6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800509e:	69fb      	ldr	r3, [r7, #28]
 80050a0:	0c9b      	lsrs	r3, r3, #18
 80050a2:	f003 030f 	and.w	r3, r3, #15
 80050a6:	3328      	adds	r3, #40	; 0x28
 80050a8:	443b      	add	r3, r7
 80050aa:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80050ae:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80050b0:	69fb      	ldr	r3, [r7, #28]
 80050b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d012      	beq.n	80050e0 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80050ba:	4b13      	ldr	r3, [pc, #76]	; (8005108 <HAL_RCC_GetSysClockFreq+0xb0>)
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	0c5b      	lsrs	r3, r3, #17
 80050c0:	f003 0301 	and.w	r3, r3, #1
 80050c4:	3328      	adds	r3, #40	; 0x28
 80050c6:	443b      	add	r3, r7
 80050c8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80050cc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80050ce:	697b      	ldr	r3, [r7, #20]
 80050d0:	4a0e      	ldr	r2, [pc, #56]	; (800510c <HAL_RCC_GetSysClockFreq+0xb4>)
 80050d2:	fb03 f202 	mul.w	r2, r3, r2
 80050d6:	69bb      	ldr	r3, [r7, #24]
 80050d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80050dc:	627b      	str	r3, [r7, #36]	; 0x24
 80050de:	e004      	b.n	80050ea <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80050e0:	697b      	ldr	r3, [r7, #20]
 80050e2:	4a0b      	ldr	r2, [pc, #44]	; (8005110 <HAL_RCC_GetSysClockFreq+0xb8>)
 80050e4:	fb02 f303 	mul.w	r3, r2, r3
 80050e8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80050ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050ec:	623b      	str	r3, [r7, #32]
      break;
 80050ee:	e002      	b.n	80050f6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80050f0:	4b06      	ldr	r3, [pc, #24]	; (800510c <HAL_RCC_GetSysClockFreq+0xb4>)
 80050f2:	623b      	str	r3, [r7, #32]
      break;
 80050f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80050f6:	6a3b      	ldr	r3, [r7, #32]
}
 80050f8:	4618      	mov	r0, r3
 80050fa:	3728      	adds	r7, #40	; 0x28
 80050fc:	46bd      	mov	sp, r7
 80050fe:	bc90      	pop	{r4, r7}
 8005100:	4770      	bx	lr
 8005102:	bf00      	nop
 8005104:	08009ac8 	.word	0x08009ac8
 8005108:	40021000 	.word	0x40021000
 800510c:	007a1200 	.word	0x007a1200
 8005110:	003d0900 	.word	0x003d0900

08005114 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005114:	b480      	push	{r7}
 8005116:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005118:	4b02      	ldr	r3, [pc, #8]	; (8005124 <HAL_RCC_GetHCLKFreq+0x10>)
 800511a:	681b      	ldr	r3, [r3, #0]
}
 800511c:	4618      	mov	r0, r3
 800511e:	46bd      	mov	sp, r7
 8005120:	bc80      	pop	{r7}
 8005122:	4770      	bx	lr
 8005124:	20000008 	.word	0x20000008

08005128 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800512c:	f7ff fff2 	bl	8005114 <HAL_RCC_GetHCLKFreq>
 8005130:	4602      	mov	r2, r0
 8005132:	4b05      	ldr	r3, [pc, #20]	; (8005148 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	0a1b      	lsrs	r3, r3, #8
 8005138:	f003 0307 	and.w	r3, r3, #7
 800513c:	4903      	ldr	r1, [pc, #12]	; (800514c <HAL_RCC_GetPCLK1Freq+0x24>)
 800513e:	5ccb      	ldrb	r3, [r1, r3]
 8005140:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005144:	4618      	mov	r0, r3
 8005146:	bd80      	pop	{r7, pc}
 8005148:	40021000 	.word	0x40021000
 800514c:	08009ae8 	.word	0x08009ae8

08005150 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005154:	f7ff ffde 	bl	8005114 <HAL_RCC_GetHCLKFreq>
 8005158:	4602      	mov	r2, r0
 800515a:	4b05      	ldr	r3, [pc, #20]	; (8005170 <HAL_RCC_GetPCLK2Freq+0x20>)
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	0adb      	lsrs	r3, r3, #11
 8005160:	f003 0307 	and.w	r3, r3, #7
 8005164:	4903      	ldr	r1, [pc, #12]	; (8005174 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005166:	5ccb      	ldrb	r3, [r1, r3]
 8005168:	fa22 f303 	lsr.w	r3, r2, r3
}
 800516c:	4618      	mov	r0, r3
 800516e:	bd80      	pop	{r7, pc}
 8005170:	40021000 	.word	0x40021000
 8005174:	08009ae8 	.word	0x08009ae8

08005178 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005178:	b480      	push	{r7}
 800517a:	b085      	sub	sp, #20
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005180:	4b0a      	ldr	r3, [pc, #40]	; (80051ac <RCC_Delay+0x34>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4a0a      	ldr	r2, [pc, #40]	; (80051b0 <RCC_Delay+0x38>)
 8005186:	fba2 2303 	umull	r2, r3, r2, r3
 800518a:	0a5b      	lsrs	r3, r3, #9
 800518c:	687a      	ldr	r2, [r7, #4]
 800518e:	fb02 f303 	mul.w	r3, r2, r3
 8005192:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005194:	bf00      	nop
  }
  while (Delay --);
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	1e5a      	subs	r2, r3, #1
 800519a:	60fa      	str	r2, [r7, #12]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d1f9      	bne.n	8005194 <RCC_Delay+0x1c>
}
 80051a0:	bf00      	nop
 80051a2:	bf00      	nop
 80051a4:	3714      	adds	r7, #20
 80051a6:	46bd      	mov	sp, r7
 80051a8:	bc80      	pop	{r7}
 80051aa:	4770      	bx	lr
 80051ac:	20000008 	.word	0x20000008
 80051b0:	10624dd3 	.word	0x10624dd3

080051b4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b086      	sub	sp, #24
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80051bc:	2300      	movs	r3, #0
 80051be:	613b      	str	r3, [r7, #16]
 80051c0:	2300      	movs	r3, #0
 80051c2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f003 0301 	and.w	r3, r3, #1
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d07d      	beq.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80051d0:	2300      	movs	r3, #0
 80051d2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80051d4:	4b4f      	ldr	r3, [pc, #316]	; (8005314 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80051d6:	69db      	ldr	r3, [r3, #28]
 80051d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d10d      	bne.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051e0:	4b4c      	ldr	r3, [pc, #304]	; (8005314 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80051e2:	69db      	ldr	r3, [r3, #28]
 80051e4:	4a4b      	ldr	r2, [pc, #300]	; (8005314 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80051e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051ea:	61d3      	str	r3, [r2, #28]
 80051ec:	4b49      	ldr	r3, [pc, #292]	; (8005314 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80051ee:	69db      	ldr	r3, [r3, #28]
 80051f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051f4:	60bb      	str	r3, [r7, #8]
 80051f6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051f8:	2301      	movs	r3, #1
 80051fa:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051fc:	4b46      	ldr	r3, [pc, #280]	; (8005318 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005204:	2b00      	cmp	r3, #0
 8005206:	d118      	bne.n	800523a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005208:	4b43      	ldr	r3, [pc, #268]	; (8005318 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	4a42      	ldr	r2, [pc, #264]	; (8005318 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800520e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005212:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005214:	f7fd ff58 	bl	80030c8 <HAL_GetTick>
 8005218:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800521a:	e008      	b.n	800522e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800521c:	f7fd ff54 	bl	80030c8 <HAL_GetTick>
 8005220:	4602      	mov	r2, r0
 8005222:	693b      	ldr	r3, [r7, #16]
 8005224:	1ad3      	subs	r3, r2, r3
 8005226:	2b64      	cmp	r3, #100	; 0x64
 8005228:	d901      	bls.n	800522e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800522a:	2303      	movs	r3, #3
 800522c:	e06d      	b.n	800530a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800522e:	4b3a      	ldr	r3, [pc, #232]	; (8005318 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005236:	2b00      	cmp	r3, #0
 8005238:	d0f0      	beq.n	800521c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800523a:	4b36      	ldr	r3, [pc, #216]	; (8005314 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800523c:	6a1b      	ldr	r3, [r3, #32]
 800523e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005242:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d02e      	beq.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	685b      	ldr	r3, [r3, #4]
 800524e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005252:	68fa      	ldr	r2, [r7, #12]
 8005254:	429a      	cmp	r2, r3
 8005256:	d027      	beq.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005258:	4b2e      	ldr	r3, [pc, #184]	; (8005314 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800525a:	6a1b      	ldr	r3, [r3, #32]
 800525c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005260:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005262:	4b2e      	ldr	r3, [pc, #184]	; (800531c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005264:	2201      	movs	r2, #1
 8005266:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005268:	4b2c      	ldr	r3, [pc, #176]	; (800531c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800526a:	2200      	movs	r2, #0
 800526c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800526e:	4a29      	ldr	r2, [pc, #164]	; (8005314 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	f003 0301 	and.w	r3, r3, #1
 800527a:	2b00      	cmp	r3, #0
 800527c:	d014      	beq.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800527e:	f7fd ff23 	bl	80030c8 <HAL_GetTick>
 8005282:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005284:	e00a      	b.n	800529c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005286:	f7fd ff1f 	bl	80030c8 <HAL_GetTick>
 800528a:	4602      	mov	r2, r0
 800528c:	693b      	ldr	r3, [r7, #16]
 800528e:	1ad3      	subs	r3, r2, r3
 8005290:	f241 3288 	movw	r2, #5000	; 0x1388
 8005294:	4293      	cmp	r3, r2
 8005296:	d901      	bls.n	800529c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005298:	2303      	movs	r3, #3
 800529a:	e036      	b.n	800530a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800529c:	4b1d      	ldr	r3, [pc, #116]	; (8005314 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800529e:	6a1b      	ldr	r3, [r3, #32]
 80052a0:	f003 0302 	and.w	r3, r3, #2
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d0ee      	beq.n	8005286 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80052a8:	4b1a      	ldr	r3, [pc, #104]	; (8005314 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052aa:	6a1b      	ldr	r3, [r3, #32]
 80052ac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	685b      	ldr	r3, [r3, #4]
 80052b4:	4917      	ldr	r1, [pc, #92]	; (8005314 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052b6:	4313      	orrs	r3, r2
 80052b8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80052ba:	7dfb      	ldrb	r3, [r7, #23]
 80052bc:	2b01      	cmp	r3, #1
 80052be:	d105      	bne.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052c0:	4b14      	ldr	r3, [pc, #80]	; (8005314 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052c2:	69db      	ldr	r3, [r3, #28]
 80052c4:	4a13      	ldr	r2, [pc, #76]	; (8005314 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052c6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80052ca:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f003 0302 	and.w	r3, r3, #2
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d008      	beq.n	80052ea <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80052d8:	4b0e      	ldr	r3, [pc, #56]	; (8005314 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052da:	685b      	ldr	r3, [r3, #4]
 80052dc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	689b      	ldr	r3, [r3, #8]
 80052e4:	490b      	ldr	r1, [pc, #44]	; (8005314 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052e6:	4313      	orrs	r3, r2
 80052e8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f003 0310 	and.w	r3, r3, #16
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d008      	beq.n	8005308 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80052f6:	4b07      	ldr	r3, [pc, #28]	; (8005314 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052f8:	685b      	ldr	r3, [r3, #4]
 80052fa:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	68db      	ldr	r3, [r3, #12]
 8005302:	4904      	ldr	r1, [pc, #16]	; (8005314 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005304:	4313      	orrs	r3, r2
 8005306:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005308:	2300      	movs	r3, #0
}
 800530a:	4618      	mov	r0, r3
 800530c:	3718      	adds	r7, #24
 800530e:	46bd      	mov	sp, r7
 8005310:	bd80      	pop	{r7, pc}
 8005312:	bf00      	nop
 8005314:	40021000 	.word	0x40021000
 8005318:	40007000 	.word	0x40007000
 800531c:	42420440 	.word	0x42420440

08005320 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005320:	b580      	push	{r7, lr}
 8005322:	b082      	sub	sp, #8
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d101      	bne.n	8005332 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800532e:	2301      	movs	r3, #1
 8005330:	e041      	b.n	80053b6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005338:	b2db      	uxtb	r3, r3
 800533a:	2b00      	cmp	r3, #0
 800533c:	d106      	bne.n	800534c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2200      	movs	r2, #0
 8005342:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005346:	6878      	ldr	r0, [r7, #4]
 8005348:	f7fd fade 	bl	8002908 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2202      	movs	r2, #2
 8005350:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681a      	ldr	r2, [r3, #0]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	3304      	adds	r3, #4
 800535c:	4619      	mov	r1, r3
 800535e:	4610      	mov	r0, r2
 8005360:	f000 fa70 	bl	8005844 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2201      	movs	r2, #1
 8005368:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2201      	movs	r2, #1
 8005370:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2201      	movs	r2, #1
 8005378:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2201      	movs	r2, #1
 8005380:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2201      	movs	r2, #1
 8005388:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2201      	movs	r2, #1
 8005390:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2201      	movs	r2, #1
 8005398:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2201      	movs	r2, #1
 80053a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2201      	movs	r2, #1
 80053a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2201      	movs	r2, #1
 80053b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80053b4:	2300      	movs	r3, #0
}
 80053b6:	4618      	mov	r0, r3
 80053b8:	3708      	adds	r7, #8
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}
	...

080053c0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80053c0:	b480      	push	{r7}
 80053c2:	b085      	sub	sp, #20
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053ce:	b2db      	uxtb	r3, r3
 80053d0:	2b01      	cmp	r3, #1
 80053d2:	d001      	beq.n	80053d8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80053d4:	2301      	movs	r3, #1
 80053d6:	e03a      	b.n	800544e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2202      	movs	r2, #2
 80053dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	68da      	ldr	r2, [r3, #12]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f042 0201 	orr.w	r2, r2, #1
 80053ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	4a18      	ldr	r2, [pc, #96]	; (8005458 <HAL_TIM_Base_Start_IT+0x98>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d00e      	beq.n	8005418 <HAL_TIM_Base_Start_IT+0x58>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005402:	d009      	beq.n	8005418 <HAL_TIM_Base_Start_IT+0x58>
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	4a14      	ldr	r2, [pc, #80]	; (800545c <HAL_TIM_Base_Start_IT+0x9c>)
 800540a:	4293      	cmp	r3, r2
 800540c:	d004      	beq.n	8005418 <HAL_TIM_Base_Start_IT+0x58>
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	4a13      	ldr	r2, [pc, #76]	; (8005460 <HAL_TIM_Base_Start_IT+0xa0>)
 8005414:	4293      	cmp	r3, r2
 8005416:	d111      	bne.n	800543c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	689b      	ldr	r3, [r3, #8]
 800541e:	f003 0307 	and.w	r3, r3, #7
 8005422:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	2b06      	cmp	r3, #6
 8005428:	d010      	beq.n	800544c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	681a      	ldr	r2, [r3, #0]
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f042 0201 	orr.w	r2, r2, #1
 8005438:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800543a:	e007      	b.n	800544c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	681a      	ldr	r2, [r3, #0]
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f042 0201 	orr.w	r2, r2, #1
 800544a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800544c:	2300      	movs	r3, #0
}
 800544e:	4618      	mov	r0, r3
 8005450:	3714      	adds	r7, #20
 8005452:	46bd      	mov	sp, r7
 8005454:	bc80      	pop	{r7}
 8005456:	4770      	bx	lr
 8005458:	40012c00 	.word	0x40012c00
 800545c:	40000400 	.word	0x40000400
 8005460:	40000800 	.word	0x40000800

08005464 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b082      	sub	sp, #8
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	691b      	ldr	r3, [r3, #16]
 8005472:	f003 0302 	and.w	r3, r3, #2
 8005476:	2b02      	cmp	r3, #2
 8005478:	d122      	bne.n	80054c0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	68db      	ldr	r3, [r3, #12]
 8005480:	f003 0302 	and.w	r3, r3, #2
 8005484:	2b02      	cmp	r3, #2
 8005486:	d11b      	bne.n	80054c0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f06f 0202 	mvn.w	r2, #2
 8005490:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2201      	movs	r2, #1
 8005496:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	699b      	ldr	r3, [r3, #24]
 800549e:	f003 0303 	and.w	r3, r3, #3
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d003      	beq.n	80054ae <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80054a6:	6878      	ldr	r0, [r7, #4]
 80054a8:	f000 f9b1 	bl	800580e <HAL_TIM_IC_CaptureCallback>
 80054ac:	e005      	b.n	80054ba <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80054ae:	6878      	ldr	r0, [r7, #4]
 80054b0:	f000 f9a4 	bl	80057fc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054b4:	6878      	ldr	r0, [r7, #4]
 80054b6:	f000 f9b3 	bl	8005820 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2200      	movs	r2, #0
 80054be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	691b      	ldr	r3, [r3, #16]
 80054c6:	f003 0304 	and.w	r3, r3, #4
 80054ca:	2b04      	cmp	r3, #4
 80054cc:	d122      	bne.n	8005514 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	68db      	ldr	r3, [r3, #12]
 80054d4:	f003 0304 	and.w	r3, r3, #4
 80054d8:	2b04      	cmp	r3, #4
 80054da:	d11b      	bne.n	8005514 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f06f 0204 	mvn.w	r2, #4
 80054e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2202      	movs	r2, #2
 80054ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	699b      	ldr	r3, [r3, #24]
 80054f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d003      	beq.n	8005502 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054fa:	6878      	ldr	r0, [r7, #4]
 80054fc:	f000 f987 	bl	800580e <HAL_TIM_IC_CaptureCallback>
 8005500:	e005      	b.n	800550e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005502:	6878      	ldr	r0, [r7, #4]
 8005504:	f000 f97a 	bl	80057fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005508:	6878      	ldr	r0, [r7, #4]
 800550a:	f000 f989 	bl	8005820 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2200      	movs	r2, #0
 8005512:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	691b      	ldr	r3, [r3, #16]
 800551a:	f003 0308 	and.w	r3, r3, #8
 800551e:	2b08      	cmp	r3, #8
 8005520:	d122      	bne.n	8005568 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	68db      	ldr	r3, [r3, #12]
 8005528:	f003 0308 	and.w	r3, r3, #8
 800552c:	2b08      	cmp	r3, #8
 800552e:	d11b      	bne.n	8005568 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f06f 0208 	mvn.w	r2, #8
 8005538:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2204      	movs	r2, #4
 800553e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	69db      	ldr	r3, [r3, #28]
 8005546:	f003 0303 	and.w	r3, r3, #3
 800554a:	2b00      	cmp	r3, #0
 800554c:	d003      	beq.n	8005556 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800554e:	6878      	ldr	r0, [r7, #4]
 8005550:	f000 f95d 	bl	800580e <HAL_TIM_IC_CaptureCallback>
 8005554:	e005      	b.n	8005562 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f000 f950 	bl	80057fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800555c:	6878      	ldr	r0, [r7, #4]
 800555e:	f000 f95f 	bl	8005820 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2200      	movs	r2, #0
 8005566:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	691b      	ldr	r3, [r3, #16]
 800556e:	f003 0310 	and.w	r3, r3, #16
 8005572:	2b10      	cmp	r3, #16
 8005574:	d122      	bne.n	80055bc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	68db      	ldr	r3, [r3, #12]
 800557c:	f003 0310 	and.w	r3, r3, #16
 8005580:	2b10      	cmp	r3, #16
 8005582:	d11b      	bne.n	80055bc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f06f 0210 	mvn.w	r2, #16
 800558c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2208      	movs	r2, #8
 8005592:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	69db      	ldr	r3, [r3, #28]
 800559a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d003      	beq.n	80055aa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055a2:	6878      	ldr	r0, [r7, #4]
 80055a4:	f000 f933 	bl	800580e <HAL_TIM_IC_CaptureCallback>
 80055a8:	e005      	b.n	80055b6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055aa:	6878      	ldr	r0, [r7, #4]
 80055ac:	f000 f926 	bl	80057fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055b0:	6878      	ldr	r0, [r7, #4]
 80055b2:	f000 f935 	bl	8005820 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2200      	movs	r2, #0
 80055ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	691b      	ldr	r3, [r3, #16]
 80055c2:	f003 0301 	and.w	r3, r3, #1
 80055c6:	2b01      	cmp	r3, #1
 80055c8:	d10e      	bne.n	80055e8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	68db      	ldr	r3, [r3, #12]
 80055d0:	f003 0301 	and.w	r3, r3, #1
 80055d4:	2b01      	cmp	r3, #1
 80055d6:	d107      	bne.n	80055e8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f06f 0201 	mvn.w	r2, #1
 80055e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80055e2:	6878      	ldr	r0, [r7, #4]
 80055e4:	f7fd fb80 	bl	8002ce8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	691b      	ldr	r3, [r3, #16]
 80055ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055f2:	2b80      	cmp	r3, #128	; 0x80
 80055f4:	d10e      	bne.n	8005614 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	68db      	ldr	r3, [r3, #12]
 80055fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005600:	2b80      	cmp	r3, #128	; 0x80
 8005602:	d107      	bne.n	8005614 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800560c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800560e:	6878      	ldr	r0, [r7, #4]
 8005610:	f000 fa77 	bl	8005b02 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	691b      	ldr	r3, [r3, #16]
 800561a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800561e:	2b40      	cmp	r3, #64	; 0x40
 8005620:	d10e      	bne.n	8005640 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	68db      	ldr	r3, [r3, #12]
 8005628:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800562c:	2b40      	cmp	r3, #64	; 0x40
 800562e:	d107      	bne.n	8005640 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005638:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800563a:	6878      	ldr	r0, [r7, #4]
 800563c:	f000 f8f9 	bl	8005832 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	691b      	ldr	r3, [r3, #16]
 8005646:	f003 0320 	and.w	r3, r3, #32
 800564a:	2b20      	cmp	r3, #32
 800564c:	d10e      	bne.n	800566c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	68db      	ldr	r3, [r3, #12]
 8005654:	f003 0320 	and.w	r3, r3, #32
 8005658:	2b20      	cmp	r3, #32
 800565a:	d107      	bne.n	800566c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f06f 0220 	mvn.w	r2, #32
 8005664:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005666:	6878      	ldr	r0, [r7, #4]
 8005668:	f000 fa42 	bl	8005af0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800566c:	bf00      	nop
 800566e:	3708      	adds	r7, #8
 8005670:	46bd      	mov	sp, r7
 8005672:	bd80      	pop	{r7, pc}

08005674 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005674:	b580      	push	{r7, lr}
 8005676:	b084      	sub	sp, #16
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
 800567c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005684:	2b01      	cmp	r3, #1
 8005686:	d101      	bne.n	800568c <HAL_TIM_ConfigClockSource+0x18>
 8005688:	2302      	movs	r3, #2
 800568a:	e0b3      	b.n	80057f4 <HAL_TIM_ConfigClockSource+0x180>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2201      	movs	r2, #1
 8005690:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2202      	movs	r2, #2
 8005698:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	689b      	ldr	r3, [r3, #8]
 80056a2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80056aa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80056b2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	68fa      	ldr	r2, [r7, #12]
 80056ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80056c4:	d03e      	beq.n	8005744 <HAL_TIM_ConfigClockSource+0xd0>
 80056c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80056ca:	f200 8087 	bhi.w	80057dc <HAL_TIM_ConfigClockSource+0x168>
 80056ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056d2:	f000 8085 	beq.w	80057e0 <HAL_TIM_ConfigClockSource+0x16c>
 80056d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056da:	d87f      	bhi.n	80057dc <HAL_TIM_ConfigClockSource+0x168>
 80056dc:	2b70      	cmp	r3, #112	; 0x70
 80056de:	d01a      	beq.n	8005716 <HAL_TIM_ConfigClockSource+0xa2>
 80056e0:	2b70      	cmp	r3, #112	; 0x70
 80056e2:	d87b      	bhi.n	80057dc <HAL_TIM_ConfigClockSource+0x168>
 80056e4:	2b60      	cmp	r3, #96	; 0x60
 80056e6:	d050      	beq.n	800578a <HAL_TIM_ConfigClockSource+0x116>
 80056e8:	2b60      	cmp	r3, #96	; 0x60
 80056ea:	d877      	bhi.n	80057dc <HAL_TIM_ConfigClockSource+0x168>
 80056ec:	2b50      	cmp	r3, #80	; 0x50
 80056ee:	d03c      	beq.n	800576a <HAL_TIM_ConfigClockSource+0xf6>
 80056f0:	2b50      	cmp	r3, #80	; 0x50
 80056f2:	d873      	bhi.n	80057dc <HAL_TIM_ConfigClockSource+0x168>
 80056f4:	2b40      	cmp	r3, #64	; 0x40
 80056f6:	d058      	beq.n	80057aa <HAL_TIM_ConfigClockSource+0x136>
 80056f8:	2b40      	cmp	r3, #64	; 0x40
 80056fa:	d86f      	bhi.n	80057dc <HAL_TIM_ConfigClockSource+0x168>
 80056fc:	2b30      	cmp	r3, #48	; 0x30
 80056fe:	d064      	beq.n	80057ca <HAL_TIM_ConfigClockSource+0x156>
 8005700:	2b30      	cmp	r3, #48	; 0x30
 8005702:	d86b      	bhi.n	80057dc <HAL_TIM_ConfigClockSource+0x168>
 8005704:	2b20      	cmp	r3, #32
 8005706:	d060      	beq.n	80057ca <HAL_TIM_ConfigClockSource+0x156>
 8005708:	2b20      	cmp	r3, #32
 800570a:	d867      	bhi.n	80057dc <HAL_TIM_ConfigClockSource+0x168>
 800570c:	2b00      	cmp	r3, #0
 800570e:	d05c      	beq.n	80057ca <HAL_TIM_ConfigClockSource+0x156>
 8005710:	2b10      	cmp	r3, #16
 8005712:	d05a      	beq.n	80057ca <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005714:	e062      	b.n	80057dc <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6818      	ldr	r0, [r3, #0]
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	6899      	ldr	r1, [r3, #8]
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	685a      	ldr	r2, [r3, #4]
 8005722:	683b      	ldr	r3, [r7, #0]
 8005724:	68db      	ldr	r3, [r3, #12]
 8005726:	f000 f966 	bl	80059f6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	689b      	ldr	r3, [r3, #8]
 8005730:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005738:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	68fa      	ldr	r2, [r7, #12]
 8005740:	609a      	str	r2, [r3, #8]
      break;
 8005742:	e04e      	b.n	80057e2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6818      	ldr	r0, [r3, #0]
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	6899      	ldr	r1, [r3, #8]
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	685a      	ldr	r2, [r3, #4]
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	68db      	ldr	r3, [r3, #12]
 8005754:	f000 f94f 	bl	80059f6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	689a      	ldr	r2, [r3, #8]
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005766:	609a      	str	r2, [r3, #8]
      break;
 8005768:	e03b      	b.n	80057e2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6818      	ldr	r0, [r3, #0]
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	6859      	ldr	r1, [r3, #4]
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	68db      	ldr	r3, [r3, #12]
 8005776:	461a      	mov	r2, r3
 8005778:	f000 f8c6 	bl	8005908 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	2150      	movs	r1, #80	; 0x50
 8005782:	4618      	mov	r0, r3
 8005784:	f000 f91d 	bl	80059c2 <TIM_ITRx_SetConfig>
      break;
 8005788:	e02b      	b.n	80057e2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6818      	ldr	r0, [r3, #0]
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	6859      	ldr	r1, [r3, #4]
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	68db      	ldr	r3, [r3, #12]
 8005796:	461a      	mov	r2, r3
 8005798:	f000 f8e4 	bl	8005964 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	2160      	movs	r1, #96	; 0x60
 80057a2:	4618      	mov	r0, r3
 80057a4:	f000 f90d 	bl	80059c2 <TIM_ITRx_SetConfig>
      break;
 80057a8:	e01b      	b.n	80057e2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6818      	ldr	r0, [r3, #0]
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	6859      	ldr	r1, [r3, #4]
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	68db      	ldr	r3, [r3, #12]
 80057b6:	461a      	mov	r2, r3
 80057b8:	f000 f8a6 	bl	8005908 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	2140      	movs	r1, #64	; 0x40
 80057c2:	4618      	mov	r0, r3
 80057c4:	f000 f8fd 	bl	80059c2 <TIM_ITRx_SetConfig>
      break;
 80057c8:	e00b      	b.n	80057e2 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681a      	ldr	r2, [r3, #0]
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	4619      	mov	r1, r3
 80057d4:	4610      	mov	r0, r2
 80057d6:	f000 f8f4 	bl	80059c2 <TIM_ITRx_SetConfig>
        break;
 80057da:	e002      	b.n	80057e2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80057dc:	bf00      	nop
 80057de:	e000      	b.n	80057e2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80057e0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2201      	movs	r2, #1
 80057e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2200      	movs	r2, #0
 80057ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80057f2:	2300      	movs	r3, #0
}
 80057f4:	4618      	mov	r0, r3
 80057f6:	3710      	adds	r7, #16
 80057f8:	46bd      	mov	sp, r7
 80057fa:	bd80      	pop	{r7, pc}

080057fc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80057fc:	b480      	push	{r7}
 80057fe:	b083      	sub	sp, #12
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005804:	bf00      	nop
 8005806:	370c      	adds	r7, #12
 8005808:	46bd      	mov	sp, r7
 800580a:	bc80      	pop	{r7}
 800580c:	4770      	bx	lr

0800580e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800580e:	b480      	push	{r7}
 8005810:	b083      	sub	sp, #12
 8005812:	af00      	add	r7, sp, #0
 8005814:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005816:	bf00      	nop
 8005818:	370c      	adds	r7, #12
 800581a:	46bd      	mov	sp, r7
 800581c:	bc80      	pop	{r7}
 800581e:	4770      	bx	lr

08005820 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005820:	b480      	push	{r7}
 8005822:	b083      	sub	sp, #12
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005828:	bf00      	nop
 800582a:	370c      	adds	r7, #12
 800582c:	46bd      	mov	sp, r7
 800582e:	bc80      	pop	{r7}
 8005830:	4770      	bx	lr

08005832 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005832:	b480      	push	{r7}
 8005834:	b083      	sub	sp, #12
 8005836:	af00      	add	r7, sp, #0
 8005838:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800583a:	bf00      	nop
 800583c:	370c      	adds	r7, #12
 800583e:	46bd      	mov	sp, r7
 8005840:	bc80      	pop	{r7}
 8005842:	4770      	bx	lr

08005844 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005844:	b480      	push	{r7}
 8005846:	b085      	sub	sp, #20
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
 800584c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	4a29      	ldr	r2, [pc, #164]	; (80058fc <TIM_Base_SetConfig+0xb8>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d00b      	beq.n	8005874 <TIM_Base_SetConfig+0x30>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005862:	d007      	beq.n	8005874 <TIM_Base_SetConfig+0x30>
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	4a26      	ldr	r2, [pc, #152]	; (8005900 <TIM_Base_SetConfig+0xbc>)
 8005868:	4293      	cmp	r3, r2
 800586a:	d003      	beq.n	8005874 <TIM_Base_SetConfig+0x30>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	4a25      	ldr	r2, [pc, #148]	; (8005904 <TIM_Base_SetConfig+0xc0>)
 8005870:	4293      	cmp	r3, r2
 8005872:	d108      	bne.n	8005886 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800587a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800587c:	683b      	ldr	r3, [r7, #0]
 800587e:	685b      	ldr	r3, [r3, #4]
 8005880:	68fa      	ldr	r2, [r7, #12]
 8005882:	4313      	orrs	r3, r2
 8005884:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	4a1c      	ldr	r2, [pc, #112]	; (80058fc <TIM_Base_SetConfig+0xb8>)
 800588a:	4293      	cmp	r3, r2
 800588c:	d00b      	beq.n	80058a6 <TIM_Base_SetConfig+0x62>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005894:	d007      	beq.n	80058a6 <TIM_Base_SetConfig+0x62>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	4a19      	ldr	r2, [pc, #100]	; (8005900 <TIM_Base_SetConfig+0xbc>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d003      	beq.n	80058a6 <TIM_Base_SetConfig+0x62>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	4a18      	ldr	r2, [pc, #96]	; (8005904 <TIM_Base_SetConfig+0xc0>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d108      	bne.n	80058b8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	68db      	ldr	r3, [r3, #12]
 80058b2:	68fa      	ldr	r2, [r7, #12]
 80058b4:	4313      	orrs	r3, r2
 80058b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	695b      	ldr	r3, [r3, #20]
 80058c2:	4313      	orrs	r3, r2
 80058c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	68fa      	ldr	r2, [r7, #12]
 80058ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	689a      	ldr	r2, [r3, #8]
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	681a      	ldr	r2, [r3, #0]
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	4a07      	ldr	r2, [pc, #28]	; (80058fc <TIM_Base_SetConfig+0xb8>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d103      	bne.n	80058ec <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	691a      	ldr	r2, [r3, #16]
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2201      	movs	r2, #1
 80058f0:	615a      	str	r2, [r3, #20]
}
 80058f2:	bf00      	nop
 80058f4:	3714      	adds	r7, #20
 80058f6:	46bd      	mov	sp, r7
 80058f8:	bc80      	pop	{r7}
 80058fa:	4770      	bx	lr
 80058fc:	40012c00 	.word	0x40012c00
 8005900:	40000400 	.word	0x40000400
 8005904:	40000800 	.word	0x40000800

08005908 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005908:	b480      	push	{r7}
 800590a:	b087      	sub	sp, #28
 800590c:	af00      	add	r7, sp, #0
 800590e:	60f8      	str	r0, [r7, #12]
 8005910:	60b9      	str	r1, [r7, #8]
 8005912:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	6a1b      	ldr	r3, [r3, #32]
 8005918:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	6a1b      	ldr	r3, [r3, #32]
 800591e:	f023 0201 	bic.w	r2, r3, #1
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	699b      	ldr	r3, [r3, #24]
 800592a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800592c:	693b      	ldr	r3, [r7, #16]
 800592e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005932:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	011b      	lsls	r3, r3, #4
 8005938:	693a      	ldr	r2, [r7, #16]
 800593a:	4313      	orrs	r3, r2
 800593c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	f023 030a 	bic.w	r3, r3, #10
 8005944:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005946:	697a      	ldr	r2, [r7, #20]
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	4313      	orrs	r3, r2
 800594c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	693a      	ldr	r2, [r7, #16]
 8005952:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	697a      	ldr	r2, [r7, #20]
 8005958:	621a      	str	r2, [r3, #32]
}
 800595a:	bf00      	nop
 800595c:	371c      	adds	r7, #28
 800595e:	46bd      	mov	sp, r7
 8005960:	bc80      	pop	{r7}
 8005962:	4770      	bx	lr

08005964 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005964:	b480      	push	{r7}
 8005966:	b087      	sub	sp, #28
 8005968:	af00      	add	r7, sp, #0
 800596a:	60f8      	str	r0, [r7, #12]
 800596c:	60b9      	str	r1, [r7, #8]
 800596e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	6a1b      	ldr	r3, [r3, #32]
 8005974:	f023 0210 	bic.w	r2, r3, #16
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	699b      	ldr	r3, [r3, #24]
 8005980:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	6a1b      	ldr	r3, [r3, #32]
 8005986:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005988:	697b      	ldr	r3, [r7, #20]
 800598a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800598e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	031b      	lsls	r3, r3, #12
 8005994:	697a      	ldr	r2, [r7, #20]
 8005996:	4313      	orrs	r3, r2
 8005998:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80059a0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80059a2:	68bb      	ldr	r3, [r7, #8]
 80059a4:	011b      	lsls	r3, r3, #4
 80059a6:	693a      	ldr	r2, [r7, #16]
 80059a8:	4313      	orrs	r3, r2
 80059aa:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	697a      	ldr	r2, [r7, #20]
 80059b0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	693a      	ldr	r2, [r7, #16]
 80059b6:	621a      	str	r2, [r3, #32]
}
 80059b8:	bf00      	nop
 80059ba:	371c      	adds	r7, #28
 80059bc:	46bd      	mov	sp, r7
 80059be:	bc80      	pop	{r7}
 80059c0:	4770      	bx	lr

080059c2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80059c2:	b480      	push	{r7}
 80059c4:	b085      	sub	sp, #20
 80059c6:	af00      	add	r7, sp, #0
 80059c8:	6078      	str	r0, [r7, #4]
 80059ca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	689b      	ldr	r3, [r3, #8]
 80059d0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059d8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80059da:	683a      	ldr	r2, [r7, #0]
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	4313      	orrs	r3, r2
 80059e0:	f043 0307 	orr.w	r3, r3, #7
 80059e4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	68fa      	ldr	r2, [r7, #12]
 80059ea:	609a      	str	r2, [r3, #8]
}
 80059ec:	bf00      	nop
 80059ee:	3714      	adds	r7, #20
 80059f0:	46bd      	mov	sp, r7
 80059f2:	bc80      	pop	{r7}
 80059f4:	4770      	bx	lr

080059f6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80059f6:	b480      	push	{r7}
 80059f8:	b087      	sub	sp, #28
 80059fa:	af00      	add	r7, sp, #0
 80059fc:	60f8      	str	r0, [r7, #12]
 80059fe:	60b9      	str	r1, [r7, #8]
 8005a00:	607a      	str	r2, [r7, #4]
 8005a02:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	689b      	ldr	r3, [r3, #8]
 8005a08:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a0a:	697b      	ldr	r3, [r7, #20]
 8005a0c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005a10:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	021a      	lsls	r2, r3, #8
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	431a      	orrs	r2, r3
 8005a1a:	68bb      	ldr	r3, [r7, #8]
 8005a1c:	4313      	orrs	r3, r2
 8005a1e:	697a      	ldr	r2, [r7, #20]
 8005a20:	4313      	orrs	r3, r2
 8005a22:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	697a      	ldr	r2, [r7, #20]
 8005a28:	609a      	str	r2, [r3, #8]
}
 8005a2a:	bf00      	nop
 8005a2c:	371c      	adds	r7, #28
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	bc80      	pop	{r7}
 8005a32:	4770      	bx	lr

08005a34 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005a34:	b480      	push	{r7}
 8005a36:	b085      	sub	sp, #20
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
 8005a3c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a44:	2b01      	cmp	r3, #1
 8005a46:	d101      	bne.n	8005a4c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005a48:	2302      	movs	r3, #2
 8005a4a:	e046      	b.n	8005ada <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2201      	movs	r2, #1
 8005a50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2202      	movs	r2, #2
 8005a58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	689b      	ldr	r3, [r3, #8]
 8005a6a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a72:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	68fa      	ldr	r2, [r7, #12]
 8005a7a:	4313      	orrs	r3, r2
 8005a7c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	68fa      	ldr	r2, [r7, #12]
 8005a84:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4a16      	ldr	r2, [pc, #88]	; (8005ae4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d00e      	beq.n	8005aae <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a98:	d009      	beq.n	8005aae <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	4a12      	ldr	r2, [pc, #72]	; (8005ae8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d004      	beq.n	8005aae <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	4a10      	ldr	r2, [pc, #64]	; (8005aec <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d10c      	bne.n	8005ac8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005aae:	68bb      	ldr	r3, [r7, #8]
 8005ab0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ab4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	685b      	ldr	r3, [r3, #4]
 8005aba:	68ba      	ldr	r2, [r7, #8]
 8005abc:	4313      	orrs	r3, r2
 8005abe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	68ba      	ldr	r2, [r7, #8]
 8005ac6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2201      	movs	r2, #1
 8005acc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005ad8:	2300      	movs	r3, #0
}
 8005ada:	4618      	mov	r0, r3
 8005adc:	3714      	adds	r7, #20
 8005ade:	46bd      	mov	sp, r7
 8005ae0:	bc80      	pop	{r7}
 8005ae2:	4770      	bx	lr
 8005ae4:	40012c00 	.word	0x40012c00
 8005ae8:	40000400 	.word	0x40000400
 8005aec:	40000800 	.word	0x40000800

08005af0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005af0:	b480      	push	{r7}
 8005af2:	b083      	sub	sp, #12
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005af8:	bf00      	nop
 8005afa:	370c      	adds	r7, #12
 8005afc:	46bd      	mov	sp, r7
 8005afe:	bc80      	pop	{r7}
 8005b00:	4770      	bx	lr

08005b02 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005b02:	b480      	push	{r7}
 8005b04:	b083      	sub	sp, #12
 8005b06:	af00      	add	r7, sp, #0
 8005b08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005b0a:	bf00      	nop
 8005b0c:	370c      	adds	r7, #12
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	bc80      	pop	{r7}
 8005b12:	4770      	bx	lr

08005b14 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b082      	sub	sp, #8
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d101      	bne.n	8005b26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005b22:	2301      	movs	r3, #1
 8005b24:	e03f      	b.n	8005ba6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b2c:	b2db      	uxtb	r3, r3
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d106      	bne.n	8005b40 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2200      	movs	r2, #0
 8005b36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005b3a:	6878      	ldr	r0, [r7, #4]
 8005b3c:	f7fc ff08 	bl	8002950 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2224      	movs	r2, #36	; 0x24
 8005b44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	68da      	ldr	r2, [r3, #12]
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005b56:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005b58:	6878      	ldr	r0, [r7, #4]
 8005b5a:	f000 fc85 	bl	8006468 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	691a      	ldr	r2, [r3, #16]
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005b6c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	695a      	ldr	r2, [r3, #20]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005b7c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	68da      	ldr	r2, [r3, #12]
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005b8c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2200      	movs	r2, #0
 8005b92:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2220      	movs	r2, #32
 8005b98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2220      	movs	r2, #32
 8005ba0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005ba4:	2300      	movs	r3, #0
}
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	3708      	adds	r7, #8
 8005baa:	46bd      	mov	sp, r7
 8005bac:	bd80      	pop	{r7, pc}

08005bae <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005bae:	b580      	push	{r7, lr}
 8005bb0:	b08a      	sub	sp, #40	; 0x28
 8005bb2:	af02      	add	r7, sp, #8
 8005bb4:	60f8      	str	r0, [r7, #12]
 8005bb6:	60b9      	str	r1, [r7, #8]
 8005bb8:	603b      	str	r3, [r7, #0]
 8005bba:	4613      	mov	r3, r2
 8005bbc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bc8:	b2db      	uxtb	r3, r3
 8005bca:	2b20      	cmp	r3, #32
 8005bcc:	d17c      	bne.n	8005cc8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005bce:	68bb      	ldr	r3, [r7, #8]
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d002      	beq.n	8005bda <HAL_UART_Transmit+0x2c>
 8005bd4:	88fb      	ldrh	r3, [r7, #6]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d101      	bne.n	8005bde <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005bda:	2301      	movs	r3, #1
 8005bdc:	e075      	b.n	8005cca <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005be4:	2b01      	cmp	r3, #1
 8005be6:	d101      	bne.n	8005bec <HAL_UART_Transmit+0x3e>
 8005be8:	2302      	movs	r3, #2
 8005bea:	e06e      	b.n	8005cca <HAL_UART_Transmit+0x11c>
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	2201      	movs	r2, #1
 8005bf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	2221      	movs	r2, #33	; 0x21
 8005bfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005c02:	f7fd fa61 	bl	80030c8 <HAL_GetTick>
 8005c06:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	88fa      	ldrh	r2, [r7, #6]
 8005c0c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	88fa      	ldrh	r2, [r7, #6]
 8005c12:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	689b      	ldr	r3, [r3, #8]
 8005c18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c1c:	d108      	bne.n	8005c30 <HAL_UART_Transmit+0x82>
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	691b      	ldr	r3, [r3, #16]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d104      	bne.n	8005c30 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005c26:	2300      	movs	r3, #0
 8005c28:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005c2a:	68bb      	ldr	r3, [r7, #8]
 8005c2c:	61bb      	str	r3, [r7, #24]
 8005c2e:	e003      	b.n	8005c38 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005c30:	68bb      	ldr	r3, [r7, #8]
 8005c32:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005c34:	2300      	movs	r3, #0
 8005c36:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005c40:	e02a      	b.n	8005c98 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	9300      	str	r3, [sp, #0]
 8005c46:	697b      	ldr	r3, [r7, #20]
 8005c48:	2200      	movs	r2, #0
 8005c4a:	2180      	movs	r1, #128	; 0x80
 8005c4c:	68f8      	ldr	r0, [r7, #12]
 8005c4e:	f000 fa38 	bl	80060c2 <UART_WaitOnFlagUntilTimeout>
 8005c52:	4603      	mov	r3, r0
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d001      	beq.n	8005c5c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005c58:	2303      	movs	r3, #3
 8005c5a:	e036      	b.n	8005cca <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005c5c:	69fb      	ldr	r3, [r7, #28]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d10b      	bne.n	8005c7a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005c62:	69bb      	ldr	r3, [r7, #24]
 8005c64:	881b      	ldrh	r3, [r3, #0]
 8005c66:	461a      	mov	r2, r3
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c70:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005c72:	69bb      	ldr	r3, [r7, #24]
 8005c74:	3302      	adds	r3, #2
 8005c76:	61bb      	str	r3, [r7, #24]
 8005c78:	e007      	b.n	8005c8a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005c7a:	69fb      	ldr	r3, [r7, #28]
 8005c7c:	781a      	ldrb	r2, [r3, #0]
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005c84:	69fb      	ldr	r3, [r7, #28]
 8005c86:	3301      	adds	r3, #1
 8005c88:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005c8e:	b29b      	uxth	r3, r3
 8005c90:	3b01      	subs	r3, #1
 8005c92:	b29a      	uxth	r2, r3
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005c9c:	b29b      	uxth	r3, r3
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d1cf      	bne.n	8005c42 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	9300      	str	r3, [sp, #0]
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	2200      	movs	r2, #0
 8005caa:	2140      	movs	r1, #64	; 0x40
 8005cac:	68f8      	ldr	r0, [r7, #12]
 8005cae:	f000 fa08 	bl	80060c2 <UART_WaitOnFlagUntilTimeout>
 8005cb2:	4603      	mov	r3, r0
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d001      	beq.n	8005cbc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005cb8:	2303      	movs	r3, #3
 8005cba:	e006      	b.n	8005cca <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	2220      	movs	r2, #32
 8005cc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	e000      	b.n	8005cca <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005cc8:	2302      	movs	r3, #2
  }
}
 8005cca:	4618      	mov	r0, r3
 8005ccc:	3720      	adds	r7, #32
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	bd80      	pop	{r7, pc}

08005cd2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005cd2:	b580      	push	{r7, lr}
 8005cd4:	b084      	sub	sp, #16
 8005cd6:	af00      	add	r7, sp, #0
 8005cd8:	60f8      	str	r0, [r7, #12]
 8005cda:	60b9      	str	r1, [r7, #8]
 8005cdc:	4613      	mov	r3, r2
 8005cde:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005ce6:	b2db      	uxtb	r3, r3
 8005ce8:	2b20      	cmp	r3, #32
 8005cea:	d11d      	bne.n	8005d28 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005cec:	68bb      	ldr	r3, [r7, #8]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d002      	beq.n	8005cf8 <HAL_UART_Receive_IT+0x26>
 8005cf2:	88fb      	ldrh	r3, [r7, #6]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d101      	bne.n	8005cfc <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	e016      	b.n	8005d2a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d02:	2b01      	cmp	r3, #1
 8005d04:	d101      	bne.n	8005d0a <HAL_UART_Receive_IT+0x38>
 8005d06:	2302      	movs	r3, #2
 8005d08:	e00f      	b.n	8005d2a <HAL_UART_Receive_IT+0x58>
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	2201      	movs	r2, #1
 8005d0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	2200      	movs	r2, #0
 8005d16:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8005d18:	88fb      	ldrh	r3, [r7, #6]
 8005d1a:	461a      	mov	r2, r3
 8005d1c:	68b9      	ldr	r1, [r7, #8]
 8005d1e:	68f8      	ldr	r0, [r7, #12]
 8005d20:	f000 fa19 	bl	8006156 <UART_Start_Receive_IT>
 8005d24:	4603      	mov	r3, r0
 8005d26:	e000      	b.n	8005d2a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005d28:	2302      	movs	r3, #2
  }
}
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	3710      	adds	r7, #16
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	bd80      	pop	{r7, pc}
	...

08005d34 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b08a      	sub	sp, #40	; 0x28
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	68db      	ldr	r3, [r3, #12]
 8005d4a:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	695b      	ldr	r3, [r3, #20]
 8005d52:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8005d54:	2300      	movs	r3, #0
 8005d56:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8005d58:	2300      	movs	r3, #0
 8005d5a:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d5e:	f003 030f 	and.w	r3, r3, #15
 8005d62:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8005d64:	69bb      	ldr	r3, [r7, #24]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d10d      	bne.n	8005d86 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d6c:	f003 0320 	and.w	r3, r3, #32
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d008      	beq.n	8005d86 <HAL_UART_IRQHandler+0x52>
 8005d74:	6a3b      	ldr	r3, [r7, #32]
 8005d76:	f003 0320 	and.w	r3, r3, #32
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d003      	beq.n	8005d86 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005d7e:	6878      	ldr	r0, [r7, #4]
 8005d80:	f000 fac9 	bl	8006316 <UART_Receive_IT>
      return;
 8005d84:	e17b      	b.n	800607e <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005d86:	69bb      	ldr	r3, [r7, #24]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	f000 80b1 	beq.w	8005ef0 <HAL_UART_IRQHandler+0x1bc>
 8005d8e:	69fb      	ldr	r3, [r7, #28]
 8005d90:	f003 0301 	and.w	r3, r3, #1
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d105      	bne.n	8005da4 <HAL_UART_IRQHandler+0x70>
 8005d98:	6a3b      	ldr	r3, [r7, #32]
 8005d9a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	f000 80a6 	beq.w	8005ef0 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005da6:	f003 0301 	and.w	r3, r3, #1
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d00a      	beq.n	8005dc4 <HAL_UART_IRQHandler+0x90>
 8005dae:	6a3b      	ldr	r3, [r7, #32]
 8005db0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d005      	beq.n	8005dc4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dbc:	f043 0201 	orr.w	r2, r3, #1
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dc6:	f003 0304 	and.w	r3, r3, #4
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d00a      	beq.n	8005de4 <HAL_UART_IRQHandler+0xb0>
 8005dce:	69fb      	ldr	r3, [r7, #28]
 8005dd0:	f003 0301 	and.w	r3, r3, #1
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d005      	beq.n	8005de4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ddc:	f043 0202 	orr.w	r2, r3, #2
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005de6:	f003 0302 	and.w	r3, r3, #2
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d00a      	beq.n	8005e04 <HAL_UART_IRQHandler+0xd0>
 8005dee:	69fb      	ldr	r3, [r7, #28]
 8005df0:	f003 0301 	and.w	r3, r3, #1
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d005      	beq.n	8005e04 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dfc:	f043 0204 	orr.w	r2, r3, #4
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e06:	f003 0308 	and.w	r3, r3, #8
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d00f      	beq.n	8005e2e <HAL_UART_IRQHandler+0xfa>
 8005e0e:	6a3b      	ldr	r3, [r7, #32]
 8005e10:	f003 0320 	and.w	r3, r3, #32
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d104      	bne.n	8005e22 <HAL_UART_IRQHandler+0xee>
 8005e18:	69fb      	ldr	r3, [r7, #28]
 8005e1a:	f003 0301 	and.w	r3, r3, #1
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d005      	beq.n	8005e2e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e26:	f043 0208 	orr.w	r2, r3, #8
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	f000 811e 	beq.w	8006074 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e3a:	f003 0320 	and.w	r3, r3, #32
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d007      	beq.n	8005e52 <HAL_UART_IRQHandler+0x11e>
 8005e42:	6a3b      	ldr	r3, [r7, #32]
 8005e44:	f003 0320 	and.w	r3, r3, #32
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d002      	beq.n	8005e52 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8005e4c:	6878      	ldr	r0, [r7, #4]
 8005e4e:	f000 fa62 	bl	8006316 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	695b      	ldr	r3, [r3, #20]
 8005e58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	bf14      	ite	ne
 8005e60:	2301      	movne	r3, #1
 8005e62:	2300      	moveq	r3, #0
 8005e64:	b2db      	uxtb	r3, r3
 8005e66:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e6c:	f003 0308 	and.w	r3, r3, #8
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d102      	bne.n	8005e7a <HAL_UART_IRQHandler+0x146>
 8005e74:	697b      	ldr	r3, [r7, #20]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d031      	beq.n	8005ede <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005e7a:	6878      	ldr	r0, [r7, #4]
 8005e7c:	f000 f9a4 	bl	80061c8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	695b      	ldr	r3, [r3, #20]
 8005e86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d023      	beq.n	8005ed6 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	695a      	ldr	r2, [r3, #20]
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e9c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d013      	beq.n	8005ece <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005eaa:	4a76      	ldr	r2, [pc, #472]	; (8006084 <HAL_UART_IRQHandler+0x350>)
 8005eac:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	f7fd fed8 	bl	8003c68 <HAL_DMA_Abort_IT>
 8005eb8:	4603      	mov	r3, r0
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d016      	beq.n	8005eec <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ec2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ec4:	687a      	ldr	r2, [r7, #4]
 8005ec6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005ec8:	4610      	mov	r0, r2
 8005eca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ecc:	e00e      	b.n	8005eec <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005ece:	6878      	ldr	r0, [r7, #4]
 8005ed0:	f000 f8e3 	bl	800609a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ed4:	e00a      	b.n	8005eec <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005ed6:	6878      	ldr	r0, [r7, #4]
 8005ed8:	f000 f8df 	bl	800609a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005edc:	e006      	b.n	8005eec <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005ede:	6878      	ldr	r0, [r7, #4]
 8005ee0:	f000 f8db 	bl	800609a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005eea:	e0c3      	b.n	8006074 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005eec:	bf00      	nop
    return;
 8005eee:	e0c1      	b.n	8006074 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ef4:	2b01      	cmp	r3, #1
 8005ef6:	f040 80a1 	bne.w	800603c <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8005efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005efc:	f003 0310 	and.w	r3, r3, #16
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	f000 809b 	beq.w	800603c <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8005f06:	6a3b      	ldr	r3, [r7, #32]
 8005f08:	f003 0310 	and.w	r3, r3, #16
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	f000 8095 	beq.w	800603c <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005f12:	2300      	movs	r3, #0
 8005f14:	60fb      	str	r3, [r7, #12]
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	60fb      	str	r3, [r7, #12]
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	60fb      	str	r3, [r7, #12]
 8005f26:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	695b      	ldr	r3, [r3, #20]
 8005f2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d04e      	beq.n	8005fd4 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	685b      	ldr	r3, [r3, #4]
 8005f3e:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8005f40:	8a3b      	ldrh	r3, [r7, #16]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	f000 8098 	beq.w	8006078 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005f4c:	8a3a      	ldrh	r2, [r7, #16]
 8005f4e:	429a      	cmp	r2, r3
 8005f50:	f080 8092 	bcs.w	8006078 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	8a3a      	ldrh	r2, [r7, #16]
 8005f58:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f5e:	699b      	ldr	r3, [r3, #24]
 8005f60:	2b20      	cmp	r3, #32
 8005f62:	d02b      	beq.n	8005fbc <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	68da      	ldr	r2, [r3, #12]
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005f72:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	695a      	ldr	r2, [r3, #20]
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f022 0201 	bic.w	r2, r2, #1
 8005f82:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	695a      	ldr	r2, [r3, #20]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f92:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2220      	movs	r2, #32
 8005f98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	68da      	ldr	r2, [r3, #12]
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f022 0210 	bic.w	r2, r2, #16
 8005fb0:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	f7fd fe1b 	bl	8003bf2 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005fc4:	b29b      	uxth	r3, r3
 8005fc6:	1ad3      	subs	r3, r2, r3
 8005fc8:	b29b      	uxth	r3, r3
 8005fca:	4619      	mov	r1, r3
 8005fcc:	6878      	ldr	r0, [r7, #4]
 8005fce:	f000 f86d 	bl	80060ac <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005fd2:	e051      	b.n	8006078 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005fdc:	b29b      	uxth	r3, r3
 8005fde:	1ad3      	subs	r3, r2, r3
 8005fe0:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005fe6:	b29b      	uxth	r3, r3
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d047      	beq.n	800607c <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8005fec:	8a7b      	ldrh	r3, [r7, #18]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d044      	beq.n	800607c <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	68da      	ldr	r2, [r3, #12]
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006000:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	695a      	ldr	r2, [r3, #20]
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f022 0201 	bic.w	r2, r2, #1
 8006010:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2220      	movs	r2, #32
 8006016:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2200      	movs	r2, #0
 800601e:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	68da      	ldr	r2, [r3, #12]
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f022 0210 	bic.w	r2, r2, #16
 800602e:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006030:	8a7b      	ldrh	r3, [r7, #18]
 8006032:	4619      	mov	r1, r3
 8006034:	6878      	ldr	r0, [r7, #4]
 8006036:	f000 f839 	bl	80060ac <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800603a:	e01f      	b.n	800607c <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800603c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800603e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006042:	2b00      	cmp	r3, #0
 8006044:	d008      	beq.n	8006058 <HAL_UART_IRQHandler+0x324>
 8006046:	6a3b      	ldr	r3, [r7, #32]
 8006048:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800604c:	2b00      	cmp	r3, #0
 800604e:	d003      	beq.n	8006058 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8006050:	6878      	ldr	r0, [r7, #4]
 8006052:	f000 f8f9 	bl	8006248 <UART_Transmit_IT>
    return;
 8006056:	e012      	b.n	800607e <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800605a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800605e:	2b00      	cmp	r3, #0
 8006060:	d00d      	beq.n	800607e <HAL_UART_IRQHandler+0x34a>
 8006062:	6a3b      	ldr	r3, [r7, #32]
 8006064:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006068:	2b00      	cmp	r3, #0
 800606a:	d008      	beq.n	800607e <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 800606c:	6878      	ldr	r0, [r7, #4]
 800606e:	f000 f93a 	bl	80062e6 <UART_EndTransmit_IT>
    return;
 8006072:	e004      	b.n	800607e <HAL_UART_IRQHandler+0x34a>
    return;
 8006074:	bf00      	nop
 8006076:	e002      	b.n	800607e <HAL_UART_IRQHandler+0x34a>
      return;
 8006078:	bf00      	nop
 800607a:	e000      	b.n	800607e <HAL_UART_IRQHandler+0x34a>
      return;
 800607c:	bf00      	nop
  }
}
 800607e:	3728      	adds	r7, #40	; 0x28
 8006080:	46bd      	mov	sp, r7
 8006082:	bd80      	pop	{r7, pc}
 8006084:	08006221 	.word	0x08006221

08006088 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006088:	b480      	push	{r7}
 800608a:	b083      	sub	sp, #12
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006090:	bf00      	nop
 8006092:	370c      	adds	r7, #12
 8006094:	46bd      	mov	sp, r7
 8006096:	bc80      	pop	{r7}
 8006098:	4770      	bx	lr

0800609a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800609a:	b480      	push	{r7}
 800609c:	b083      	sub	sp, #12
 800609e:	af00      	add	r7, sp, #0
 80060a0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80060a2:	bf00      	nop
 80060a4:	370c      	adds	r7, #12
 80060a6:	46bd      	mov	sp, r7
 80060a8:	bc80      	pop	{r7}
 80060aa:	4770      	bx	lr

080060ac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b083      	sub	sp, #12
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
 80060b4:	460b      	mov	r3, r1
 80060b6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80060b8:	bf00      	nop
 80060ba:	370c      	adds	r7, #12
 80060bc:	46bd      	mov	sp, r7
 80060be:	bc80      	pop	{r7}
 80060c0:	4770      	bx	lr

080060c2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80060c2:	b580      	push	{r7, lr}
 80060c4:	b084      	sub	sp, #16
 80060c6:	af00      	add	r7, sp, #0
 80060c8:	60f8      	str	r0, [r7, #12]
 80060ca:	60b9      	str	r1, [r7, #8]
 80060cc:	603b      	str	r3, [r7, #0]
 80060ce:	4613      	mov	r3, r2
 80060d0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80060d2:	e02c      	b.n	800612e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80060d4:	69bb      	ldr	r3, [r7, #24]
 80060d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060da:	d028      	beq.n	800612e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80060dc:	69bb      	ldr	r3, [r7, #24]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d007      	beq.n	80060f2 <UART_WaitOnFlagUntilTimeout+0x30>
 80060e2:	f7fc fff1 	bl	80030c8 <HAL_GetTick>
 80060e6:	4602      	mov	r2, r0
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	1ad3      	subs	r3, r2, r3
 80060ec:	69ba      	ldr	r2, [r7, #24]
 80060ee:	429a      	cmp	r2, r3
 80060f0:	d21d      	bcs.n	800612e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	68da      	ldr	r2, [r3, #12]
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006100:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	695a      	ldr	r2, [r3, #20]
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f022 0201 	bic.w	r2, r2, #1
 8006110:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	2220      	movs	r2, #32
 8006116:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	2220      	movs	r2, #32
 800611e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	2200      	movs	r2, #0
 8006126:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800612a:	2303      	movs	r3, #3
 800612c:	e00f      	b.n	800614e <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	681a      	ldr	r2, [r3, #0]
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	4013      	ands	r3, r2
 8006138:	68ba      	ldr	r2, [r7, #8]
 800613a:	429a      	cmp	r2, r3
 800613c:	bf0c      	ite	eq
 800613e:	2301      	moveq	r3, #1
 8006140:	2300      	movne	r3, #0
 8006142:	b2db      	uxtb	r3, r3
 8006144:	461a      	mov	r2, r3
 8006146:	79fb      	ldrb	r3, [r7, #7]
 8006148:	429a      	cmp	r2, r3
 800614a:	d0c3      	beq.n	80060d4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800614c:	2300      	movs	r3, #0
}
 800614e:	4618      	mov	r0, r3
 8006150:	3710      	adds	r7, #16
 8006152:	46bd      	mov	sp, r7
 8006154:	bd80      	pop	{r7, pc}

08006156 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006156:	b480      	push	{r7}
 8006158:	b085      	sub	sp, #20
 800615a:	af00      	add	r7, sp, #0
 800615c:	60f8      	str	r0, [r7, #12]
 800615e:	60b9      	str	r1, [r7, #8]
 8006160:	4613      	mov	r3, r2
 8006162:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	68ba      	ldr	r2, [r7, #8]
 8006168:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	88fa      	ldrh	r2, [r7, #6]
 800616e:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	88fa      	ldrh	r2, [r7, #6]
 8006174:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	2200      	movs	r2, #0
 800617a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	2222      	movs	r2, #34	; 0x22
 8006180:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	2200      	movs	r2, #0
 8006188:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	68da      	ldr	r2, [r3, #12]
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800619a:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	695a      	ldr	r2, [r3, #20]
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f042 0201 	orr.w	r2, r2, #1
 80061aa:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	68da      	ldr	r2, [r3, #12]
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f042 0220 	orr.w	r2, r2, #32
 80061ba:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80061bc:	2300      	movs	r3, #0
}
 80061be:	4618      	mov	r0, r3
 80061c0:	3714      	adds	r7, #20
 80061c2:	46bd      	mov	sp, r7
 80061c4:	bc80      	pop	{r7}
 80061c6:	4770      	bx	lr

080061c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80061c8:	b480      	push	{r7}
 80061ca:	b083      	sub	sp, #12
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	68da      	ldr	r2, [r3, #12]
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80061de:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	695a      	ldr	r2, [r3, #20]
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f022 0201 	bic.w	r2, r2, #1
 80061ee:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061f4:	2b01      	cmp	r3, #1
 80061f6:	d107      	bne.n	8006208 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	68da      	ldr	r2, [r3, #12]
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f022 0210 	bic.w	r2, r2, #16
 8006206:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2220      	movs	r2, #32
 800620c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2200      	movs	r2, #0
 8006214:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006216:	bf00      	nop
 8006218:	370c      	adds	r7, #12
 800621a:	46bd      	mov	sp, r7
 800621c:	bc80      	pop	{r7}
 800621e:	4770      	bx	lr

08006220 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b084      	sub	sp, #16
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800622c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	2200      	movs	r2, #0
 8006232:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	2200      	movs	r2, #0
 8006238:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800623a:	68f8      	ldr	r0, [r7, #12]
 800623c:	f7ff ff2d 	bl	800609a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006240:	bf00      	nop
 8006242:	3710      	adds	r7, #16
 8006244:	46bd      	mov	sp, r7
 8006246:	bd80      	pop	{r7, pc}

08006248 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006248:	b480      	push	{r7}
 800624a:	b085      	sub	sp, #20
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006256:	b2db      	uxtb	r3, r3
 8006258:	2b21      	cmp	r3, #33	; 0x21
 800625a:	d13e      	bne.n	80062da <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	689b      	ldr	r3, [r3, #8]
 8006260:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006264:	d114      	bne.n	8006290 <UART_Transmit_IT+0x48>
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	691b      	ldr	r3, [r3, #16]
 800626a:	2b00      	cmp	r3, #0
 800626c:	d110      	bne.n	8006290 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6a1b      	ldr	r3, [r3, #32]
 8006272:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	881b      	ldrh	r3, [r3, #0]
 8006278:	461a      	mov	r2, r3
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006282:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	6a1b      	ldr	r3, [r3, #32]
 8006288:	1c9a      	adds	r2, r3, #2
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	621a      	str	r2, [r3, #32]
 800628e:	e008      	b.n	80062a2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	6a1b      	ldr	r3, [r3, #32]
 8006294:	1c59      	adds	r1, r3, #1
 8006296:	687a      	ldr	r2, [r7, #4]
 8006298:	6211      	str	r1, [r2, #32]
 800629a:	781a      	ldrb	r2, [r3, #0]
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80062a6:	b29b      	uxth	r3, r3
 80062a8:	3b01      	subs	r3, #1
 80062aa:	b29b      	uxth	r3, r3
 80062ac:	687a      	ldr	r2, [r7, #4]
 80062ae:	4619      	mov	r1, r3
 80062b0:	84d1      	strh	r1, [r2, #38]	; 0x26
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d10f      	bne.n	80062d6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	68da      	ldr	r2, [r3, #12]
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80062c4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	68da      	ldr	r2, [r3, #12]
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80062d4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80062d6:	2300      	movs	r3, #0
 80062d8:	e000      	b.n	80062dc <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80062da:	2302      	movs	r3, #2
  }
}
 80062dc:	4618      	mov	r0, r3
 80062de:	3714      	adds	r7, #20
 80062e0:	46bd      	mov	sp, r7
 80062e2:	bc80      	pop	{r7}
 80062e4:	4770      	bx	lr

080062e6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80062e6:	b580      	push	{r7, lr}
 80062e8:	b082      	sub	sp, #8
 80062ea:	af00      	add	r7, sp, #0
 80062ec:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	68da      	ldr	r2, [r3, #12]
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80062fc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2220      	movs	r2, #32
 8006302:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006306:	6878      	ldr	r0, [r7, #4]
 8006308:	f7ff febe 	bl	8006088 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800630c:	2300      	movs	r3, #0
}
 800630e:	4618      	mov	r0, r3
 8006310:	3708      	adds	r7, #8
 8006312:	46bd      	mov	sp, r7
 8006314:	bd80      	pop	{r7, pc}

08006316 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006316:	b580      	push	{r7, lr}
 8006318:	b086      	sub	sp, #24
 800631a:	af00      	add	r7, sp, #0
 800631c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006324:	b2db      	uxtb	r3, r3
 8006326:	2b22      	cmp	r3, #34	; 0x22
 8006328:	f040 8099 	bne.w	800645e <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	689b      	ldr	r3, [r3, #8]
 8006330:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006334:	d117      	bne.n	8006366 <UART_Receive_IT+0x50>
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	691b      	ldr	r3, [r3, #16]
 800633a:	2b00      	cmp	r3, #0
 800633c:	d113      	bne.n	8006366 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800633e:	2300      	movs	r3, #0
 8006340:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006346:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	685b      	ldr	r3, [r3, #4]
 800634e:	b29b      	uxth	r3, r3
 8006350:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006354:	b29a      	uxth	r2, r3
 8006356:	693b      	ldr	r3, [r7, #16]
 8006358:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800635e:	1c9a      	adds	r2, r3, #2
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	629a      	str	r2, [r3, #40]	; 0x28
 8006364:	e026      	b.n	80063b4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800636a:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 800636c:	2300      	movs	r3, #0
 800636e:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	689b      	ldr	r3, [r3, #8]
 8006374:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006378:	d007      	beq.n	800638a <UART_Receive_IT+0x74>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	689b      	ldr	r3, [r3, #8]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d10a      	bne.n	8006398 <UART_Receive_IT+0x82>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	691b      	ldr	r3, [r3, #16]
 8006386:	2b00      	cmp	r3, #0
 8006388:	d106      	bne.n	8006398 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	685b      	ldr	r3, [r3, #4]
 8006390:	b2da      	uxtb	r2, r3
 8006392:	697b      	ldr	r3, [r7, #20]
 8006394:	701a      	strb	r2, [r3, #0]
 8006396:	e008      	b.n	80063aa <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	685b      	ldr	r3, [r3, #4]
 800639e:	b2db      	uxtb	r3, r3
 80063a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80063a4:	b2da      	uxtb	r2, r3
 80063a6:	697b      	ldr	r3, [r7, #20]
 80063a8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063ae:	1c5a      	adds	r2, r3, #1
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80063b8:	b29b      	uxth	r3, r3
 80063ba:	3b01      	subs	r3, #1
 80063bc:	b29b      	uxth	r3, r3
 80063be:	687a      	ldr	r2, [r7, #4]
 80063c0:	4619      	mov	r1, r3
 80063c2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d148      	bne.n	800645a <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	68da      	ldr	r2, [r3, #12]
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f022 0220 	bic.w	r2, r2, #32
 80063d6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	68da      	ldr	r2, [r3, #12]
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80063e6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	695a      	ldr	r2, [r3, #20]
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f022 0201 	bic.w	r2, r2, #1
 80063f6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2220      	movs	r2, #32
 80063fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006404:	2b01      	cmp	r3, #1
 8006406:	d123      	bne.n	8006450 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2200      	movs	r2, #0
 800640c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	68da      	ldr	r2, [r3, #12]
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f022 0210 	bic.w	r2, r2, #16
 800641c:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f003 0310 	and.w	r3, r3, #16
 8006428:	2b10      	cmp	r3, #16
 800642a:	d10a      	bne.n	8006442 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800642c:	2300      	movs	r3, #0
 800642e:	60fb      	str	r3, [r7, #12]
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	60fb      	str	r3, [r7, #12]
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	685b      	ldr	r3, [r3, #4]
 800643e:	60fb      	str	r3, [r7, #12]
 8006440:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006446:	4619      	mov	r1, r3
 8006448:	6878      	ldr	r0, [r7, #4]
 800644a:	f7ff fe2f 	bl	80060ac <HAL_UARTEx_RxEventCallback>
 800644e:	e002      	b.n	8006456 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8006450:	6878      	ldr	r0, [r7, #4]
 8006452:	f7fc fcb1 	bl	8002db8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006456:	2300      	movs	r3, #0
 8006458:	e002      	b.n	8006460 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 800645a:	2300      	movs	r3, #0
 800645c:	e000      	b.n	8006460 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 800645e:	2302      	movs	r3, #2
  }
}
 8006460:	4618      	mov	r0, r3
 8006462:	3718      	adds	r7, #24
 8006464:	46bd      	mov	sp, r7
 8006466:	bd80      	pop	{r7, pc}

08006468 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006468:	b580      	push	{r7, lr}
 800646a:	b084      	sub	sp, #16
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	691b      	ldr	r3, [r3, #16]
 8006476:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	68da      	ldr	r2, [r3, #12]
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	430a      	orrs	r2, r1
 8006484:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	689a      	ldr	r2, [r3, #8]
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	691b      	ldr	r3, [r3, #16]
 800648e:	431a      	orrs	r2, r3
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	695b      	ldr	r3, [r3, #20]
 8006494:	4313      	orrs	r3, r2
 8006496:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	68db      	ldr	r3, [r3, #12]
 800649e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80064a2:	f023 030c 	bic.w	r3, r3, #12
 80064a6:	687a      	ldr	r2, [r7, #4]
 80064a8:	6812      	ldr	r2, [r2, #0]
 80064aa:	68b9      	ldr	r1, [r7, #8]
 80064ac:	430b      	orrs	r3, r1
 80064ae:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	695b      	ldr	r3, [r3, #20]
 80064b6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	699a      	ldr	r2, [r3, #24]
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	430a      	orrs	r2, r1
 80064c4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	4a2c      	ldr	r2, [pc, #176]	; (800657c <UART_SetConfig+0x114>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d103      	bne.n	80064d8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80064d0:	f7fe fe3e 	bl	8005150 <HAL_RCC_GetPCLK2Freq>
 80064d4:	60f8      	str	r0, [r7, #12]
 80064d6:	e002      	b.n	80064de <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80064d8:	f7fe fe26 	bl	8005128 <HAL_RCC_GetPCLK1Freq>
 80064dc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80064de:	68fa      	ldr	r2, [r7, #12]
 80064e0:	4613      	mov	r3, r2
 80064e2:	009b      	lsls	r3, r3, #2
 80064e4:	4413      	add	r3, r2
 80064e6:	009a      	lsls	r2, r3, #2
 80064e8:	441a      	add	r2, r3
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	685b      	ldr	r3, [r3, #4]
 80064ee:	009b      	lsls	r3, r3, #2
 80064f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80064f4:	4a22      	ldr	r2, [pc, #136]	; (8006580 <UART_SetConfig+0x118>)
 80064f6:	fba2 2303 	umull	r2, r3, r2, r3
 80064fa:	095b      	lsrs	r3, r3, #5
 80064fc:	0119      	lsls	r1, r3, #4
 80064fe:	68fa      	ldr	r2, [r7, #12]
 8006500:	4613      	mov	r3, r2
 8006502:	009b      	lsls	r3, r3, #2
 8006504:	4413      	add	r3, r2
 8006506:	009a      	lsls	r2, r3, #2
 8006508:	441a      	add	r2, r3
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	685b      	ldr	r3, [r3, #4]
 800650e:	009b      	lsls	r3, r3, #2
 8006510:	fbb2 f2f3 	udiv	r2, r2, r3
 8006514:	4b1a      	ldr	r3, [pc, #104]	; (8006580 <UART_SetConfig+0x118>)
 8006516:	fba3 0302 	umull	r0, r3, r3, r2
 800651a:	095b      	lsrs	r3, r3, #5
 800651c:	2064      	movs	r0, #100	; 0x64
 800651e:	fb00 f303 	mul.w	r3, r0, r3
 8006522:	1ad3      	subs	r3, r2, r3
 8006524:	011b      	lsls	r3, r3, #4
 8006526:	3332      	adds	r3, #50	; 0x32
 8006528:	4a15      	ldr	r2, [pc, #84]	; (8006580 <UART_SetConfig+0x118>)
 800652a:	fba2 2303 	umull	r2, r3, r2, r3
 800652e:	095b      	lsrs	r3, r3, #5
 8006530:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006534:	4419      	add	r1, r3
 8006536:	68fa      	ldr	r2, [r7, #12]
 8006538:	4613      	mov	r3, r2
 800653a:	009b      	lsls	r3, r3, #2
 800653c:	4413      	add	r3, r2
 800653e:	009a      	lsls	r2, r3, #2
 8006540:	441a      	add	r2, r3
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	685b      	ldr	r3, [r3, #4]
 8006546:	009b      	lsls	r3, r3, #2
 8006548:	fbb2 f2f3 	udiv	r2, r2, r3
 800654c:	4b0c      	ldr	r3, [pc, #48]	; (8006580 <UART_SetConfig+0x118>)
 800654e:	fba3 0302 	umull	r0, r3, r3, r2
 8006552:	095b      	lsrs	r3, r3, #5
 8006554:	2064      	movs	r0, #100	; 0x64
 8006556:	fb00 f303 	mul.w	r3, r0, r3
 800655a:	1ad3      	subs	r3, r2, r3
 800655c:	011b      	lsls	r3, r3, #4
 800655e:	3332      	adds	r3, #50	; 0x32
 8006560:	4a07      	ldr	r2, [pc, #28]	; (8006580 <UART_SetConfig+0x118>)
 8006562:	fba2 2303 	umull	r2, r3, r2, r3
 8006566:	095b      	lsrs	r3, r3, #5
 8006568:	f003 020f 	and.w	r2, r3, #15
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	440a      	add	r2, r1
 8006572:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006574:	bf00      	nop
 8006576:	3710      	adds	r7, #16
 8006578:	46bd      	mov	sp, r7
 800657a:	bd80      	pop	{r7, pc}
 800657c:	40013800 	.word	0x40013800
 8006580:	51eb851f 	.word	0x51eb851f

08006584 <atoff>:
 8006584:	2100      	movs	r1, #0
 8006586:	f000 bf5f 	b.w	8007448 <strtof>

0800658a <atoi>:
 800658a:	220a      	movs	r2, #10
 800658c:	2100      	movs	r1, #0
 800658e:	f001 b885 	b.w	800769c <strtol>
	...

08006594 <__errno>:
 8006594:	4b01      	ldr	r3, [pc, #4]	; (800659c <__errno+0x8>)
 8006596:	6818      	ldr	r0, [r3, #0]
 8006598:	4770      	bx	lr
 800659a:	bf00      	nop
 800659c:	20000018 	.word	0x20000018

080065a0 <__libc_init_array>:
 80065a0:	b570      	push	{r4, r5, r6, lr}
 80065a2:	2600      	movs	r6, #0
 80065a4:	4d0c      	ldr	r5, [pc, #48]	; (80065d8 <__libc_init_array+0x38>)
 80065a6:	4c0d      	ldr	r4, [pc, #52]	; (80065dc <__libc_init_array+0x3c>)
 80065a8:	1b64      	subs	r4, r4, r5
 80065aa:	10a4      	asrs	r4, r4, #2
 80065ac:	42a6      	cmp	r6, r4
 80065ae:	d109      	bne.n	80065c4 <__libc_init_array+0x24>
 80065b0:	f003 f9b6 	bl	8009920 <_init>
 80065b4:	2600      	movs	r6, #0
 80065b6:	4d0a      	ldr	r5, [pc, #40]	; (80065e0 <__libc_init_array+0x40>)
 80065b8:	4c0a      	ldr	r4, [pc, #40]	; (80065e4 <__libc_init_array+0x44>)
 80065ba:	1b64      	subs	r4, r4, r5
 80065bc:	10a4      	asrs	r4, r4, #2
 80065be:	42a6      	cmp	r6, r4
 80065c0:	d105      	bne.n	80065ce <__libc_init_array+0x2e>
 80065c2:	bd70      	pop	{r4, r5, r6, pc}
 80065c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80065c8:	4798      	blx	r3
 80065ca:	3601      	adds	r6, #1
 80065cc:	e7ee      	b.n	80065ac <__libc_init_array+0xc>
 80065ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80065d2:	4798      	blx	r3
 80065d4:	3601      	adds	r6, #1
 80065d6:	e7f2      	b.n	80065be <__libc_init_array+0x1e>
 80065d8:	08009f78 	.word	0x08009f78
 80065dc:	08009f78 	.word	0x08009f78
 80065e0:	08009f78 	.word	0x08009f78
 80065e4:	08009f7c 	.word	0x08009f7c

080065e8 <malloc>:
 80065e8:	4b02      	ldr	r3, [pc, #8]	; (80065f4 <malloc+0xc>)
 80065ea:	4601      	mov	r1, r0
 80065ec:	6818      	ldr	r0, [r3, #0]
 80065ee:	f000 b87b 	b.w	80066e8 <_malloc_r>
 80065f2:	bf00      	nop
 80065f4:	20000018 	.word	0x20000018

080065f8 <free>:
 80065f8:	4b02      	ldr	r3, [pc, #8]	; (8006604 <free+0xc>)
 80065fa:	4601      	mov	r1, r0
 80065fc:	6818      	ldr	r0, [r3, #0]
 80065fe:	f000 b80b 	b.w	8006618 <_free_r>
 8006602:	bf00      	nop
 8006604:	20000018 	.word	0x20000018

08006608 <memset>:
 8006608:	4603      	mov	r3, r0
 800660a:	4402      	add	r2, r0
 800660c:	4293      	cmp	r3, r2
 800660e:	d100      	bne.n	8006612 <memset+0xa>
 8006610:	4770      	bx	lr
 8006612:	f803 1b01 	strb.w	r1, [r3], #1
 8006616:	e7f9      	b.n	800660c <memset+0x4>

08006618 <_free_r>:
 8006618:	b538      	push	{r3, r4, r5, lr}
 800661a:	4605      	mov	r5, r0
 800661c:	2900      	cmp	r1, #0
 800661e:	d040      	beq.n	80066a2 <_free_r+0x8a>
 8006620:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006624:	1f0c      	subs	r4, r1, #4
 8006626:	2b00      	cmp	r3, #0
 8006628:	bfb8      	it	lt
 800662a:	18e4      	addlt	r4, r4, r3
 800662c:	f001 fbf6 	bl	8007e1c <__malloc_lock>
 8006630:	4a1c      	ldr	r2, [pc, #112]	; (80066a4 <_free_r+0x8c>)
 8006632:	6813      	ldr	r3, [r2, #0]
 8006634:	b933      	cbnz	r3, 8006644 <_free_r+0x2c>
 8006636:	6063      	str	r3, [r4, #4]
 8006638:	6014      	str	r4, [r2, #0]
 800663a:	4628      	mov	r0, r5
 800663c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006640:	f001 bbf2 	b.w	8007e28 <__malloc_unlock>
 8006644:	42a3      	cmp	r3, r4
 8006646:	d908      	bls.n	800665a <_free_r+0x42>
 8006648:	6820      	ldr	r0, [r4, #0]
 800664a:	1821      	adds	r1, r4, r0
 800664c:	428b      	cmp	r3, r1
 800664e:	bf01      	itttt	eq
 8006650:	6819      	ldreq	r1, [r3, #0]
 8006652:	685b      	ldreq	r3, [r3, #4]
 8006654:	1809      	addeq	r1, r1, r0
 8006656:	6021      	streq	r1, [r4, #0]
 8006658:	e7ed      	b.n	8006636 <_free_r+0x1e>
 800665a:	461a      	mov	r2, r3
 800665c:	685b      	ldr	r3, [r3, #4]
 800665e:	b10b      	cbz	r3, 8006664 <_free_r+0x4c>
 8006660:	42a3      	cmp	r3, r4
 8006662:	d9fa      	bls.n	800665a <_free_r+0x42>
 8006664:	6811      	ldr	r1, [r2, #0]
 8006666:	1850      	adds	r0, r2, r1
 8006668:	42a0      	cmp	r0, r4
 800666a:	d10b      	bne.n	8006684 <_free_r+0x6c>
 800666c:	6820      	ldr	r0, [r4, #0]
 800666e:	4401      	add	r1, r0
 8006670:	1850      	adds	r0, r2, r1
 8006672:	4283      	cmp	r3, r0
 8006674:	6011      	str	r1, [r2, #0]
 8006676:	d1e0      	bne.n	800663a <_free_r+0x22>
 8006678:	6818      	ldr	r0, [r3, #0]
 800667a:	685b      	ldr	r3, [r3, #4]
 800667c:	4401      	add	r1, r0
 800667e:	6011      	str	r1, [r2, #0]
 8006680:	6053      	str	r3, [r2, #4]
 8006682:	e7da      	b.n	800663a <_free_r+0x22>
 8006684:	d902      	bls.n	800668c <_free_r+0x74>
 8006686:	230c      	movs	r3, #12
 8006688:	602b      	str	r3, [r5, #0]
 800668a:	e7d6      	b.n	800663a <_free_r+0x22>
 800668c:	6820      	ldr	r0, [r4, #0]
 800668e:	1821      	adds	r1, r4, r0
 8006690:	428b      	cmp	r3, r1
 8006692:	bf01      	itttt	eq
 8006694:	6819      	ldreq	r1, [r3, #0]
 8006696:	685b      	ldreq	r3, [r3, #4]
 8006698:	1809      	addeq	r1, r1, r0
 800669a:	6021      	streq	r1, [r4, #0]
 800669c:	6063      	str	r3, [r4, #4]
 800669e:	6054      	str	r4, [r2, #4]
 80066a0:	e7cb      	b.n	800663a <_free_r+0x22>
 80066a2:	bd38      	pop	{r3, r4, r5, pc}
 80066a4:	20000524 	.word	0x20000524

080066a8 <sbrk_aligned>:
 80066a8:	b570      	push	{r4, r5, r6, lr}
 80066aa:	4e0e      	ldr	r6, [pc, #56]	; (80066e4 <sbrk_aligned+0x3c>)
 80066ac:	460c      	mov	r4, r1
 80066ae:	6831      	ldr	r1, [r6, #0]
 80066b0:	4605      	mov	r5, r0
 80066b2:	b911      	cbnz	r1, 80066ba <sbrk_aligned+0x12>
 80066b4:	f000 f88c 	bl	80067d0 <_sbrk_r>
 80066b8:	6030      	str	r0, [r6, #0]
 80066ba:	4621      	mov	r1, r4
 80066bc:	4628      	mov	r0, r5
 80066be:	f000 f887 	bl	80067d0 <_sbrk_r>
 80066c2:	1c43      	adds	r3, r0, #1
 80066c4:	d00a      	beq.n	80066dc <sbrk_aligned+0x34>
 80066c6:	1cc4      	adds	r4, r0, #3
 80066c8:	f024 0403 	bic.w	r4, r4, #3
 80066cc:	42a0      	cmp	r0, r4
 80066ce:	d007      	beq.n	80066e0 <sbrk_aligned+0x38>
 80066d0:	1a21      	subs	r1, r4, r0
 80066d2:	4628      	mov	r0, r5
 80066d4:	f000 f87c 	bl	80067d0 <_sbrk_r>
 80066d8:	3001      	adds	r0, #1
 80066da:	d101      	bne.n	80066e0 <sbrk_aligned+0x38>
 80066dc:	f04f 34ff 	mov.w	r4, #4294967295
 80066e0:	4620      	mov	r0, r4
 80066e2:	bd70      	pop	{r4, r5, r6, pc}
 80066e4:	20000528 	.word	0x20000528

080066e8 <_malloc_r>:
 80066e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066ec:	1ccd      	adds	r5, r1, #3
 80066ee:	f025 0503 	bic.w	r5, r5, #3
 80066f2:	3508      	adds	r5, #8
 80066f4:	2d0c      	cmp	r5, #12
 80066f6:	bf38      	it	cc
 80066f8:	250c      	movcc	r5, #12
 80066fa:	2d00      	cmp	r5, #0
 80066fc:	4607      	mov	r7, r0
 80066fe:	db01      	blt.n	8006704 <_malloc_r+0x1c>
 8006700:	42a9      	cmp	r1, r5
 8006702:	d905      	bls.n	8006710 <_malloc_r+0x28>
 8006704:	230c      	movs	r3, #12
 8006706:	2600      	movs	r6, #0
 8006708:	603b      	str	r3, [r7, #0]
 800670a:	4630      	mov	r0, r6
 800670c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006710:	4e2e      	ldr	r6, [pc, #184]	; (80067cc <_malloc_r+0xe4>)
 8006712:	f001 fb83 	bl	8007e1c <__malloc_lock>
 8006716:	6833      	ldr	r3, [r6, #0]
 8006718:	461c      	mov	r4, r3
 800671a:	bb34      	cbnz	r4, 800676a <_malloc_r+0x82>
 800671c:	4629      	mov	r1, r5
 800671e:	4638      	mov	r0, r7
 8006720:	f7ff ffc2 	bl	80066a8 <sbrk_aligned>
 8006724:	1c43      	adds	r3, r0, #1
 8006726:	4604      	mov	r4, r0
 8006728:	d14d      	bne.n	80067c6 <_malloc_r+0xde>
 800672a:	6834      	ldr	r4, [r6, #0]
 800672c:	4626      	mov	r6, r4
 800672e:	2e00      	cmp	r6, #0
 8006730:	d140      	bne.n	80067b4 <_malloc_r+0xcc>
 8006732:	6823      	ldr	r3, [r4, #0]
 8006734:	4631      	mov	r1, r6
 8006736:	4638      	mov	r0, r7
 8006738:	eb04 0803 	add.w	r8, r4, r3
 800673c:	f000 f848 	bl	80067d0 <_sbrk_r>
 8006740:	4580      	cmp	r8, r0
 8006742:	d13a      	bne.n	80067ba <_malloc_r+0xd2>
 8006744:	6821      	ldr	r1, [r4, #0]
 8006746:	3503      	adds	r5, #3
 8006748:	1a6d      	subs	r5, r5, r1
 800674a:	f025 0503 	bic.w	r5, r5, #3
 800674e:	3508      	adds	r5, #8
 8006750:	2d0c      	cmp	r5, #12
 8006752:	bf38      	it	cc
 8006754:	250c      	movcc	r5, #12
 8006756:	4638      	mov	r0, r7
 8006758:	4629      	mov	r1, r5
 800675a:	f7ff ffa5 	bl	80066a8 <sbrk_aligned>
 800675e:	3001      	adds	r0, #1
 8006760:	d02b      	beq.n	80067ba <_malloc_r+0xd2>
 8006762:	6823      	ldr	r3, [r4, #0]
 8006764:	442b      	add	r3, r5
 8006766:	6023      	str	r3, [r4, #0]
 8006768:	e00e      	b.n	8006788 <_malloc_r+0xa0>
 800676a:	6822      	ldr	r2, [r4, #0]
 800676c:	1b52      	subs	r2, r2, r5
 800676e:	d41e      	bmi.n	80067ae <_malloc_r+0xc6>
 8006770:	2a0b      	cmp	r2, #11
 8006772:	d916      	bls.n	80067a2 <_malloc_r+0xba>
 8006774:	1961      	adds	r1, r4, r5
 8006776:	42a3      	cmp	r3, r4
 8006778:	6025      	str	r5, [r4, #0]
 800677a:	bf18      	it	ne
 800677c:	6059      	strne	r1, [r3, #4]
 800677e:	6863      	ldr	r3, [r4, #4]
 8006780:	bf08      	it	eq
 8006782:	6031      	streq	r1, [r6, #0]
 8006784:	5162      	str	r2, [r4, r5]
 8006786:	604b      	str	r3, [r1, #4]
 8006788:	4638      	mov	r0, r7
 800678a:	f104 060b 	add.w	r6, r4, #11
 800678e:	f001 fb4b 	bl	8007e28 <__malloc_unlock>
 8006792:	f026 0607 	bic.w	r6, r6, #7
 8006796:	1d23      	adds	r3, r4, #4
 8006798:	1af2      	subs	r2, r6, r3
 800679a:	d0b6      	beq.n	800670a <_malloc_r+0x22>
 800679c:	1b9b      	subs	r3, r3, r6
 800679e:	50a3      	str	r3, [r4, r2]
 80067a0:	e7b3      	b.n	800670a <_malloc_r+0x22>
 80067a2:	6862      	ldr	r2, [r4, #4]
 80067a4:	42a3      	cmp	r3, r4
 80067a6:	bf0c      	ite	eq
 80067a8:	6032      	streq	r2, [r6, #0]
 80067aa:	605a      	strne	r2, [r3, #4]
 80067ac:	e7ec      	b.n	8006788 <_malloc_r+0xa0>
 80067ae:	4623      	mov	r3, r4
 80067b0:	6864      	ldr	r4, [r4, #4]
 80067b2:	e7b2      	b.n	800671a <_malloc_r+0x32>
 80067b4:	4634      	mov	r4, r6
 80067b6:	6876      	ldr	r6, [r6, #4]
 80067b8:	e7b9      	b.n	800672e <_malloc_r+0x46>
 80067ba:	230c      	movs	r3, #12
 80067bc:	4638      	mov	r0, r7
 80067be:	603b      	str	r3, [r7, #0]
 80067c0:	f001 fb32 	bl	8007e28 <__malloc_unlock>
 80067c4:	e7a1      	b.n	800670a <_malloc_r+0x22>
 80067c6:	6025      	str	r5, [r4, #0]
 80067c8:	e7de      	b.n	8006788 <_malloc_r+0xa0>
 80067ca:	bf00      	nop
 80067cc:	20000524 	.word	0x20000524

080067d0 <_sbrk_r>:
 80067d0:	b538      	push	{r3, r4, r5, lr}
 80067d2:	2300      	movs	r3, #0
 80067d4:	4d05      	ldr	r5, [pc, #20]	; (80067ec <_sbrk_r+0x1c>)
 80067d6:	4604      	mov	r4, r0
 80067d8:	4608      	mov	r0, r1
 80067da:	602b      	str	r3, [r5, #0]
 80067dc:	f7fc fa26 	bl	8002c2c <_sbrk>
 80067e0:	1c43      	adds	r3, r0, #1
 80067e2:	d102      	bne.n	80067ea <_sbrk_r+0x1a>
 80067e4:	682b      	ldr	r3, [r5, #0]
 80067e6:	b103      	cbz	r3, 80067ea <_sbrk_r+0x1a>
 80067e8:	6023      	str	r3, [r4, #0]
 80067ea:	bd38      	pop	{r3, r4, r5, pc}
 80067ec:	2000052c 	.word	0x2000052c

080067f0 <siprintf>:
 80067f0:	b40e      	push	{r1, r2, r3}
 80067f2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80067f6:	b500      	push	{lr}
 80067f8:	b09c      	sub	sp, #112	; 0x70
 80067fa:	ab1d      	add	r3, sp, #116	; 0x74
 80067fc:	9002      	str	r0, [sp, #8]
 80067fe:	9006      	str	r0, [sp, #24]
 8006800:	9107      	str	r1, [sp, #28]
 8006802:	9104      	str	r1, [sp, #16]
 8006804:	4808      	ldr	r0, [pc, #32]	; (8006828 <siprintf+0x38>)
 8006806:	4909      	ldr	r1, [pc, #36]	; (800682c <siprintf+0x3c>)
 8006808:	f853 2b04 	ldr.w	r2, [r3], #4
 800680c:	9105      	str	r1, [sp, #20]
 800680e:	6800      	ldr	r0, [r0, #0]
 8006810:	a902      	add	r1, sp, #8
 8006812:	9301      	str	r3, [sp, #4]
 8006814:	f002 f836 	bl	8008884 <_svfiprintf_r>
 8006818:	2200      	movs	r2, #0
 800681a:	9b02      	ldr	r3, [sp, #8]
 800681c:	701a      	strb	r2, [r3, #0]
 800681e:	b01c      	add	sp, #112	; 0x70
 8006820:	f85d eb04 	ldr.w	lr, [sp], #4
 8006824:	b003      	add	sp, #12
 8006826:	4770      	bx	lr
 8006828:	20000018 	.word	0x20000018
 800682c:	ffff0208 	.word	0xffff0208

08006830 <sulp>:
 8006830:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006834:	460f      	mov	r7, r1
 8006836:	4690      	mov	r8, r2
 8006838:	f001 fe6c 	bl	8008514 <__ulp>
 800683c:	4604      	mov	r4, r0
 800683e:	460d      	mov	r5, r1
 8006840:	f1b8 0f00 	cmp.w	r8, #0
 8006844:	d011      	beq.n	800686a <sulp+0x3a>
 8006846:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800684a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800684e:	2b00      	cmp	r3, #0
 8006850:	dd0b      	ble.n	800686a <sulp+0x3a>
 8006852:	2400      	movs	r4, #0
 8006854:	051b      	lsls	r3, r3, #20
 8006856:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800685a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800685e:	4622      	mov	r2, r4
 8006860:	462b      	mov	r3, r5
 8006862:	f7f9 fef7 	bl	8000654 <__aeabi_dmul>
 8006866:	4604      	mov	r4, r0
 8006868:	460d      	mov	r5, r1
 800686a:	4620      	mov	r0, r4
 800686c:	4629      	mov	r1, r5
 800686e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006872:	0000      	movs	r0, r0
 8006874:	0000      	movs	r0, r0
	...

08006878 <_strtod_l>:
 8006878:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800687c:	469b      	mov	fp, r3
 800687e:	2300      	movs	r3, #0
 8006880:	b09f      	sub	sp, #124	; 0x7c
 8006882:	931a      	str	r3, [sp, #104]	; 0x68
 8006884:	4b9e      	ldr	r3, [pc, #632]	; (8006b00 <_strtod_l+0x288>)
 8006886:	4682      	mov	sl, r0
 8006888:	681f      	ldr	r7, [r3, #0]
 800688a:	460e      	mov	r6, r1
 800688c:	4638      	mov	r0, r7
 800688e:	9215      	str	r2, [sp, #84]	; 0x54
 8006890:	f7f9 fc68 	bl	8000164 <strlen>
 8006894:	f04f 0800 	mov.w	r8, #0
 8006898:	4604      	mov	r4, r0
 800689a:	f04f 0900 	mov.w	r9, #0
 800689e:	9619      	str	r6, [sp, #100]	; 0x64
 80068a0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80068a2:	781a      	ldrb	r2, [r3, #0]
 80068a4:	2a2b      	cmp	r2, #43	; 0x2b
 80068a6:	d04c      	beq.n	8006942 <_strtod_l+0xca>
 80068a8:	d83a      	bhi.n	8006920 <_strtod_l+0xa8>
 80068aa:	2a0d      	cmp	r2, #13
 80068ac:	d833      	bhi.n	8006916 <_strtod_l+0x9e>
 80068ae:	2a08      	cmp	r2, #8
 80068b0:	d833      	bhi.n	800691a <_strtod_l+0xa2>
 80068b2:	2a00      	cmp	r2, #0
 80068b4:	d03d      	beq.n	8006932 <_strtod_l+0xba>
 80068b6:	2300      	movs	r3, #0
 80068b8:	930a      	str	r3, [sp, #40]	; 0x28
 80068ba:	9d19      	ldr	r5, [sp, #100]	; 0x64
 80068bc:	782b      	ldrb	r3, [r5, #0]
 80068be:	2b30      	cmp	r3, #48	; 0x30
 80068c0:	f040 80aa 	bne.w	8006a18 <_strtod_l+0x1a0>
 80068c4:	786b      	ldrb	r3, [r5, #1]
 80068c6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80068ca:	2b58      	cmp	r3, #88	; 0x58
 80068cc:	d166      	bne.n	800699c <_strtod_l+0x124>
 80068ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068d0:	4650      	mov	r0, sl
 80068d2:	9301      	str	r3, [sp, #4]
 80068d4:	ab1a      	add	r3, sp, #104	; 0x68
 80068d6:	9300      	str	r3, [sp, #0]
 80068d8:	4a8a      	ldr	r2, [pc, #552]	; (8006b04 <_strtod_l+0x28c>)
 80068da:	f8cd b008 	str.w	fp, [sp, #8]
 80068de:	ab1b      	add	r3, sp, #108	; 0x6c
 80068e0:	a919      	add	r1, sp, #100	; 0x64
 80068e2:	f000 ff7d 	bl	80077e0 <__gethex>
 80068e6:	f010 0607 	ands.w	r6, r0, #7
 80068ea:	4604      	mov	r4, r0
 80068ec:	d005      	beq.n	80068fa <_strtod_l+0x82>
 80068ee:	2e06      	cmp	r6, #6
 80068f0:	d129      	bne.n	8006946 <_strtod_l+0xce>
 80068f2:	2300      	movs	r3, #0
 80068f4:	3501      	adds	r5, #1
 80068f6:	9519      	str	r5, [sp, #100]	; 0x64
 80068f8:	930a      	str	r3, [sp, #40]	; 0x28
 80068fa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	f040 858a 	bne.w	8007416 <_strtod_l+0xb9e>
 8006902:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006904:	b1d3      	cbz	r3, 800693c <_strtod_l+0xc4>
 8006906:	4642      	mov	r2, r8
 8006908:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800690c:	4610      	mov	r0, r2
 800690e:	4619      	mov	r1, r3
 8006910:	b01f      	add	sp, #124	; 0x7c
 8006912:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006916:	2a20      	cmp	r2, #32
 8006918:	d1cd      	bne.n	80068b6 <_strtod_l+0x3e>
 800691a:	3301      	adds	r3, #1
 800691c:	9319      	str	r3, [sp, #100]	; 0x64
 800691e:	e7bf      	b.n	80068a0 <_strtod_l+0x28>
 8006920:	2a2d      	cmp	r2, #45	; 0x2d
 8006922:	d1c8      	bne.n	80068b6 <_strtod_l+0x3e>
 8006924:	2201      	movs	r2, #1
 8006926:	920a      	str	r2, [sp, #40]	; 0x28
 8006928:	1c5a      	adds	r2, r3, #1
 800692a:	9219      	str	r2, [sp, #100]	; 0x64
 800692c:	785b      	ldrb	r3, [r3, #1]
 800692e:	2b00      	cmp	r3, #0
 8006930:	d1c3      	bne.n	80068ba <_strtod_l+0x42>
 8006932:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006934:	9619      	str	r6, [sp, #100]	; 0x64
 8006936:	2b00      	cmp	r3, #0
 8006938:	f040 856b 	bne.w	8007412 <_strtod_l+0xb9a>
 800693c:	4642      	mov	r2, r8
 800693e:	464b      	mov	r3, r9
 8006940:	e7e4      	b.n	800690c <_strtod_l+0x94>
 8006942:	2200      	movs	r2, #0
 8006944:	e7ef      	b.n	8006926 <_strtod_l+0xae>
 8006946:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006948:	b13a      	cbz	r2, 800695a <_strtod_l+0xe2>
 800694a:	2135      	movs	r1, #53	; 0x35
 800694c:	a81c      	add	r0, sp, #112	; 0x70
 800694e:	f001 fee5 	bl	800871c <__copybits>
 8006952:	4650      	mov	r0, sl
 8006954:	991a      	ldr	r1, [sp, #104]	; 0x68
 8006956:	f001 faad 	bl	8007eb4 <_Bfree>
 800695a:	3e01      	subs	r6, #1
 800695c:	2e04      	cmp	r6, #4
 800695e:	d806      	bhi.n	800696e <_strtod_l+0xf6>
 8006960:	e8df f006 	tbb	[pc, r6]
 8006964:	1714030a 	.word	0x1714030a
 8006968:	0a          	.byte	0x0a
 8006969:	00          	.byte	0x00
 800696a:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 800696e:	0721      	lsls	r1, r4, #28
 8006970:	d5c3      	bpl.n	80068fa <_strtod_l+0x82>
 8006972:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8006976:	e7c0      	b.n	80068fa <_strtod_l+0x82>
 8006978:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800697a:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 800697e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006982:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006986:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800698a:	e7f0      	b.n	800696e <_strtod_l+0xf6>
 800698c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8006b08 <_strtod_l+0x290>
 8006990:	e7ed      	b.n	800696e <_strtod_l+0xf6>
 8006992:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8006996:	f04f 38ff 	mov.w	r8, #4294967295
 800699a:	e7e8      	b.n	800696e <_strtod_l+0xf6>
 800699c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800699e:	1c5a      	adds	r2, r3, #1
 80069a0:	9219      	str	r2, [sp, #100]	; 0x64
 80069a2:	785b      	ldrb	r3, [r3, #1]
 80069a4:	2b30      	cmp	r3, #48	; 0x30
 80069a6:	d0f9      	beq.n	800699c <_strtod_l+0x124>
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d0a6      	beq.n	80068fa <_strtod_l+0x82>
 80069ac:	2301      	movs	r3, #1
 80069ae:	9307      	str	r3, [sp, #28]
 80069b0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80069b2:	220a      	movs	r2, #10
 80069b4:	9308      	str	r3, [sp, #32]
 80069b6:	2300      	movs	r3, #0
 80069b8:	469b      	mov	fp, r3
 80069ba:	e9cd 3305 	strd	r3, r3, [sp, #20]
 80069be:	9819      	ldr	r0, [sp, #100]	; 0x64
 80069c0:	7805      	ldrb	r5, [r0, #0]
 80069c2:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 80069c6:	b2d9      	uxtb	r1, r3
 80069c8:	2909      	cmp	r1, #9
 80069ca:	d927      	bls.n	8006a1c <_strtod_l+0x1a4>
 80069cc:	4622      	mov	r2, r4
 80069ce:	4639      	mov	r1, r7
 80069d0:	f002 fb50 	bl	8009074 <strncmp>
 80069d4:	2800      	cmp	r0, #0
 80069d6:	d033      	beq.n	8006a40 <_strtod_l+0x1c8>
 80069d8:	2000      	movs	r0, #0
 80069da:	462a      	mov	r2, r5
 80069dc:	465c      	mov	r4, fp
 80069de:	4603      	mov	r3, r0
 80069e0:	9004      	str	r0, [sp, #16]
 80069e2:	2a65      	cmp	r2, #101	; 0x65
 80069e4:	d001      	beq.n	80069ea <_strtod_l+0x172>
 80069e6:	2a45      	cmp	r2, #69	; 0x45
 80069e8:	d114      	bne.n	8006a14 <_strtod_l+0x19c>
 80069ea:	b91c      	cbnz	r4, 80069f4 <_strtod_l+0x17c>
 80069ec:	9a07      	ldr	r2, [sp, #28]
 80069ee:	4302      	orrs	r2, r0
 80069f0:	d09f      	beq.n	8006932 <_strtod_l+0xba>
 80069f2:	2400      	movs	r4, #0
 80069f4:	9e19      	ldr	r6, [sp, #100]	; 0x64
 80069f6:	1c72      	adds	r2, r6, #1
 80069f8:	9219      	str	r2, [sp, #100]	; 0x64
 80069fa:	7872      	ldrb	r2, [r6, #1]
 80069fc:	2a2b      	cmp	r2, #43	; 0x2b
 80069fe:	d079      	beq.n	8006af4 <_strtod_l+0x27c>
 8006a00:	2a2d      	cmp	r2, #45	; 0x2d
 8006a02:	f000 8083 	beq.w	8006b0c <_strtod_l+0x294>
 8006a06:	2700      	movs	r7, #0
 8006a08:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8006a0c:	2909      	cmp	r1, #9
 8006a0e:	f240 8083 	bls.w	8006b18 <_strtod_l+0x2a0>
 8006a12:	9619      	str	r6, [sp, #100]	; 0x64
 8006a14:	2500      	movs	r5, #0
 8006a16:	e09f      	b.n	8006b58 <_strtod_l+0x2e0>
 8006a18:	2300      	movs	r3, #0
 8006a1a:	e7c8      	b.n	80069ae <_strtod_l+0x136>
 8006a1c:	f1bb 0f08 	cmp.w	fp, #8
 8006a20:	bfd5      	itete	le
 8006a22:	9906      	ldrle	r1, [sp, #24]
 8006a24:	9905      	ldrgt	r1, [sp, #20]
 8006a26:	fb02 3301 	mlale	r3, r2, r1, r3
 8006a2a:	fb02 3301 	mlagt	r3, r2, r1, r3
 8006a2e:	f100 0001 	add.w	r0, r0, #1
 8006a32:	bfd4      	ite	le
 8006a34:	9306      	strle	r3, [sp, #24]
 8006a36:	9305      	strgt	r3, [sp, #20]
 8006a38:	f10b 0b01 	add.w	fp, fp, #1
 8006a3c:	9019      	str	r0, [sp, #100]	; 0x64
 8006a3e:	e7be      	b.n	80069be <_strtod_l+0x146>
 8006a40:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006a42:	191a      	adds	r2, r3, r4
 8006a44:	9219      	str	r2, [sp, #100]	; 0x64
 8006a46:	5d1a      	ldrb	r2, [r3, r4]
 8006a48:	f1bb 0f00 	cmp.w	fp, #0
 8006a4c:	d036      	beq.n	8006abc <_strtod_l+0x244>
 8006a4e:	465c      	mov	r4, fp
 8006a50:	9004      	str	r0, [sp, #16]
 8006a52:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8006a56:	2b09      	cmp	r3, #9
 8006a58:	d912      	bls.n	8006a80 <_strtod_l+0x208>
 8006a5a:	2301      	movs	r3, #1
 8006a5c:	e7c1      	b.n	80069e2 <_strtod_l+0x16a>
 8006a5e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006a60:	3001      	adds	r0, #1
 8006a62:	1c5a      	adds	r2, r3, #1
 8006a64:	9219      	str	r2, [sp, #100]	; 0x64
 8006a66:	785a      	ldrb	r2, [r3, #1]
 8006a68:	2a30      	cmp	r2, #48	; 0x30
 8006a6a:	d0f8      	beq.n	8006a5e <_strtod_l+0x1e6>
 8006a6c:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8006a70:	2b08      	cmp	r3, #8
 8006a72:	f200 84d5 	bhi.w	8007420 <_strtod_l+0xba8>
 8006a76:	9004      	str	r0, [sp, #16]
 8006a78:	2000      	movs	r0, #0
 8006a7a:	4604      	mov	r4, r0
 8006a7c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006a7e:	9308      	str	r3, [sp, #32]
 8006a80:	3a30      	subs	r2, #48	; 0x30
 8006a82:	f100 0301 	add.w	r3, r0, #1
 8006a86:	d013      	beq.n	8006ab0 <_strtod_l+0x238>
 8006a88:	9904      	ldr	r1, [sp, #16]
 8006a8a:	1905      	adds	r5, r0, r4
 8006a8c:	4419      	add	r1, r3
 8006a8e:	9104      	str	r1, [sp, #16]
 8006a90:	4623      	mov	r3, r4
 8006a92:	210a      	movs	r1, #10
 8006a94:	42ab      	cmp	r3, r5
 8006a96:	d113      	bne.n	8006ac0 <_strtod_l+0x248>
 8006a98:	1823      	adds	r3, r4, r0
 8006a9a:	2b08      	cmp	r3, #8
 8006a9c:	f104 0401 	add.w	r4, r4, #1
 8006aa0:	4404      	add	r4, r0
 8006aa2:	dc1b      	bgt.n	8006adc <_strtod_l+0x264>
 8006aa4:	230a      	movs	r3, #10
 8006aa6:	9906      	ldr	r1, [sp, #24]
 8006aa8:	fb03 2301 	mla	r3, r3, r1, r2
 8006aac:	9306      	str	r3, [sp, #24]
 8006aae:	2300      	movs	r3, #0
 8006ab0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	1c51      	adds	r1, r2, #1
 8006ab6:	9119      	str	r1, [sp, #100]	; 0x64
 8006ab8:	7852      	ldrb	r2, [r2, #1]
 8006aba:	e7ca      	b.n	8006a52 <_strtod_l+0x1da>
 8006abc:	4658      	mov	r0, fp
 8006abe:	e7d3      	b.n	8006a68 <_strtod_l+0x1f0>
 8006ac0:	2b08      	cmp	r3, #8
 8006ac2:	dc04      	bgt.n	8006ace <_strtod_l+0x256>
 8006ac4:	9f06      	ldr	r7, [sp, #24]
 8006ac6:	434f      	muls	r7, r1
 8006ac8:	9706      	str	r7, [sp, #24]
 8006aca:	3301      	adds	r3, #1
 8006acc:	e7e2      	b.n	8006a94 <_strtod_l+0x21c>
 8006ace:	1c5f      	adds	r7, r3, #1
 8006ad0:	2f10      	cmp	r7, #16
 8006ad2:	bfde      	ittt	le
 8006ad4:	9f05      	ldrle	r7, [sp, #20]
 8006ad6:	434f      	mulle	r7, r1
 8006ad8:	9705      	strle	r7, [sp, #20]
 8006ada:	e7f6      	b.n	8006aca <_strtod_l+0x252>
 8006adc:	2c10      	cmp	r4, #16
 8006ade:	bfdf      	itttt	le
 8006ae0:	230a      	movle	r3, #10
 8006ae2:	9905      	ldrle	r1, [sp, #20]
 8006ae4:	fb03 2301 	mlale	r3, r3, r1, r2
 8006ae8:	9305      	strle	r3, [sp, #20]
 8006aea:	e7e0      	b.n	8006aae <_strtod_l+0x236>
 8006aec:	2300      	movs	r3, #0
 8006aee:	9304      	str	r3, [sp, #16]
 8006af0:	2301      	movs	r3, #1
 8006af2:	e77b      	b.n	80069ec <_strtod_l+0x174>
 8006af4:	2700      	movs	r7, #0
 8006af6:	1cb2      	adds	r2, r6, #2
 8006af8:	9219      	str	r2, [sp, #100]	; 0x64
 8006afa:	78b2      	ldrb	r2, [r6, #2]
 8006afc:	e784      	b.n	8006a08 <_strtod_l+0x190>
 8006afe:	bf00      	nop
 8006b00:	08009d78 	.word	0x08009d78
 8006b04:	08009b00 	.word	0x08009b00
 8006b08:	7ff00000 	.word	0x7ff00000
 8006b0c:	2701      	movs	r7, #1
 8006b0e:	e7f2      	b.n	8006af6 <_strtod_l+0x27e>
 8006b10:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006b12:	1c51      	adds	r1, r2, #1
 8006b14:	9119      	str	r1, [sp, #100]	; 0x64
 8006b16:	7852      	ldrb	r2, [r2, #1]
 8006b18:	2a30      	cmp	r2, #48	; 0x30
 8006b1a:	d0f9      	beq.n	8006b10 <_strtod_l+0x298>
 8006b1c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8006b20:	2908      	cmp	r1, #8
 8006b22:	f63f af77 	bhi.w	8006a14 <_strtod_l+0x19c>
 8006b26:	f04f 0e0a 	mov.w	lr, #10
 8006b2a:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8006b2e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006b30:	9209      	str	r2, [sp, #36]	; 0x24
 8006b32:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006b34:	1c51      	adds	r1, r2, #1
 8006b36:	9119      	str	r1, [sp, #100]	; 0x64
 8006b38:	7852      	ldrb	r2, [r2, #1]
 8006b3a:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8006b3e:	2d09      	cmp	r5, #9
 8006b40:	d935      	bls.n	8006bae <_strtod_l+0x336>
 8006b42:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8006b44:	1b49      	subs	r1, r1, r5
 8006b46:	2908      	cmp	r1, #8
 8006b48:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8006b4c:	dc02      	bgt.n	8006b54 <_strtod_l+0x2dc>
 8006b4e:	4565      	cmp	r5, ip
 8006b50:	bfa8      	it	ge
 8006b52:	4665      	movge	r5, ip
 8006b54:	b107      	cbz	r7, 8006b58 <_strtod_l+0x2e0>
 8006b56:	426d      	negs	r5, r5
 8006b58:	2c00      	cmp	r4, #0
 8006b5a:	d14c      	bne.n	8006bf6 <_strtod_l+0x37e>
 8006b5c:	9907      	ldr	r1, [sp, #28]
 8006b5e:	4301      	orrs	r1, r0
 8006b60:	f47f aecb 	bne.w	80068fa <_strtod_l+0x82>
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	f47f aee4 	bne.w	8006932 <_strtod_l+0xba>
 8006b6a:	2a69      	cmp	r2, #105	; 0x69
 8006b6c:	d026      	beq.n	8006bbc <_strtod_l+0x344>
 8006b6e:	dc23      	bgt.n	8006bb8 <_strtod_l+0x340>
 8006b70:	2a49      	cmp	r2, #73	; 0x49
 8006b72:	d023      	beq.n	8006bbc <_strtod_l+0x344>
 8006b74:	2a4e      	cmp	r2, #78	; 0x4e
 8006b76:	f47f aedc 	bne.w	8006932 <_strtod_l+0xba>
 8006b7a:	499d      	ldr	r1, [pc, #628]	; (8006df0 <_strtod_l+0x578>)
 8006b7c:	a819      	add	r0, sp, #100	; 0x64
 8006b7e:	f001 f87d 	bl	8007c7c <__match>
 8006b82:	2800      	cmp	r0, #0
 8006b84:	f43f aed5 	beq.w	8006932 <_strtod_l+0xba>
 8006b88:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006b8a:	781b      	ldrb	r3, [r3, #0]
 8006b8c:	2b28      	cmp	r3, #40	; 0x28
 8006b8e:	d12c      	bne.n	8006bea <_strtod_l+0x372>
 8006b90:	4998      	ldr	r1, [pc, #608]	; (8006df4 <_strtod_l+0x57c>)
 8006b92:	aa1c      	add	r2, sp, #112	; 0x70
 8006b94:	a819      	add	r0, sp, #100	; 0x64
 8006b96:	f001 f885 	bl	8007ca4 <__hexnan>
 8006b9a:	2805      	cmp	r0, #5
 8006b9c:	d125      	bne.n	8006bea <_strtod_l+0x372>
 8006b9e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006ba0:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 8006ba4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8006ba8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8006bac:	e6a5      	b.n	80068fa <_strtod_l+0x82>
 8006bae:	fb0e 2c0c 	mla	ip, lr, ip, r2
 8006bb2:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 8006bb6:	e7bc      	b.n	8006b32 <_strtod_l+0x2ba>
 8006bb8:	2a6e      	cmp	r2, #110	; 0x6e
 8006bba:	e7dc      	b.n	8006b76 <_strtod_l+0x2fe>
 8006bbc:	498e      	ldr	r1, [pc, #568]	; (8006df8 <_strtod_l+0x580>)
 8006bbe:	a819      	add	r0, sp, #100	; 0x64
 8006bc0:	f001 f85c 	bl	8007c7c <__match>
 8006bc4:	2800      	cmp	r0, #0
 8006bc6:	f43f aeb4 	beq.w	8006932 <_strtod_l+0xba>
 8006bca:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006bcc:	498b      	ldr	r1, [pc, #556]	; (8006dfc <_strtod_l+0x584>)
 8006bce:	3b01      	subs	r3, #1
 8006bd0:	a819      	add	r0, sp, #100	; 0x64
 8006bd2:	9319      	str	r3, [sp, #100]	; 0x64
 8006bd4:	f001 f852 	bl	8007c7c <__match>
 8006bd8:	b910      	cbnz	r0, 8006be0 <_strtod_l+0x368>
 8006bda:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006bdc:	3301      	adds	r3, #1
 8006bde:	9319      	str	r3, [sp, #100]	; 0x64
 8006be0:	f04f 0800 	mov.w	r8, #0
 8006be4:	f8df 9218 	ldr.w	r9, [pc, #536]	; 8006e00 <_strtod_l+0x588>
 8006be8:	e687      	b.n	80068fa <_strtod_l+0x82>
 8006bea:	4886      	ldr	r0, [pc, #536]	; (8006e04 <_strtod_l+0x58c>)
 8006bec:	f002 fa38 	bl	8009060 <nan>
 8006bf0:	4680      	mov	r8, r0
 8006bf2:	4689      	mov	r9, r1
 8006bf4:	e681      	b.n	80068fa <_strtod_l+0x82>
 8006bf6:	9b04      	ldr	r3, [sp, #16]
 8006bf8:	f1bb 0f00 	cmp.w	fp, #0
 8006bfc:	bf08      	it	eq
 8006bfe:	46a3      	moveq	fp, r4
 8006c00:	1aeb      	subs	r3, r5, r3
 8006c02:	2c10      	cmp	r4, #16
 8006c04:	9806      	ldr	r0, [sp, #24]
 8006c06:	4626      	mov	r6, r4
 8006c08:	9307      	str	r3, [sp, #28]
 8006c0a:	bfa8      	it	ge
 8006c0c:	2610      	movge	r6, #16
 8006c0e:	f7f9 fca7 	bl	8000560 <__aeabi_ui2d>
 8006c12:	2c09      	cmp	r4, #9
 8006c14:	4680      	mov	r8, r0
 8006c16:	4689      	mov	r9, r1
 8006c18:	dd13      	ble.n	8006c42 <_strtod_l+0x3ca>
 8006c1a:	4b7b      	ldr	r3, [pc, #492]	; (8006e08 <_strtod_l+0x590>)
 8006c1c:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006c20:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8006c24:	f7f9 fd16 	bl	8000654 <__aeabi_dmul>
 8006c28:	4680      	mov	r8, r0
 8006c2a:	9805      	ldr	r0, [sp, #20]
 8006c2c:	4689      	mov	r9, r1
 8006c2e:	f7f9 fc97 	bl	8000560 <__aeabi_ui2d>
 8006c32:	4602      	mov	r2, r0
 8006c34:	460b      	mov	r3, r1
 8006c36:	4640      	mov	r0, r8
 8006c38:	4649      	mov	r1, r9
 8006c3a:	f7f9 fb55 	bl	80002e8 <__adddf3>
 8006c3e:	4680      	mov	r8, r0
 8006c40:	4689      	mov	r9, r1
 8006c42:	2c0f      	cmp	r4, #15
 8006c44:	dc36      	bgt.n	8006cb4 <_strtod_l+0x43c>
 8006c46:	9b07      	ldr	r3, [sp, #28]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	f43f ae56 	beq.w	80068fa <_strtod_l+0x82>
 8006c4e:	dd22      	ble.n	8006c96 <_strtod_l+0x41e>
 8006c50:	2b16      	cmp	r3, #22
 8006c52:	dc09      	bgt.n	8006c68 <_strtod_l+0x3f0>
 8006c54:	496c      	ldr	r1, [pc, #432]	; (8006e08 <_strtod_l+0x590>)
 8006c56:	4642      	mov	r2, r8
 8006c58:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006c5c:	464b      	mov	r3, r9
 8006c5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006c62:	f7f9 fcf7 	bl	8000654 <__aeabi_dmul>
 8006c66:	e7c3      	b.n	8006bf0 <_strtod_l+0x378>
 8006c68:	9a07      	ldr	r2, [sp, #28]
 8006c6a:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	db20      	blt.n	8006cb4 <_strtod_l+0x43c>
 8006c72:	4d65      	ldr	r5, [pc, #404]	; (8006e08 <_strtod_l+0x590>)
 8006c74:	f1c4 040f 	rsb	r4, r4, #15
 8006c78:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8006c7c:	4642      	mov	r2, r8
 8006c7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006c82:	464b      	mov	r3, r9
 8006c84:	f7f9 fce6 	bl	8000654 <__aeabi_dmul>
 8006c88:	9b07      	ldr	r3, [sp, #28]
 8006c8a:	1b1c      	subs	r4, r3, r4
 8006c8c:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8006c90:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006c94:	e7e5      	b.n	8006c62 <_strtod_l+0x3ea>
 8006c96:	9b07      	ldr	r3, [sp, #28]
 8006c98:	3316      	adds	r3, #22
 8006c9a:	db0b      	blt.n	8006cb4 <_strtod_l+0x43c>
 8006c9c:	9b04      	ldr	r3, [sp, #16]
 8006c9e:	4640      	mov	r0, r8
 8006ca0:	1b5d      	subs	r5, r3, r5
 8006ca2:	4b59      	ldr	r3, [pc, #356]	; (8006e08 <_strtod_l+0x590>)
 8006ca4:	4649      	mov	r1, r9
 8006ca6:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8006caa:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006cae:	f7f9 fdfb 	bl	80008a8 <__aeabi_ddiv>
 8006cb2:	e79d      	b.n	8006bf0 <_strtod_l+0x378>
 8006cb4:	9b07      	ldr	r3, [sp, #28]
 8006cb6:	1ba6      	subs	r6, r4, r6
 8006cb8:	441e      	add	r6, r3
 8006cba:	2e00      	cmp	r6, #0
 8006cbc:	dd74      	ble.n	8006da8 <_strtod_l+0x530>
 8006cbe:	f016 030f 	ands.w	r3, r6, #15
 8006cc2:	d00a      	beq.n	8006cda <_strtod_l+0x462>
 8006cc4:	4950      	ldr	r1, [pc, #320]	; (8006e08 <_strtod_l+0x590>)
 8006cc6:	4642      	mov	r2, r8
 8006cc8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006ccc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006cd0:	464b      	mov	r3, r9
 8006cd2:	f7f9 fcbf 	bl	8000654 <__aeabi_dmul>
 8006cd6:	4680      	mov	r8, r0
 8006cd8:	4689      	mov	r9, r1
 8006cda:	f036 060f 	bics.w	r6, r6, #15
 8006cde:	d052      	beq.n	8006d86 <_strtod_l+0x50e>
 8006ce0:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 8006ce4:	dd27      	ble.n	8006d36 <_strtod_l+0x4be>
 8006ce6:	f04f 0b00 	mov.w	fp, #0
 8006cea:	f8cd b010 	str.w	fp, [sp, #16]
 8006cee:	f8cd b020 	str.w	fp, [sp, #32]
 8006cf2:	f8cd b018 	str.w	fp, [sp, #24]
 8006cf6:	2322      	movs	r3, #34	; 0x22
 8006cf8:	f04f 0800 	mov.w	r8, #0
 8006cfc:	f8df 9100 	ldr.w	r9, [pc, #256]	; 8006e00 <_strtod_l+0x588>
 8006d00:	f8ca 3000 	str.w	r3, [sl]
 8006d04:	9b08      	ldr	r3, [sp, #32]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	f43f adf7 	beq.w	80068fa <_strtod_l+0x82>
 8006d0c:	4650      	mov	r0, sl
 8006d0e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8006d10:	f001 f8d0 	bl	8007eb4 <_Bfree>
 8006d14:	4650      	mov	r0, sl
 8006d16:	9906      	ldr	r1, [sp, #24]
 8006d18:	f001 f8cc 	bl	8007eb4 <_Bfree>
 8006d1c:	4650      	mov	r0, sl
 8006d1e:	9904      	ldr	r1, [sp, #16]
 8006d20:	f001 f8c8 	bl	8007eb4 <_Bfree>
 8006d24:	4650      	mov	r0, sl
 8006d26:	9908      	ldr	r1, [sp, #32]
 8006d28:	f001 f8c4 	bl	8007eb4 <_Bfree>
 8006d2c:	4659      	mov	r1, fp
 8006d2e:	4650      	mov	r0, sl
 8006d30:	f001 f8c0 	bl	8007eb4 <_Bfree>
 8006d34:	e5e1      	b.n	80068fa <_strtod_l+0x82>
 8006d36:	4b35      	ldr	r3, [pc, #212]	; (8006e0c <_strtod_l+0x594>)
 8006d38:	4640      	mov	r0, r8
 8006d3a:	9305      	str	r3, [sp, #20]
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	4649      	mov	r1, r9
 8006d40:	461f      	mov	r7, r3
 8006d42:	1136      	asrs	r6, r6, #4
 8006d44:	2e01      	cmp	r6, #1
 8006d46:	dc21      	bgt.n	8006d8c <_strtod_l+0x514>
 8006d48:	b10b      	cbz	r3, 8006d4e <_strtod_l+0x4d6>
 8006d4a:	4680      	mov	r8, r0
 8006d4c:	4689      	mov	r9, r1
 8006d4e:	4b2f      	ldr	r3, [pc, #188]	; (8006e0c <_strtod_l+0x594>)
 8006d50:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8006d54:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8006d58:	4642      	mov	r2, r8
 8006d5a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006d5e:	464b      	mov	r3, r9
 8006d60:	f7f9 fc78 	bl	8000654 <__aeabi_dmul>
 8006d64:	4b26      	ldr	r3, [pc, #152]	; (8006e00 <_strtod_l+0x588>)
 8006d66:	460a      	mov	r2, r1
 8006d68:	400b      	ands	r3, r1
 8006d6a:	4929      	ldr	r1, [pc, #164]	; (8006e10 <_strtod_l+0x598>)
 8006d6c:	4680      	mov	r8, r0
 8006d6e:	428b      	cmp	r3, r1
 8006d70:	d8b9      	bhi.n	8006ce6 <_strtod_l+0x46e>
 8006d72:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8006d76:	428b      	cmp	r3, r1
 8006d78:	bf86      	itte	hi
 8006d7a:	f04f 38ff 	movhi.w	r8, #4294967295
 8006d7e:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8006e14 <_strtod_l+0x59c>
 8006d82:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8006d86:	2300      	movs	r3, #0
 8006d88:	9305      	str	r3, [sp, #20]
 8006d8a:	e07f      	b.n	8006e8c <_strtod_l+0x614>
 8006d8c:	07f2      	lsls	r2, r6, #31
 8006d8e:	d505      	bpl.n	8006d9c <_strtod_l+0x524>
 8006d90:	9b05      	ldr	r3, [sp, #20]
 8006d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d96:	f7f9 fc5d 	bl	8000654 <__aeabi_dmul>
 8006d9a:	2301      	movs	r3, #1
 8006d9c:	9a05      	ldr	r2, [sp, #20]
 8006d9e:	3701      	adds	r7, #1
 8006da0:	3208      	adds	r2, #8
 8006da2:	1076      	asrs	r6, r6, #1
 8006da4:	9205      	str	r2, [sp, #20]
 8006da6:	e7cd      	b.n	8006d44 <_strtod_l+0x4cc>
 8006da8:	d0ed      	beq.n	8006d86 <_strtod_l+0x50e>
 8006daa:	4276      	negs	r6, r6
 8006dac:	f016 020f 	ands.w	r2, r6, #15
 8006db0:	d00a      	beq.n	8006dc8 <_strtod_l+0x550>
 8006db2:	4b15      	ldr	r3, [pc, #84]	; (8006e08 <_strtod_l+0x590>)
 8006db4:	4640      	mov	r0, r8
 8006db6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006dba:	4649      	mov	r1, r9
 8006dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dc0:	f7f9 fd72 	bl	80008a8 <__aeabi_ddiv>
 8006dc4:	4680      	mov	r8, r0
 8006dc6:	4689      	mov	r9, r1
 8006dc8:	1136      	asrs	r6, r6, #4
 8006dca:	d0dc      	beq.n	8006d86 <_strtod_l+0x50e>
 8006dcc:	2e1f      	cmp	r6, #31
 8006dce:	dd23      	ble.n	8006e18 <_strtod_l+0x5a0>
 8006dd0:	f04f 0b00 	mov.w	fp, #0
 8006dd4:	f8cd b010 	str.w	fp, [sp, #16]
 8006dd8:	f8cd b020 	str.w	fp, [sp, #32]
 8006ddc:	f8cd b018 	str.w	fp, [sp, #24]
 8006de0:	2322      	movs	r3, #34	; 0x22
 8006de2:	f04f 0800 	mov.w	r8, #0
 8006de6:	f04f 0900 	mov.w	r9, #0
 8006dea:	f8ca 3000 	str.w	r3, [sl]
 8006dee:	e789      	b.n	8006d04 <_strtod_l+0x48c>
 8006df0:	08009afd 	.word	0x08009afd
 8006df4:	08009b14 	.word	0x08009b14
 8006df8:	08009af4 	.word	0x08009af4
 8006dfc:	08009af7 	.word	0x08009af7
 8006e00:	7ff00000 	.word	0x7ff00000
 8006e04:	08009bff 	.word	0x08009bff
 8006e08:	08009e10 	.word	0x08009e10
 8006e0c:	08009de8 	.word	0x08009de8
 8006e10:	7ca00000 	.word	0x7ca00000
 8006e14:	7fefffff 	.word	0x7fefffff
 8006e18:	f016 0310 	ands.w	r3, r6, #16
 8006e1c:	bf18      	it	ne
 8006e1e:	236a      	movne	r3, #106	; 0x6a
 8006e20:	4640      	mov	r0, r8
 8006e22:	9305      	str	r3, [sp, #20]
 8006e24:	4649      	mov	r1, r9
 8006e26:	2300      	movs	r3, #0
 8006e28:	4fb0      	ldr	r7, [pc, #704]	; (80070ec <_strtod_l+0x874>)
 8006e2a:	07f2      	lsls	r2, r6, #31
 8006e2c:	d504      	bpl.n	8006e38 <_strtod_l+0x5c0>
 8006e2e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006e32:	f7f9 fc0f 	bl	8000654 <__aeabi_dmul>
 8006e36:	2301      	movs	r3, #1
 8006e38:	1076      	asrs	r6, r6, #1
 8006e3a:	f107 0708 	add.w	r7, r7, #8
 8006e3e:	d1f4      	bne.n	8006e2a <_strtod_l+0x5b2>
 8006e40:	b10b      	cbz	r3, 8006e46 <_strtod_l+0x5ce>
 8006e42:	4680      	mov	r8, r0
 8006e44:	4689      	mov	r9, r1
 8006e46:	9b05      	ldr	r3, [sp, #20]
 8006e48:	b1c3      	cbz	r3, 8006e7c <_strtod_l+0x604>
 8006e4a:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8006e4e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	4649      	mov	r1, r9
 8006e56:	dd11      	ble.n	8006e7c <_strtod_l+0x604>
 8006e58:	2b1f      	cmp	r3, #31
 8006e5a:	f340 8127 	ble.w	80070ac <_strtod_l+0x834>
 8006e5e:	2b34      	cmp	r3, #52	; 0x34
 8006e60:	bfd8      	it	le
 8006e62:	f04f 33ff 	movle.w	r3, #4294967295
 8006e66:	f04f 0800 	mov.w	r8, #0
 8006e6a:	bfcf      	iteee	gt
 8006e6c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8006e70:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8006e74:	fa03 f202 	lslle.w	r2, r3, r2
 8006e78:	ea02 0901 	andle.w	r9, r2, r1
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	2300      	movs	r3, #0
 8006e80:	4640      	mov	r0, r8
 8006e82:	4649      	mov	r1, r9
 8006e84:	f7f9 fe4e 	bl	8000b24 <__aeabi_dcmpeq>
 8006e88:	2800      	cmp	r0, #0
 8006e8a:	d1a1      	bne.n	8006dd0 <_strtod_l+0x558>
 8006e8c:	9b06      	ldr	r3, [sp, #24]
 8006e8e:	465a      	mov	r2, fp
 8006e90:	9300      	str	r3, [sp, #0]
 8006e92:	4650      	mov	r0, sl
 8006e94:	4623      	mov	r3, r4
 8006e96:	9908      	ldr	r1, [sp, #32]
 8006e98:	f001 f874 	bl	8007f84 <__s2b>
 8006e9c:	9008      	str	r0, [sp, #32]
 8006e9e:	2800      	cmp	r0, #0
 8006ea0:	f43f af21 	beq.w	8006ce6 <_strtod_l+0x46e>
 8006ea4:	9b04      	ldr	r3, [sp, #16]
 8006ea6:	f04f 0b00 	mov.w	fp, #0
 8006eaa:	1b5d      	subs	r5, r3, r5
 8006eac:	9b07      	ldr	r3, [sp, #28]
 8006eae:	f8cd b010 	str.w	fp, [sp, #16]
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	bfb4      	ite	lt
 8006eb6:	462b      	movlt	r3, r5
 8006eb8:	2300      	movge	r3, #0
 8006eba:	930e      	str	r3, [sp, #56]	; 0x38
 8006ebc:	9b07      	ldr	r3, [sp, #28]
 8006ebe:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8006ec2:	9314      	str	r3, [sp, #80]	; 0x50
 8006ec4:	9b08      	ldr	r3, [sp, #32]
 8006ec6:	4650      	mov	r0, sl
 8006ec8:	6859      	ldr	r1, [r3, #4]
 8006eca:	f000 ffb3 	bl	8007e34 <_Balloc>
 8006ece:	9006      	str	r0, [sp, #24]
 8006ed0:	2800      	cmp	r0, #0
 8006ed2:	f43f af10 	beq.w	8006cf6 <_strtod_l+0x47e>
 8006ed6:	9b08      	ldr	r3, [sp, #32]
 8006ed8:	300c      	adds	r0, #12
 8006eda:	691a      	ldr	r2, [r3, #16]
 8006edc:	f103 010c 	add.w	r1, r3, #12
 8006ee0:	3202      	adds	r2, #2
 8006ee2:	0092      	lsls	r2, r2, #2
 8006ee4:	f000 ff8c 	bl	8007e00 <memcpy>
 8006ee8:	ab1c      	add	r3, sp, #112	; 0x70
 8006eea:	9301      	str	r3, [sp, #4]
 8006eec:	ab1b      	add	r3, sp, #108	; 0x6c
 8006eee:	9300      	str	r3, [sp, #0]
 8006ef0:	4642      	mov	r2, r8
 8006ef2:	464b      	mov	r3, r9
 8006ef4:	4650      	mov	r0, sl
 8006ef6:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 8006efa:	f001 fb85 	bl	8008608 <__d2b>
 8006efe:	901a      	str	r0, [sp, #104]	; 0x68
 8006f00:	2800      	cmp	r0, #0
 8006f02:	f43f aef8 	beq.w	8006cf6 <_strtod_l+0x47e>
 8006f06:	2101      	movs	r1, #1
 8006f08:	4650      	mov	r0, sl
 8006f0a:	f001 f8d3 	bl	80080b4 <__i2b>
 8006f0e:	4603      	mov	r3, r0
 8006f10:	9004      	str	r0, [sp, #16]
 8006f12:	2800      	cmp	r0, #0
 8006f14:	f43f aeef 	beq.w	8006cf6 <_strtod_l+0x47e>
 8006f18:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8006f1a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8006f1c:	2d00      	cmp	r5, #0
 8006f1e:	bfab      	itete	ge
 8006f20:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8006f22:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 8006f24:	18ee      	addge	r6, r5, r3
 8006f26:	1b5c      	sublt	r4, r3, r5
 8006f28:	9b05      	ldr	r3, [sp, #20]
 8006f2a:	bfa8      	it	ge
 8006f2c:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 8006f2e:	eba5 0503 	sub.w	r5, r5, r3
 8006f32:	4415      	add	r5, r2
 8006f34:	4b6e      	ldr	r3, [pc, #440]	; (80070f0 <_strtod_l+0x878>)
 8006f36:	f105 35ff 	add.w	r5, r5, #4294967295
 8006f3a:	bfb8      	it	lt
 8006f3c:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8006f3e:	429d      	cmp	r5, r3
 8006f40:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006f44:	f280 80c4 	bge.w	80070d0 <_strtod_l+0x858>
 8006f48:	1b5b      	subs	r3, r3, r5
 8006f4a:	2b1f      	cmp	r3, #31
 8006f4c:	f04f 0701 	mov.w	r7, #1
 8006f50:	eba2 0203 	sub.w	r2, r2, r3
 8006f54:	f300 80b1 	bgt.w	80070ba <_strtod_l+0x842>
 8006f58:	2500      	movs	r5, #0
 8006f5a:	fa07 f303 	lsl.w	r3, r7, r3
 8006f5e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006f60:	18b7      	adds	r7, r6, r2
 8006f62:	9b05      	ldr	r3, [sp, #20]
 8006f64:	42be      	cmp	r6, r7
 8006f66:	4414      	add	r4, r2
 8006f68:	441c      	add	r4, r3
 8006f6a:	4633      	mov	r3, r6
 8006f6c:	bfa8      	it	ge
 8006f6e:	463b      	movge	r3, r7
 8006f70:	42a3      	cmp	r3, r4
 8006f72:	bfa8      	it	ge
 8006f74:	4623      	movge	r3, r4
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	bfc2      	ittt	gt
 8006f7a:	1aff      	subgt	r7, r7, r3
 8006f7c:	1ae4      	subgt	r4, r4, r3
 8006f7e:	1af6      	subgt	r6, r6, r3
 8006f80:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	dd17      	ble.n	8006fb6 <_strtod_l+0x73e>
 8006f86:	461a      	mov	r2, r3
 8006f88:	4650      	mov	r0, sl
 8006f8a:	9904      	ldr	r1, [sp, #16]
 8006f8c:	f001 f950 	bl	8008230 <__pow5mult>
 8006f90:	9004      	str	r0, [sp, #16]
 8006f92:	2800      	cmp	r0, #0
 8006f94:	f43f aeaf 	beq.w	8006cf6 <_strtod_l+0x47e>
 8006f98:	4601      	mov	r1, r0
 8006f9a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006f9c:	4650      	mov	r0, sl
 8006f9e:	f001 f89f 	bl	80080e0 <__multiply>
 8006fa2:	9009      	str	r0, [sp, #36]	; 0x24
 8006fa4:	2800      	cmp	r0, #0
 8006fa6:	f43f aea6 	beq.w	8006cf6 <_strtod_l+0x47e>
 8006faa:	4650      	mov	r0, sl
 8006fac:	991a      	ldr	r1, [sp, #104]	; 0x68
 8006fae:	f000 ff81 	bl	8007eb4 <_Bfree>
 8006fb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006fb4:	931a      	str	r3, [sp, #104]	; 0x68
 8006fb6:	2f00      	cmp	r7, #0
 8006fb8:	f300 808e 	bgt.w	80070d8 <_strtod_l+0x860>
 8006fbc:	9b07      	ldr	r3, [sp, #28]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	dd08      	ble.n	8006fd4 <_strtod_l+0x75c>
 8006fc2:	4650      	mov	r0, sl
 8006fc4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006fc6:	9906      	ldr	r1, [sp, #24]
 8006fc8:	f001 f932 	bl	8008230 <__pow5mult>
 8006fcc:	9006      	str	r0, [sp, #24]
 8006fce:	2800      	cmp	r0, #0
 8006fd0:	f43f ae91 	beq.w	8006cf6 <_strtod_l+0x47e>
 8006fd4:	2c00      	cmp	r4, #0
 8006fd6:	dd08      	ble.n	8006fea <_strtod_l+0x772>
 8006fd8:	4622      	mov	r2, r4
 8006fda:	4650      	mov	r0, sl
 8006fdc:	9906      	ldr	r1, [sp, #24]
 8006fde:	f001 f981 	bl	80082e4 <__lshift>
 8006fe2:	9006      	str	r0, [sp, #24]
 8006fe4:	2800      	cmp	r0, #0
 8006fe6:	f43f ae86 	beq.w	8006cf6 <_strtod_l+0x47e>
 8006fea:	2e00      	cmp	r6, #0
 8006fec:	dd08      	ble.n	8007000 <_strtod_l+0x788>
 8006fee:	4632      	mov	r2, r6
 8006ff0:	4650      	mov	r0, sl
 8006ff2:	9904      	ldr	r1, [sp, #16]
 8006ff4:	f001 f976 	bl	80082e4 <__lshift>
 8006ff8:	9004      	str	r0, [sp, #16]
 8006ffa:	2800      	cmp	r0, #0
 8006ffc:	f43f ae7b 	beq.w	8006cf6 <_strtod_l+0x47e>
 8007000:	4650      	mov	r0, sl
 8007002:	9a06      	ldr	r2, [sp, #24]
 8007004:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007006:	f001 f9f9 	bl	80083fc <__mdiff>
 800700a:	4683      	mov	fp, r0
 800700c:	2800      	cmp	r0, #0
 800700e:	f43f ae72 	beq.w	8006cf6 <_strtod_l+0x47e>
 8007012:	2400      	movs	r4, #0
 8007014:	68c3      	ldr	r3, [r0, #12]
 8007016:	9904      	ldr	r1, [sp, #16]
 8007018:	60c4      	str	r4, [r0, #12]
 800701a:	930b      	str	r3, [sp, #44]	; 0x2c
 800701c:	f001 f9d2 	bl	80083c4 <__mcmp>
 8007020:	42a0      	cmp	r0, r4
 8007022:	da6b      	bge.n	80070fc <_strtod_l+0x884>
 8007024:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007026:	ea53 0308 	orrs.w	r3, r3, r8
 800702a:	f040 8091 	bne.w	8007150 <_strtod_l+0x8d8>
 800702e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007032:	2b00      	cmp	r3, #0
 8007034:	f040 808c 	bne.w	8007150 <_strtod_l+0x8d8>
 8007038:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800703c:	0d1b      	lsrs	r3, r3, #20
 800703e:	051b      	lsls	r3, r3, #20
 8007040:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007044:	f240 8084 	bls.w	8007150 <_strtod_l+0x8d8>
 8007048:	f8db 3014 	ldr.w	r3, [fp, #20]
 800704c:	b91b      	cbnz	r3, 8007056 <_strtod_l+0x7de>
 800704e:	f8db 3010 	ldr.w	r3, [fp, #16]
 8007052:	2b01      	cmp	r3, #1
 8007054:	dd7c      	ble.n	8007150 <_strtod_l+0x8d8>
 8007056:	4659      	mov	r1, fp
 8007058:	2201      	movs	r2, #1
 800705a:	4650      	mov	r0, sl
 800705c:	f001 f942 	bl	80082e4 <__lshift>
 8007060:	9904      	ldr	r1, [sp, #16]
 8007062:	4683      	mov	fp, r0
 8007064:	f001 f9ae 	bl	80083c4 <__mcmp>
 8007068:	2800      	cmp	r0, #0
 800706a:	dd71      	ble.n	8007150 <_strtod_l+0x8d8>
 800706c:	9905      	ldr	r1, [sp, #20]
 800706e:	464b      	mov	r3, r9
 8007070:	4a20      	ldr	r2, [pc, #128]	; (80070f4 <_strtod_l+0x87c>)
 8007072:	2900      	cmp	r1, #0
 8007074:	f000 808c 	beq.w	8007190 <_strtod_l+0x918>
 8007078:	ea02 0109 	and.w	r1, r2, r9
 800707c:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007080:	f300 8086 	bgt.w	8007190 <_strtod_l+0x918>
 8007084:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007088:	f77f aeaa 	ble.w	8006de0 <_strtod_l+0x568>
 800708c:	4640      	mov	r0, r8
 800708e:	4649      	mov	r1, r9
 8007090:	4b19      	ldr	r3, [pc, #100]	; (80070f8 <_strtod_l+0x880>)
 8007092:	2200      	movs	r2, #0
 8007094:	f7f9 fade 	bl	8000654 <__aeabi_dmul>
 8007098:	460b      	mov	r3, r1
 800709a:	4303      	orrs	r3, r0
 800709c:	bf08      	it	eq
 800709e:	2322      	moveq	r3, #34	; 0x22
 80070a0:	4680      	mov	r8, r0
 80070a2:	4689      	mov	r9, r1
 80070a4:	bf08      	it	eq
 80070a6:	f8ca 3000 	streq.w	r3, [sl]
 80070aa:	e62f      	b.n	8006d0c <_strtod_l+0x494>
 80070ac:	f04f 32ff 	mov.w	r2, #4294967295
 80070b0:	fa02 f303 	lsl.w	r3, r2, r3
 80070b4:	ea03 0808 	and.w	r8, r3, r8
 80070b8:	e6e0      	b.n	8006e7c <_strtod_l+0x604>
 80070ba:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 80070be:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 80070c2:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 80070c6:	35e2      	adds	r5, #226	; 0xe2
 80070c8:	fa07 f505 	lsl.w	r5, r7, r5
 80070cc:	970f      	str	r7, [sp, #60]	; 0x3c
 80070ce:	e747      	b.n	8006f60 <_strtod_l+0x6e8>
 80070d0:	2301      	movs	r3, #1
 80070d2:	2500      	movs	r5, #0
 80070d4:	930f      	str	r3, [sp, #60]	; 0x3c
 80070d6:	e743      	b.n	8006f60 <_strtod_l+0x6e8>
 80070d8:	463a      	mov	r2, r7
 80070da:	4650      	mov	r0, sl
 80070dc:	991a      	ldr	r1, [sp, #104]	; 0x68
 80070de:	f001 f901 	bl	80082e4 <__lshift>
 80070e2:	901a      	str	r0, [sp, #104]	; 0x68
 80070e4:	2800      	cmp	r0, #0
 80070e6:	f47f af69 	bne.w	8006fbc <_strtod_l+0x744>
 80070ea:	e604      	b.n	8006cf6 <_strtod_l+0x47e>
 80070ec:	08009b28 	.word	0x08009b28
 80070f0:	fffffc02 	.word	0xfffffc02
 80070f4:	7ff00000 	.word	0x7ff00000
 80070f8:	39500000 	.word	0x39500000
 80070fc:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8007100:	d165      	bne.n	80071ce <_strtod_l+0x956>
 8007102:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007104:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007108:	b35a      	cbz	r2, 8007162 <_strtod_l+0x8ea>
 800710a:	4a99      	ldr	r2, [pc, #612]	; (8007370 <_strtod_l+0xaf8>)
 800710c:	4293      	cmp	r3, r2
 800710e:	d12b      	bne.n	8007168 <_strtod_l+0x8f0>
 8007110:	9b05      	ldr	r3, [sp, #20]
 8007112:	4641      	mov	r1, r8
 8007114:	b303      	cbz	r3, 8007158 <_strtod_l+0x8e0>
 8007116:	464a      	mov	r2, r9
 8007118:	4b96      	ldr	r3, [pc, #600]	; (8007374 <_strtod_l+0xafc>)
 800711a:	4013      	ands	r3, r2
 800711c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007120:	f04f 32ff 	mov.w	r2, #4294967295
 8007124:	d81b      	bhi.n	800715e <_strtod_l+0x8e6>
 8007126:	0d1b      	lsrs	r3, r3, #20
 8007128:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800712c:	fa02 f303 	lsl.w	r3, r2, r3
 8007130:	4299      	cmp	r1, r3
 8007132:	d119      	bne.n	8007168 <_strtod_l+0x8f0>
 8007134:	4b90      	ldr	r3, [pc, #576]	; (8007378 <_strtod_l+0xb00>)
 8007136:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007138:	429a      	cmp	r2, r3
 800713a:	d102      	bne.n	8007142 <_strtod_l+0x8ca>
 800713c:	3101      	adds	r1, #1
 800713e:	f43f adda 	beq.w	8006cf6 <_strtod_l+0x47e>
 8007142:	f04f 0800 	mov.w	r8, #0
 8007146:	4b8b      	ldr	r3, [pc, #556]	; (8007374 <_strtod_l+0xafc>)
 8007148:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800714a:	401a      	ands	r2, r3
 800714c:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8007150:	9b05      	ldr	r3, [sp, #20]
 8007152:	2b00      	cmp	r3, #0
 8007154:	d19a      	bne.n	800708c <_strtod_l+0x814>
 8007156:	e5d9      	b.n	8006d0c <_strtod_l+0x494>
 8007158:	f04f 33ff 	mov.w	r3, #4294967295
 800715c:	e7e8      	b.n	8007130 <_strtod_l+0x8b8>
 800715e:	4613      	mov	r3, r2
 8007160:	e7e6      	b.n	8007130 <_strtod_l+0x8b8>
 8007162:	ea53 0308 	orrs.w	r3, r3, r8
 8007166:	d081      	beq.n	800706c <_strtod_l+0x7f4>
 8007168:	b1e5      	cbz	r5, 80071a4 <_strtod_l+0x92c>
 800716a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800716c:	421d      	tst	r5, r3
 800716e:	d0ef      	beq.n	8007150 <_strtod_l+0x8d8>
 8007170:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007172:	4640      	mov	r0, r8
 8007174:	4649      	mov	r1, r9
 8007176:	9a05      	ldr	r2, [sp, #20]
 8007178:	b1c3      	cbz	r3, 80071ac <_strtod_l+0x934>
 800717a:	f7ff fb59 	bl	8006830 <sulp>
 800717e:	4602      	mov	r2, r0
 8007180:	460b      	mov	r3, r1
 8007182:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007186:	f7f9 f8af 	bl	80002e8 <__adddf3>
 800718a:	4680      	mov	r8, r0
 800718c:	4689      	mov	r9, r1
 800718e:	e7df      	b.n	8007150 <_strtod_l+0x8d8>
 8007190:	4013      	ands	r3, r2
 8007192:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007196:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800719a:	f04f 38ff 	mov.w	r8, #4294967295
 800719e:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 80071a2:	e7d5      	b.n	8007150 <_strtod_l+0x8d8>
 80071a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80071a6:	ea13 0f08 	tst.w	r3, r8
 80071aa:	e7e0      	b.n	800716e <_strtod_l+0x8f6>
 80071ac:	f7ff fb40 	bl	8006830 <sulp>
 80071b0:	4602      	mov	r2, r0
 80071b2:	460b      	mov	r3, r1
 80071b4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80071b8:	f7f9 f894 	bl	80002e4 <__aeabi_dsub>
 80071bc:	2200      	movs	r2, #0
 80071be:	2300      	movs	r3, #0
 80071c0:	4680      	mov	r8, r0
 80071c2:	4689      	mov	r9, r1
 80071c4:	f7f9 fcae 	bl	8000b24 <__aeabi_dcmpeq>
 80071c8:	2800      	cmp	r0, #0
 80071ca:	d0c1      	beq.n	8007150 <_strtod_l+0x8d8>
 80071cc:	e608      	b.n	8006de0 <_strtod_l+0x568>
 80071ce:	4658      	mov	r0, fp
 80071d0:	9904      	ldr	r1, [sp, #16]
 80071d2:	f001 fa75 	bl	80086c0 <__ratio>
 80071d6:	2200      	movs	r2, #0
 80071d8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80071dc:	4606      	mov	r6, r0
 80071de:	460f      	mov	r7, r1
 80071e0:	f7f9 fcb4 	bl	8000b4c <__aeabi_dcmple>
 80071e4:	2800      	cmp	r0, #0
 80071e6:	d070      	beq.n	80072ca <_strtod_l+0xa52>
 80071e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d042      	beq.n	8007274 <_strtod_l+0x9fc>
 80071ee:	2600      	movs	r6, #0
 80071f0:	4f62      	ldr	r7, [pc, #392]	; (800737c <_strtod_l+0xb04>)
 80071f2:	4d62      	ldr	r5, [pc, #392]	; (800737c <_strtod_l+0xb04>)
 80071f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071f6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80071fa:	0d1b      	lsrs	r3, r3, #20
 80071fc:	051b      	lsls	r3, r3, #20
 80071fe:	930f      	str	r3, [sp, #60]	; 0x3c
 8007200:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007202:	4b5f      	ldr	r3, [pc, #380]	; (8007380 <_strtod_l+0xb08>)
 8007204:	429a      	cmp	r2, r3
 8007206:	f040 80c3 	bne.w	8007390 <_strtod_l+0xb18>
 800720a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800720c:	4640      	mov	r0, r8
 800720e:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8007212:	4649      	mov	r1, r9
 8007214:	f001 f97e 	bl	8008514 <__ulp>
 8007218:	4602      	mov	r2, r0
 800721a:	460b      	mov	r3, r1
 800721c:	4630      	mov	r0, r6
 800721e:	4639      	mov	r1, r7
 8007220:	f7f9 fa18 	bl	8000654 <__aeabi_dmul>
 8007224:	4642      	mov	r2, r8
 8007226:	464b      	mov	r3, r9
 8007228:	f7f9 f85e 	bl	80002e8 <__adddf3>
 800722c:	460b      	mov	r3, r1
 800722e:	4951      	ldr	r1, [pc, #324]	; (8007374 <_strtod_l+0xafc>)
 8007230:	4a54      	ldr	r2, [pc, #336]	; (8007384 <_strtod_l+0xb0c>)
 8007232:	4019      	ands	r1, r3
 8007234:	4291      	cmp	r1, r2
 8007236:	4680      	mov	r8, r0
 8007238:	d95d      	bls.n	80072f6 <_strtod_l+0xa7e>
 800723a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800723c:	4b4e      	ldr	r3, [pc, #312]	; (8007378 <_strtod_l+0xb00>)
 800723e:	429a      	cmp	r2, r3
 8007240:	d103      	bne.n	800724a <_strtod_l+0x9d2>
 8007242:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007244:	3301      	adds	r3, #1
 8007246:	f43f ad56 	beq.w	8006cf6 <_strtod_l+0x47e>
 800724a:	f04f 38ff 	mov.w	r8, #4294967295
 800724e:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8007378 <_strtod_l+0xb00>
 8007252:	4650      	mov	r0, sl
 8007254:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007256:	f000 fe2d 	bl	8007eb4 <_Bfree>
 800725a:	4650      	mov	r0, sl
 800725c:	9906      	ldr	r1, [sp, #24]
 800725e:	f000 fe29 	bl	8007eb4 <_Bfree>
 8007262:	4650      	mov	r0, sl
 8007264:	9904      	ldr	r1, [sp, #16]
 8007266:	f000 fe25 	bl	8007eb4 <_Bfree>
 800726a:	4659      	mov	r1, fp
 800726c:	4650      	mov	r0, sl
 800726e:	f000 fe21 	bl	8007eb4 <_Bfree>
 8007272:	e627      	b.n	8006ec4 <_strtod_l+0x64c>
 8007274:	f1b8 0f00 	cmp.w	r8, #0
 8007278:	d119      	bne.n	80072ae <_strtod_l+0xa36>
 800727a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800727c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007280:	b9e3      	cbnz	r3, 80072bc <_strtod_l+0xa44>
 8007282:	2200      	movs	r2, #0
 8007284:	4630      	mov	r0, r6
 8007286:	4639      	mov	r1, r7
 8007288:	4b3c      	ldr	r3, [pc, #240]	; (800737c <_strtod_l+0xb04>)
 800728a:	f7f9 fc55 	bl	8000b38 <__aeabi_dcmplt>
 800728e:	b9c8      	cbnz	r0, 80072c4 <_strtod_l+0xa4c>
 8007290:	2200      	movs	r2, #0
 8007292:	4630      	mov	r0, r6
 8007294:	4639      	mov	r1, r7
 8007296:	4b3c      	ldr	r3, [pc, #240]	; (8007388 <_strtod_l+0xb10>)
 8007298:	f7f9 f9dc 	bl	8000654 <__aeabi_dmul>
 800729c:	4604      	mov	r4, r0
 800729e:	460d      	mov	r5, r1
 80072a0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80072a4:	9416      	str	r4, [sp, #88]	; 0x58
 80072a6:	9317      	str	r3, [sp, #92]	; 0x5c
 80072a8:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 80072ac:	e7a2      	b.n	80071f4 <_strtod_l+0x97c>
 80072ae:	f1b8 0f01 	cmp.w	r8, #1
 80072b2:	d103      	bne.n	80072bc <_strtod_l+0xa44>
 80072b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	f43f ad92 	beq.w	8006de0 <_strtod_l+0x568>
 80072bc:	2600      	movs	r6, #0
 80072be:	2400      	movs	r4, #0
 80072c0:	4f32      	ldr	r7, [pc, #200]	; (800738c <_strtod_l+0xb14>)
 80072c2:	e796      	b.n	80071f2 <_strtod_l+0x97a>
 80072c4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80072c6:	4d30      	ldr	r5, [pc, #192]	; (8007388 <_strtod_l+0xb10>)
 80072c8:	e7ea      	b.n	80072a0 <_strtod_l+0xa28>
 80072ca:	4b2f      	ldr	r3, [pc, #188]	; (8007388 <_strtod_l+0xb10>)
 80072cc:	2200      	movs	r2, #0
 80072ce:	4630      	mov	r0, r6
 80072d0:	4639      	mov	r1, r7
 80072d2:	f7f9 f9bf 	bl	8000654 <__aeabi_dmul>
 80072d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80072d8:	4604      	mov	r4, r0
 80072da:	460d      	mov	r5, r1
 80072dc:	b933      	cbnz	r3, 80072ec <_strtod_l+0xa74>
 80072de:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80072e2:	9010      	str	r0, [sp, #64]	; 0x40
 80072e4:	9311      	str	r3, [sp, #68]	; 0x44
 80072e6:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80072ea:	e783      	b.n	80071f4 <_strtod_l+0x97c>
 80072ec:	4602      	mov	r2, r0
 80072ee:	460b      	mov	r3, r1
 80072f0:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80072f4:	e7f7      	b.n	80072e6 <_strtod_l+0xa6e>
 80072f6:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 80072fa:	9b05      	ldr	r3, [sp, #20]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d1a8      	bne.n	8007252 <_strtod_l+0x9da>
 8007300:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007304:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007306:	0d1b      	lsrs	r3, r3, #20
 8007308:	051b      	lsls	r3, r3, #20
 800730a:	429a      	cmp	r2, r3
 800730c:	d1a1      	bne.n	8007252 <_strtod_l+0x9da>
 800730e:	4620      	mov	r0, r4
 8007310:	4629      	mov	r1, r5
 8007312:	f7f9 fe79 	bl	8001008 <__aeabi_d2lz>
 8007316:	f7f9 f96f 	bl	80005f8 <__aeabi_l2d>
 800731a:	4602      	mov	r2, r0
 800731c:	460b      	mov	r3, r1
 800731e:	4620      	mov	r0, r4
 8007320:	4629      	mov	r1, r5
 8007322:	f7f8 ffdf 	bl	80002e4 <__aeabi_dsub>
 8007326:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007328:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800732c:	ea43 0308 	orr.w	r3, r3, r8
 8007330:	4313      	orrs	r3, r2
 8007332:	4604      	mov	r4, r0
 8007334:	460d      	mov	r5, r1
 8007336:	d066      	beq.n	8007406 <_strtod_l+0xb8e>
 8007338:	a309      	add	r3, pc, #36	; (adr r3, 8007360 <_strtod_l+0xae8>)
 800733a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800733e:	f7f9 fbfb 	bl	8000b38 <__aeabi_dcmplt>
 8007342:	2800      	cmp	r0, #0
 8007344:	f47f ace2 	bne.w	8006d0c <_strtod_l+0x494>
 8007348:	a307      	add	r3, pc, #28	; (adr r3, 8007368 <_strtod_l+0xaf0>)
 800734a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800734e:	4620      	mov	r0, r4
 8007350:	4629      	mov	r1, r5
 8007352:	f7f9 fc0f 	bl	8000b74 <__aeabi_dcmpgt>
 8007356:	2800      	cmp	r0, #0
 8007358:	f43f af7b 	beq.w	8007252 <_strtod_l+0x9da>
 800735c:	e4d6      	b.n	8006d0c <_strtod_l+0x494>
 800735e:	bf00      	nop
 8007360:	94a03595 	.word	0x94a03595
 8007364:	3fdfffff 	.word	0x3fdfffff
 8007368:	35afe535 	.word	0x35afe535
 800736c:	3fe00000 	.word	0x3fe00000
 8007370:	000fffff 	.word	0x000fffff
 8007374:	7ff00000 	.word	0x7ff00000
 8007378:	7fefffff 	.word	0x7fefffff
 800737c:	3ff00000 	.word	0x3ff00000
 8007380:	7fe00000 	.word	0x7fe00000
 8007384:	7c9fffff 	.word	0x7c9fffff
 8007388:	3fe00000 	.word	0x3fe00000
 800738c:	bff00000 	.word	0xbff00000
 8007390:	9b05      	ldr	r3, [sp, #20]
 8007392:	b313      	cbz	r3, 80073da <_strtod_l+0xb62>
 8007394:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007396:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800739a:	d81e      	bhi.n	80073da <_strtod_l+0xb62>
 800739c:	a326      	add	r3, pc, #152	; (adr r3, 8007438 <_strtod_l+0xbc0>)
 800739e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073a2:	4620      	mov	r0, r4
 80073a4:	4629      	mov	r1, r5
 80073a6:	f7f9 fbd1 	bl	8000b4c <__aeabi_dcmple>
 80073aa:	b190      	cbz	r0, 80073d2 <_strtod_l+0xb5a>
 80073ac:	4629      	mov	r1, r5
 80073ae:	4620      	mov	r0, r4
 80073b0:	f7f9 fc00 	bl	8000bb4 <__aeabi_d2uiz>
 80073b4:	2801      	cmp	r0, #1
 80073b6:	bf38      	it	cc
 80073b8:	2001      	movcc	r0, #1
 80073ba:	f7f9 f8d1 	bl	8000560 <__aeabi_ui2d>
 80073be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80073c0:	4604      	mov	r4, r0
 80073c2:	460d      	mov	r5, r1
 80073c4:	b9d3      	cbnz	r3, 80073fc <_strtod_l+0xb84>
 80073c6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80073ca:	9012      	str	r0, [sp, #72]	; 0x48
 80073cc:	9313      	str	r3, [sp, #76]	; 0x4c
 80073ce:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 80073d2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80073d4:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 80073d8:	1a9f      	subs	r7, r3, r2
 80073da:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80073de:	f001 f899 	bl	8008514 <__ulp>
 80073e2:	4602      	mov	r2, r0
 80073e4:	460b      	mov	r3, r1
 80073e6:	4630      	mov	r0, r6
 80073e8:	4639      	mov	r1, r7
 80073ea:	f7f9 f933 	bl	8000654 <__aeabi_dmul>
 80073ee:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80073f2:	f7f8 ff79 	bl	80002e8 <__adddf3>
 80073f6:	4680      	mov	r8, r0
 80073f8:	4689      	mov	r9, r1
 80073fa:	e77e      	b.n	80072fa <_strtod_l+0xa82>
 80073fc:	4602      	mov	r2, r0
 80073fe:	460b      	mov	r3, r1
 8007400:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8007404:	e7e3      	b.n	80073ce <_strtod_l+0xb56>
 8007406:	a30e      	add	r3, pc, #56	; (adr r3, 8007440 <_strtod_l+0xbc8>)
 8007408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800740c:	f7f9 fb94 	bl	8000b38 <__aeabi_dcmplt>
 8007410:	e7a1      	b.n	8007356 <_strtod_l+0xade>
 8007412:	2300      	movs	r3, #0
 8007414:	930a      	str	r3, [sp, #40]	; 0x28
 8007416:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007418:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800741a:	6013      	str	r3, [r2, #0]
 800741c:	f7ff ba71 	b.w	8006902 <_strtod_l+0x8a>
 8007420:	2a65      	cmp	r2, #101	; 0x65
 8007422:	f43f ab63 	beq.w	8006aec <_strtod_l+0x274>
 8007426:	2a45      	cmp	r2, #69	; 0x45
 8007428:	f43f ab60 	beq.w	8006aec <_strtod_l+0x274>
 800742c:	2301      	movs	r3, #1
 800742e:	f7ff bb95 	b.w	8006b5c <_strtod_l+0x2e4>
 8007432:	bf00      	nop
 8007434:	f3af 8000 	nop.w
 8007438:	ffc00000 	.word	0xffc00000
 800743c:	41dfffff 	.word	0x41dfffff
 8007440:	94a03595 	.word	0x94a03595
 8007444:	3fcfffff 	.word	0x3fcfffff

08007448 <strtof>:
 8007448:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800744c:	4f22      	ldr	r7, [pc, #136]	; (80074d8 <strtof+0x90>)
 800744e:	460a      	mov	r2, r1
 8007450:	4b22      	ldr	r3, [pc, #136]	; (80074dc <strtof+0x94>)
 8007452:	4601      	mov	r1, r0
 8007454:	6838      	ldr	r0, [r7, #0]
 8007456:	f7ff fa0f 	bl	8006878 <_strtod_l>
 800745a:	4602      	mov	r2, r0
 800745c:	460b      	mov	r3, r1
 800745e:	4606      	mov	r6, r0
 8007460:	460c      	mov	r4, r1
 8007462:	f7f9 fb91 	bl	8000b88 <__aeabi_dcmpun>
 8007466:	b168      	cbz	r0, 8007484 <strtof+0x3c>
 8007468:	2c00      	cmp	r4, #0
 800746a:	481d      	ldr	r0, [pc, #116]	; (80074e0 <strtof+0x98>)
 800746c:	da06      	bge.n	800747c <strtof+0x34>
 800746e:	f001 fdfd 	bl	800906c <nanf>
 8007472:	f100 4500 	add.w	r5, r0, #2147483648	; 0x80000000
 8007476:	4628      	mov	r0, r5
 8007478:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800747c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007480:	f001 bdf4 	b.w	800906c <nanf>
 8007484:	4621      	mov	r1, r4
 8007486:	4630      	mov	r0, r6
 8007488:	f7f9 fbb4 	bl	8000bf4 <__aeabi_d2f>
 800748c:	f020 4800 	bic.w	r8, r0, #2147483648	; 0x80000000
 8007490:	4605      	mov	r5, r0
 8007492:	4914      	ldr	r1, [pc, #80]	; (80074e4 <strtof+0x9c>)
 8007494:	4640      	mov	r0, r8
 8007496:	f7f9 fd81 	bl	8000f9c <__aeabi_fcmpun>
 800749a:	2800      	cmp	r0, #0
 800749c:	d1eb      	bne.n	8007476 <strtof+0x2e>
 800749e:	4640      	mov	r0, r8
 80074a0:	4910      	ldr	r1, [pc, #64]	; (80074e4 <strtof+0x9c>)
 80074a2:	f7f9 fd5d 	bl	8000f60 <__aeabi_fcmple>
 80074a6:	2800      	cmp	r0, #0
 80074a8:	d1e5      	bne.n	8007476 <strtof+0x2e>
 80074aa:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 80074ae:	f04f 32ff 	mov.w	r2, #4294967295
 80074b2:	4630      	mov	r0, r6
 80074b4:	4621      	mov	r1, r4
 80074b6:	4b0c      	ldr	r3, [pc, #48]	; (80074e8 <strtof+0xa0>)
 80074b8:	f7f9 fb66 	bl	8000b88 <__aeabi_dcmpun>
 80074bc:	b940      	cbnz	r0, 80074d0 <strtof+0x88>
 80074be:	f04f 32ff 	mov.w	r2, #4294967295
 80074c2:	4630      	mov	r0, r6
 80074c4:	4621      	mov	r1, r4
 80074c6:	4b08      	ldr	r3, [pc, #32]	; (80074e8 <strtof+0xa0>)
 80074c8:	f7f9 fb40 	bl	8000b4c <__aeabi_dcmple>
 80074cc:	2800      	cmp	r0, #0
 80074ce:	d0d2      	beq.n	8007476 <strtof+0x2e>
 80074d0:	2222      	movs	r2, #34	; 0x22
 80074d2:	683b      	ldr	r3, [r7, #0]
 80074d4:	601a      	str	r2, [r3, #0]
 80074d6:	e7ce      	b.n	8007476 <strtof+0x2e>
 80074d8:	20000018 	.word	0x20000018
 80074dc:	20000080 	.word	0x20000080
 80074e0:	08009bff 	.word	0x08009bff
 80074e4:	7f7fffff 	.word	0x7f7fffff
 80074e8:	7fefffff 	.word	0x7fefffff

080074ec <strtok>:
 80074ec:	4b16      	ldr	r3, [pc, #88]	; (8007548 <strtok+0x5c>)
 80074ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074f2:	681f      	ldr	r7, [r3, #0]
 80074f4:	4605      	mov	r5, r0
 80074f6:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 80074f8:	460e      	mov	r6, r1
 80074fa:	b9ec      	cbnz	r4, 8007538 <strtok+0x4c>
 80074fc:	2050      	movs	r0, #80	; 0x50
 80074fe:	f7ff f873 	bl	80065e8 <malloc>
 8007502:	4602      	mov	r2, r0
 8007504:	65b8      	str	r0, [r7, #88]	; 0x58
 8007506:	b920      	cbnz	r0, 8007512 <strtok+0x26>
 8007508:	2157      	movs	r1, #87	; 0x57
 800750a:	4b10      	ldr	r3, [pc, #64]	; (800754c <strtok+0x60>)
 800750c:	4810      	ldr	r0, [pc, #64]	; (8007550 <strtok+0x64>)
 800750e:	f000 f8cf 	bl	80076b0 <__assert_func>
 8007512:	e9c0 4400 	strd	r4, r4, [r0]
 8007516:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800751a:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800751e:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8007522:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8007526:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800752a:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800752e:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8007532:	6184      	str	r4, [r0, #24]
 8007534:	7704      	strb	r4, [r0, #28]
 8007536:	6244      	str	r4, [r0, #36]	; 0x24
 8007538:	4631      	mov	r1, r6
 800753a:	4628      	mov	r0, r5
 800753c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800753e:	2301      	movs	r3, #1
 8007540:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007544:	f000 b806 	b.w	8007554 <__strtok_r>
 8007548:	20000018 	.word	0x20000018
 800754c:	08009b50 	.word	0x08009b50
 8007550:	08009b67 	.word	0x08009b67

08007554 <__strtok_r>:
 8007554:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007556:	b908      	cbnz	r0, 800755c <__strtok_r+0x8>
 8007558:	6810      	ldr	r0, [r2, #0]
 800755a:	b188      	cbz	r0, 8007580 <__strtok_r+0x2c>
 800755c:	4604      	mov	r4, r0
 800755e:	460f      	mov	r7, r1
 8007560:	4620      	mov	r0, r4
 8007562:	f814 5b01 	ldrb.w	r5, [r4], #1
 8007566:	f817 6b01 	ldrb.w	r6, [r7], #1
 800756a:	b91e      	cbnz	r6, 8007574 <__strtok_r+0x20>
 800756c:	b965      	cbnz	r5, 8007588 <__strtok_r+0x34>
 800756e:	4628      	mov	r0, r5
 8007570:	6015      	str	r5, [r2, #0]
 8007572:	e005      	b.n	8007580 <__strtok_r+0x2c>
 8007574:	42b5      	cmp	r5, r6
 8007576:	d1f6      	bne.n	8007566 <__strtok_r+0x12>
 8007578:	2b00      	cmp	r3, #0
 800757a:	d1f0      	bne.n	800755e <__strtok_r+0xa>
 800757c:	6014      	str	r4, [r2, #0]
 800757e:	7003      	strb	r3, [r0, #0]
 8007580:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007582:	461c      	mov	r4, r3
 8007584:	e00c      	b.n	80075a0 <__strtok_r+0x4c>
 8007586:	b915      	cbnz	r5, 800758e <__strtok_r+0x3a>
 8007588:	460e      	mov	r6, r1
 800758a:	f814 3b01 	ldrb.w	r3, [r4], #1
 800758e:	f816 5b01 	ldrb.w	r5, [r6], #1
 8007592:	42ab      	cmp	r3, r5
 8007594:	d1f7      	bne.n	8007586 <__strtok_r+0x32>
 8007596:	2b00      	cmp	r3, #0
 8007598:	d0f3      	beq.n	8007582 <__strtok_r+0x2e>
 800759a:	2300      	movs	r3, #0
 800759c:	f804 3c01 	strb.w	r3, [r4, #-1]
 80075a0:	6014      	str	r4, [r2, #0]
 80075a2:	e7ed      	b.n	8007580 <__strtok_r+0x2c>

080075a4 <_strtol_l.constprop.0>:
 80075a4:	2b01      	cmp	r3, #1
 80075a6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80075aa:	4680      	mov	r8, r0
 80075ac:	d001      	beq.n	80075b2 <_strtol_l.constprop.0+0xe>
 80075ae:	2b24      	cmp	r3, #36	; 0x24
 80075b0:	d906      	bls.n	80075c0 <_strtol_l.constprop.0+0x1c>
 80075b2:	f7fe ffef 	bl	8006594 <__errno>
 80075b6:	2316      	movs	r3, #22
 80075b8:	6003      	str	r3, [r0, #0]
 80075ba:	2000      	movs	r0, #0
 80075bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075c0:	460d      	mov	r5, r1
 80075c2:	4f35      	ldr	r7, [pc, #212]	; (8007698 <_strtol_l.constprop.0+0xf4>)
 80075c4:	4628      	mov	r0, r5
 80075c6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80075ca:	5de6      	ldrb	r6, [r4, r7]
 80075cc:	f016 0608 	ands.w	r6, r6, #8
 80075d0:	d1f8      	bne.n	80075c4 <_strtol_l.constprop.0+0x20>
 80075d2:	2c2d      	cmp	r4, #45	; 0x2d
 80075d4:	d12f      	bne.n	8007636 <_strtol_l.constprop.0+0x92>
 80075d6:	2601      	movs	r6, #1
 80075d8:	782c      	ldrb	r4, [r5, #0]
 80075da:	1c85      	adds	r5, r0, #2
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d057      	beq.n	8007690 <_strtol_l.constprop.0+0xec>
 80075e0:	2b10      	cmp	r3, #16
 80075e2:	d109      	bne.n	80075f8 <_strtol_l.constprop.0+0x54>
 80075e4:	2c30      	cmp	r4, #48	; 0x30
 80075e6:	d107      	bne.n	80075f8 <_strtol_l.constprop.0+0x54>
 80075e8:	7828      	ldrb	r0, [r5, #0]
 80075ea:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80075ee:	2858      	cmp	r0, #88	; 0x58
 80075f0:	d149      	bne.n	8007686 <_strtol_l.constprop.0+0xe2>
 80075f2:	2310      	movs	r3, #16
 80075f4:	786c      	ldrb	r4, [r5, #1]
 80075f6:	3502      	adds	r5, #2
 80075f8:	2700      	movs	r7, #0
 80075fa:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 80075fe:	f10e 3eff 	add.w	lr, lr, #4294967295
 8007602:	fbbe f9f3 	udiv	r9, lr, r3
 8007606:	4638      	mov	r0, r7
 8007608:	fb03 ea19 	mls	sl, r3, r9, lr
 800760c:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8007610:	f1bc 0f09 	cmp.w	ip, #9
 8007614:	d814      	bhi.n	8007640 <_strtol_l.constprop.0+0x9c>
 8007616:	4664      	mov	r4, ip
 8007618:	42a3      	cmp	r3, r4
 800761a:	dd22      	ble.n	8007662 <_strtol_l.constprop.0+0xbe>
 800761c:	2f00      	cmp	r7, #0
 800761e:	db1d      	blt.n	800765c <_strtol_l.constprop.0+0xb8>
 8007620:	4581      	cmp	r9, r0
 8007622:	d31b      	bcc.n	800765c <_strtol_l.constprop.0+0xb8>
 8007624:	d101      	bne.n	800762a <_strtol_l.constprop.0+0x86>
 8007626:	45a2      	cmp	sl, r4
 8007628:	db18      	blt.n	800765c <_strtol_l.constprop.0+0xb8>
 800762a:	2701      	movs	r7, #1
 800762c:	fb00 4003 	mla	r0, r0, r3, r4
 8007630:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007634:	e7ea      	b.n	800760c <_strtol_l.constprop.0+0x68>
 8007636:	2c2b      	cmp	r4, #43	; 0x2b
 8007638:	bf04      	itt	eq
 800763a:	782c      	ldrbeq	r4, [r5, #0]
 800763c:	1c85      	addeq	r5, r0, #2
 800763e:	e7cd      	b.n	80075dc <_strtol_l.constprop.0+0x38>
 8007640:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8007644:	f1bc 0f19 	cmp.w	ip, #25
 8007648:	d801      	bhi.n	800764e <_strtol_l.constprop.0+0xaa>
 800764a:	3c37      	subs	r4, #55	; 0x37
 800764c:	e7e4      	b.n	8007618 <_strtol_l.constprop.0+0x74>
 800764e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8007652:	f1bc 0f19 	cmp.w	ip, #25
 8007656:	d804      	bhi.n	8007662 <_strtol_l.constprop.0+0xbe>
 8007658:	3c57      	subs	r4, #87	; 0x57
 800765a:	e7dd      	b.n	8007618 <_strtol_l.constprop.0+0x74>
 800765c:	f04f 37ff 	mov.w	r7, #4294967295
 8007660:	e7e6      	b.n	8007630 <_strtol_l.constprop.0+0x8c>
 8007662:	2f00      	cmp	r7, #0
 8007664:	da07      	bge.n	8007676 <_strtol_l.constprop.0+0xd2>
 8007666:	2322      	movs	r3, #34	; 0x22
 8007668:	4670      	mov	r0, lr
 800766a:	f8c8 3000 	str.w	r3, [r8]
 800766e:	2a00      	cmp	r2, #0
 8007670:	d0a4      	beq.n	80075bc <_strtol_l.constprop.0+0x18>
 8007672:	1e69      	subs	r1, r5, #1
 8007674:	e005      	b.n	8007682 <_strtol_l.constprop.0+0xde>
 8007676:	b106      	cbz	r6, 800767a <_strtol_l.constprop.0+0xd6>
 8007678:	4240      	negs	r0, r0
 800767a:	2a00      	cmp	r2, #0
 800767c:	d09e      	beq.n	80075bc <_strtol_l.constprop.0+0x18>
 800767e:	2f00      	cmp	r7, #0
 8007680:	d1f7      	bne.n	8007672 <_strtol_l.constprop.0+0xce>
 8007682:	6011      	str	r1, [r2, #0]
 8007684:	e79a      	b.n	80075bc <_strtol_l.constprop.0+0x18>
 8007686:	2430      	movs	r4, #48	; 0x30
 8007688:	2b00      	cmp	r3, #0
 800768a:	d1b5      	bne.n	80075f8 <_strtol_l.constprop.0+0x54>
 800768c:	2308      	movs	r3, #8
 800768e:	e7b3      	b.n	80075f8 <_strtol_l.constprop.0+0x54>
 8007690:	2c30      	cmp	r4, #48	; 0x30
 8007692:	d0a9      	beq.n	80075e8 <_strtol_l.constprop.0+0x44>
 8007694:	230a      	movs	r3, #10
 8007696:	e7af      	b.n	80075f8 <_strtol_l.constprop.0+0x54>
 8007698:	08009c01 	.word	0x08009c01

0800769c <strtol>:
 800769c:	4613      	mov	r3, r2
 800769e:	460a      	mov	r2, r1
 80076a0:	4601      	mov	r1, r0
 80076a2:	4802      	ldr	r0, [pc, #8]	; (80076ac <strtol+0x10>)
 80076a4:	6800      	ldr	r0, [r0, #0]
 80076a6:	f7ff bf7d 	b.w	80075a4 <_strtol_l.constprop.0>
 80076aa:	bf00      	nop
 80076ac:	20000018 	.word	0x20000018

080076b0 <__assert_func>:
 80076b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80076b2:	4614      	mov	r4, r2
 80076b4:	461a      	mov	r2, r3
 80076b6:	4b09      	ldr	r3, [pc, #36]	; (80076dc <__assert_func+0x2c>)
 80076b8:	4605      	mov	r5, r0
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	68d8      	ldr	r0, [r3, #12]
 80076be:	b14c      	cbz	r4, 80076d4 <__assert_func+0x24>
 80076c0:	4b07      	ldr	r3, [pc, #28]	; (80076e0 <__assert_func+0x30>)
 80076c2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80076c6:	9100      	str	r1, [sp, #0]
 80076c8:	462b      	mov	r3, r5
 80076ca:	4906      	ldr	r1, [pc, #24]	; (80076e4 <__assert_func+0x34>)
 80076cc:	f000 f80e 	bl	80076ec <fiprintf>
 80076d0:	f001 fdb2 	bl	8009238 <abort>
 80076d4:	4b04      	ldr	r3, [pc, #16]	; (80076e8 <__assert_func+0x38>)
 80076d6:	461c      	mov	r4, r3
 80076d8:	e7f3      	b.n	80076c2 <__assert_func+0x12>
 80076da:	bf00      	nop
 80076dc:	20000018 	.word	0x20000018
 80076e0:	08009bc4 	.word	0x08009bc4
 80076e4:	08009bd1 	.word	0x08009bd1
 80076e8:	08009bff 	.word	0x08009bff

080076ec <fiprintf>:
 80076ec:	b40e      	push	{r1, r2, r3}
 80076ee:	b503      	push	{r0, r1, lr}
 80076f0:	4601      	mov	r1, r0
 80076f2:	ab03      	add	r3, sp, #12
 80076f4:	4805      	ldr	r0, [pc, #20]	; (800770c <fiprintf+0x20>)
 80076f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80076fa:	6800      	ldr	r0, [r0, #0]
 80076fc:	9301      	str	r3, [sp, #4]
 80076fe:	f001 f9e9 	bl	8008ad4 <_vfiprintf_r>
 8007702:	b002      	add	sp, #8
 8007704:	f85d eb04 	ldr.w	lr, [sp], #4
 8007708:	b003      	add	sp, #12
 800770a:	4770      	bx	lr
 800770c:	20000018 	.word	0x20000018

08007710 <rshift>:
 8007710:	6903      	ldr	r3, [r0, #16]
 8007712:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007716:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800771a:	f100 0414 	add.w	r4, r0, #20
 800771e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007722:	dd46      	ble.n	80077b2 <rshift+0xa2>
 8007724:	f011 011f 	ands.w	r1, r1, #31
 8007728:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800772c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007730:	d10c      	bne.n	800774c <rshift+0x3c>
 8007732:	4629      	mov	r1, r5
 8007734:	f100 0710 	add.w	r7, r0, #16
 8007738:	42b1      	cmp	r1, r6
 800773a:	d335      	bcc.n	80077a8 <rshift+0x98>
 800773c:	1a9b      	subs	r3, r3, r2
 800773e:	009b      	lsls	r3, r3, #2
 8007740:	1eea      	subs	r2, r5, #3
 8007742:	4296      	cmp	r6, r2
 8007744:	bf38      	it	cc
 8007746:	2300      	movcc	r3, #0
 8007748:	4423      	add	r3, r4
 800774a:	e015      	b.n	8007778 <rshift+0x68>
 800774c:	46a1      	mov	r9, r4
 800774e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007752:	f1c1 0820 	rsb	r8, r1, #32
 8007756:	40cf      	lsrs	r7, r1
 8007758:	f105 0e04 	add.w	lr, r5, #4
 800775c:	4576      	cmp	r6, lr
 800775e:	46f4      	mov	ip, lr
 8007760:	d816      	bhi.n	8007790 <rshift+0x80>
 8007762:	1a9a      	subs	r2, r3, r2
 8007764:	0092      	lsls	r2, r2, #2
 8007766:	3a04      	subs	r2, #4
 8007768:	3501      	adds	r5, #1
 800776a:	42ae      	cmp	r6, r5
 800776c:	bf38      	it	cc
 800776e:	2200      	movcc	r2, #0
 8007770:	18a3      	adds	r3, r4, r2
 8007772:	50a7      	str	r7, [r4, r2]
 8007774:	b107      	cbz	r7, 8007778 <rshift+0x68>
 8007776:	3304      	adds	r3, #4
 8007778:	42a3      	cmp	r3, r4
 800777a:	eba3 0204 	sub.w	r2, r3, r4
 800777e:	bf08      	it	eq
 8007780:	2300      	moveq	r3, #0
 8007782:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007786:	6102      	str	r2, [r0, #16]
 8007788:	bf08      	it	eq
 800778a:	6143      	streq	r3, [r0, #20]
 800778c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007790:	f8dc c000 	ldr.w	ip, [ip]
 8007794:	fa0c fc08 	lsl.w	ip, ip, r8
 8007798:	ea4c 0707 	orr.w	r7, ip, r7
 800779c:	f849 7b04 	str.w	r7, [r9], #4
 80077a0:	f85e 7b04 	ldr.w	r7, [lr], #4
 80077a4:	40cf      	lsrs	r7, r1
 80077a6:	e7d9      	b.n	800775c <rshift+0x4c>
 80077a8:	f851 cb04 	ldr.w	ip, [r1], #4
 80077ac:	f847 cf04 	str.w	ip, [r7, #4]!
 80077b0:	e7c2      	b.n	8007738 <rshift+0x28>
 80077b2:	4623      	mov	r3, r4
 80077b4:	e7e0      	b.n	8007778 <rshift+0x68>

080077b6 <__hexdig_fun>:
 80077b6:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80077ba:	2b09      	cmp	r3, #9
 80077bc:	d802      	bhi.n	80077c4 <__hexdig_fun+0xe>
 80077be:	3820      	subs	r0, #32
 80077c0:	b2c0      	uxtb	r0, r0
 80077c2:	4770      	bx	lr
 80077c4:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80077c8:	2b05      	cmp	r3, #5
 80077ca:	d801      	bhi.n	80077d0 <__hexdig_fun+0x1a>
 80077cc:	3847      	subs	r0, #71	; 0x47
 80077ce:	e7f7      	b.n	80077c0 <__hexdig_fun+0xa>
 80077d0:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80077d4:	2b05      	cmp	r3, #5
 80077d6:	d801      	bhi.n	80077dc <__hexdig_fun+0x26>
 80077d8:	3827      	subs	r0, #39	; 0x27
 80077da:	e7f1      	b.n	80077c0 <__hexdig_fun+0xa>
 80077dc:	2000      	movs	r0, #0
 80077de:	4770      	bx	lr

080077e0 <__gethex>:
 80077e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077e4:	b08b      	sub	sp, #44	; 0x2c
 80077e6:	9305      	str	r3, [sp, #20]
 80077e8:	4bb2      	ldr	r3, [pc, #712]	; (8007ab4 <__gethex+0x2d4>)
 80077ea:	9002      	str	r0, [sp, #8]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	468b      	mov	fp, r1
 80077f0:	4618      	mov	r0, r3
 80077f2:	4690      	mov	r8, r2
 80077f4:	9303      	str	r3, [sp, #12]
 80077f6:	f7f8 fcb5 	bl	8000164 <strlen>
 80077fa:	4682      	mov	sl, r0
 80077fc:	9b03      	ldr	r3, [sp, #12]
 80077fe:	f8db 2000 	ldr.w	r2, [fp]
 8007802:	4403      	add	r3, r0
 8007804:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8007808:	9306      	str	r3, [sp, #24]
 800780a:	1c93      	adds	r3, r2, #2
 800780c:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8007810:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8007814:	32fe      	adds	r2, #254	; 0xfe
 8007816:	18d1      	adds	r1, r2, r3
 8007818:	461f      	mov	r7, r3
 800781a:	f813 0b01 	ldrb.w	r0, [r3], #1
 800781e:	9101      	str	r1, [sp, #4]
 8007820:	2830      	cmp	r0, #48	; 0x30
 8007822:	d0f8      	beq.n	8007816 <__gethex+0x36>
 8007824:	f7ff ffc7 	bl	80077b6 <__hexdig_fun>
 8007828:	4604      	mov	r4, r0
 800782a:	2800      	cmp	r0, #0
 800782c:	d13a      	bne.n	80078a4 <__gethex+0xc4>
 800782e:	4652      	mov	r2, sl
 8007830:	4638      	mov	r0, r7
 8007832:	9903      	ldr	r1, [sp, #12]
 8007834:	f001 fc1e 	bl	8009074 <strncmp>
 8007838:	4605      	mov	r5, r0
 800783a:	2800      	cmp	r0, #0
 800783c:	d166      	bne.n	800790c <__gethex+0x12c>
 800783e:	f817 000a 	ldrb.w	r0, [r7, sl]
 8007842:	eb07 060a 	add.w	r6, r7, sl
 8007846:	f7ff ffb6 	bl	80077b6 <__hexdig_fun>
 800784a:	2800      	cmp	r0, #0
 800784c:	d060      	beq.n	8007910 <__gethex+0x130>
 800784e:	4633      	mov	r3, r6
 8007850:	7818      	ldrb	r0, [r3, #0]
 8007852:	461f      	mov	r7, r3
 8007854:	2830      	cmp	r0, #48	; 0x30
 8007856:	f103 0301 	add.w	r3, r3, #1
 800785a:	d0f9      	beq.n	8007850 <__gethex+0x70>
 800785c:	f7ff ffab 	bl	80077b6 <__hexdig_fun>
 8007860:	2301      	movs	r3, #1
 8007862:	fab0 f480 	clz	r4, r0
 8007866:	4635      	mov	r5, r6
 8007868:	0964      	lsrs	r4, r4, #5
 800786a:	9301      	str	r3, [sp, #4]
 800786c:	463a      	mov	r2, r7
 800786e:	4616      	mov	r6, r2
 8007870:	7830      	ldrb	r0, [r6, #0]
 8007872:	3201      	adds	r2, #1
 8007874:	f7ff ff9f 	bl	80077b6 <__hexdig_fun>
 8007878:	2800      	cmp	r0, #0
 800787a:	d1f8      	bne.n	800786e <__gethex+0x8e>
 800787c:	4652      	mov	r2, sl
 800787e:	4630      	mov	r0, r6
 8007880:	9903      	ldr	r1, [sp, #12]
 8007882:	f001 fbf7 	bl	8009074 <strncmp>
 8007886:	b980      	cbnz	r0, 80078aa <__gethex+0xca>
 8007888:	b94d      	cbnz	r5, 800789e <__gethex+0xbe>
 800788a:	eb06 050a 	add.w	r5, r6, sl
 800788e:	462a      	mov	r2, r5
 8007890:	4616      	mov	r6, r2
 8007892:	7830      	ldrb	r0, [r6, #0]
 8007894:	3201      	adds	r2, #1
 8007896:	f7ff ff8e 	bl	80077b6 <__hexdig_fun>
 800789a:	2800      	cmp	r0, #0
 800789c:	d1f8      	bne.n	8007890 <__gethex+0xb0>
 800789e:	1bad      	subs	r5, r5, r6
 80078a0:	00ad      	lsls	r5, r5, #2
 80078a2:	e004      	b.n	80078ae <__gethex+0xce>
 80078a4:	2400      	movs	r4, #0
 80078a6:	4625      	mov	r5, r4
 80078a8:	e7e0      	b.n	800786c <__gethex+0x8c>
 80078aa:	2d00      	cmp	r5, #0
 80078ac:	d1f7      	bne.n	800789e <__gethex+0xbe>
 80078ae:	7833      	ldrb	r3, [r6, #0]
 80078b0:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80078b4:	2b50      	cmp	r3, #80	; 0x50
 80078b6:	d139      	bne.n	800792c <__gethex+0x14c>
 80078b8:	7873      	ldrb	r3, [r6, #1]
 80078ba:	2b2b      	cmp	r3, #43	; 0x2b
 80078bc:	d02a      	beq.n	8007914 <__gethex+0x134>
 80078be:	2b2d      	cmp	r3, #45	; 0x2d
 80078c0:	d02c      	beq.n	800791c <__gethex+0x13c>
 80078c2:	f04f 0900 	mov.w	r9, #0
 80078c6:	1c71      	adds	r1, r6, #1
 80078c8:	7808      	ldrb	r0, [r1, #0]
 80078ca:	f7ff ff74 	bl	80077b6 <__hexdig_fun>
 80078ce:	1e43      	subs	r3, r0, #1
 80078d0:	b2db      	uxtb	r3, r3
 80078d2:	2b18      	cmp	r3, #24
 80078d4:	d82a      	bhi.n	800792c <__gethex+0x14c>
 80078d6:	f1a0 0210 	sub.w	r2, r0, #16
 80078da:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80078de:	f7ff ff6a 	bl	80077b6 <__hexdig_fun>
 80078e2:	1e43      	subs	r3, r0, #1
 80078e4:	b2db      	uxtb	r3, r3
 80078e6:	2b18      	cmp	r3, #24
 80078e8:	d91b      	bls.n	8007922 <__gethex+0x142>
 80078ea:	f1b9 0f00 	cmp.w	r9, #0
 80078ee:	d000      	beq.n	80078f2 <__gethex+0x112>
 80078f0:	4252      	negs	r2, r2
 80078f2:	4415      	add	r5, r2
 80078f4:	f8cb 1000 	str.w	r1, [fp]
 80078f8:	b1d4      	cbz	r4, 8007930 <__gethex+0x150>
 80078fa:	9b01      	ldr	r3, [sp, #4]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	bf14      	ite	ne
 8007900:	2700      	movne	r7, #0
 8007902:	2706      	moveq	r7, #6
 8007904:	4638      	mov	r0, r7
 8007906:	b00b      	add	sp, #44	; 0x2c
 8007908:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800790c:	463e      	mov	r6, r7
 800790e:	4625      	mov	r5, r4
 8007910:	2401      	movs	r4, #1
 8007912:	e7cc      	b.n	80078ae <__gethex+0xce>
 8007914:	f04f 0900 	mov.w	r9, #0
 8007918:	1cb1      	adds	r1, r6, #2
 800791a:	e7d5      	b.n	80078c8 <__gethex+0xe8>
 800791c:	f04f 0901 	mov.w	r9, #1
 8007920:	e7fa      	b.n	8007918 <__gethex+0x138>
 8007922:	230a      	movs	r3, #10
 8007924:	fb03 0202 	mla	r2, r3, r2, r0
 8007928:	3a10      	subs	r2, #16
 800792a:	e7d6      	b.n	80078da <__gethex+0xfa>
 800792c:	4631      	mov	r1, r6
 800792e:	e7e1      	b.n	80078f4 <__gethex+0x114>
 8007930:	4621      	mov	r1, r4
 8007932:	1bf3      	subs	r3, r6, r7
 8007934:	3b01      	subs	r3, #1
 8007936:	2b07      	cmp	r3, #7
 8007938:	dc0a      	bgt.n	8007950 <__gethex+0x170>
 800793a:	9802      	ldr	r0, [sp, #8]
 800793c:	f000 fa7a 	bl	8007e34 <_Balloc>
 8007940:	4604      	mov	r4, r0
 8007942:	b940      	cbnz	r0, 8007956 <__gethex+0x176>
 8007944:	4602      	mov	r2, r0
 8007946:	21de      	movs	r1, #222	; 0xde
 8007948:	4b5b      	ldr	r3, [pc, #364]	; (8007ab8 <__gethex+0x2d8>)
 800794a:	485c      	ldr	r0, [pc, #368]	; (8007abc <__gethex+0x2dc>)
 800794c:	f7ff feb0 	bl	80076b0 <__assert_func>
 8007950:	3101      	adds	r1, #1
 8007952:	105b      	asrs	r3, r3, #1
 8007954:	e7ef      	b.n	8007936 <__gethex+0x156>
 8007956:	f04f 0b00 	mov.w	fp, #0
 800795a:	f100 0914 	add.w	r9, r0, #20
 800795e:	f1ca 0301 	rsb	r3, sl, #1
 8007962:	f8cd 9010 	str.w	r9, [sp, #16]
 8007966:	f8cd b004 	str.w	fp, [sp, #4]
 800796a:	9308      	str	r3, [sp, #32]
 800796c:	42b7      	cmp	r7, r6
 800796e:	d33f      	bcc.n	80079f0 <__gethex+0x210>
 8007970:	9f04      	ldr	r7, [sp, #16]
 8007972:	9b01      	ldr	r3, [sp, #4]
 8007974:	f847 3b04 	str.w	r3, [r7], #4
 8007978:	eba7 0709 	sub.w	r7, r7, r9
 800797c:	10bf      	asrs	r7, r7, #2
 800797e:	6127      	str	r7, [r4, #16]
 8007980:	4618      	mov	r0, r3
 8007982:	f000 fb49 	bl	8008018 <__hi0bits>
 8007986:	017f      	lsls	r7, r7, #5
 8007988:	f8d8 6000 	ldr.w	r6, [r8]
 800798c:	1a3f      	subs	r7, r7, r0
 800798e:	42b7      	cmp	r7, r6
 8007990:	dd62      	ble.n	8007a58 <__gethex+0x278>
 8007992:	1bbf      	subs	r7, r7, r6
 8007994:	4639      	mov	r1, r7
 8007996:	4620      	mov	r0, r4
 8007998:	f000 fee3 	bl	8008762 <__any_on>
 800799c:	4682      	mov	sl, r0
 800799e:	b1a8      	cbz	r0, 80079cc <__gethex+0x1ec>
 80079a0:	f04f 0a01 	mov.w	sl, #1
 80079a4:	1e7b      	subs	r3, r7, #1
 80079a6:	1159      	asrs	r1, r3, #5
 80079a8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80079ac:	f003 021f 	and.w	r2, r3, #31
 80079b0:	fa0a f202 	lsl.w	r2, sl, r2
 80079b4:	420a      	tst	r2, r1
 80079b6:	d009      	beq.n	80079cc <__gethex+0x1ec>
 80079b8:	4553      	cmp	r3, sl
 80079ba:	dd05      	ble.n	80079c8 <__gethex+0x1e8>
 80079bc:	4620      	mov	r0, r4
 80079be:	1eb9      	subs	r1, r7, #2
 80079c0:	f000 fecf 	bl	8008762 <__any_on>
 80079c4:	2800      	cmp	r0, #0
 80079c6:	d144      	bne.n	8007a52 <__gethex+0x272>
 80079c8:	f04f 0a02 	mov.w	sl, #2
 80079cc:	4639      	mov	r1, r7
 80079ce:	4620      	mov	r0, r4
 80079d0:	f7ff fe9e 	bl	8007710 <rshift>
 80079d4:	443d      	add	r5, r7
 80079d6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80079da:	42ab      	cmp	r3, r5
 80079dc:	da4a      	bge.n	8007a74 <__gethex+0x294>
 80079de:	4621      	mov	r1, r4
 80079e0:	9802      	ldr	r0, [sp, #8]
 80079e2:	f000 fa67 	bl	8007eb4 <_Bfree>
 80079e6:	2300      	movs	r3, #0
 80079e8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80079ea:	27a3      	movs	r7, #163	; 0xa3
 80079ec:	6013      	str	r3, [r2, #0]
 80079ee:	e789      	b.n	8007904 <__gethex+0x124>
 80079f0:	1e73      	subs	r3, r6, #1
 80079f2:	9a06      	ldr	r2, [sp, #24]
 80079f4:	9307      	str	r3, [sp, #28]
 80079f6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80079fa:	4293      	cmp	r3, r2
 80079fc:	d019      	beq.n	8007a32 <__gethex+0x252>
 80079fe:	f1bb 0f20 	cmp.w	fp, #32
 8007a02:	d107      	bne.n	8007a14 <__gethex+0x234>
 8007a04:	9b04      	ldr	r3, [sp, #16]
 8007a06:	9a01      	ldr	r2, [sp, #4]
 8007a08:	f843 2b04 	str.w	r2, [r3], #4
 8007a0c:	9304      	str	r3, [sp, #16]
 8007a0e:	2300      	movs	r3, #0
 8007a10:	469b      	mov	fp, r3
 8007a12:	9301      	str	r3, [sp, #4]
 8007a14:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8007a18:	f7ff fecd 	bl	80077b6 <__hexdig_fun>
 8007a1c:	9b01      	ldr	r3, [sp, #4]
 8007a1e:	f000 000f 	and.w	r0, r0, #15
 8007a22:	fa00 f00b 	lsl.w	r0, r0, fp
 8007a26:	4303      	orrs	r3, r0
 8007a28:	9301      	str	r3, [sp, #4]
 8007a2a:	f10b 0b04 	add.w	fp, fp, #4
 8007a2e:	9b07      	ldr	r3, [sp, #28]
 8007a30:	e00d      	b.n	8007a4e <__gethex+0x26e>
 8007a32:	9a08      	ldr	r2, [sp, #32]
 8007a34:	1e73      	subs	r3, r6, #1
 8007a36:	4413      	add	r3, r2
 8007a38:	42bb      	cmp	r3, r7
 8007a3a:	d3e0      	bcc.n	80079fe <__gethex+0x21e>
 8007a3c:	4618      	mov	r0, r3
 8007a3e:	4652      	mov	r2, sl
 8007a40:	9903      	ldr	r1, [sp, #12]
 8007a42:	9309      	str	r3, [sp, #36]	; 0x24
 8007a44:	f001 fb16 	bl	8009074 <strncmp>
 8007a48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a4a:	2800      	cmp	r0, #0
 8007a4c:	d1d7      	bne.n	80079fe <__gethex+0x21e>
 8007a4e:	461e      	mov	r6, r3
 8007a50:	e78c      	b.n	800796c <__gethex+0x18c>
 8007a52:	f04f 0a03 	mov.w	sl, #3
 8007a56:	e7b9      	b.n	80079cc <__gethex+0x1ec>
 8007a58:	da09      	bge.n	8007a6e <__gethex+0x28e>
 8007a5a:	1bf7      	subs	r7, r6, r7
 8007a5c:	4621      	mov	r1, r4
 8007a5e:	463a      	mov	r2, r7
 8007a60:	9802      	ldr	r0, [sp, #8]
 8007a62:	f000 fc3f 	bl	80082e4 <__lshift>
 8007a66:	4604      	mov	r4, r0
 8007a68:	1bed      	subs	r5, r5, r7
 8007a6a:	f100 0914 	add.w	r9, r0, #20
 8007a6e:	f04f 0a00 	mov.w	sl, #0
 8007a72:	e7b0      	b.n	80079d6 <__gethex+0x1f6>
 8007a74:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007a78:	42a8      	cmp	r0, r5
 8007a7a:	dd72      	ble.n	8007b62 <__gethex+0x382>
 8007a7c:	1b45      	subs	r5, r0, r5
 8007a7e:	42ae      	cmp	r6, r5
 8007a80:	dc35      	bgt.n	8007aee <__gethex+0x30e>
 8007a82:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007a86:	2b02      	cmp	r3, #2
 8007a88:	d029      	beq.n	8007ade <__gethex+0x2fe>
 8007a8a:	2b03      	cmp	r3, #3
 8007a8c:	d02b      	beq.n	8007ae6 <__gethex+0x306>
 8007a8e:	2b01      	cmp	r3, #1
 8007a90:	d11c      	bne.n	8007acc <__gethex+0x2ec>
 8007a92:	42ae      	cmp	r6, r5
 8007a94:	d11a      	bne.n	8007acc <__gethex+0x2ec>
 8007a96:	2e01      	cmp	r6, #1
 8007a98:	d112      	bne.n	8007ac0 <__gethex+0x2e0>
 8007a9a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007a9e:	9a05      	ldr	r2, [sp, #20]
 8007aa0:	2762      	movs	r7, #98	; 0x62
 8007aa2:	6013      	str	r3, [r2, #0]
 8007aa4:	2301      	movs	r3, #1
 8007aa6:	6123      	str	r3, [r4, #16]
 8007aa8:	f8c9 3000 	str.w	r3, [r9]
 8007aac:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007aae:	601c      	str	r4, [r3, #0]
 8007ab0:	e728      	b.n	8007904 <__gethex+0x124>
 8007ab2:	bf00      	nop
 8007ab4:	08009d78 	.word	0x08009d78
 8007ab8:	08009d01 	.word	0x08009d01
 8007abc:	08009d12 	.word	0x08009d12
 8007ac0:	4620      	mov	r0, r4
 8007ac2:	1e71      	subs	r1, r6, #1
 8007ac4:	f000 fe4d 	bl	8008762 <__any_on>
 8007ac8:	2800      	cmp	r0, #0
 8007aca:	d1e6      	bne.n	8007a9a <__gethex+0x2ba>
 8007acc:	4621      	mov	r1, r4
 8007ace:	9802      	ldr	r0, [sp, #8]
 8007ad0:	f000 f9f0 	bl	8007eb4 <_Bfree>
 8007ad4:	2300      	movs	r3, #0
 8007ad6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007ad8:	2750      	movs	r7, #80	; 0x50
 8007ada:	6013      	str	r3, [r2, #0]
 8007adc:	e712      	b.n	8007904 <__gethex+0x124>
 8007ade:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d1f3      	bne.n	8007acc <__gethex+0x2ec>
 8007ae4:	e7d9      	b.n	8007a9a <__gethex+0x2ba>
 8007ae6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d1d6      	bne.n	8007a9a <__gethex+0x2ba>
 8007aec:	e7ee      	b.n	8007acc <__gethex+0x2ec>
 8007aee:	1e6f      	subs	r7, r5, #1
 8007af0:	f1ba 0f00 	cmp.w	sl, #0
 8007af4:	d132      	bne.n	8007b5c <__gethex+0x37c>
 8007af6:	b127      	cbz	r7, 8007b02 <__gethex+0x322>
 8007af8:	4639      	mov	r1, r7
 8007afa:	4620      	mov	r0, r4
 8007afc:	f000 fe31 	bl	8008762 <__any_on>
 8007b00:	4682      	mov	sl, r0
 8007b02:	2101      	movs	r1, #1
 8007b04:	117b      	asrs	r3, r7, #5
 8007b06:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8007b0a:	f007 071f 	and.w	r7, r7, #31
 8007b0e:	fa01 f707 	lsl.w	r7, r1, r7
 8007b12:	421f      	tst	r7, r3
 8007b14:	f04f 0702 	mov.w	r7, #2
 8007b18:	4629      	mov	r1, r5
 8007b1a:	4620      	mov	r0, r4
 8007b1c:	bf18      	it	ne
 8007b1e:	f04a 0a02 	orrne.w	sl, sl, #2
 8007b22:	1b76      	subs	r6, r6, r5
 8007b24:	f7ff fdf4 	bl	8007710 <rshift>
 8007b28:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007b2c:	f1ba 0f00 	cmp.w	sl, #0
 8007b30:	d048      	beq.n	8007bc4 <__gethex+0x3e4>
 8007b32:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007b36:	2b02      	cmp	r3, #2
 8007b38:	d015      	beq.n	8007b66 <__gethex+0x386>
 8007b3a:	2b03      	cmp	r3, #3
 8007b3c:	d017      	beq.n	8007b6e <__gethex+0x38e>
 8007b3e:	2b01      	cmp	r3, #1
 8007b40:	d109      	bne.n	8007b56 <__gethex+0x376>
 8007b42:	f01a 0f02 	tst.w	sl, #2
 8007b46:	d006      	beq.n	8007b56 <__gethex+0x376>
 8007b48:	f8d9 0000 	ldr.w	r0, [r9]
 8007b4c:	ea4a 0a00 	orr.w	sl, sl, r0
 8007b50:	f01a 0f01 	tst.w	sl, #1
 8007b54:	d10e      	bne.n	8007b74 <__gethex+0x394>
 8007b56:	f047 0710 	orr.w	r7, r7, #16
 8007b5a:	e033      	b.n	8007bc4 <__gethex+0x3e4>
 8007b5c:	f04f 0a01 	mov.w	sl, #1
 8007b60:	e7cf      	b.n	8007b02 <__gethex+0x322>
 8007b62:	2701      	movs	r7, #1
 8007b64:	e7e2      	b.n	8007b2c <__gethex+0x34c>
 8007b66:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007b68:	f1c3 0301 	rsb	r3, r3, #1
 8007b6c:	9315      	str	r3, [sp, #84]	; 0x54
 8007b6e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d0f0      	beq.n	8007b56 <__gethex+0x376>
 8007b74:	f04f 0c00 	mov.w	ip, #0
 8007b78:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007b7c:	f104 0314 	add.w	r3, r4, #20
 8007b80:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007b84:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007b88:	4618      	mov	r0, r3
 8007b8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b8e:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007b92:	d01c      	beq.n	8007bce <__gethex+0x3ee>
 8007b94:	3201      	adds	r2, #1
 8007b96:	6002      	str	r2, [r0, #0]
 8007b98:	2f02      	cmp	r7, #2
 8007b9a:	f104 0314 	add.w	r3, r4, #20
 8007b9e:	d13d      	bne.n	8007c1c <__gethex+0x43c>
 8007ba0:	f8d8 2000 	ldr.w	r2, [r8]
 8007ba4:	3a01      	subs	r2, #1
 8007ba6:	42b2      	cmp	r2, r6
 8007ba8:	d10a      	bne.n	8007bc0 <__gethex+0x3e0>
 8007baa:	2201      	movs	r2, #1
 8007bac:	1171      	asrs	r1, r6, #5
 8007bae:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007bb2:	f006 061f 	and.w	r6, r6, #31
 8007bb6:	fa02 f606 	lsl.w	r6, r2, r6
 8007bba:	421e      	tst	r6, r3
 8007bbc:	bf18      	it	ne
 8007bbe:	4617      	movne	r7, r2
 8007bc0:	f047 0720 	orr.w	r7, r7, #32
 8007bc4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007bc6:	601c      	str	r4, [r3, #0]
 8007bc8:	9b05      	ldr	r3, [sp, #20]
 8007bca:	601d      	str	r5, [r3, #0]
 8007bcc:	e69a      	b.n	8007904 <__gethex+0x124>
 8007bce:	4299      	cmp	r1, r3
 8007bd0:	f843 cc04 	str.w	ip, [r3, #-4]
 8007bd4:	d8d8      	bhi.n	8007b88 <__gethex+0x3a8>
 8007bd6:	68a3      	ldr	r3, [r4, #8]
 8007bd8:	459b      	cmp	fp, r3
 8007bda:	db17      	blt.n	8007c0c <__gethex+0x42c>
 8007bdc:	6861      	ldr	r1, [r4, #4]
 8007bde:	9802      	ldr	r0, [sp, #8]
 8007be0:	3101      	adds	r1, #1
 8007be2:	f000 f927 	bl	8007e34 <_Balloc>
 8007be6:	4681      	mov	r9, r0
 8007be8:	b918      	cbnz	r0, 8007bf2 <__gethex+0x412>
 8007bea:	4602      	mov	r2, r0
 8007bec:	2184      	movs	r1, #132	; 0x84
 8007bee:	4b19      	ldr	r3, [pc, #100]	; (8007c54 <__gethex+0x474>)
 8007bf0:	e6ab      	b.n	800794a <__gethex+0x16a>
 8007bf2:	6922      	ldr	r2, [r4, #16]
 8007bf4:	f104 010c 	add.w	r1, r4, #12
 8007bf8:	3202      	adds	r2, #2
 8007bfa:	0092      	lsls	r2, r2, #2
 8007bfc:	300c      	adds	r0, #12
 8007bfe:	f000 f8ff 	bl	8007e00 <memcpy>
 8007c02:	4621      	mov	r1, r4
 8007c04:	9802      	ldr	r0, [sp, #8]
 8007c06:	f000 f955 	bl	8007eb4 <_Bfree>
 8007c0a:	464c      	mov	r4, r9
 8007c0c:	6923      	ldr	r3, [r4, #16]
 8007c0e:	1c5a      	adds	r2, r3, #1
 8007c10:	6122      	str	r2, [r4, #16]
 8007c12:	2201      	movs	r2, #1
 8007c14:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007c18:	615a      	str	r2, [r3, #20]
 8007c1a:	e7bd      	b.n	8007b98 <__gethex+0x3b8>
 8007c1c:	6922      	ldr	r2, [r4, #16]
 8007c1e:	455a      	cmp	r2, fp
 8007c20:	dd0b      	ble.n	8007c3a <__gethex+0x45a>
 8007c22:	2101      	movs	r1, #1
 8007c24:	4620      	mov	r0, r4
 8007c26:	f7ff fd73 	bl	8007710 <rshift>
 8007c2a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007c2e:	3501      	adds	r5, #1
 8007c30:	42ab      	cmp	r3, r5
 8007c32:	f6ff aed4 	blt.w	80079de <__gethex+0x1fe>
 8007c36:	2701      	movs	r7, #1
 8007c38:	e7c2      	b.n	8007bc0 <__gethex+0x3e0>
 8007c3a:	f016 061f 	ands.w	r6, r6, #31
 8007c3e:	d0fa      	beq.n	8007c36 <__gethex+0x456>
 8007c40:	4453      	add	r3, sl
 8007c42:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8007c46:	f000 f9e7 	bl	8008018 <__hi0bits>
 8007c4a:	f1c6 0620 	rsb	r6, r6, #32
 8007c4e:	42b0      	cmp	r0, r6
 8007c50:	dbe7      	blt.n	8007c22 <__gethex+0x442>
 8007c52:	e7f0      	b.n	8007c36 <__gethex+0x456>
 8007c54:	08009d01 	.word	0x08009d01

08007c58 <L_shift>:
 8007c58:	f1c2 0208 	rsb	r2, r2, #8
 8007c5c:	0092      	lsls	r2, r2, #2
 8007c5e:	b570      	push	{r4, r5, r6, lr}
 8007c60:	f1c2 0620 	rsb	r6, r2, #32
 8007c64:	6843      	ldr	r3, [r0, #4]
 8007c66:	6804      	ldr	r4, [r0, #0]
 8007c68:	fa03 f506 	lsl.w	r5, r3, r6
 8007c6c:	432c      	orrs	r4, r5
 8007c6e:	40d3      	lsrs	r3, r2
 8007c70:	6004      	str	r4, [r0, #0]
 8007c72:	f840 3f04 	str.w	r3, [r0, #4]!
 8007c76:	4288      	cmp	r0, r1
 8007c78:	d3f4      	bcc.n	8007c64 <L_shift+0xc>
 8007c7a:	bd70      	pop	{r4, r5, r6, pc}

08007c7c <__match>:
 8007c7c:	b530      	push	{r4, r5, lr}
 8007c7e:	6803      	ldr	r3, [r0, #0]
 8007c80:	3301      	adds	r3, #1
 8007c82:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007c86:	b914      	cbnz	r4, 8007c8e <__match+0x12>
 8007c88:	6003      	str	r3, [r0, #0]
 8007c8a:	2001      	movs	r0, #1
 8007c8c:	bd30      	pop	{r4, r5, pc}
 8007c8e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c92:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8007c96:	2d19      	cmp	r5, #25
 8007c98:	bf98      	it	ls
 8007c9a:	3220      	addls	r2, #32
 8007c9c:	42a2      	cmp	r2, r4
 8007c9e:	d0f0      	beq.n	8007c82 <__match+0x6>
 8007ca0:	2000      	movs	r0, #0
 8007ca2:	e7f3      	b.n	8007c8c <__match+0x10>

08007ca4 <__hexnan>:
 8007ca4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ca8:	2500      	movs	r5, #0
 8007caa:	680b      	ldr	r3, [r1, #0]
 8007cac:	4682      	mov	sl, r0
 8007cae:	115e      	asrs	r6, r3, #5
 8007cb0:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007cb4:	f013 031f 	ands.w	r3, r3, #31
 8007cb8:	bf18      	it	ne
 8007cba:	3604      	addne	r6, #4
 8007cbc:	1f37      	subs	r7, r6, #4
 8007cbe:	46b9      	mov	r9, r7
 8007cc0:	463c      	mov	r4, r7
 8007cc2:	46ab      	mov	fp, r5
 8007cc4:	b087      	sub	sp, #28
 8007cc6:	4690      	mov	r8, r2
 8007cc8:	6802      	ldr	r2, [r0, #0]
 8007cca:	9301      	str	r3, [sp, #4]
 8007ccc:	f846 5c04 	str.w	r5, [r6, #-4]
 8007cd0:	9502      	str	r5, [sp, #8]
 8007cd2:	7851      	ldrb	r1, [r2, #1]
 8007cd4:	1c53      	adds	r3, r2, #1
 8007cd6:	9303      	str	r3, [sp, #12]
 8007cd8:	b341      	cbz	r1, 8007d2c <__hexnan+0x88>
 8007cda:	4608      	mov	r0, r1
 8007cdc:	9205      	str	r2, [sp, #20]
 8007cde:	9104      	str	r1, [sp, #16]
 8007ce0:	f7ff fd69 	bl	80077b6 <__hexdig_fun>
 8007ce4:	2800      	cmp	r0, #0
 8007ce6:	d14f      	bne.n	8007d88 <__hexnan+0xe4>
 8007ce8:	9904      	ldr	r1, [sp, #16]
 8007cea:	9a05      	ldr	r2, [sp, #20]
 8007cec:	2920      	cmp	r1, #32
 8007cee:	d818      	bhi.n	8007d22 <__hexnan+0x7e>
 8007cf0:	9b02      	ldr	r3, [sp, #8]
 8007cf2:	459b      	cmp	fp, r3
 8007cf4:	dd13      	ble.n	8007d1e <__hexnan+0x7a>
 8007cf6:	454c      	cmp	r4, r9
 8007cf8:	d206      	bcs.n	8007d08 <__hexnan+0x64>
 8007cfa:	2d07      	cmp	r5, #7
 8007cfc:	dc04      	bgt.n	8007d08 <__hexnan+0x64>
 8007cfe:	462a      	mov	r2, r5
 8007d00:	4649      	mov	r1, r9
 8007d02:	4620      	mov	r0, r4
 8007d04:	f7ff ffa8 	bl	8007c58 <L_shift>
 8007d08:	4544      	cmp	r4, r8
 8007d0a:	d950      	bls.n	8007dae <__hexnan+0x10a>
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	f1a4 0904 	sub.w	r9, r4, #4
 8007d12:	f844 3c04 	str.w	r3, [r4, #-4]
 8007d16:	461d      	mov	r5, r3
 8007d18:	464c      	mov	r4, r9
 8007d1a:	f8cd b008 	str.w	fp, [sp, #8]
 8007d1e:	9a03      	ldr	r2, [sp, #12]
 8007d20:	e7d7      	b.n	8007cd2 <__hexnan+0x2e>
 8007d22:	2929      	cmp	r1, #41	; 0x29
 8007d24:	d156      	bne.n	8007dd4 <__hexnan+0x130>
 8007d26:	3202      	adds	r2, #2
 8007d28:	f8ca 2000 	str.w	r2, [sl]
 8007d2c:	f1bb 0f00 	cmp.w	fp, #0
 8007d30:	d050      	beq.n	8007dd4 <__hexnan+0x130>
 8007d32:	454c      	cmp	r4, r9
 8007d34:	d206      	bcs.n	8007d44 <__hexnan+0xa0>
 8007d36:	2d07      	cmp	r5, #7
 8007d38:	dc04      	bgt.n	8007d44 <__hexnan+0xa0>
 8007d3a:	462a      	mov	r2, r5
 8007d3c:	4649      	mov	r1, r9
 8007d3e:	4620      	mov	r0, r4
 8007d40:	f7ff ff8a 	bl	8007c58 <L_shift>
 8007d44:	4544      	cmp	r4, r8
 8007d46:	d934      	bls.n	8007db2 <__hexnan+0x10e>
 8007d48:	4623      	mov	r3, r4
 8007d4a:	f1a8 0204 	sub.w	r2, r8, #4
 8007d4e:	f853 1b04 	ldr.w	r1, [r3], #4
 8007d52:	429f      	cmp	r7, r3
 8007d54:	f842 1f04 	str.w	r1, [r2, #4]!
 8007d58:	d2f9      	bcs.n	8007d4e <__hexnan+0xaa>
 8007d5a:	1b3b      	subs	r3, r7, r4
 8007d5c:	f023 0303 	bic.w	r3, r3, #3
 8007d60:	3304      	adds	r3, #4
 8007d62:	3401      	adds	r4, #1
 8007d64:	3e03      	subs	r6, #3
 8007d66:	42b4      	cmp	r4, r6
 8007d68:	bf88      	it	hi
 8007d6a:	2304      	movhi	r3, #4
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	4443      	add	r3, r8
 8007d70:	f843 2b04 	str.w	r2, [r3], #4
 8007d74:	429f      	cmp	r7, r3
 8007d76:	d2fb      	bcs.n	8007d70 <__hexnan+0xcc>
 8007d78:	683b      	ldr	r3, [r7, #0]
 8007d7a:	b91b      	cbnz	r3, 8007d84 <__hexnan+0xe0>
 8007d7c:	4547      	cmp	r7, r8
 8007d7e:	d127      	bne.n	8007dd0 <__hexnan+0x12c>
 8007d80:	2301      	movs	r3, #1
 8007d82:	603b      	str	r3, [r7, #0]
 8007d84:	2005      	movs	r0, #5
 8007d86:	e026      	b.n	8007dd6 <__hexnan+0x132>
 8007d88:	3501      	adds	r5, #1
 8007d8a:	2d08      	cmp	r5, #8
 8007d8c:	f10b 0b01 	add.w	fp, fp, #1
 8007d90:	dd06      	ble.n	8007da0 <__hexnan+0xfc>
 8007d92:	4544      	cmp	r4, r8
 8007d94:	d9c3      	bls.n	8007d1e <__hexnan+0x7a>
 8007d96:	2300      	movs	r3, #0
 8007d98:	2501      	movs	r5, #1
 8007d9a:	f844 3c04 	str.w	r3, [r4, #-4]
 8007d9e:	3c04      	subs	r4, #4
 8007da0:	6822      	ldr	r2, [r4, #0]
 8007da2:	f000 000f 	and.w	r0, r0, #15
 8007da6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8007daa:	6022      	str	r2, [r4, #0]
 8007dac:	e7b7      	b.n	8007d1e <__hexnan+0x7a>
 8007dae:	2508      	movs	r5, #8
 8007db0:	e7b5      	b.n	8007d1e <__hexnan+0x7a>
 8007db2:	9b01      	ldr	r3, [sp, #4]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d0df      	beq.n	8007d78 <__hexnan+0xd4>
 8007db8:	f04f 32ff 	mov.w	r2, #4294967295
 8007dbc:	f1c3 0320 	rsb	r3, r3, #32
 8007dc0:	fa22 f303 	lsr.w	r3, r2, r3
 8007dc4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007dc8:	401a      	ands	r2, r3
 8007dca:	f846 2c04 	str.w	r2, [r6, #-4]
 8007dce:	e7d3      	b.n	8007d78 <__hexnan+0xd4>
 8007dd0:	3f04      	subs	r7, #4
 8007dd2:	e7d1      	b.n	8007d78 <__hexnan+0xd4>
 8007dd4:	2004      	movs	r0, #4
 8007dd6:	b007      	add	sp, #28
 8007dd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007ddc <__ascii_mbtowc>:
 8007ddc:	b082      	sub	sp, #8
 8007dde:	b901      	cbnz	r1, 8007de2 <__ascii_mbtowc+0x6>
 8007de0:	a901      	add	r1, sp, #4
 8007de2:	b142      	cbz	r2, 8007df6 <__ascii_mbtowc+0x1a>
 8007de4:	b14b      	cbz	r3, 8007dfa <__ascii_mbtowc+0x1e>
 8007de6:	7813      	ldrb	r3, [r2, #0]
 8007de8:	600b      	str	r3, [r1, #0]
 8007dea:	7812      	ldrb	r2, [r2, #0]
 8007dec:	1e10      	subs	r0, r2, #0
 8007dee:	bf18      	it	ne
 8007df0:	2001      	movne	r0, #1
 8007df2:	b002      	add	sp, #8
 8007df4:	4770      	bx	lr
 8007df6:	4610      	mov	r0, r2
 8007df8:	e7fb      	b.n	8007df2 <__ascii_mbtowc+0x16>
 8007dfa:	f06f 0001 	mvn.w	r0, #1
 8007dfe:	e7f8      	b.n	8007df2 <__ascii_mbtowc+0x16>

08007e00 <memcpy>:
 8007e00:	440a      	add	r2, r1
 8007e02:	4291      	cmp	r1, r2
 8007e04:	f100 33ff 	add.w	r3, r0, #4294967295
 8007e08:	d100      	bne.n	8007e0c <memcpy+0xc>
 8007e0a:	4770      	bx	lr
 8007e0c:	b510      	push	{r4, lr}
 8007e0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007e12:	4291      	cmp	r1, r2
 8007e14:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007e18:	d1f9      	bne.n	8007e0e <memcpy+0xe>
 8007e1a:	bd10      	pop	{r4, pc}

08007e1c <__malloc_lock>:
 8007e1c:	4801      	ldr	r0, [pc, #4]	; (8007e24 <__malloc_lock+0x8>)
 8007e1e:	f001 bbc7 	b.w	80095b0 <__retarget_lock_acquire_recursive>
 8007e22:	bf00      	nop
 8007e24:	20000530 	.word	0x20000530

08007e28 <__malloc_unlock>:
 8007e28:	4801      	ldr	r0, [pc, #4]	; (8007e30 <__malloc_unlock+0x8>)
 8007e2a:	f001 bbc2 	b.w	80095b2 <__retarget_lock_release_recursive>
 8007e2e:	bf00      	nop
 8007e30:	20000530 	.word	0x20000530

08007e34 <_Balloc>:
 8007e34:	b570      	push	{r4, r5, r6, lr}
 8007e36:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007e38:	4604      	mov	r4, r0
 8007e3a:	460d      	mov	r5, r1
 8007e3c:	b976      	cbnz	r6, 8007e5c <_Balloc+0x28>
 8007e3e:	2010      	movs	r0, #16
 8007e40:	f7fe fbd2 	bl	80065e8 <malloc>
 8007e44:	4602      	mov	r2, r0
 8007e46:	6260      	str	r0, [r4, #36]	; 0x24
 8007e48:	b920      	cbnz	r0, 8007e54 <_Balloc+0x20>
 8007e4a:	2166      	movs	r1, #102	; 0x66
 8007e4c:	4b17      	ldr	r3, [pc, #92]	; (8007eac <_Balloc+0x78>)
 8007e4e:	4818      	ldr	r0, [pc, #96]	; (8007eb0 <_Balloc+0x7c>)
 8007e50:	f7ff fc2e 	bl	80076b0 <__assert_func>
 8007e54:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007e58:	6006      	str	r6, [r0, #0]
 8007e5a:	60c6      	str	r6, [r0, #12]
 8007e5c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007e5e:	68f3      	ldr	r3, [r6, #12]
 8007e60:	b183      	cbz	r3, 8007e84 <_Balloc+0x50>
 8007e62:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e64:	68db      	ldr	r3, [r3, #12]
 8007e66:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007e6a:	b9b8      	cbnz	r0, 8007e9c <_Balloc+0x68>
 8007e6c:	2101      	movs	r1, #1
 8007e6e:	fa01 f605 	lsl.w	r6, r1, r5
 8007e72:	1d72      	adds	r2, r6, #5
 8007e74:	4620      	mov	r0, r4
 8007e76:	0092      	lsls	r2, r2, #2
 8007e78:	f000 fc94 	bl	80087a4 <_calloc_r>
 8007e7c:	b160      	cbz	r0, 8007e98 <_Balloc+0x64>
 8007e7e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007e82:	e00e      	b.n	8007ea2 <_Balloc+0x6e>
 8007e84:	2221      	movs	r2, #33	; 0x21
 8007e86:	2104      	movs	r1, #4
 8007e88:	4620      	mov	r0, r4
 8007e8a:	f000 fc8b 	bl	80087a4 <_calloc_r>
 8007e8e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e90:	60f0      	str	r0, [r6, #12]
 8007e92:	68db      	ldr	r3, [r3, #12]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d1e4      	bne.n	8007e62 <_Balloc+0x2e>
 8007e98:	2000      	movs	r0, #0
 8007e9a:	bd70      	pop	{r4, r5, r6, pc}
 8007e9c:	6802      	ldr	r2, [r0, #0]
 8007e9e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007ea2:	2300      	movs	r3, #0
 8007ea4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007ea8:	e7f7      	b.n	8007e9a <_Balloc+0x66>
 8007eaa:	bf00      	nop
 8007eac:	08009b50 	.word	0x08009b50
 8007eb0:	08009d8c 	.word	0x08009d8c

08007eb4 <_Bfree>:
 8007eb4:	b570      	push	{r4, r5, r6, lr}
 8007eb6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007eb8:	4605      	mov	r5, r0
 8007eba:	460c      	mov	r4, r1
 8007ebc:	b976      	cbnz	r6, 8007edc <_Bfree+0x28>
 8007ebe:	2010      	movs	r0, #16
 8007ec0:	f7fe fb92 	bl	80065e8 <malloc>
 8007ec4:	4602      	mov	r2, r0
 8007ec6:	6268      	str	r0, [r5, #36]	; 0x24
 8007ec8:	b920      	cbnz	r0, 8007ed4 <_Bfree+0x20>
 8007eca:	218a      	movs	r1, #138	; 0x8a
 8007ecc:	4b08      	ldr	r3, [pc, #32]	; (8007ef0 <_Bfree+0x3c>)
 8007ece:	4809      	ldr	r0, [pc, #36]	; (8007ef4 <_Bfree+0x40>)
 8007ed0:	f7ff fbee 	bl	80076b0 <__assert_func>
 8007ed4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007ed8:	6006      	str	r6, [r0, #0]
 8007eda:	60c6      	str	r6, [r0, #12]
 8007edc:	b13c      	cbz	r4, 8007eee <_Bfree+0x3a>
 8007ede:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007ee0:	6862      	ldr	r2, [r4, #4]
 8007ee2:	68db      	ldr	r3, [r3, #12]
 8007ee4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007ee8:	6021      	str	r1, [r4, #0]
 8007eea:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007eee:	bd70      	pop	{r4, r5, r6, pc}
 8007ef0:	08009b50 	.word	0x08009b50
 8007ef4:	08009d8c 	.word	0x08009d8c

08007ef8 <__multadd>:
 8007ef8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007efc:	4607      	mov	r7, r0
 8007efe:	460c      	mov	r4, r1
 8007f00:	461e      	mov	r6, r3
 8007f02:	2000      	movs	r0, #0
 8007f04:	690d      	ldr	r5, [r1, #16]
 8007f06:	f101 0c14 	add.w	ip, r1, #20
 8007f0a:	f8dc 3000 	ldr.w	r3, [ip]
 8007f0e:	3001      	adds	r0, #1
 8007f10:	b299      	uxth	r1, r3
 8007f12:	fb02 6101 	mla	r1, r2, r1, r6
 8007f16:	0c1e      	lsrs	r6, r3, #16
 8007f18:	0c0b      	lsrs	r3, r1, #16
 8007f1a:	fb02 3306 	mla	r3, r2, r6, r3
 8007f1e:	b289      	uxth	r1, r1
 8007f20:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007f24:	4285      	cmp	r5, r0
 8007f26:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007f2a:	f84c 1b04 	str.w	r1, [ip], #4
 8007f2e:	dcec      	bgt.n	8007f0a <__multadd+0x12>
 8007f30:	b30e      	cbz	r6, 8007f76 <__multadd+0x7e>
 8007f32:	68a3      	ldr	r3, [r4, #8]
 8007f34:	42ab      	cmp	r3, r5
 8007f36:	dc19      	bgt.n	8007f6c <__multadd+0x74>
 8007f38:	6861      	ldr	r1, [r4, #4]
 8007f3a:	4638      	mov	r0, r7
 8007f3c:	3101      	adds	r1, #1
 8007f3e:	f7ff ff79 	bl	8007e34 <_Balloc>
 8007f42:	4680      	mov	r8, r0
 8007f44:	b928      	cbnz	r0, 8007f52 <__multadd+0x5a>
 8007f46:	4602      	mov	r2, r0
 8007f48:	21b5      	movs	r1, #181	; 0xb5
 8007f4a:	4b0c      	ldr	r3, [pc, #48]	; (8007f7c <__multadd+0x84>)
 8007f4c:	480c      	ldr	r0, [pc, #48]	; (8007f80 <__multadd+0x88>)
 8007f4e:	f7ff fbaf 	bl	80076b0 <__assert_func>
 8007f52:	6922      	ldr	r2, [r4, #16]
 8007f54:	f104 010c 	add.w	r1, r4, #12
 8007f58:	3202      	adds	r2, #2
 8007f5a:	0092      	lsls	r2, r2, #2
 8007f5c:	300c      	adds	r0, #12
 8007f5e:	f7ff ff4f 	bl	8007e00 <memcpy>
 8007f62:	4621      	mov	r1, r4
 8007f64:	4638      	mov	r0, r7
 8007f66:	f7ff ffa5 	bl	8007eb4 <_Bfree>
 8007f6a:	4644      	mov	r4, r8
 8007f6c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007f70:	3501      	adds	r5, #1
 8007f72:	615e      	str	r6, [r3, #20]
 8007f74:	6125      	str	r5, [r4, #16]
 8007f76:	4620      	mov	r0, r4
 8007f78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f7c:	08009d01 	.word	0x08009d01
 8007f80:	08009d8c 	.word	0x08009d8c

08007f84 <__s2b>:
 8007f84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f88:	4615      	mov	r5, r2
 8007f8a:	2209      	movs	r2, #9
 8007f8c:	461f      	mov	r7, r3
 8007f8e:	3308      	adds	r3, #8
 8007f90:	460c      	mov	r4, r1
 8007f92:	fb93 f3f2 	sdiv	r3, r3, r2
 8007f96:	4606      	mov	r6, r0
 8007f98:	2201      	movs	r2, #1
 8007f9a:	2100      	movs	r1, #0
 8007f9c:	429a      	cmp	r2, r3
 8007f9e:	db09      	blt.n	8007fb4 <__s2b+0x30>
 8007fa0:	4630      	mov	r0, r6
 8007fa2:	f7ff ff47 	bl	8007e34 <_Balloc>
 8007fa6:	b940      	cbnz	r0, 8007fba <__s2b+0x36>
 8007fa8:	4602      	mov	r2, r0
 8007faa:	21ce      	movs	r1, #206	; 0xce
 8007fac:	4b18      	ldr	r3, [pc, #96]	; (8008010 <__s2b+0x8c>)
 8007fae:	4819      	ldr	r0, [pc, #100]	; (8008014 <__s2b+0x90>)
 8007fb0:	f7ff fb7e 	bl	80076b0 <__assert_func>
 8007fb4:	0052      	lsls	r2, r2, #1
 8007fb6:	3101      	adds	r1, #1
 8007fb8:	e7f0      	b.n	8007f9c <__s2b+0x18>
 8007fba:	9b08      	ldr	r3, [sp, #32]
 8007fbc:	2d09      	cmp	r5, #9
 8007fbe:	6143      	str	r3, [r0, #20]
 8007fc0:	f04f 0301 	mov.w	r3, #1
 8007fc4:	6103      	str	r3, [r0, #16]
 8007fc6:	dd16      	ble.n	8007ff6 <__s2b+0x72>
 8007fc8:	f104 0909 	add.w	r9, r4, #9
 8007fcc:	46c8      	mov	r8, r9
 8007fce:	442c      	add	r4, r5
 8007fd0:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007fd4:	4601      	mov	r1, r0
 8007fd6:	220a      	movs	r2, #10
 8007fd8:	4630      	mov	r0, r6
 8007fda:	3b30      	subs	r3, #48	; 0x30
 8007fdc:	f7ff ff8c 	bl	8007ef8 <__multadd>
 8007fe0:	45a0      	cmp	r8, r4
 8007fe2:	d1f5      	bne.n	8007fd0 <__s2b+0x4c>
 8007fe4:	f1a5 0408 	sub.w	r4, r5, #8
 8007fe8:	444c      	add	r4, r9
 8007fea:	1b2d      	subs	r5, r5, r4
 8007fec:	1963      	adds	r3, r4, r5
 8007fee:	42bb      	cmp	r3, r7
 8007ff0:	db04      	blt.n	8007ffc <__s2b+0x78>
 8007ff2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ff6:	2509      	movs	r5, #9
 8007ff8:	340a      	adds	r4, #10
 8007ffa:	e7f6      	b.n	8007fea <__s2b+0x66>
 8007ffc:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008000:	4601      	mov	r1, r0
 8008002:	220a      	movs	r2, #10
 8008004:	4630      	mov	r0, r6
 8008006:	3b30      	subs	r3, #48	; 0x30
 8008008:	f7ff ff76 	bl	8007ef8 <__multadd>
 800800c:	e7ee      	b.n	8007fec <__s2b+0x68>
 800800e:	bf00      	nop
 8008010:	08009d01 	.word	0x08009d01
 8008014:	08009d8c 	.word	0x08009d8c

08008018 <__hi0bits>:
 8008018:	0c02      	lsrs	r2, r0, #16
 800801a:	0412      	lsls	r2, r2, #16
 800801c:	4603      	mov	r3, r0
 800801e:	b9ca      	cbnz	r2, 8008054 <__hi0bits+0x3c>
 8008020:	0403      	lsls	r3, r0, #16
 8008022:	2010      	movs	r0, #16
 8008024:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008028:	bf04      	itt	eq
 800802a:	021b      	lsleq	r3, r3, #8
 800802c:	3008      	addeq	r0, #8
 800802e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8008032:	bf04      	itt	eq
 8008034:	011b      	lsleq	r3, r3, #4
 8008036:	3004      	addeq	r0, #4
 8008038:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800803c:	bf04      	itt	eq
 800803e:	009b      	lsleq	r3, r3, #2
 8008040:	3002      	addeq	r0, #2
 8008042:	2b00      	cmp	r3, #0
 8008044:	db05      	blt.n	8008052 <__hi0bits+0x3a>
 8008046:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800804a:	f100 0001 	add.w	r0, r0, #1
 800804e:	bf08      	it	eq
 8008050:	2020      	moveq	r0, #32
 8008052:	4770      	bx	lr
 8008054:	2000      	movs	r0, #0
 8008056:	e7e5      	b.n	8008024 <__hi0bits+0xc>

08008058 <__lo0bits>:
 8008058:	6803      	ldr	r3, [r0, #0]
 800805a:	4602      	mov	r2, r0
 800805c:	f013 0007 	ands.w	r0, r3, #7
 8008060:	d00b      	beq.n	800807a <__lo0bits+0x22>
 8008062:	07d9      	lsls	r1, r3, #31
 8008064:	d421      	bmi.n	80080aa <__lo0bits+0x52>
 8008066:	0798      	lsls	r0, r3, #30
 8008068:	bf49      	itett	mi
 800806a:	085b      	lsrmi	r3, r3, #1
 800806c:	089b      	lsrpl	r3, r3, #2
 800806e:	2001      	movmi	r0, #1
 8008070:	6013      	strmi	r3, [r2, #0]
 8008072:	bf5c      	itt	pl
 8008074:	2002      	movpl	r0, #2
 8008076:	6013      	strpl	r3, [r2, #0]
 8008078:	4770      	bx	lr
 800807a:	b299      	uxth	r1, r3
 800807c:	b909      	cbnz	r1, 8008082 <__lo0bits+0x2a>
 800807e:	2010      	movs	r0, #16
 8008080:	0c1b      	lsrs	r3, r3, #16
 8008082:	b2d9      	uxtb	r1, r3
 8008084:	b909      	cbnz	r1, 800808a <__lo0bits+0x32>
 8008086:	3008      	adds	r0, #8
 8008088:	0a1b      	lsrs	r3, r3, #8
 800808a:	0719      	lsls	r1, r3, #28
 800808c:	bf04      	itt	eq
 800808e:	091b      	lsreq	r3, r3, #4
 8008090:	3004      	addeq	r0, #4
 8008092:	0799      	lsls	r1, r3, #30
 8008094:	bf04      	itt	eq
 8008096:	089b      	lsreq	r3, r3, #2
 8008098:	3002      	addeq	r0, #2
 800809a:	07d9      	lsls	r1, r3, #31
 800809c:	d403      	bmi.n	80080a6 <__lo0bits+0x4e>
 800809e:	085b      	lsrs	r3, r3, #1
 80080a0:	f100 0001 	add.w	r0, r0, #1
 80080a4:	d003      	beq.n	80080ae <__lo0bits+0x56>
 80080a6:	6013      	str	r3, [r2, #0]
 80080a8:	4770      	bx	lr
 80080aa:	2000      	movs	r0, #0
 80080ac:	4770      	bx	lr
 80080ae:	2020      	movs	r0, #32
 80080b0:	4770      	bx	lr
	...

080080b4 <__i2b>:
 80080b4:	b510      	push	{r4, lr}
 80080b6:	460c      	mov	r4, r1
 80080b8:	2101      	movs	r1, #1
 80080ba:	f7ff febb 	bl	8007e34 <_Balloc>
 80080be:	4602      	mov	r2, r0
 80080c0:	b928      	cbnz	r0, 80080ce <__i2b+0x1a>
 80080c2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80080c6:	4b04      	ldr	r3, [pc, #16]	; (80080d8 <__i2b+0x24>)
 80080c8:	4804      	ldr	r0, [pc, #16]	; (80080dc <__i2b+0x28>)
 80080ca:	f7ff faf1 	bl	80076b0 <__assert_func>
 80080ce:	2301      	movs	r3, #1
 80080d0:	6144      	str	r4, [r0, #20]
 80080d2:	6103      	str	r3, [r0, #16]
 80080d4:	bd10      	pop	{r4, pc}
 80080d6:	bf00      	nop
 80080d8:	08009d01 	.word	0x08009d01
 80080dc:	08009d8c 	.word	0x08009d8c

080080e0 <__multiply>:
 80080e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080e4:	4691      	mov	r9, r2
 80080e6:	690a      	ldr	r2, [r1, #16]
 80080e8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80080ec:	460c      	mov	r4, r1
 80080ee:	429a      	cmp	r2, r3
 80080f0:	bfbe      	ittt	lt
 80080f2:	460b      	movlt	r3, r1
 80080f4:	464c      	movlt	r4, r9
 80080f6:	4699      	movlt	r9, r3
 80080f8:	6927      	ldr	r7, [r4, #16]
 80080fa:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80080fe:	68a3      	ldr	r3, [r4, #8]
 8008100:	6861      	ldr	r1, [r4, #4]
 8008102:	eb07 060a 	add.w	r6, r7, sl
 8008106:	42b3      	cmp	r3, r6
 8008108:	b085      	sub	sp, #20
 800810a:	bfb8      	it	lt
 800810c:	3101      	addlt	r1, #1
 800810e:	f7ff fe91 	bl	8007e34 <_Balloc>
 8008112:	b930      	cbnz	r0, 8008122 <__multiply+0x42>
 8008114:	4602      	mov	r2, r0
 8008116:	f240 115d 	movw	r1, #349	; 0x15d
 800811a:	4b43      	ldr	r3, [pc, #268]	; (8008228 <__multiply+0x148>)
 800811c:	4843      	ldr	r0, [pc, #268]	; (800822c <__multiply+0x14c>)
 800811e:	f7ff fac7 	bl	80076b0 <__assert_func>
 8008122:	f100 0514 	add.w	r5, r0, #20
 8008126:	462b      	mov	r3, r5
 8008128:	2200      	movs	r2, #0
 800812a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800812e:	4543      	cmp	r3, r8
 8008130:	d321      	bcc.n	8008176 <__multiply+0x96>
 8008132:	f104 0314 	add.w	r3, r4, #20
 8008136:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800813a:	f109 0314 	add.w	r3, r9, #20
 800813e:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008142:	9202      	str	r2, [sp, #8]
 8008144:	1b3a      	subs	r2, r7, r4
 8008146:	3a15      	subs	r2, #21
 8008148:	f022 0203 	bic.w	r2, r2, #3
 800814c:	3204      	adds	r2, #4
 800814e:	f104 0115 	add.w	r1, r4, #21
 8008152:	428f      	cmp	r7, r1
 8008154:	bf38      	it	cc
 8008156:	2204      	movcc	r2, #4
 8008158:	9201      	str	r2, [sp, #4]
 800815a:	9a02      	ldr	r2, [sp, #8]
 800815c:	9303      	str	r3, [sp, #12]
 800815e:	429a      	cmp	r2, r3
 8008160:	d80c      	bhi.n	800817c <__multiply+0x9c>
 8008162:	2e00      	cmp	r6, #0
 8008164:	dd03      	ble.n	800816e <__multiply+0x8e>
 8008166:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800816a:	2b00      	cmp	r3, #0
 800816c:	d059      	beq.n	8008222 <__multiply+0x142>
 800816e:	6106      	str	r6, [r0, #16]
 8008170:	b005      	add	sp, #20
 8008172:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008176:	f843 2b04 	str.w	r2, [r3], #4
 800817a:	e7d8      	b.n	800812e <__multiply+0x4e>
 800817c:	f8b3 a000 	ldrh.w	sl, [r3]
 8008180:	f1ba 0f00 	cmp.w	sl, #0
 8008184:	d023      	beq.n	80081ce <__multiply+0xee>
 8008186:	46a9      	mov	r9, r5
 8008188:	f04f 0c00 	mov.w	ip, #0
 800818c:	f104 0e14 	add.w	lr, r4, #20
 8008190:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008194:	f8d9 1000 	ldr.w	r1, [r9]
 8008198:	fa1f fb82 	uxth.w	fp, r2
 800819c:	b289      	uxth	r1, r1
 800819e:	fb0a 110b 	mla	r1, sl, fp, r1
 80081a2:	4461      	add	r1, ip
 80081a4:	f8d9 c000 	ldr.w	ip, [r9]
 80081a8:	0c12      	lsrs	r2, r2, #16
 80081aa:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80081ae:	fb0a c202 	mla	r2, sl, r2, ip
 80081b2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80081b6:	b289      	uxth	r1, r1
 80081b8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80081bc:	4577      	cmp	r7, lr
 80081be:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80081c2:	f849 1b04 	str.w	r1, [r9], #4
 80081c6:	d8e3      	bhi.n	8008190 <__multiply+0xb0>
 80081c8:	9a01      	ldr	r2, [sp, #4]
 80081ca:	f845 c002 	str.w	ip, [r5, r2]
 80081ce:	9a03      	ldr	r2, [sp, #12]
 80081d0:	3304      	adds	r3, #4
 80081d2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80081d6:	f1b9 0f00 	cmp.w	r9, #0
 80081da:	d020      	beq.n	800821e <__multiply+0x13e>
 80081dc:	46ae      	mov	lr, r5
 80081de:	f04f 0a00 	mov.w	sl, #0
 80081e2:	6829      	ldr	r1, [r5, #0]
 80081e4:	f104 0c14 	add.w	ip, r4, #20
 80081e8:	f8bc b000 	ldrh.w	fp, [ip]
 80081ec:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80081f0:	b289      	uxth	r1, r1
 80081f2:	fb09 220b 	mla	r2, r9, fp, r2
 80081f6:	4492      	add	sl, r2
 80081f8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80081fc:	f84e 1b04 	str.w	r1, [lr], #4
 8008200:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008204:	f8be 1000 	ldrh.w	r1, [lr]
 8008208:	0c12      	lsrs	r2, r2, #16
 800820a:	fb09 1102 	mla	r1, r9, r2, r1
 800820e:	4567      	cmp	r7, ip
 8008210:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008214:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008218:	d8e6      	bhi.n	80081e8 <__multiply+0x108>
 800821a:	9a01      	ldr	r2, [sp, #4]
 800821c:	50a9      	str	r1, [r5, r2]
 800821e:	3504      	adds	r5, #4
 8008220:	e79b      	b.n	800815a <__multiply+0x7a>
 8008222:	3e01      	subs	r6, #1
 8008224:	e79d      	b.n	8008162 <__multiply+0x82>
 8008226:	bf00      	nop
 8008228:	08009d01 	.word	0x08009d01
 800822c:	08009d8c 	.word	0x08009d8c

08008230 <__pow5mult>:
 8008230:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008234:	4615      	mov	r5, r2
 8008236:	f012 0203 	ands.w	r2, r2, #3
 800823a:	4606      	mov	r6, r0
 800823c:	460f      	mov	r7, r1
 800823e:	d007      	beq.n	8008250 <__pow5mult+0x20>
 8008240:	4c25      	ldr	r4, [pc, #148]	; (80082d8 <__pow5mult+0xa8>)
 8008242:	3a01      	subs	r2, #1
 8008244:	2300      	movs	r3, #0
 8008246:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800824a:	f7ff fe55 	bl	8007ef8 <__multadd>
 800824e:	4607      	mov	r7, r0
 8008250:	10ad      	asrs	r5, r5, #2
 8008252:	d03d      	beq.n	80082d0 <__pow5mult+0xa0>
 8008254:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008256:	b97c      	cbnz	r4, 8008278 <__pow5mult+0x48>
 8008258:	2010      	movs	r0, #16
 800825a:	f7fe f9c5 	bl	80065e8 <malloc>
 800825e:	4602      	mov	r2, r0
 8008260:	6270      	str	r0, [r6, #36]	; 0x24
 8008262:	b928      	cbnz	r0, 8008270 <__pow5mult+0x40>
 8008264:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008268:	4b1c      	ldr	r3, [pc, #112]	; (80082dc <__pow5mult+0xac>)
 800826a:	481d      	ldr	r0, [pc, #116]	; (80082e0 <__pow5mult+0xb0>)
 800826c:	f7ff fa20 	bl	80076b0 <__assert_func>
 8008270:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008274:	6004      	str	r4, [r0, #0]
 8008276:	60c4      	str	r4, [r0, #12]
 8008278:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800827c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008280:	b94c      	cbnz	r4, 8008296 <__pow5mult+0x66>
 8008282:	f240 2171 	movw	r1, #625	; 0x271
 8008286:	4630      	mov	r0, r6
 8008288:	f7ff ff14 	bl	80080b4 <__i2b>
 800828c:	2300      	movs	r3, #0
 800828e:	4604      	mov	r4, r0
 8008290:	f8c8 0008 	str.w	r0, [r8, #8]
 8008294:	6003      	str	r3, [r0, #0]
 8008296:	f04f 0900 	mov.w	r9, #0
 800829a:	07eb      	lsls	r3, r5, #31
 800829c:	d50a      	bpl.n	80082b4 <__pow5mult+0x84>
 800829e:	4639      	mov	r1, r7
 80082a0:	4622      	mov	r2, r4
 80082a2:	4630      	mov	r0, r6
 80082a4:	f7ff ff1c 	bl	80080e0 <__multiply>
 80082a8:	4680      	mov	r8, r0
 80082aa:	4639      	mov	r1, r7
 80082ac:	4630      	mov	r0, r6
 80082ae:	f7ff fe01 	bl	8007eb4 <_Bfree>
 80082b2:	4647      	mov	r7, r8
 80082b4:	106d      	asrs	r5, r5, #1
 80082b6:	d00b      	beq.n	80082d0 <__pow5mult+0xa0>
 80082b8:	6820      	ldr	r0, [r4, #0]
 80082ba:	b938      	cbnz	r0, 80082cc <__pow5mult+0x9c>
 80082bc:	4622      	mov	r2, r4
 80082be:	4621      	mov	r1, r4
 80082c0:	4630      	mov	r0, r6
 80082c2:	f7ff ff0d 	bl	80080e0 <__multiply>
 80082c6:	6020      	str	r0, [r4, #0]
 80082c8:	f8c0 9000 	str.w	r9, [r0]
 80082cc:	4604      	mov	r4, r0
 80082ce:	e7e4      	b.n	800829a <__pow5mult+0x6a>
 80082d0:	4638      	mov	r0, r7
 80082d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80082d6:	bf00      	nop
 80082d8:	08009ed8 	.word	0x08009ed8
 80082dc:	08009b50 	.word	0x08009b50
 80082e0:	08009d8c 	.word	0x08009d8c

080082e4 <__lshift>:
 80082e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082e8:	460c      	mov	r4, r1
 80082ea:	4607      	mov	r7, r0
 80082ec:	4691      	mov	r9, r2
 80082ee:	6923      	ldr	r3, [r4, #16]
 80082f0:	6849      	ldr	r1, [r1, #4]
 80082f2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80082f6:	68a3      	ldr	r3, [r4, #8]
 80082f8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80082fc:	f108 0601 	add.w	r6, r8, #1
 8008300:	42b3      	cmp	r3, r6
 8008302:	db0b      	blt.n	800831c <__lshift+0x38>
 8008304:	4638      	mov	r0, r7
 8008306:	f7ff fd95 	bl	8007e34 <_Balloc>
 800830a:	4605      	mov	r5, r0
 800830c:	b948      	cbnz	r0, 8008322 <__lshift+0x3e>
 800830e:	4602      	mov	r2, r0
 8008310:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008314:	4b29      	ldr	r3, [pc, #164]	; (80083bc <__lshift+0xd8>)
 8008316:	482a      	ldr	r0, [pc, #168]	; (80083c0 <__lshift+0xdc>)
 8008318:	f7ff f9ca 	bl	80076b0 <__assert_func>
 800831c:	3101      	adds	r1, #1
 800831e:	005b      	lsls	r3, r3, #1
 8008320:	e7ee      	b.n	8008300 <__lshift+0x1c>
 8008322:	2300      	movs	r3, #0
 8008324:	f100 0114 	add.w	r1, r0, #20
 8008328:	f100 0210 	add.w	r2, r0, #16
 800832c:	4618      	mov	r0, r3
 800832e:	4553      	cmp	r3, sl
 8008330:	db37      	blt.n	80083a2 <__lshift+0xbe>
 8008332:	6920      	ldr	r0, [r4, #16]
 8008334:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008338:	f104 0314 	add.w	r3, r4, #20
 800833c:	f019 091f 	ands.w	r9, r9, #31
 8008340:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008344:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008348:	d02f      	beq.n	80083aa <__lshift+0xc6>
 800834a:	468a      	mov	sl, r1
 800834c:	f04f 0c00 	mov.w	ip, #0
 8008350:	f1c9 0e20 	rsb	lr, r9, #32
 8008354:	681a      	ldr	r2, [r3, #0]
 8008356:	fa02 f209 	lsl.w	r2, r2, r9
 800835a:	ea42 020c 	orr.w	r2, r2, ip
 800835e:	f84a 2b04 	str.w	r2, [sl], #4
 8008362:	f853 2b04 	ldr.w	r2, [r3], #4
 8008366:	4298      	cmp	r0, r3
 8008368:	fa22 fc0e 	lsr.w	ip, r2, lr
 800836c:	d8f2      	bhi.n	8008354 <__lshift+0x70>
 800836e:	1b03      	subs	r3, r0, r4
 8008370:	3b15      	subs	r3, #21
 8008372:	f023 0303 	bic.w	r3, r3, #3
 8008376:	3304      	adds	r3, #4
 8008378:	f104 0215 	add.w	r2, r4, #21
 800837c:	4290      	cmp	r0, r2
 800837e:	bf38      	it	cc
 8008380:	2304      	movcc	r3, #4
 8008382:	f841 c003 	str.w	ip, [r1, r3]
 8008386:	f1bc 0f00 	cmp.w	ip, #0
 800838a:	d001      	beq.n	8008390 <__lshift+0xac>
 800838c:	f108 0602 	add.w	r6, r8, #2
 8008390:	3e01      	subs	r6, #1
 8008392:	4638      	mov	r0, r7
 8008394:	4621      	mov	r1, r4
 8008396:	612e      	str	r6, [r5, #16]
 8008398:	f7ff fd8c 	bl	8007eb4 <_Bfree>
 800839c:	4628      	mov	r0, r5
 800839e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083a2:	f842 0f04 	str.w	r0, [r2, #4]!
 80083a6:	3301      	adds	r3, #1
 80083a8:	e7c1      	b.n	800832e <__lshift+0x4a>
 80083aa:	3904      	subs	r1, #4
 80083ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80083b0:	4298      	cmp	r0, r3
 80083b2:	f841 2f04 	str.w	r2, [r1, #4]!
 80083b6:	d8f9      	bhi.n	80083ac <__lshift+0xc8>
 80083b8:	e7ea      	b.n	8008390 <__lshift+0xac>
 80083ba:	bf00      	nop
 80083bc:	08009d01 	.word	0x08009d01
 80083c0:	08009d8c 	.word	0x08009d8c

080083c4 <__mcmp>:
 80083c4:	4603      	mov	r3, r0
 80083c6:	690a      	ldr	r2, [r1, #16]
 80083c8:	6900      	ldr	r0, [r0, #16]
 80083ca:	b530      	push	{r4, r5, lr}
 80083cc:	1a80      	subs	r0, r0, r2
 80083ce:	d10d      	bne.n	80083ec <__mcmp+0x28>
 80083d0:	3314      	adds	r3, #20
 80083d2:	3114      	adds	r1, #20
 80083d4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80083d8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80083dc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80083e0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80083e4:	4295      	cmp	r5, r2
 80083e6:	d002      	beq.n	80083ee <__mcmp+0x2a>
 80083e8:	d304      	bcc.n	80083f4 <__mcmp+0x30>
 80083ea:	2001      	movs	r0, #1
 80083ec:	bd30      	pop	{r4, r5, pc}
 80083ee:	42a3      	cmp	r3, r4
 80083f0:	d3f4      	bcc.n	80083dc <__mcmp+0x18>
 80083f2:	e7fb      	b.n	80083ec <__mcmp+0x28>
 80083f4:	f04f 30ff 	mov.w	r0, #4294967295
 80083f8:	e7f8      	b.n	80083ec <__mcmp+0x28>
	...

080083fc <__mdiff>:
 80083fc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008400:	460d      	mov	r5, r1
 8008402:	4607      	mov	r7, r0
 8008404:	4611      	mov	r1, r2
 8008406:	4628      	mov	r0, r5
 8008408:	4614      	mov	r4, r2
 800840a:	f7ff ffdb 	bl	80083c4 <__mcmp>
 800840e:	1e06      	subs	r6, r0, #0
 8008410:	d111      	bne.n	8008436 <__mdiff+0x3a>
 8008412:	4631      	mov	r1, r6
 8008414:	4638      	mov	r0, r7
 8008416:	f7ff fd0d 	bl	8007e34 <_Balloc>
 800841a:	4602      	mov	r2, r0
 800841c:	b928      	cbnz	r0, 800842a <__mdiff+0x2e>
 800841e:	f240 2132 	movw	r1, #562	; 0x232
 8008422:	4b3a      	ldr	r3, [pc, #232]	; (800850c <__mdiff+0x110>)
 8008424:	483a      	ldr	r0, [pc, #232]	; (8008510 <__mdiff+0x114>)
 8008426:	f7ff f943 	bl	80076b0 <__assert_func>
 800842a:	2301      	movs	r3, #1
 800842c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8008430:	4610      	mov	r0, r2
 8008432:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008436:	bfa4      	itt	ge
 8008438:	4623      	movge	r3, r4
 800843a:	462c      	movge	r4, r5
 800843c:	4638      	mov	r0, r7
 800843e:	6861      	ldr	r1, [r4, #4]
 8008440:	bfa6      	itte	ge
 8008442:	461d      	movge	r5, r3
 8008444:	2600      	movge	r6, #0
 8008446:	2601      	movlt	r6, #1
 8008448:	f7ff fcf4 	bl	8007e34 <_Balloc>
 800844c:	4602      	mov	r2, r0
 800844e:	b918      	cbnz	r0, 8008458 <__mdiff+0x5c>
 8008450:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008454:	4b2d      	ldr	r3, [pc, #180]	; (800850c <__mdiff+0x110>)
 8008456:	e7e5      	b.n	8008424 <__mdiff+0x28>
 8008458:	f102 0814 	add.w	r8, r2, #20
 800845c:	46c2      	mov	sl, r8
 800845e:	f04f 0c00 	mov.w	ip, #0
 8008462:	6927      	ldr	r7, [r4, #16]
 8008464:	60c6      	str	r6, [r0, #12]
 8008466:	692e      	ldr	r6, [r5, #16]
 8008468:	f104 0014 	add.w	r0, r4, #20
 800846c:	f105 0914 	add.w	r9, r5, #20
 8008470:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8008474:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008478:	3410      	adds	r4, #16
 800847a:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800847e:	f859 3b04 	ldr.w	r3, [r9], #4
 8008482:	fa1f f18b 	uxth.w	r1, fp
 8008486:	448c      	add	ip, r1
 8008488:	b299      	uxth	r1, r3
 800848a:	0c1b      	lsrs	r3, r3, #16
 800848c:	ebac 0101 	sub.w	r1, ip, r1
 8008490:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008494:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8008498:	b289      	uxth	r1, r1
 800849a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800849e:	454e      	cmp	r6, r9
 80084a0:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80084a4:	f84a 3b04 	str.w	r3, [sl], #4
 80084a8:	d8e7      	bhi.n	800847a <__mdiff+0x7e>
 80084aa:	1b73      	subs	r3, r6, r5
 80084ac:	3b15      	subs	r3, #21
 80084ae:	f023 0303 	bic.w	r3, r3, #3
 80084b2:	3515      	adds	r5, #21
 80084b4:	3304      	adds	r3, #4
 80084b6:	42ae      	cmp	r6, r5
 80084b8:	bf38      	it	cc
 80084ba:	2304      	movcc	r3, #4
 80084bc:	4418      	add	r0, r3
 80084be:	4443      	add	r3, r8
 80084c0:	461e      	mov	r6, r3
 80084c2:	4605      	mov	r5, r0
 80084c4:	4575      	cmp	r5, lr
 80084c6:	d30e      	bcc.n	80084e6 <__mdiff+0xea>
 80084c8:	f10e 0103 	add.w	r1, lr, #3
 80084cc:	1a09      	subs	r1, r1, r0
 80084ce:	f021 0103 	bic.w	r1, r1, #3
 80084d2:	3803      	subs	r0, #3
 80084d4:	4586      	cmp	lr, r0
 80084d6:	bf38      	it	cc
 80084d8:	2100      	movcc	r1, #0
 80084da:	4419      	add	r1, r3
 80084dc:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80084e0:	b18b      	cbz	r3, 8008506 <__mdiff+0x10a>
 80084e2:	6117      	str	r7, [r2, #16]
 80084e4:	e7a4      	b.n	8008430 <__mdiff+0x34>
 80084e6:	f855 8b04 	ldr.w	r8, [r5], #4
 80084ea:	fa1f f188 	uxth.w	r1, r8
 80084ee:	4461      	add	r1, ip
 80084f0:	140c      	asrs	r4, r1, #16
 80084f2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80084f6:	b289      	uxth	r1, r1
 80084f8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80084fc:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8008500:	f846 1b04 	str.w	r1, [r6], #4
 8008504:	e7de      	b.n	80084c4 <__mdiff+0xc8>
 8008506:	3f01      	subs	r7, #1
 8008508:	e7e8      	b.n	80084dc <__mdiff+0xe0>
 800850a:	bf00      	nop
 800850c:	08009d01 	.word	0x08009d01
 8008510:	08009d8c 	.word	0x08009d8c

08008514 <__ulp>:
 8008514:	4b11      	ldr	r3, [pc, #68]	; (800855c <__ulp+0x48>)
 8008516:	400b      	ands	r3, r1
 8008518:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800851c:	2b00      	cmp	r3, #0
 800851e:	dd02      	ble.n	8008526 <__ulp+0x12>
 8008520:	2000      	movs	r0, #0
 8008522:	4619      	mov	r1, r3
 8008524:	4770      	bx	lr
 8008526:	425b      	negs	r3, r3
 8008528:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800852c:	f04f 0000 	mov.w	r0, #0
 8008530:	f04f 0100 	mov.w	r1, #0
 8008534:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008538:	da04      	bge.n	8008544 <__ulp+0x30>
 800853a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800853e:	fa43 f102 	asr.w	r1, r3, r2
 8008542:	4770      	bx	lr
 8008544:	f1a2 0314 	sub.w	r3, r2, #20
 8008548:	2b1e      	cmp	r3, #30
 800854a:	bfd6      	itet	le
 800854c:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8008550:	2301      	movgt	r3, #1
 8008552:	fa22 f303 	lsrle.w	r3, r2, r3
 8008556:	4618      	mov	r0, r3
 8008558:	4770      	bx	lr
 800855a:	bf00      	nop
 800855c:	7ff00000 	.word	0x7ff00000

08008560 <__b2d>:
 8008560:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008564:	6907      	ldr	r7, [r0, #16]
 8008566:	f100 0914 	add.w	r9, r0, #20
 800856a:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800856e:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8008572:	f1a7 0804 	sub.w	r8, r7, #4
 8008576:	4630      	mov	r0, r6
 8008578:	f7ff fd4e 	bl	8008018 <__hi0bits>
 800857c:	f1c0 0320 	rsb	r3, r0, #32
 8008580:	280a      	cmp	r0, #10
 8008582:	600b      	str	r3, [r1, #0]
 8008584:	491f      	ldr	r1, [pc, #124]	; (8008604 <__b2d+0xa4>)
 8008586:	dc17      	bgt.n	80085b8 <__b2d+0x58>
 8008588:	45c1      	cmp	r9, r8
 800858a:	bf28      	it	cs
 800858c:	2200      	movcs	r2, #0
 800858e:	f1c0 0c0b 	rsb	ip, r0, #11
 8008592:	fa26 f30c 	lsr.w	r3, r6, ip
 8008596:	bf38      	it	cc
 8008598:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800859c:	ea43 0501 	orr.w	r5, r3, r1
 80085a0:	f100 0315 	add.w	r3, r0, #21
 80085a4:	fa06 f303 	lsl.w	r3, r6, r3
 80085a8:	fa22 f20c 	lsr.w	r2, r2, ip
 80085ac:	ea43 0402 	orr.w	r4, r3, r2
 80085b0:	4620      	mov	r0, r4
 80085b2:	4629      	mov	r1, r5
 80085b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085b8:	45c1      	cmp	r9, r8
 80085ba:	bf2e      	itee	cs
 80085bc:	2200      	movcs	r2, #0
 80085be:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 80085c2:	f1a7 0808 	subcc.w	r8, r7, #8
 80085c6:	f1b0 030b 	subs.w	r3, r0, #11
 80085ca:	d016      	beq.n	80085fa <__b2d+0x9a>
 80085cc:	f1c3 0720 	rsb	r7, r3, #32
 80085d0:	fa22 f107 	lsr.w	r1, r2, r7
 80085d4:	45c8      	cmp	r8, r9
 80085d6:	fa06 f603 	lsl.w	r6, r6, r3
 80085da:	ea46 0601 	orr.w	r6, r6, r1
 80085de:	bf94      	ite	ls
 80085e0:	2100      	movls	r1, #0
 80085e2:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 80085e6:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 80085ea:	fa02 f003 	lsl.w	r0, r2, r3
 80085ee:	40f9      	lsrs	r1, r7
 80085f0:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80085f4:	ea40 0401 	orr.w	r4, r0, r1
 80085f8:	e7da      	b.n	80085b0 <__b2d+0x50>
 80085fa:	4614      	mov	r4, r2
 80085fc:	ea46 0501 	orr.w	r5, r6, r1
 8008600:	e7d6      	b.n	80085b0 <__b2d+0x50>
 8008602:	bf00      	nop
 8008604:	3ff00000 	.word	0x3ff00000

08008608 <__d2b>:
 8008608:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800860c:	2101      	movs	r1, #1
 800860e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8008612:	4690      	mov	r8, r2
 8008614:	461d      	mov	r5, r3
 8008616:	f7ff fc0d 	bl	8007e34 <_Balloc>
 800861a:	4604      	mov	r4, r0
 800861c:	b930      	cbnz	r0, 800862c <__d2b+0x24>
 800861e:	4602      	mov	r2, r0
 8008620:	f240 310a 	movw	r1, #778	; 0x30a
 8008624:	4b24      	ldr	r3, [pc, #144]	; (80086b8 <__d2b+0xb0>)
 8008626:	4825      	ldr	r0, [pc, #148]	; (80086bc <__d2b+0xb4>)
 8008628:	f7ff f842 	bl	80076b0 <__assert_func>
 800862c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8008630:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8008634:	bb2d      	cbnz	r5, 8008682 <__d2b+0x7a>
 8008636:	9301      	str	r3, [sp, #4]
 8008638:	f1b8 0300 	subs.w	r3, r8, #0
 800863c:	d026      	beq.n	800868c <__d2b+0x84>
 800863e:	4668      	mov	r0, sp
 8008640:	9300      	str	r3, [sp, #0]
 8008642:	f7ff fd09 	bl	8008058 <__lo0bits>
 8008646:	9900      	ldr	r1, [sp, #0]
 8008648:	b1f0      	cbz	r0, 8008688 <__d2b+0x80>
 800864a:	9a01      	ldr	r2, [sp, #4]
 800864c:	f1c0 0320 	rsb	r3, r0, #32
 8008650:	fa02 f303 	lsl.w	r3, r2, r3
 8008654:	430b      	orrs	r3, r1
 8008656:	40c2      	lsrs	r2, r0
 8008658:	6163      	str	r3, [r4, #20]
 800865a:	9201      	str	r2, [sp, #4]
 800865c:	9b01      	ldr	r3, [sp, #4]
 800865e:	2b00      	cmp	r3, #0
 8008660:	bf14      	ite	ne
 8008662:	2102      	movne	r1, #2
 8008664:	2101      	moveq	r1, #1
 8008666:	61a3      	str	r3, [r4, #24]
 8008668:	6121      	str	r1, [r4, #16]
 800866a:	b1c5      	cbz	r5, 800869e <__d2b+0x96>
 800866c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008670:	4405      	add	r5, r0
 8008672:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008676:	603d      	str	r5, [r7, #0]
 8008678:	6030      	str	r0, [r6, #0]
 800867a:	4620      	mov	r0, r4
 800867c:	b002      	add	sp, #8
 800867e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008682:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008686:	e7d6      	b.n	8008636 <__d2b+0x2e>
 8008688:	6161      	str	r1, [r4, #20]
 800868a:	e7e7      	b.n	800865c <__d2b+0x54>
 800868c:	a801      	add	r0, sp, #4
 800868e:	f7ff fce3 	bl	8008058 <__lo0bits>
 8008692:	2101      	movs	r1, #1
 8008694:	9b01      	ldr	r3, [sp, #4]
 8008696:	6121      	str	r1, [r4, #16]
 8008698:	6163      	str	r3, [r4, #20]
 800869a:	3020      	adds	r0, #32
 800869c:	e7e5      	b.n	800866a <__d2b+0x62>
 800869e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80086a2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80086a6:	6038      	str	r0, [r7, #0]
 80086a8:	6918      	ldr	r0, [r3, #16]
 80086aa:	f7ff fcb5 	bl	8008018 <__hi0bits>
 80086ae:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80086b2:	6031      	str	r1, [r6, #0]
 80086b4:	e7e1      	b.n	800867a <__d2b+0x72>
 80086b6:	bf00      	nop
 80086b8:	08009d01 	.word	0x08009d01
 80086bc:	08009d8c 	.word	0x08009d8c

080086c0 <__ratio>:
 80086c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086c4:	4688      	mov	r8, r1
 80086c6:	4669      	mov	r1, sp
 80086c8:	4681      	mov	r9, r0
 80086ca:	f7ff ff49 	bl	8008560 <__b2d>
 80086ce:	460f      	mov	r7, r1
 80086d0:	4604      	mov	r4, r0
 80086d2:	460d      	mov	r5, r1
 80086d4:	4640      	mov	r0, r8
 80086d6:	a901      	add	r1, sp, #4
 80086d8:	f7ff ff42 	bl	8008560 <__b2d>
 80086dc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80086e0:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80086e4:	468b      	mov	fp, r1
 80086e6:	eba3 0c02 	sub.w	ip, r3, r2
 80086ea:	e9dd 3200 	ldrd	r3, r2, [sp]
 80086ee:	1a9b      	subs	r3, r3, r2
 80086f0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	bfd5      	itete	le
 80086f8:	460a      	movle	r2, r1
 80086fa:	462a      	movgt	r2, r5
 80086fc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008700:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008704:	bfd8      	it	le
 8008706:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800870a:	465b      	mov	r3, fp
 800870c:	4602      	mov	r2, r0
 800870e:	4639      	mov	r1, r7
 8008710:	4620      	mov	r0, r4
 8008712:	f7f8 f8c9 	bl	80008a8 <__aeabi_ddiv>
 8008716:	b003      	add	sp, #12
 8008718:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800871c <__copybits>:
 800871c:	3901      	subs	r1, #1
 800871e:	b570      	push	{r4, r5, r6, lr}
 8008720:	1149      	asrs	r1, r1, #5
 8008722:	6914      	ldr	r4, [r2, #16]
 8008724:	3101      	adds	r1, #1
 8008726:	f102 0314 	add.w	r3, r2, #20
 800872a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800872e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008732:	1f05      	subs	r5, r0, #4
 8008734:	42a3      	cmp	r3, r4
 8008736:	d30c      	bcc.n	8008752 <__copybits+0x36>
 8008738:	1aa3      	subs	r3, r4, r2
 800873a:	3b11      	subs	r3, #17
 800873c:	f023 0303 	bic.w	r3, r3, #3
 8008740:	3211      	adds	r2, #17
 8008742:	42a2      	cmp	r2, r4
 8008744:	bf88      	it	hi
 8008746:	2300      	movhi	r3, #0
 8008748:	4418      	add	r0, r3
 800874a:	2300      	movs	r3, #0
 800874c:	4288      	cmp	r0, r1
 800874e:	d305      	bcc.n	800875c <__copybits+0x40>
 8008750:	bd70      	pop	{r4, r5, r6, pc}
 8008752:	f853 6b04 	ldr.w	r6, [r3], #4
 8008756:	f845 6f04 	str.w	r6, [r5, #4]!
 800875a:	e7eb      	b.n	8008734 <__copybits+0x18>
 800875c:	f840 3b04 	str.w	r3, [r0], #4
 8008760:	e7f4      	b.n	800874c <__copybits+0x30>

08008762 <__any_on>:
 8008762:	f100 0214 	add.w	r2, r0, #20
 8008766:	6900      	ldr	r0, [r0, #16]
 8008768:	114b      	asrs	r3, r1, #5
 800876a:	4298      	cmp	r0, r3
 800876c:	b510      	push	{r4, lr}
 800876e:	db11      	blt.n	8008794 <__any_on+0x32>
 8008770:	dd0a      	ble.n	8008788 <__any_on+0x26>
 8008772:	f011 011f 	ands.w	r1, r1, #31
 8008776:	d007      	beq.n	8008788 <__any_on+0x26>
 8008778:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800877c:	fa24 f001 	lsr.w	r0, r4, r1
 8008780:	fa00 f101 	lsl.w	r1, r0, r1
 8008784:	428c      	cmp	r4, r1
 8008786:	d10b      	bne.n	80087a0 <__any_on+0x3e>
 8008788:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800878c:	4293      	cmp	r3, r2
 800878e:	d803      	bhi.n	8008798 <__any_on+0x36>
 8008790:	2000      	movs	r0, #0
 8008792:	bd10      	pop	{r4, pc}
 8008794:	4603      	mov	r3, r0
 8008796:	e7f7      	b.n	8008788 <__any_on+0x26>
 8008798:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800879c:	2900      	cmp	r1, #0
 800879e:	d0f5      	beq.n	800878c <__any_on+0x2a>
 80087a0:	2001      	movs	r0, #1
 80087a2:	e7f6      	b.n	8008792 <__any_on+0x30>

080087a4 <_calloc_r>:
 80087a4:	b570      	push	{r4, r5, r6, lr}
 80087a6:	fba1 5402 	umull	r5, r4, r1, r2
 80087aa:	b934      	cbnz	r4, 80087ba <_calloc_r+0x16>
 80087ac:	4629      	mov	r1, r5
 80087ae:	f7fd ff9b 	bl	80066e8 <_malloc_r>
 80087b2:	4606      	mov	r6, r0
 80087b4:	b928      	cbnz	r0, 80087c2 <_calloc_r+0x1e>
 80087b6:	4630      	mov	r0, r6
 80087b8:	bd70      	pop	{r4, r5, r6, pc}
 80087ba:	220c      	movs	r2, #12
 80087bc:	2600      	movs	r6, #0
 80087be:	6002      	str	r2, [r0, #0]
 80087c0:	e7f9      	b.n	80087b6 <_calloc_r+0x12>
 80087c2:	462a      	mov	r2, r5
 80087c4:	4621      	mov	r1, r4
 80087c6:	f7fd ff1f 	bl	8006608 <memset>
 80087ca:	e7f4      	b.n	80087b6 <_calloc_r+0x12>

080087cc <__ssputs_r>:
 80087cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087d0:	688e      	ldr	r6, [r1, #8]
 80087d2:	4682      	mov	sl, r0
 80087d4:	429e      	cmp	r6, r3
 80087d6:	460c      	mov	r4, r1
 80087d8:	4690      	mov	r8, r2
 80087da:	461f      	mov	r7, r3
 80087dc:	d838      	bhi.n	8008850 <__ssputs_r+0x84>
 80087de:	898a      	ldrh	r2, [r1, #12]
 80087e0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80087e4:	d032      	beq.n	800884c <__ssputs_r+0x80>
 80087e6:	6825      	ldr	r5, [r4, #0]
 80087e8:	6909      	ldr	r1, [r1, #16]
 80087ea:	3301      	adds	r3, #1
 80087ec:	eba5 0901 	sub.w	r9, r5, r1
 80087f0:	6965      	ldr	r5, [r4, #20]
 80087f2:	444b      	add	r3, r9
 80087f4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80087f8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80087fc:	106d      	asrs	r5, r5, #1
 80087fe:	429d      	cmp	r5, r3
 8008800:	bf38      	it	cc
 8008802:	461d      	movcc	r5, r3
 8008804:	0553      	lsls	r3, r2, #21
 8008806:	d531      	bpl.n	800886c <__ssputs_r+0xa0>
 8008808:	4629      	mov	r1, r5
 800880a:	f7fd ff6d 	bl	80066e8 <_malloc_r>
 800880e:	4606      	mov	r6, r0
 8008810:	b950      	cbnz	r0, 8008828 <__ssputs_r+0x5c>
 8008812:	230c      	movs	r3, #12
 8008814:	f04f 30ff 	mov.w	r0, #4294967295
 8008818:	f8ca 3000 	str.w	r3, [sl]
 800881c:	89a3      	ldrh	r3, [r4, #12]
 800881e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008822:	81a3      	strh	r3, [r4, #12]
 8008824:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008828:	464a      	mov	r2, r9
 800882a:	6921      	ldr	r1, [r4, #16]
 800882c:	f7ff fae8 	bl	8007e00 <memcpy>
 8008830:	89a3      	ldrh	r3, [r4, #12]
 8008832:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008836:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800883a:	81a3      	strh	r3, [r4, #12]
 800883c:	6126      	str	r6, [r4, #16]
 800883e:	444e      	add	r6, r9
 8008840:	6026      	str	r6, [r4, #0]
 8008842:	463e      	mov	r6, r7
 8008844:	6165      	str	r5, [r4, #20]
 8008846:	eba5 0509 	sub.w	r5, r5, r9
 800884a:	60a5      	str	r5, [r4, #8]
 800884c:	42be      	cmp	r6, r7
 800884e:	d900      	bls.n	8008852 <__ssputs_r+0x86>
 8008850:	463e      	mov	r6, r7
 8008852:	4632      	mov	r2, r6
 8008854:	4641      	mov	r1, r8
 8008856:	6820      	ldr	r0, [r4, #0]
 8008858:	f000 ff20 	bl	800969c <memmove>
 800885c:	68a3      	ldr	r3, [r4, #8]
 800885e:	2000      	movs	r0, #0
 8008860:	1b9b      	subs	r3, r3, r6
 8008862:	60a3      	str	r3, [r4, #8]
 8008864:	6823      	ldr	r3, [r4, #0]
 8008866:	4433      	add	r3, r6
 8008868:	6023      	str	r3, [r4, #0]
 800886a:	e7db      	b.n	8008824 <__ssputs_r+0x58>
 800886c:	462a      	mov	r2, r5
 800886e:	f000 ff2f 	bl	80096d0 <_realloc_r>
 8008872:	4606      	mov	r6, r0
 8008874:	2800      	cmp	r0, #0
 8008876:	d1e1      	bne.n	800883c <__ssputs_r+0x70>
 8008878:	4650      	mov	r0, sl
 800887a:	6921      	ldr	r1, [r4, #16]
 800887c:	f7fd fecc 	bl	8006618 <_free_r>
 8008880:	e7c7      	b.n	8008812 <__ssputs_r+0x46>
	...

08008884 <_svfiprintf_r>:
 8008884:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008888:	4698      	mov	r8, r3
 800888a:	898b      	ldrh	r3, [r1, #12]
 800888c:	4607      	mov	r7, r0
 800888e:	061b      	lsls	r3, r3, #24
 8008890:	460d      	mov	r5, r1
 8008892:	4614      	mov	r4, r2
 8008894:	b09d      	sub	sp, #116	; 0x74
 8008896:	d50e      	bpl.n	80088b6 <_svfiprintf_r+0x32>
 8008898:	690b      	ldr	r3, [r1, #16]
 800889a:	b963      	cbnz	r3, 80088b6 <_svfiprintf_r+0x32>
 800889c:	2140      	movs	r1, #64	; 0x40
 800889e:	f7fd ff23 	bl	80066e8 <_malloc_r>
 80088a2:	6028      	str	r0, [r5, #0]
 80088a4:	6128      	str	r0, [r5, #16]
 80088a6:	b920      	cbnz	r0, 80088b2 <_svfiprintf_r+0x2e>
 80088a8:	230c      	movs	r3, #12
 80088aa:	603b      	str	r3, [r7, #0]
 80088ac:	f04f 30ff 	mov.w	r0, #4294967295
 80088b0:	e0d1      	b.n	8008a56 <_svfiprintf_r+0x1d2>
 80088b2:	2340      	movs	r3, #64	; 0x40
 80088b4:	616b      	str	r3, [r5, #20]
 80088b6:	2300      	movs	r3, #0
 80088b8:	9309      	str	r3, [sp, #36]	; 0x24
 80088ba:	2320      	movs	r3, #32
 80088bc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80088c0:	2330      	movs	r3, #48	; 0x30
 80088c2:	f04f 0901 	mov.w	r9, #1
 80088c6:	f8cd 800c 	str.w	r8, [sp, #12]
 80088ca:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008a70 <_svfiprintf_r+0x1ec>
 80088ce:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80088d2:	4623      	mov	r3, r4
 80088d4:	469a      	mov	sl, r3
 80088d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80088da:	b10a      	cbz	r2, 80088e0 <_svfiprintf_r+0x5c>
 80088dc:	2a25      	cmp	r2, #37	; 0x25
 80088de:	d1f9      	bne.n	80088d4 <_svfiprintf_r+0x50>
 80088e0:	ebba 0b04 	subs.w	fp, sl, r4
 80088e4:	d00b      	beq.n	80088fe <_svfiprintf_r+0x7a>
 80088e6:	465b      	mov	r3, fp
 80088e8:	4622      	mov	r2, r4
 80088ea:	4629      	mov	r1, r5
 80088ec:	4638      	mov	r0, r7
 80088ee:	f7ff ff6d 	bl	80087cc <__ssputs_r>
 80088f2:	3001      	adds	r0, #1
 80088f4:	f000 80aa 	beq.w	8008a4c <_svfiprintf_r+0x1c8>
 80088f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80088fa:	445a      	add	r2, fp
 80088fc:	9209      	str	r2, [sp, #36]	; 0x24
 80088fe:	f89a 3000 	ldrb.w	r3, [sl]
 8008902:	2b00      	cmp	r3, #0
 8008904:	f000 80a2 	beq.w	8008a4c <_svfiprintf_r+0x1c8>
 8008908:	2300      	movs	r3, #0
 800890a:	f04f 32ff 	mov.w	r2, #4294967295
 800890e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008912:	f10a 0a01 	add.w	sl, sl, #1
 8008916:	9304      	str	r3, [sp, #16]
 8008918:	9307      	str	r3, [sp, #28]
 800891a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800891e:	931a      	str	r3, [sp, #104]	; 0x68
 8008920:	4654      	mov	r4, sl
 8008922:	2205      	movs	r2, #5
 8008924:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008928:	4851      	ldr	r0, [pc, #324]	; (8008a70 <_svfiprintf_r+0x1ec>)
 800892a:	f000 fea9 	bl	8009680 <memchr>
 800892e:	9a04      	ldr	r2, [sp, #16]
 8008930:	b9d8      	cbnz	r0, 800896a <_svfiprintf_r+0xe6>
 8008932:	06d0      	lsls	r0, r2, #27
 8008934:	bf44      	itt	mi
 8008936:	2320      	movmi	r3, #32
 8008938:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800893c:	0711      	lsls	r1, r2, #28
 800893e:	bf44      	itt	mi
 8008940:	232b      	movmi	r3, #43	; 0x2b
 8008942:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008946:	f89a 3000 	ldrb.w	r3, [sl]
 800894a:	2b2a      	cmp	r3, #42	; 0x2a
 800894c:	d015      	beq.n	800897a <_svfiprintf_r+0xf6>
 800894e:	4654      	mov	r4, sl
 8008950:	2000      	movs	r0, #0
 8008952:	f04f 0c0a 	mov.w	ip, #10
 8008956:	9a07      	ldr	r2, [sp, #28]
 8008958:	4621      	mov	r1, r4
 800895a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800895e:	3b30      	subs	r3, #48	; 0x30
 8008960:	2b09      	cmp	r3, #9
 8008962:	d94e      	bls.n	8008a02 <_svfiprintf_r+0x17e>
 8008964:	b1b0      	cbz	r0, 8008994 <_svfiprintf_r+0x110>
 8008966:	9207      	str	r2, [sp, #28]
 8008968:	e014      	b.n	8008994 <_svfiprintf_r+0x110>
 800896a:	eba0 0308 	sub.w	r3, r0, r8
 800896e:	fa09 f303 	lsl.w	r3, r9, r3
 8008972:	4313      	orrs	r3, r2
 8008974:	46a2      	mov	sl, r4
 8008976:	9304      	str	r3, [sp, #16]
 8008978:	e7d2      	b.n	8008920 <_svfiprintf_r+0x9c>
 800897a:	9b03      	ldr	r3, [sp, #12]
 800897c:	1d19      	adds	r1, r3, #4
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	9103      	str	r1, [sp, #12]
 8008982:	2b00      	cmp	r3, #0
 8008984:	bfbb      	ittet	lt
 8008986:	425b      	neglt	r3, r3
 8008988:	f042 0202 	orrlt.w	r2, r2, #2
 800898c:	9307      	strge	r3, [sp, #28]
 800898e:	9307      	strlt	r3, [sp, #28]
 8008990:	bfb8      	it	lt
 8008992:	9204      	strlt	r2, [sp, #16]
 8008994:	7823      	ldrb	r3, [r4, #0]
 8008996:	2b2e      	cmp	r3, #46	; 0x2e
 8008998:	d10c      	bne.n	80089b4 <_svfiprintf_r+0x130>
 800899a:	7863      	ldrb	r3, [r4, #1]
 800899c:	2b2a      	cmp	r3, #42	; 0x2a
 800899e:	d135      	bne.n	8008a0c <_svfiprintf_r+0x188>
 80089a0:	9b03      	ldr	r3, [sp, #12]
 80089a2:	3402      	adds	r4, #2
 80089a4:	1d1a      	adds	r2, r3, #4
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	9203      	str	r2, [sp, #12]
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	bfb8      	it	lt
 80089ae:	f04f 33ff 	movlt.w	r3, #4294967295
 80089b2:	9305      	str	r3, [sp, #20]
 80089b4:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8008a74 <_svfiprintf_r+0x1f0>
 80089b8:	2203      	movs	r2, #3
 80089ba:	4650      	mov	r0, sl
 80089bc:	7821      	ldrb	r1, [r4, #0]
 80089be:	f000 fe5f 	bl	8009680 <memchr>
 80089c2:	b140      	cbz	r0, 80089d6 <_svfiprintf_r+0x152>
 80089c4:	2340      	movs	r3, #64	; 0x40
 80089c6:	eba0 000a 	sub.w	r0, r0, sl
 80089ca:	fa03 f000 	lsl.w	r0, r3, r0
 80089ce:	9b04      	ldr	r3, [sp, #16]
 80089d0:	3401      	adds	r4, #1
 80089d2:	4303      	orrs	r3, r0
 80089d4:	9304      	str	r3, [sp, #16]
 80089d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089da:	2206      	movs	r2, #6
 80089dc:	4826      	ldr	r0, [pc, #152]	; (8008a78 <_svfiprintf_r+0x1f4>)
 80089de:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80089e2:	f000 fe4d 	bl	8009680 <memchr>
 80089e6:	2800      	cmp	r0, #0
 80089e8:	d038      	beq.n	8008a5c <_svfiprintf_r+0x1d8>
 80089ea:	4b24      	ldr	r3, [pc, #144]	; (8008a7c <_svfiprintf_r+0x1f8>)
 80089ec:	bb1b      	cbnz	r3, 8008a36 <_svfiprintf_r+0x1b2>
 80089ee:	9b03      	ldr	r3, [sp, #12]
 80089f0:	3307      	adds	r3, #7
 80089f2:	f023 0307 	bic.w	r3, r3, #7
 80089f6:	3308      	adds	r3, #8
 80089f8:	9303      	str	r3, [sp, #12]
 80089fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089fc:	4433      	add	r3, r6
 80089fe:	9309      	str	r3, [sp, #36]	; 0x24
 8008a00:	e767      	b.n	80088d2 <_svfiprintf_r+0x4e>
 8008a02:	460c      	mov	r4, r1
 8008a04:	2001      	movs	r0, #1
 8008a06:	fb0c 3202 	mla	r2, ip, r2, r3
 8008a0a:	e7a5      	b.n	8008958 <_svfiprintf_r+0xd4>
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	f04f 0c0a 	mov.w	ip, #10
 8008a12:	4619      	mov	r1, r3
 8008a14:	3401      	adds	r4, #1
 8008a16:	9305      	str	r3, [sp, #20]
 8008a18:	4620      	mov	r0, r4
 8008a1a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a1e:	3a30      	subs	r2, #48	; 0x30
 8008a20:	2a09      	cmp	r2, #9
 8008a22:	d903      	bls.n	8008a2c <_svfiprintf_r+0x1a8>
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d0c5      	beq.n	80089b4 <_svfiprintf_r+0x130>
 8008a28:	9105      	str	r1, [sp, #20]
 8008a2a:	e7c3      	b.n	80089b4 <_svfiprintf_r+0x130>
 8008a2c:	4604      	mov	r4, r0
 8008a2e:	2301      	movs	r3, #1
 8008a30:	fb0c 2101 	mla	r1, ip, r1, r2
 8008a34:	e7f0      	b.n	8008a18 <_svfiprintf_r+0x194>
 8008a36:	ab03      	add	r3, sp, #12
 8008a38:	9300      	str	r3, [sp, #0]
 8008a3a:	462a      	mov	r2, r5
 8008a3c:	4638      	mov	r0, r7
 8008a3e:	4b10      	ldr	r3, [pc, #64]	; (8008a80 <_svfiprintf_r+0x1fc>)
 8008a40:	a904      	add	r1, sp, #16
 8008a42:	f3af 8000 	nop.w
 8008a46:	1c42      	adds	r2, r0, #1
 8008a48:	4606      	mov	r6, r0
 8008a4a:	d1d6      	bne.n	80089fa <_svfiprintf_r+0x176>
 8008a4c:	89ab      	ldrh	r3, [r5, #12]
 8008a4e:	065b      	lsls	r3, r3, #25
 8008a50:	f53f af2c 	bmi.w	80088ac <_svfiprintf_r+0x28>
 8008a54:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008a56:	b01d      	add	sp, #116	; 0x74
 8008a58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a5c:	ab03      	add	r3, sp, #12
 8008a5e:	9300      	str	r3, [sp, #0]
 8008a60:	462a      	mov	r2, r5
 8008a62:	4638      	mov	r0, r7
 8008a64:	4b06      	ldr	r3, [pc, #24]	; (8008a80 <_svfiprintf_r+0x1fc>)
 8008a66:	a904      	add	r1, sp, #16
 8008a68:	f000 f9d4 	bl	8008e14 <_printf_i>
 8008a6c:	e7eb      	b.n	8008a46 <_svfiprintf_r+0x1c2>
 8008a6e:	bf00      	nop
 8008a70:	08009ee4 	.word	0x08009ee4
 8008a74:	08009eea 	.word	0x08009eea
 8008a78:	08009eee 	.word	0x08009eee
 8008a7c:	00000000 	.word	0x00000000
 8008a80:	080087cd 	.word	0x080087cd

08008a84 <__sfputc_r>:
 8008a84:	6893      	ldr	r3, [r2, #8]
 8008a86:	b410      	push	{r4}
 8008a88:	3b01      	subs	r3, #1
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	6093      	str	r3, [r2, #8]
 8008a8e:	da07      	bge.n	8008aa0 <__sfputc_r+0x1c>
 8008a90:	6994      	ldr	r4, [r2, #24]
 8008a92:	42a3      	cmp	r3, r4
 8008a94:	db01      	blt.n	8008a9a <__sfputc_r+0x16>
 8008a96:	290a      	cmp	r1, #10
 8008a98:	d102      	bne.n	8008aa0 <__sfputc_r+0x1c>
 8008a9a:	bc10      	pop	{r4}
 8008a9c:	f000 bafe 	b.w	800909c <__swbuf_r>
 8008aa0:	6813      	ldr	r3, [r2, #0]
 8008aa2:	1c58      	adds	r0, r3, #1
 8008aa4:	6010      	str	r0, [r2, #0]
 8008aa6:	7019      	strb	r1, [r3, #0]
 8008aa8:	4608      	mov	r0, r1
 8008aaa:	bc10      	pop	{r4}
 8008aac:	4770      	bx	lr

08008aae <__sfputs_r>:
 8008aae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ab0:	4606      	mov	r6, r0
 8008ab2:	460f      	mov	r7, r1
 8008ab4:	4614      	mov	r4, r2
 8008ab6:	18d5      	adds	r5, r2, r3
 8008ab8:	42ac      	cmp	r4, r5
 8008aba:	d101      	bne.n	8008ac0 <__sfputs_r+0x12>
 8008abc:	2000      	movs	r0, #0
 8008abe:	e007      	b.n	8008ad0 <__sfputs_r+0x22>
 8008ac0:	463a      	mov	r2, r7
 8008ac2:	4630      	mov	r0, r6
 8008ac4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ac8:	f7ff ffdc 	bl	8008a84 <__sfputc_r>
 8008acc:	1c43      	adds	r3, r0, #1
 8008ace:	d1f3      	bne.n	8008ab8 <__sfputs_r+0xa>
 8008ad0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008ad4 <_vfiprintf_r>:
 8008ad4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ad8:	460d      	mov	r5, r1
 8008ada:	4614      	mov	r4, r2
 8008adc:	4698      	mov	r8, r3
 8008ade:	4606      	mov	r6, r0
 8008ae0:	b09d      	sub	sp, #116	; 0x74
 8008ae2:	b118      	cbz	r0, 8008aec <_vfiprintf_r+0x18>
 8008ae4:	6983      	ldr	r3, [r0, #24]
 8008ae6:	b90b      	cbnz	r3, 8008aec <_vfiprintf_r+0x18>
 8008ae8:	f000 fcc4 	bl	8009474 <__sinit>
 8008aec:	4b89      	ldr	r3, [pc, #548]	; (8008d14 <_vfiprintf_r+0x240>)
 8008aee:	429d      	cmp	r5, r3
 8008af0:	d11b      	bne.n	8008b2a <_vfiprintf_r+0x56>
 8008af2:	6875      	ldr	r5, [r6, #4]
 8008af4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008af6:	07d9      	lsls	r1, r3, #31
 8008af8:	d405      	bmi.n	8008b06 <_vfiprintf_r+0x32>
 8008afa:	89ab      	ldrh	r3, [r5, #12]
 8008afc:	059a      	lsls	r2, r3, #22
 8008afe:	d402      	bmi.n	8008b06 <_vfiprintf_r+0x32>
 8008b00:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008b02:	f000 fd55 	bl	80095b0 <__retarget_lock_acquire_recursive>
 8008b06:	89ab      	ldrh	r3, [r5, #12]
 8008b08:	071b      	lsls	r3, r3, #28
 8008b0a:	d501      	bpl.n	8008b10 <_vfiprintf_r+0x3c>
 8008b0c:	692b      	ldr	r3, [r5, #16]
 8008b0e:	b9eb      	cbnz	r3, 8008b4c <_vfiprintf_r+0x78>
 8008b10:	4629      	mov	r1, r5
 8008b12:	4630      	mov	r0, r6
 8008b14:	f000 fb22 	bl	800915c <__swsetup_r>
 8008b18:	b1c0      	cbz	r0, 8008b4c <_vfiprintf_r+0x78>
 8008b1a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008b1c:	07dc      	lsls	r4, r3, #31
 8008b1e:	d50e      	bpl.n	8008b3e <_vfiprintf_r+0x6a>
 8008b20:	f04f 30ff 	mov.w	r0, #4294967295
 8008b24:	b01d      	add	sp, #116	; 0x74
 8008b26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b2a:	4b7b      	ldr	r3, [pc, #492]	; (8008d18 <_vfiprintf_r+0x244>)
 8008b2c:	429d      	cmp	r5, r3
 8008b2e:	d101      	bne.n	8008b34 <_vfiprintf_r+0x60>
 8008b30:	68b5      	ldr	r5, [r6, #8]
 8008b32:	e7df      	b.n	8008af4 <_vfiprintf_r+0x20>
 8008b34:	4b79      	ldr	r3, [pc, #484]	; (8008d1c <_vfiprintf_r+0x248>)
 8008b36:	429d      	cmp	r5, r3
 8008b38:	bf08      	it	eq
 8008b3a:	68f5      	ldreq	r5, [r6, #12]
 8008b3c:	e7da      	b.n	8008af4 <_vfiprintf_r+0x20>
 8008b3e:	89ab      	ldrh	r3, [r5, #12]
 8008b40:	0598      	lsls	r0, r3, #22
 8008b42:	d4ed      	bmi.n	8008b20 <_vfiprintf_r+0x4c>
 8008b44:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008b46:	f000 fd34 	bl	80095b2 <__retarget_lock_release_recursive>
 8008b4a:	e7e9      	b.n	8008b20 <_vfiprintf_r+0x4c>
 8008b4c:	2300      	movs	r3, #0
 8008b4e:	9309      	str	r3, [sp, #36]	; 0x24
 8008b50:	2320      	movs	r3, #32
 8008b52:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008b56:	2330      	movs	r3, #48	; 0x30
 8008b58:	f04f 0901 	mov.w	r9, #1
 8008b5c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008b60:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8008d20 <_vfiprintf_r+0x24c>
 8008b64:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008b68:	4623      	mov	r3, r4
 8008b6a:	469a      	mov	sl, r3
 8008b6c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b70:	b10a      	cbz	r2, 8008b76 <_vfiprintf_r+0xa2>
 8008b72:	2a25      	cmp	r2, #37	; 0x25
 8008b74:	d1f9      	bne.n	8008b6a <_vfiprintf_r+0x96>
 8008b76:	ebba 0b04 	subs.w	fp, sl, r4
 8008b7a:	d00b      	beq.n	8008b94 <_vfiprintf_r+0xc0>
 8008b7c:	465b      	mov	r3, fp
 8008b7e:	4622      	mov	r2, r4
 8008b80:	4629      	mov	r1, r5
 8008b82:	4630      	mov	r0, r6
 8008b84:	f7ff ff93 	bl	8008aae <__sfputs_r>
 8008b88:	3001      	adds	r0, #1
 8008b8a:	f000 80aa 	beq.w	8008ce2 <_vfiprintf_r+0x20e>
 8008b8e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008b90:	445a      	add	r2, fp
 8008b92:	9209      	str	r2, [sp, #36]	; 0x24
 8008b94:	f89a 3000 	ldrb.w	r3, [sl]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	f000 80a2 	beq.w	8008ce2 <_vfiprintf_r+0x20e>
 8008b9e:	2300      	movs	r3, #0
 8008ba0:	f04f 32ff 	mov.w	r2, #4294967295
 8008ba4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008ba8:	f10a 0a01 	add.w	sl, sl, #1
 8008bac:	9304      	str	r3, [sp, #16]
 8008bae:	9307      	str	r3, [sp, #28]
 8008bb0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008bb4:	931a      	str	r3, [sp, #104]	; 0x68
 8008bb6:	4654      	mov	r4, sl
 8008bb8:	2205      	movs	r2, #5
 8008bba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008bbe:	4858      	ldr	r0, [pc, #352]	; (8008d20 <_vfiprintf_r+0x24c>)
 8008bc0:	f000 fd5e 	bl	8009680 <memchr>
 8008bc4:	9a04      	ldr	r2, [sp, #16]
 8008bc6:	b9d8      	cbnz	r0, 8008c00 <_vfiprintf_r+0x12c>
 8008bc8:	06d1      	lsls	r1, r2, #27
 8008bca:	bf44      	itt	mi
 8008bcc:	2320      	movmi	r3, #32
 8008bce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008bd2:	0713      	lsls	r3, r2, #28
 8008bd4:	bf44      	itt	mi
 8008bd6:	232b      	movmi	r3, #43	; 0x2b
 8008bd8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008bdc:	f89a 3000 	ldrb.w	r3, [sl]
 8008be0:	2b2a      	cmp	r3, #42	; 0x2a
 8008be2:	d015      	beq.n	8008c10 <_vfiprintf_r+0x13c>
 8008be4:	4654      	mov	r4, sl
 8008be6:	2000      	movs	r0, #0
 8008be8:	f04f 0c0a 	mov.w	ip, #10
 8008bec:	9a07      	ldr	r2, [sp, #28]
 8008bee:	4621      	mov	r1, r4
 8008bf0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008bf4:	3b30      	subs	r3, #48	; 0x30
 8008bf6:	2b09      	cmp	r3, #9
 8008bf8:	d94e      	bls.n	8008c98 <_vfiprintf_r+0x1c4>
 8008bfa:	b1b0      	cbz	r0, 8008c2a <_vfiprintf_r+0x156>
 8008bfc:	9207      	str	r2, [sp, #28]
 8008bfe:	e014      	b.n	8008c2a <_vfiprintf_r+0x156>
 8008c00:	eba0 0308 	sub.w	r3, r0, r8
 8008c04:	fa09 f303 	lsl.w	r3, r9, r3
 8008c08:	4313      	orrs	r3, r2
 8008c0a:	46a2      	mov	sl, r4
 8008c0c:	9304      	str	r3, [sp, #16]
 8008c0e:	e7d2      	b.n	8008bb6 <_vfiprintf_r+0xe2>
 8008c10:	9b03      	ldr	r3, [sp, #12]
 8008c12:	1d19      	adds	r1, r3, #4
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	9103      	str	r1, [sp, #12]
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	bfbb      	ittet	lt
 8008c1c:	425b      	neglt	r3, r3
 8008c1e:	f042 0202 	orrlt.w	r2, r2, #2
 8008c22:	9307      	strge	r3, [sp, #28]
 8008c24:	9307      	strlt	r3, [sp, #28]
 8008c26:	bfb8      	it	lt
 8008c28:	9204      	strlt	r2, [sp, #16]
 8008c2a:	7823      	ldrb	r3, [r4, #0]
 8008c2c:	2b2e      	cmp	r3, #46	; 0x2e
 8008c2e:	d10c      	bne.n	8008c4a <_vfiprintf_r+0x176>
 8008c30:	7863      	ldrb	r3, [r4, #1]
 8008c32:	2b2a      	cmp	r3, #42	; 0x2a
 8008c34:	d135      	bne.n	8008ca2 <_vfiprintf_r+0x1ce>
 8008c36:	9b03      	ldr	r3, [sp, #12]
 8008c38:	3402      	adds	r4, #2
 8008c3a:	1d1a      	adds	r2, r3, #4
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	9203      	str	r2, [sp, #12]
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	bfb8      	it	lt
 8008c44:	f04f 33ff 	movlt.w	r3, #4294967295
 8008c48:	9305      	str	r3, [sp, #20]
 8008c4a:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8008d24 <_vfiprintf_r+0x250>
 8008c4e:	2203      	movs	r2, #3
 8008c50:	4650      	mov	r0, sl
 8008c52:	7821      	ldrb	r1, [r4, #0]
 8008c54:	f000 fd14 	bl	8009680 <memchr>
 8008c58:	b140      	cbz	r0, 8008c6c <_vfiprintf_r+0x198>
 8008c5a:	2340      	movs	r3, #64	; 0x40
 8008c5c:	eba0 000a 	sub.w	r0, r0, sl
 8008c60:	fa03 f000 	lsl.w	r0, r3, r0
 8008c64:	9b04      	ldr	r3, [sp, #16]
 8008c66:	3401      	adds	r4, #1
 8008c68:	4303      	orrs	r3, r0
 8008c6a:	9304      	str	r3, [sp, #16]
 8008c6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c70:	2206      	movs	r2, #6
 8008c72:	482d      	ldr	r0, [pc, #180]	; (8008d28 <_vfiprintf_r+0x254>)
 8008c74:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008c78:	f000 fd02 	bl	8009680 <memchr>
 8008c7c:	2800      	cmp	r0, #0
 8008c7e:	d03f      	beq.n	8008d00 <_vfiprintf_r+0x22c>
 8008c80:	4b2a      	ldr	r3, [pc, #168]	; (8008d2c <_vfiprintf_r+0x258>)
 8008c82:	bb1b      	cbnz	r3, 8008ccc <_vfiprintf_r+0x1f8>
 8008c84:	9b03      	ldr	r3, [sp, #12]
 8008c86:	3307      	adds	r3, #7
 8008c88:	f023 0307 	bic.w	r3, r3, #7
 8008c8c:	3308      	adds	r3, #8
 8008c8e:	9303      	str	r3, [sp, #12]
 8008c90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c92:	443b      	add	r3, r7
 8008c94:	9309      	str	r3, [sp, #36]	; 0x24
 8008c96:	e767      	b.n	8008b68 <_vfiprintf_r+0x94>
 8008c98:	460c      	mov	r4, r1
 8008c9a:	2001      	movs	r0, #1
 8008c9c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008ca0:	e7a5      	b.n	8008bee <_vfiprintf_r+0x11a>
 8008ca2:	2300      	movs	r3, #0
 8008ca4:	f04f 0c0a 	mov.w	ip, #10
 8008ca8:	4619      	mov	r1, r3
 8008caa:	3401      	adds	r4, #1
 8008cac:	9305      	str	r3, [sp, #20]
 8008cae:	4620      	mov	r0, r4
 8008cb0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008cb4:	3a30      	subs	r2, #48	; 0x30
 8008cb6:	2a09      	cmp	r2, #9
 8008cb8:	d903      	bls.n	8008cc2 <_vfiprintf_r+0x1ee>
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d0c5      	beq.n	8008c4a <_vfiprintf_r+0x176>
 8008cbe:	9105      	str	r1, [sp, #20]
 8008cc0:	e7c3      	b.n	8008c4a <_vfiprintf_r+0x176>
 8008cc2:	4604      	mov	r4, r0
 8008cc4:	2301      	movs	r3, #1
 8008cc6:	fb0c 2101 	mla	r1, ip, r1, r2
 8008cca:	e7f0      	b.n	8008cae <_vfiprintf_r+0x1da>
 8008ccc:	ab03      	add	r3, sp, #12
 8008cce:	9300      	str	r3, [sp, #0]
 8008cd0:	462a      	mov	r2, r5
 8008cd2:	4630      	mov	r0, r6
 8008cd4:	4b16      	ldr	r3, [pc, #88]	; (8008d30 <_vfiprintf_r+0x25c>)
 8008cd6:	a904      	add	r1, sp, #16
 8008cd8:	f3af 8000 	nop.w
 8008cdc:	4607      	mov	r7, r0
 8008cde:	1c78      	adds	r0, r7, #1
 8008ce0:	d1d6      	bne.n	8008c90 <_vfiprintf_r+0x1bc>
 8008ce2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008ce4:	07d9      	lsls	r1, r3, #31
 8008ce6:	d405      	bmi.n	8008cf4 <_vfiprintf_r+0x220>
 8008ce8:	89ab      	ldrh	r3, [r5, #12]
 8008cea:	059a      	lsls	r2, r3, #22
 8008cec:	d402      	bmi.n	8008cf4 <_vfiprintf_r+0x220>
 8008cee:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008cf0:	f000 fc5f 	bl	80095b2 <__retarget_lock_release_recursive>
 8008cf4:	89ab      	ldrh	r3, [r5, #12]
 8008cf6:	065b      	lsls	r3, r3, #25
 8008cf8:	f53f af12 	bmi.w	8008b20 <_vfiprintf_r+0x4c>
 8008cfc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008cfe:	e711      	b.n	8008b24 <_vfiprintf_r+0x50>
 8008d00:	ab03      	add	r3, sp, #12
 8008d02:	9300      	str	r3, [sp, #0]
 8008d04:	462a      	mov	r2, r5
 8008d06:	4630      	mov	r0, r6
 8008d08:	4b09      	ldr	r3, [pc, #36]	; (8008d30 <_vfiprintf_r+0x25c>)
 8008d0a:	a904      	add	r1, sp, #16
 8008d0c:	f000 f882 	bl	8008e14 <_printf_i>
 8008d10:	e7e4      	b.n	8008cdc <_vfiprintf_r+0x208>
 8008d12:	bf00      	nop
 8008d14:	08009f38 	.word	0x08009f38
 8008d18:	08009f58 	.word	0x08009f58
 8008d1c:	08009f18 	.word	0x08009f18
 8008d20:	08009ee4 	.word	0x08009ee4
 8008d24:	08009eea 	.word	0x08009eea
 8008d28:	08009eee 	.word	0x08009eee
 8008d2c:	00000000 	.word	0x00000000
 8008d30:	08008aaf 	.word	0x08008aaf

08008d34 <_printf_common>:
 8008d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d38:	4616      	mov	r6, r2
 8008d3a:	4699      	mov	r9, r3
 8008d3c:	688a      	ldr	r2, [r1, #8]
 8008d3e:	690b      	ldr	r3, [r1, #16]
 8008d40:	4607      	mov	r7, r0
 8008d42:	4293      	cmp	r3, r2
 8008d44:	bfb8      	it	lt
 8008d46:	4613      	movlt	r3, r2
 8008d48:	6033      	str	r3, [r6, #0]
 8008d4a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008d4e:	460c      	mov	r4, r1
 8008d50:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008d54:	b10a      	cbz	r2, 8008d5a <_printf_common+0x26>
 8008d56:	3301      	adds	r3, #1
 8008d58:	6033      	str	r3, [r6, #0]
 8008d5a:	6823      	ldr	r3, [r4, #0]
 8008d5c:	0699      	lsls	r1, r3, #26
 8008d5e:	bf42      	ittt	mi
 8008d60:	6833      	ldrmi	r3, [r6, #0]
 8008d62:	3302      	addmi	r3, #2
 8008d64:	6033      	strmi	r3, [r6, #0]
 8008d66:	6825      	ldr	r5, [r4, #0]
 8008d68:	f015 0506 	ands.w	r5, r5, #6
 8008d6c:	d106      	bne.n	8008d7c <_printf_common+0x48>
 8008d6e:	f104 0a19 	add.w	sl, r4, #25
 8008d72:	68e3      	ldr	r3, [r4, #12]
 8008d74:	6832      	ldr	r2, [r6, #0]
 8008d76:	1a9b      	subs	r3, r3, r2
 8008d78:	42ab      	cmp	r3, r5
 8008d7a:	dc28      	bgt.n	8008dce <_printf_common+0x9a>
 8008d7c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008d80:	1e13      	subs	r3, r2, #0
 8008d82:	6822      	ldr	r2, [r4, #0]
 8008d84:	bf18      	it	ne
 8008d86:	2301      	movne	r3, #1
 8008d88:	0692      	lsls	r2, r2, #26
 8008d8a:	d42d      	bmi.n	8008de8 <_printf_common+0xb4>
 8008d8c:	4649      	mov	r1, r9
 8008d8e:	4638      	mov	r0, r7
 8008d90:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008d94:	47c0      	blx	r8
 8008d96:	3001      	adds	r0, #1
 8008d98:	d020      	beq.n	8008ddc <_printf_common+0xa8>
 8008d9a:	6823      	ldr	r3, [r4, #0]
 8008d9c:	68e5      	ldr	r5, [r4, #12]
 8008d9e:	f003 0306 	and.w	r3, r3, #6
 8008da2:	2b04      	cmp	r3, #4
 8008da4:	bf18      	it	ne
 8008da6:	2500      	movne	r5, #0
 8008da8:	6832      	ldr	r2, [r6, #0]
 8008daa:	f04f 0600 	mov.w	r6, #0
 8008dae:	68a3      	ldr	r3, [r4, #8]
 8008db0:	bf08      	it	eq
 8008db2:	1aad      	subeq	r5, r5, r2
 8008db4:	6922      	ldr	r2, [r4, #16]
 8008db6:	bf08      	it	eq
 8008db8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008dbc:	4293      	cmp	r3, r2
 8008dbe:	bfc4      	itt	gt
 8008dc0:	1a9b      	subgt	r3, r3, r2
 8008dc2:	18ed      	addgt	r5, r5, r3
 8008dc4:	341a      	adds	r4, #26
 8008dc6:	42b5      	cmp	r5, r6
 8008dc8:	d11a      	bne.n	8008e00 <_printf_common+0xcc>
 8008dca:	2000      	movs	r0, #0
 8008dcc:	e008      	b.n	8008de0 <_printf_common+0xac>
 8008dce:	2301      	movs	r3, #1
 8008dd0:	4652      	mov	r2, sl
 8008dd2:	4649      	mov	r1, r9
 8008dd4:	4638      	mov	r0, r7
 8008dd6:	47c0      	blx	r8
 8008dd8:	3001      	adds	r0, #1
 8008dda:	d103      	bne.n	8008de4 <_printf_common+0xb0>
 8008ddc:	f04f 30ff 	mov.w	r0, #4294967295
 8008de0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008de4:	3501      	adds	r5, #1
 8008de6:	e7c4      	b.n	8008d72 <_printf_common+0x3e>
 8008de8:	2030      	movs	r0, #48	; 0x30
 8008dea:	18e1      	adds	r1, r4, r3
 8008dec:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008df0:	1c5a      	adds	r2, r3, #1
 8008df2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008df6:	4422      	add	r2, r4
 8008df8:	3302      	adds	r3, #2
 8008dfa:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008dfe:	e7c5      	b.n	8008d8c <_printf_common+0x58>
 8008e00:	2301      	movs	r3, #1
 8008e02:	4622      	mov	r2, r4
 8008e04:	4649      	mov	r1, r9
 8008e06:	4638      	mov	r0, r7
 8008e08:	47c0      	blx	r8
 8008e0a:	3001      	adds	r0, #1
 8008e0c:	d0e6      	beq.n	8008ddc <_printf_common+0xa8>
 8008e0e:	3601      	adds	r6, #1
 8008e10:	e7d9      	b.n	8008dc6 <_printf_common+0x92>
	...

08008e14 <_printf_i>:
 8008e14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008e18:	7e0f      	ldrb	r7, [r1, #24]
 8008e1a:	4691      	mov	r9, r2
 8008e1c:	2f78      	cmp	r7, #120	; 0x78
 8008e1e:	4680      	mov	r8, r0
 8008e20:	460c      	mov	r4, r1
 8008e22:	469a      	mov	sl, r3
 8008e24:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008e26:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008e2a:	d807      	bhi.n	8008e3c <_printf_i+0x28>
 8008e2c:	2f62      	cmp	r7, #98	; 0x62
 8008e2e:	d80a      	bhi.n	8008e46 <_printf_i+0x32>
 8008e30:	2f00      	cmp	r7, #0
 8008e32:	f000 80d9 	beq.w	8008fe8 <_printf_i+0x1d4>
 8008e36:	2f58      	cmp	r7, #88	; 0x58
 8008e38:	f000 80a4 	beq.w	8008f84 <_printf_i+0x170>
 8008e3c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008e40:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008e44:	e03a      	b.n	8008ebc <_printf_i+0xa8>
 8008e46:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008e4a:	2b15      	cmp	r3, #21
 8008e4c:	d8f6      	bhi.n	8008e3c <_printf_i+0x28>
 8008e4e:	a101      	add	r1, pc, #4	; (adr r1, 8008e54 <_printf_i+0x40>)
 8008e50:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008e54:	08008ead 	.word	0x08008ead
 8008e58:	08008ec1 	.word	0x08008ec1
 8008e5c:	08008e3d 	.word	0x08008e3d
 8008e60:	08008e3d 	.word	0x08008e3d
 8008e64:	08008e3d 	.word	0x08008e3d
 8008e68:	08008e3d 	.word	0x08008e3d
 8008e6c:	08008ec1 	.word	0x08008ec1
 8008e70:	08008e3d 	.word	0x08008e3d
 8008e74:	08008e3d 	.word	0x08008e3d
 8008e78:	08008e3d 	.word	0x08008e3d
 8008e7c:	08008e3d 	.word	0x08008e3d
 8008e80:	08008fcf 	.word	0x08008fcf
 8008e84:	08008ef1 	.word	0x08008ef1
 8008e88:	08008fb1 	.word	0x08008fb1
 8008e8c:	08008e3d 	.word	0x08008e3d
 8008e90:	08008e3d 	.word	0x08008e3d
 8008e94:	08008ff1 	.word	0x08008ff1
 8008e98:	08008e3d 	.word	0x08008e3d
 8008e9c:	08008ef1 	.word	0x08008ef1
 8008ea0:	08008e3d 	.word	0x08008e3d
 8008ea4:	08008e3d 	.word	0x08008e3d
 8008ea8:	08008fb9 	.word	0x08008fb9
 8008eac:	682b      	ldr	r3, [r5, #0]
 8008eae:	1d1a      	adds	r2, r3, #4
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	602a      	str	r2, [r5, #0]
 8008eb4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008eb8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008ebc:	2301      	movs	r3, #1
 8008ebe:	e0a4      	b.n	800900a <_printf_i+0x1f6>
 8008ec0:	6820      	ldr	r0, [r4, #0]
 8008ec2:	6829      	ldr	r1, [r5, #0]
 8008ec4:	0606      	lsls	r6, r0, #24
 8008ec6:	f101 0304 	add.w	r3, r1, #4
 8008eca:	d50a      	bpl.n	8008ee2 <_printf_i+0xce>
 8008ecc:	680e      	ldr	r6, [r1, #0]
 8008ece:	602b      	str	r3, [r5, #0]
 8008ed0:	2e00      	cmp	r6, #0
 8008ed2:	da03      	bge.n	8008edc <_printf_i+0xc8>
 8008ed4:	232d      	movs	r3, #45	; 0x2d
 8008ed6:	4276      	negs	r6, r6
 8008ed8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008edc:	230a      	movs	r3, #10
 8008ede:	485e      	ldr	r0, [pc, #376]	; (8009058 <_printf_i+0x244>)
 8008ee0:	e019      	b.n	8008f16 <_printf_i+0x102>
 8008ee2:	680e      	ldr	r6, [r1, #0]
 8008ee4:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008ee8:	602b      	str	r3, [r5, #0]
 8008eea:	bf18      	it	ne
 8008eec:	b236      	sxthne	r6, r6
 8008eee:	e7ef      	b.n	8008ed0 <_printf_i+0xbc>
 8008ef0:	682b      	ldr	r3, [r5, #0]
 8008ef2:	6820      	ldr	r0, [r4, #0]
 8008ef4:	1d19      	adds	r1, r3, #4
 8008ef6:	6029      	str	r1, [r5, #0]
 8008ef8:	0601      	lsls	r1, r0, #24
 8008efa:	d501      	bpl.n	8008f00 <_printf_i+0xec>
 8008efc:	681e      	ldr	r6, [r3, #0]
 8008efe:	e002      	b.n	8008f06 <_printf_i+0xf2>
 8008f00:	0646      	lsls	r6, r0, #25
 8008f02:	d5fb      	bpl.n	8008efc <_printf_i+0xe8>
 8008f04:	881e      	ldrh	r6, [r3, #0]
 8008f06:	2f6f      	cmp	r7, #111	; 0x6f
 8008f08:	bf0c      	ite	eq
 8008f0a:	2308      	moveq	r3, #8
 8008f0c:	230a      	movne	r3, #10
 8008f0e:	4852      	ldr	r0, [pc, #328]	; (8009058 <_printf_i+0x244>)
 8008f10:	2100      	movs	r1, #0
 8008f12:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008f16:	6865      	ldr	r5, [r4, #4]
 8008f18:	2d00      	cmp	r5, #0
 8008f1a:	bfa8      	it	ge
 8008f1c:	6821      	ldrge	r1, [r4, #0]
 8008f1e:	60a5      	str	r5, [r4, #8]
 8008f20:	bfa4      	itt	ge
 8008f22:	f021 0104 	bicge.w	r1, r1, #4
 8008f26:	6021      	strge	r1, [r4, #0]
 8008f28:	b90e      	cbnz	r6, 8008f2e <_printf_i+0x11a>
 8008f2a:	2d00      	cmp	r5, #0
 8008f2c:	d04d      	beq.n	8008fca <_printf_i+0x1b6>
 8008f2e:	4615      	mov	r5, r2
 8008f30:	fbb6 f1f3 	udiv	r1, r6, r3
 8008f34:	fb03 6711 	mls	r7, r3, r1, r6
 8008f38:	5dc7      	ldrb	r7, [r0, r7]
 8008f3a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008f3e:	4637      	mov	r7, r6
 8008f40:	42bb      	cmp	r3, r7
 8008f42:	460e      	mov	r6, r1
 8008f44:	d9f4      	bls.n	8008f30 <_printf_i+0x11c>
 8008f46:	2b08      	cmp	r3, #8
 8008f48:	d10b      	bne.n	8008f62 <_printf_i+0x14e>
 8008f4a:	6823      	ldr	r3, [r4, #0]
 8008f4c:	07de      	lsls	r6, r3, #31
 8008f4e:	d508      	bpl.n	8008f62 <_printf_i+0x14e>
 8008f50:	6923      	ldr	r3, [r4, #16]
 8008f52:	6861      	ldr	r1, [r4, #4]
 8008f54:	4299      	cmp	r1, r3
 8008f56:	bfde      	ittt	le
 8008f58:	2330      	movle	r3, #48	; 0x30
 8008f5a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008f5e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008f62:	1b52      	subs	r2, r2, r5
 8008f64:	6122      	str	r2, [r4, #16]
 8008f66:	464b      	mov	r3, r9
 8008f68:	4621      	mov	r1, r4
 8008f6a:	4640      	mov	r0, r8
 8008f6c:	f8cd a000 	str.w	sl, [sp]
 8008f70:	aa03      	add	r2, sp, #12
 8008f72:	f7ff fedf 	bl	8008d34 <_printf_common>
 8008f76:	3001      	adds	r0, #1
 8008f78:	d14c      	bne.n	8009014 <_printf_i+0x200>
 8008f7a:	f04f 30ff 	mov.w	r0, #4294967295
 8008f7e:	b004      	add	sp, #16
 8008f80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f84:	4834      	ldr	r0, [pc, #208]	; (8009058 <_printf_i+0x244>)
 8008f86:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008f8a:	6829      	ldr	r1, [r5, #0]
 8008f8c:	6823      	ldr	r3, [r4, #0]
 8008f8e:	f851 6b04 	ldr.w	r6, [r1], #4
 8008f92:	6029      	str	r1, [r5, #0]
 8008f94:	061d      	lsls	r5, r3, #24
 8008f96:	d514      	bpl.n	8008fc2 <_printf_i+0x1ae>
 8008f98:	07df      	lsls	r7, r3, #31
 8008f9a:	bf44      	itt	mi
 8008f9c:	f043 0320 	orrmi.w	r3, r3, #32
 8008fa0:	6023      	strmi	r3, [r4, #0]
 8008fa2:	b91e      	cbnz	r6, 8008fac <_printf_i+0x198>
 8008fa4:	6823      	ldr	r3, [r4, #0]
 8008fa6:	f023 0320 	bic.w	r3, r3, #32
 8008faa:	6023      	str	r3, [r4, #0]
 8008fac:	2310      	movs	r3, #16
 8008fae:	e7af      	b.n	8008f10 <_printf_i+0xfc>
 8008fb0:	6823      	ldr	r3, [r4, #0]
 8008fb2:	f043 0320 	orr.w	r3, r3, #32
 8008fb6:	6023      	str	r3, [r4, #0]
 8008fb8:	2378      	movs	r3, #120	; 0x78
 8008fba:	4828      	ldr	r0, [pc, #160]	; (800905c <_printf_i+0x248>)
 8008fbc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008fc0:	e7e3      	b.n	8008f8a <_printf_i+0x176>
 8008fc2:	0659      	lsls	r1, r3, #25
 8008fc4:	bf48      	it	mi
 8008fc6:	b2b6      	uxthmi	r6, r6
 8008fc8:	e7e6      	b.n	8008f98 <_printf_i+0x184>
 8008fca:	4615      	mov	r5, r2
 8008fcc:	e7bb      	b.n	8008f46 <_printf_i+0x132>
 8008fce:	682b      	ldr	r3, [r5, #0]
 8008fd0:	6826      	ldr	r6, [r4, #0]
 8008fd2:	1d18      	adds	r0, r3, #4
 8008fd4:	6961      	ldr	r1, [r4, #20]
 8008fd6:	6028      	str	r0, [r5, #0]
 8008fd8:	0635      	lsls	r5, r6, #24
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	d501      	bpl.n	8008fe2 <_printf_i+0x1ce>
 8008fde:	6019      	str	r1, [r3, #0]
 8008fe0:	e002      	b.n	8008fe8 <_printf_i+0x1d4>
 8008fe2:	0670      	lsls	r0, r6, #25
 8008fe4:	d5fb      	bpl.n	8008fde <_printf_i+0x1ca>
 8008fe6:	8019      	strh	r1, [r3, #0]
 8008fe8:	2300      	movs	r3, #0
 8008fea:	4615      	mov	r5, r2
 8008fec:	6123      	str	r3, [r4, #16]
 8008fee:	e7ba      	b.n	8008f66 <_printf_i+0x152>
 8008ff0:	682b      	ldr	r3, [r5, #0]
 8008ff2:	2100      	movs	r1, #0
 8008ff4:	1d1a      	adds	r2, r3, #4
 8008ff6:	602a      	str	r2, [r5, #0]
 8008ff8:	681d      	ldr	r5, [r3, #0]
 8008ffa:	6862      	ldr	r2, [r4, #4]
 8008ffc:	4628      	mov	r0, r5
 8008ffe:	f000 fb3f 	bl	8009680 <memchr>
 8009002:	b108      	cbz	r0, 8009008 <_printf_i+0x1f4>
 8009004:	1b40      	subs	r0, r0, r5
 8009006:	6060      	str	r0, [r4, #4]
 8009008:	6863      	ldr	r3, [r4, #4]
 800900a:	6123      	str	r3, [r4, #16]
 800900c:	2300      	movs	r3, #0
 800900e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009012:	e7a8      	b.n	8008f66 <_printf_i+0x152>
 8009014:	462a      	mov	r2, r5
 8009016:	4649      	mov	r1, r9
 8009018:	4640      	mov	r0, r8
 800901a:	6923      	ldr	r3, [r4, #16]
 800901c:	47d0      	blx	sl
 800901e:	3001      	adds	r0, #1
 8009020:	d0ab      	beq.n	8008f7a <_printf_i+0x166>
 8009022:	6823      	ldr	r3, [r4, #0]
 8009024:	079b      	lsls	r3, r3, #30
 8009026:	d413      	bmi.n	8009050 <_printf_i+0x23c>
 8009028:	68e0      	ldr	r0, [r4, #12]
 800902a:	9b03      	ldr	r3, [sp, #12]
 800902c:	4298      	cmp	r0, r3
 800902e:	bfb8      	it	lt
 8009030:	4618      	movlt	r0, r3
 8009032:	e7a4      	b.n	8008f7e <_printf_i+0x16a>
 8009034:	2301      	movs	r3, #1
 8009036:	4632      	mov	r2, r6
 8009038:	4649      	mov	r1, r9
 800903a:	4640      	mov	r0, r8
 800903c:	47d0      	blx	sl
 800903e:	3001      	adds	r0, #1
 8009040:	d09b      	beq.n	8008f7a <_printf_i+0x166>
 8009042:	3501      	adds	r5, #1
 8009044:	68e3      	ldr	r3, [r4, #12]
 8009046:	9903      	ldr	r1, [sp, #12]
 8009048:	1a5b      	subs	r3, r3, r1
 800904a:	42ab      	cmp	r3, r5
 800904c:	dcf2      	bgt.n	8009034 <_printf_i+0x220>
 800904e:	e7eb      	b.n	8009028 <_printf_i+0x214>
 8009050:	2500      	movs	r5, #0
 8009052:	f104 0619 	add.w	r6, r4, #25
 8009056:	e7f5      	b.n	8009044 <_printf_i+0x230>
 8009058:	08009ef5 	.word	0x08009ef5
 800905c:	08009f06 	.word	0x08009f06

08009060 <nan>:
 8009060:	2000      	movs	r0, #0
 8009062:	4901      	ldr	r1, [pc, #4]	; (8009068 <nan+0x8>)
 8009064:	4770      	bx	lr
 8009066:	bf00      	nop
 8009068:	7ff80000 	.word	0x7ff80000

0800906c <nanf>:
 800906c:	4800      	ldr	r0, [pc, #0]	; (8009070 <nanf+0x4>)
 800906e:	4770      	bx	lr
 8009070:	7fc00000 	.word	0x7fc00000

08009074 <strncmp>:
 8009074:	4603      	mov	r3, r0
 8009076:	b510      	push	{r4, lr}
 8009078:	b172      	cbz	r2, 8009098 <strncmp+0x24>
 800907a:	3901      	subs	r1, #1
 800907c:	1884      	adds	r4, r0, r2
 800907e:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009082:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009086:	4290      	cmp	r0, r2
 8009088:	d101      	bne.n	800908e <strncmp+0x1a>
 800908a:	42a3      	cmp	r3, r4
 800908c:	d101      	bne.n	8009092 <strncmp+0x1e>
 800908e:	1a80      	subs	r0, r0, r2
 8009090:	bd10      	pop	{r4, pc}
 8009092:	2800      	cmp	r0, #0
 8009094:	d1f3      	bne.n	800907e <strncmp+0xa>
 8009096:	e7fa      	b.n	800908e <strncmp+0x1a>
 8009098:	4610      	mov	r0, r2
 800909a:	e7f9      	b.n	8009090 <strncmp+0x1c>

0800909c <__swbuf_r>:
 800909c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800909e:	460e      	mov	r6, r1
 80090a0:	4614      	mov	r4, r2
 80090a2:	4605      	mov	r5, r0
 80090a4:	b118      	cbz	r0, 80090ae <__swbuf_r+0x12>
 80090a6:	6983      	ldr	r3, [r0, #24]
 80090a8:	b90b      	cbnz	r3, 80090ae <__swbuf_r+0x12>
 80090aa:	f000 f9e3 	bl	8009474 <__sinit>
 80090ae:	4b21      	ldr	r3, [pc, #132]	; (8009134 <__swbuf_r+0x98>)
 80090b0:	429c      	cmp	r4, r3
 80090b2:	d12b      	bne.n	800910c <__swbuf_r+0x70>
 80090b4:	686c      	ldr	r4, [r5, #4]
 80090b6:	69a3      	ldr	r3, [r4, #24]
 80090b8:	60a3      	str	r3, [r4, #8]
 80090ba:	89a3      	ldrh	r3, [r4, #12]
 80090bc:	071a      	lsls	r2, r3, #28
 80090be:	d52f      	bpl.n	8009120 <__swbuf_r+0x84>
 80090c0:	6923      	ldr	r3, [r4, #16]
 80090c2:	b36b      	cbz	r3, 8009120 <__swbuf_r+0x84>
 80090c4:	6923      	ldr	r3, [r4, #16]
 80090c6:	6820      	ldr	r0, [r4, #0]
 80090c8:	b2f6      	uxtb	r6, r6
 80090ca:	1ac0      	subs	r0, r0, r3
 80090cc:	6963      	ldr	r3, [r4, #20]
 80090ce:	4637      	mov	r7, r6
 80090d0:	4283      	cmp	r3, r0
 80090d2:	dc04      	bgt.n	80090de <__swbuf_r+0x42>
 80090d4:	4621      	mov	r1, r4
 80090d6:	4628      	mov	r0, r5
 80090d8:	f000 f938 	bl	800934c <_fflush_r>
 80090dc:	bb30      	cbnz	r0, 800912c <__swbuf_r+0x90>
 80090de:	68a3      	ldr	r3, [r4, #8]
 80090e0:	3001      	adds	r0, #1
 80090e2:	3b01      	subs	r3, #1
 80090e4:	60a3      	str	r3, [r4, #8]
 80090e6:	6823      	ldr	r3, [r4, #0]
 80090e8:	1c5a      	adds	r2, r3, #1
 80090ea:	6022      	str	r2, [r4, #0]
 80090ec:	701e      	strb	r6, [r3, #0]
 80090ee:	6963      	ldr	r3, [r4, #20]
 80090f0:	4283      	cmp	r3, r0
 80090f2:	d004      	beq.n	80090fe <__swbuf_r+0x62>
 80090f4:	89a3      	ldrh	r3, [r4, #12]
 80090f6:	07db      	lsls	r3, r3, #31
 80090f8:	d506      	bpl.n	8009108 <__swbuf_r+0x6c>
 80090fa:	2e0a      	cmp	r6, #10
 80090fc:	d104      	bne.n	8009108 <__swbuf_r+0x6c>
 80090fe:	4621      	mov	r1, r4
 8009100:	4628      	mov	r0, r5
 8009102:	f000 f923 	bl	800934c <_fflush_r>
 8009106:	b988      	cbnz	r0, 800912c <__swbuf_r+0x90>
 8009108:	4638      	mov	r0, r7
 800910a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800910c:	4b0a      	ldr	r3, [pc, #40]	; (8009138 <__swbuf_r+0x9c>)
 800910e:	429c      	cmp	r4, r3
 8009110:	d101      	bne.n	8009116 <__swbuf_r+0x7a>
 8009112:	68ac      	ldr	r4, [r5, #8]
 8009114:	e7cf      	b.n	80090b6 <__swbuf_r+0x1a>
 8009116:	4b09      	ldr	r3, [pc, #36]	; (800913c <__swbuf_r+0xa0>)
 8009118:	429c      	cmp	r4, r3
 800911a:	bf08      	it	eq
 800911c:	68ec      	ldreq	r4, [r5, #12]
 800911e:	e7ca      	b.n	80090b6 <__swbuf_r+0x1a>
 8009120:	4621      	mov	r1, r4
 8009122:	4628      	mov	r0, r5
 8009124:	f000 f81a 	bl	800915c <__swsetup_r>
 8009128:	2800      	cmp	r0, #0
 800912a:	d0cb      	beq.n	80090c4 <__swbuf_r+0x28>
 800912c:	f04f 37ff 	mov.w	r7, #4294967295
 8009130:	e7ea      	b.n	8009108 <__swbuf_r+0x6c>
 8009132:	bf00      	nop
 8009134:	08009f38 	.word	0x08009f38
 8009138:	08009f58 	.word	0x08009f58
 800913c:	08009f18 	.word	0x08009f18

08009140 <__ascii_wctomb>:
 8009140:	4603      	mov	r3, r0
 8009142:	4608      	mov	r0, r1
 8009144:	b141      	cbz	r1, 8009158 <__ascii_wctomb+0x18>
 8009146:	2aff      	cmp	r2, #255	; 0xff
 8009148:	d904      	bls.n	8009154 <__ascii_wctomb+0x14>
 800914a:	228a      	movs	r2, #138	; 0x8a
 800914c:	f04f 30ff 	mov.w	r0, #4294967295
 8009150:	601a      	str	r2, [r3, #0]
 8009152:	4770      	bx	lr
 8009154:	2001      	movs	r0, #1
 8009156:	700a      	strb	r2, [r1, #0]
 8009158:	4770      	bx	lr
	...

0800915c <__swsetup_r>:
 800915c:	4b32      	ldr	r3, [pc, #200]	; (8009228 <__swsetup_r+0xcc>)
 800915e:	b570      	push	{r4, r5, r6, lr}
 8009160:	681d      	ldr	r5, [r3, #0]
 8009162:	4606      	mov	r6, r0
 8009164:	460c      	mov	r4, r1
 8009166:	b125      	cbz	r5, 8009172 <__swsetup_r+0x16>
 8009168:	69ab      	ldr	r3, [r5, #24]
 800916a:	b913      	cbnz	r3, 8009172 <__swsetup_r+0x16>
 800916c:	4628      	mov	r0, r5
 800916e:	f000 f981 	bl	8009474 <__sinit>
 8009172:	4b2e      	ldr	r3, [pc, #184]	; (800922c <__swsetup_r+0xd0>)
 8009174:	429c      	cmp	r4, r3
 8009176:	d10f      	bne.n	8009198 <__swsetup_r+0x3c>
 8009178:	686c      	ldr	r4, [r5, #4]
 800917a:	89a3      	ldrh	r3, [r4, #12]
 800917c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009180:	0719      	lsls	r1, r3, #28
 8009182:	d42c      	bmi.n	80091de <__swsetup_r+0x82>
 8009184:	06dd      	lsls	r5, r3, #27
 8009186:	d411      	bmi.n	80091ac <__swsetup_r+0x50>
 8009188:	2309      	movs	r3, #9
 800918a:	6033      	str	r3, [r6, #0]
 800918c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009190:	f04f 30ff 	mov.w	r0, #4294967295
 8009194:	81a3      	strh	r3, [r4, #12]
 8009196:	e03e      	b.n	8009216 <__swsetup_r+0xba>
 8009198:	4b25      	ldr	r3, [pc, #148]	; (8009230 <__swsetup_r+0xd4>)
 800919a:	429c      	cmp	r4, r3
 800919c:	d101      	bne.n	80091a2 <__swsetup_r+0x46>
 800919e:	68ac      	ldr	r4, [r5, #8]
 80091a0:	e7eb      	b.n	800917a <__swsetup_r+0x1e>
 80091a2:	4b24      	ldr	r3, [pc, #144]	; (8009234 <__swsetup_r+0xd8>)
 80091a4:	429c      	cmp	r4, r3
 80091a6:	bf08      	it	eq
 80091a8:	68ec      	ldreq	r4, [r5, #12]
 80091aa:	e7e6      	b.n	800917a <__swsetup_r+0x1e>
 80091ac:	0758      	lsls	r0, r3, #29
 80091ae:	d512      	bpl.n	80091d6 <__swsetup_r+0x7a>
 80091b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80091b2:	b141      	cbz	r1, 80091c6 <__swsetup_r+0x6a>
 80091b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80091b8:	4299      	cmp	r1, r3
 80091ba:	d002      	beq.n	80091c2 <__swsetup_r+0x66>
 80091bc:	4630      	mov	r0, r6
 80091be:	f7fd fa2b 	bl	8006618 <_free_r>
 80091c2:	2300      	movs	r3, #0
 80091c4:	6363      	str	r3, [r4, #52]	; 0x34
 80091c6:	89a3      	ldrh	r3, [r4, #12]
 80091c8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80091cc:	81a3      	strh	r3, [r4, #12]
 80091ce:	2300      	movs	r3, #0
 80091d0:	6063      	str	r3, [r4, #4]
 80091d2:	6923      	ldr	r3, [r4, #16]
 80091d4:	6023      	str	r3, [r4, #0]
 80091d6:	89a3      	ldrh	r3, [r4, #12]
 80091d8:	f043 0308 	orr.w	r3, r3, #8
 80091dc:	81a3      	strh	r3, [r4, #12]
 80091de:	6923      	ldr	r3, [r4, #16]
 80091e0:	b94b      	cbnz	r3, 80091f6 <__swsetup_r+0x9a>
 80091e2:	89a3      	ldrh	r3, [r4, #12]
 80091e4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80091e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80091ec:	d003      	beq.n	80091f6 <__swsetup_r+0x9a>
 80091ee:	4621      	mov	r1, r4
 80091f0:	4630      	mov	r0, r6
 80091f2:	f000 fa05 	bl	8009600 <__smakebuf_r>
 80091f6:	89a0      	ldrh	r0, [r4, #12]
 80091f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80091fc:	f010 0301 	ands.w	r3, r0, #1
 8009200:	d00a      	beq.n	8009218 <__swsetup_r+0xbc>
 8009202:	2300      	movs	r3, #0
 8009204:	60a3      	str	r3, [r4, #8]
 8009206:	6963      	ldr	r3, [r4, #20]
 8009208:	425b      	negs	r3, r3
 800920a:	61a3      	str	r3, [r4, #24]
 800920c:	6923      	ldr	r3, [r4, #16]
 800920e:	b943      	cbnz	r3, 8009222 <__swsetup_r+0xc6>
 8009210:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009214:	d1ba      	bne.n	800918c <__swsetup_r+0x30>
 8009216:	bd70      	pop	{r4, r5, r6, pc}
 8009218:	0781      	lsls	r1, r0, #30
 800921a:	bf58      	it	pl
 800921c:	6963      	ldrpl	r3, [r4, #20]
 800921e:	60a3      	str	r3, [r4, #8]
 8009220:	e7f4      	b.n	800920c <__swsetup_r+0xb0>
 8009222:	2000      	movs	r0, #0
 8009224:	e7f7      	b.n	8009216 <__swsetup_r+0xba>
 8009226:	bf00      	nop
 8009228:	20000018 	.word	0x20000018
 800922c:	08009f38 	.word	0x08009f38
 8009230:	08009f58 	.word	0x08009f58
 8009234:	08009f18 	.word	0x08009f18

08009238 <abort>:
 8009238:	2006      	movs	r0, #6
 800923a:	b508      	push	{r3, lr}
 800923c:	f000 faa0 	bl	8009780 <raise>
 8009240:	2001      	movs	r0, #1
 8009242:	f7f9 fc80 	bl	8002b46 <_exit>
	...

08009248 <__sflush_r>:
 8009248:	898a      	ldrh	r2, [r1, #12]
 800924a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800924c:	4605      	mov	r5, r0
 800924e:	0710      	lsls	r0, r2, #28
 8009250:	460c      	mov	r4, r1
 8009252:	d457      	bmi.n	8009304 <__sflush_r+0xbc>
 8009254:	684b      	ldr	r3, [r1, #4]
 8009256:	2b00      	cmp	r3, #0
 8009258:	dc04      	bgt.n	8009264 <__sflush_r+0x1c>
 800925a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800925c:	2b00      	cmp	r3, #0
 800925e:	dc01      	bgt.n	8009264 <__sflush_r+0x1c>
 8009260:	2000      	movs	r0, #0
 8009262:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009264:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009266:	2e00      	cmp	r6, #0
 8009268:	d0fa      	beq.n	8009260 <__sflush_r+0x18>
 800926a:	2300      	movs	r3, #0
 800926c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009270:	682f      	ldr	r7, [r5, #0]
 8009272:	602b      	str	r3, [r5, #0]
 8009274:	d032      	beq.n	80092dc <__sflush_r+0x94>
 8009276:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009278:	89a3      	ldrh	r3, [r4, #12]
 800927a:	075a      	lsls	r2, r3, #29
 800927c:	d505      	bpl.n	800928a <__sflush_r+0x42>
 800927e:	6863      	ldr	r3, [r4, #4]
 8009280:	1ac0      	subs	r0, r0, r3
 8009282:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009284:	b10b      	cbz	r3, 800928a <__sflush_r+0x42>
 8009286:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009288:	1ac0      	subs	r0, r0, r3
 800928a:	2300      	movs	r3, #0
 800928c:	4602      	mov	r2, r0
 800928e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009290:	4628      	mov	r0, r5
 8009292:	6a21      	ldr	r1, [r4, #32]
 8009294:	47b0      	blx	r6
 8009296:	1c43      	adds	r3, r0, #1
 8009298:	89a3      	ldrh	r3, [r4, #12]
 800929a:	d106      	bne.n	80092aa <__sflush_r+0x62>
 800929c:	6829      	ldr	r1, [r5, #0]
 800929e:	291d      	cmp	r1, #29
 80092a0:	d82c      	bhi.n	80092fc <__sflush_r+0xb4>
 80092a2:	4a29      	ldr	r2, [pc, #164]	; (8009348 <__sflush_r+0x100>)
 80092a4:	40ca      	lsrs	r2, r1
 80092a6:	07d6      	lsls	r6, r2, #31
 80092a8:	d528      	bpl.n	80092fc <__sflush_r+0xb4>
 80092aa:	2200      	movs	r2, #0
 80092ac:	6062      	str	r2, [r4, #4]
 80092ae:	6922      	ldr	r2, [r4, #16]
 80092b0:	04d9      	lsls	r1, r3, #19
 80092b2:	6022      	str	r2, [r4, #0]
 80092b4:	d504      	bpl.n	80092c0 <__sflush_r+0x78>
 80092b6:	1c42      	adds	r2, r0, #1
 80092b8:	d101      	bne.n	80092be <__sflush_r+0x76>
 80092ba:	682b      	ldr	r3, [r5, #0]
 80092bc:	b903      	cbnz	r3, 80092c0 <__sflush_r+0x78>
 80092be:	6560      	str	r0, [r4, #84]	; 0x54
 80092c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80092c2:	602f      	str	r7, [r5, #0]
 80092c4:	2900      	cmp	r1, #0
 80092c6:	d0cb      	beq.n	8009260 <__sflush_r+0x18>
 80092c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80092cc:	4299      	cmp	r1, r3
 80092ce:	d002      	beq.n	80092d6 <__sflush_r+0x8e>
 80092d0:	4628      	mov	r0, r5
 80092d2:	f7fd f9a1 	bl	8006618 <_free_r>
 80092d6:	2000      	movs	r0, #0
 80092d8:	6360      	str	r0, [r4, #52]	; 0x34
 80092da:	e7c2      	b.n	8009262 <__sflush_r+0x1a>
 80092dc:	6a21      	ldr	r1, [r4, #32]
 80092de:	2301      	movs	r3, #1
 80092e0:	4628      	mov	r0, r5
 80092e2:	47b0      	blx	r6
 80092e4:	1c41      	adds	r1, r0, #1
 80092e6:	d1c7      	bne.n	8009278 <__sflush_r+0x30>
 80092e8:	682b      	ldr	r3, [r5, #0]
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d0c4      	beq.n	8009278 <__sflush_r+0x30>
 80092ee:	2b1d      	cmp	r3, #29
 80092f0:	d001      	beq.n	80092f6 <__sflush_r+0xae>
 80092f2:	2b16      	cmp	r3, #22
 80092f4:	d101      	bne.n	80092fa <__sflush_r+0xb2>
 80092f6:	602f      	str	r7, [r5, #0]
 80092f8:	e7b2      	b.n	8009260 <__sflush_r+0x18>
 80092fa:	89a3      	ldrh	r3, [r4, #12]
 80092fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009300:	81a3      	strh	r3, [r4, #12]
 8009302:	e7ae      	b.n	8009262 <__sflush_r+0x1a>
 8009304:	690f      	ldr	r7, [r1, #16]
 8009306:	2f00      	cmp	r7, #0
 8009308:	d0aa      	beq.n	8009260 <__sflush_r+0x18>
 800930a:	0793      	lsls	r3, r2, #30
 800930c:	bf18      	it	ne
 800930e:	2300      	movne	r3, #0
 8009310:	680e      	ldr	r6, [r1, #0]
 8009312:	bf08      	it	eq
 8009314:	694b      	ldreq	r3, [r1, #20]
 8009316:	1bf6      	subs	r6, r6, r7
 8009318:	600f      	str	r7, [r1, #0]
 800931a:	608b      	str	r3, [r1, #8]
 800931c:	2e00      	cmp	r6, #0
 800931e:	dd9f      	ble.n	8009260 <__sflush_r+0x18>
 8009320:	4633      	mov	r3, r6
 8009322:	463a      	mov	r2, r7
 8009324:	4628      	mov	r0, r5
 8009326:	6a21      	ldr	r1, [r4, #32]
 8009328:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800932c:	47e0      	blx	ip
 800932e:	2800      	cmp	r0, #0
 8009330:	dc06      	bgt.n	8009340 <__sflush_r+0xf8>
 8009332:	89a3      	ldrh	r3, [r4, #12]
 8009334:	f04f 30ff 	mov.w	r0, #4294967295
 8009338:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800933c:	81a3      	strh	r3, [r4, #12]
 800933e:	e790      	b.n	8009262 <__sflush_r+0x1a>
 8009340:	4407      	add	r7, r0
 8009342:	1a36      	subs	r6, r6, r0
 8009344:	e7ea      	b.n	800931c <__sflush_r+0xd4>
 8009346:	bf00      	nop
 8009348:	20400001 	.word	0x20400001

0800934c <_fflush_r>:
 800934c:	b538      	push	{r3, r4, r5, lr}
 800934e:	690b      	ldr	r3, [r1, #16]
 8009350:	4605      	mov	r5, r0
 8009352:	460c      	mov	r4, r1
 8009354:	b913      	cbnz	r3, 800935c <_fflush_r+0x10>
 8009356:	2500      	movs	r5, #0
 8009358:	4628      	mov	r0, r5
 800935a:	bd38      	pop	{r3, r4, r5, pc}
 800935c:	b118      	cbz	r0, 8009366 <_fflush_r+0x1a>
 800935e:	6983      	ldr	r3, [r0, #24]
 8009360:	b90b      	cbnz	r3, 8009366 <_fflush_r+0x1a>
 8009362:	f000 f887 	bl	8009474 <__sinit>
 8009366:	4b14      	ldr	r3, [pc, #80]	; (80093b8 <_fflush_r+0x6c>)
 8009368:	429c      	cmp	r4, r3
 800936a:	d11b      	bne.n	80093a4 <_fflush_r+0x58>
 800936c:	686c      	ldr	r4, [r5, #4]
 800936e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009372:	2b00      	cmp	r3, #0
 8009374:	d0ef      	beq.n	8009356 <_fflush_r+0xa>
 8009376:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009378:	07d0      	lsls	r0, r2, #31
 800937a:	d404      	bmi.n	8009386 <_fflush_r+0x3a>
 800937c:	0599      	lsls	r1, r3, #22
 800937e:	d402      	bmi.n	8009386 <_fflush_r+0x3a>
 8009380:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009382:	f000 f915 	bl	80095b0 <__retarget_lock_acquire_recursive>
 8009386:	4628      	mov	r0, r5
 8009388:	4621      	mov	r1, r4
 800938a:	f7ff ff5d 	bl	8009248 <__sflush_r>
 800938e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009390:	4605      	mov	r5, r0
 8009392:	07da      	lsls	r2, r3, #31
 8009394:	d4e0      	bmi.n	8009358 <_fflush_r+0xc>
 8009396:	89a3      	ldrh	r3, [r4, #12]
 8009398:	059b      	lsls	r3, r3, #22
 800939a:	d4dd      	bmi.n	8009358 <_fflush_r+0xc>
 800939c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800939e:	f000 f908 	bl	80095b2 <__retarget_lock_release_recursive>
 80093a2:	e7d9      	b.n	8009358 <_fflush_r+0xc>
 80093a4:	4b05      	ldr	r3, [pc, #20]	; (80093bc <_fflush_r+0x70>)
 80093a6:	429c      	cmp	r4, r3
 80093a8:	d101      	bne.n	80093ae <_fflush_r+0x62>
 80093aa:	68ac      	ldr	r4, [r5, #8]
 80093ac:	e7df      	b.n	800936e <_fflush_r+0x22>
 80093ae:	4b04      	ldr	r3, [pc, #16]	; (80093c0 <_fflush_r+0x74>)
 80093b0:	429c      	cmp	r4, r3
 80093b2:	bf08      	it	eq
 80093b4:	68ec      	ldreq	r4, [r5, #12]
 80093b6:	e7da      	b.n	800936e <_fflush_r+0x22>
 80093b8:	08009f38 	.word	0x08009f38
 80093bc:	08009f58 	.word	0x08009f58
 80093c0:	08009f18 	.word	0x08009f18

080093c4 <std>:
 80093c4:	2300      	movs	r3, #0
 80093c6:	b510      	push	{r4, lr}
 80093c8:	4604      	mov	r4, r0
 80093ca:	e9c0 3300 	strd	r3, r3, [r0]
 80093ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80093d2:	6083      	str	r3, [r0, #8]
 80093d4:	8181      	strh	r1, [r0, #12]
 80093d6:	6643      	str	r3, [r0, #100]	; 0x64
 80093d8:	81c2      	strh	r2, [r0, #14]
 80093da:	6183      	str	r3, [r0, #24]
 80093dc:	4619      	mov	r1, r3
 80093de:	2208      	movs	r2, #8
 80093e0:	305c      	adds	r0, #92	; 0x5c
 80093e2:	f7fd f911 	bl	8006608 <memset>
 80093e6:	4b05      	ldr	r3, [pc, #20]	; (80093fc <std+0x38>)
 80093e8:	6224      	str	r4, [r4, #32]
 80093ea:	6263      	str	r3, [r4, #36]	; 0x24
 80093ec:	4b04      	ldr	r3, [pc, #16]	; (8009400 <std+0x3c>)
 80093ee:	62a3      	str	r3, [r4, #40]	; 0x28
 80093f0:	4b04      	ldr	r3, [pc, #16]	; (8009404 <std+0x40>)
 80093f2:	62e3      	str	r3, [r4, #44]	; 0x2c
 80093f4:	4b04      	ldr	r3, [pc, #16]	; (8009408 <std+0x44>)
 80093f6:	6323      	str	r3, [r4, #48]	; 0x30
 80093f8:	bd10      	pop	{r4, pc}
 80093fa:	bf00      	nop
 80093fc:	080097b9 	.word	0x080097b9
 8009400:	080097db 	.word	0x080097db
 8009404:	08009813 	.word	0x08009813
 8009408:	08009837 	.word	0x08009837

0800940c <_cleanup_r>:
 800940c:	4901      	ldr	r1, [pc, #4]	; (8009414 <_cleanup_r+0x8>)
 800940e:	f000 b8af 	b.w	8009570 <_fwalk_reent>
 8009412:	bf00      	nop
 8009414:	0800934d 	.word	0x0800934d

08009418 <__sfmoreglue>:
 8009418:	2268      	movs	r2, #104	; 0x68
 800941a:	b570      	push	{r4, r5, r6, lr}
 800941c:	1e4d      	subs	r5, r1, #1
 800941e:	4355      	muls	r5, r2
 8009420:	460e      	mov	r6, r1
 8009422:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009426:	f7fd f95f 	bl	80066e8 <_malloc_r>
 800942a:	4604      	mov	r4, r0
 800942c:	b140      	cbz	r0, 8009440 <__sfmoreglue+0x28>
 800942e:	2100      	movs	r1, #0
 8009430:	e9c0 1600 	strd	r1, r6, [r0]
 8009434:	300c      	adds	r0, #12
 8009436:	60a0      	str	r0, [r4, #8]
 8009438:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800943c:	f7fd f8e4 	bl	8006608 <memset>
 8009440:	4620      	mov	r0, r4
 8009442:	bd70      	pop	{r4, r5, r6, pc}

08009444 <__sfp_lock_acquire>:
 8009444:	4801      	ldr	r0, [pc, #4]	; (800944c <__sfp_lock_acquire+0x8>)
 8009446:	f000 b8b3 	b.w	80095b0 <__retarget_lock_acquire_recursive>
 800944a:	bf00      	nop
 800944c:	20000531 	.word	0x20000531

08009450 <__sfp_lock_release>:
 8009450:	4801      	ldr	r0, [pc, #4]	; (8009458 <__sfp_lock_release+0x8>)
 8009452:	f000 b8ae 	b.w	80095b2 <__retarget_lock_release_recursive>
 8009456:	bf00      	nop
 8009458:	20000531 	.word	0x20000531

0800945c <__sinit_lock_acquire>:
 800945c:	4801      	ldr	r0, [pc, #4]	; (8009464 <__sinit_lock_acquire+0x8>)
 800945e:	f000 b8a7 	b.w	80095b0 <__retarget_lock_acquire_recursive>
 8009462:	bf00      	nop
 8009464:	20000532 	.word	0x20000532

08009468 <__sinit_lock_release>:
 8009468:	4801      	ldr	r0, [pc, #4]	; (8009470 <__sinit_lock_release+0x8>)
 800946a:	f000 b8a2 	b.w	80095b2 <__retarget_lock_release_recursive>
 800946e:	bf00      	nop
 8009470:	20000532 	.word	0x20000532

08009474 <__sinit>:
 8009474:	b510      	push	{r4, lr}
 8009476:	4604      	mov	r4, r0
 8009478:	f7ff fff0 	bl	800945c <__sinit_lock_acquire>
 800947c:	69a3      	ldr	r3, [r4, #24]
 800947e:	b11b      	cbz	r3, 8009488 <__sinit+0x14>
 8009480:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009484:	f7ff bff0 	b.w	8009468 <__sinit_lock_release>
 8009488:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800948c:	6523      	str	r3, [r4, #80]	; 0x50
 800948e:	4b13      	ldr	r3, [pc, #76]	; (80094dc <__sinit+0x68>)
 8009490:	4a13      	ldr	r2, [pc, #76]	; (80094e0 <__sinit+0x6c>)
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	62a2      	str	r2, [r4, #40]	; 0x28
 8009496:	42a3      	cmp	r3, r4
 8009498:	bf08      	it	eq
 800949a:	2301      	moveq	r3, #1
 800949c:	4620      	mov	r0, r4
 800949e:	bf08      	it	eq
 80094a0:	61a3      	streq	r3, [r4, #24]
 80094a2:	f000 f81f 	bl	80094e4 <__sfp>
 80094a6:	6060      	str	r0, [r4, #4]
 80094a8:	4620      	mov	r0, r4
 80094aa:	f000 f81b 	bl	80094e4 <__sfp>
 80094ae:	60a0      	str	r0, [r4, #8]
 80094b0:	4620      	mov	r0, r4
 80094b2:	f000 f817 	bl	80094e4 <__sfp>
 80094b6:	2200      	movs	r2, #0
 80094b8:	2104      	movs	r1, #4
 80094ba:	60e0      	str	r0, [r4, #12]
 80094bc:	6860      	ldr	r0, [r4, #4]
 80094be:	f7ff ff81 	bl	80093c4 <std>
 80094c2:	2201      	movs	r2, #1
 80094c4:	2109      	movs	r1, #9
 80094c6:	68a0      	ldr	r0, [r4, #8]
 80094c8:	f7ff ff7c 	bl	80093c4 <std>
 80094cc:	2202      	movs	r2, #2
 80094ce:	2112      	movs	r1, #18
 80094d0:	68e0      	ldr	r0, [r4, #12]
 80094d2:	f7ff ff77 	bl	80093c4 <std>
 80094d6:	2301      	movs	r3, #1
 80094d8:	61a3      	str	r3, [r4, #24]
 80094da:	e7d1      	b.n	8009480 <__sinit+0xc>
 80094dc:	08009af0 	.word	0x08009af0
 80094e0:	0800940d 	.word	0x0800940d

080094e4 <__sfp>:
 80094e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094e6:	4607      	mov	r7, r0
 80094e8:	f7ff ffac 	bl	8009444 <__sfp_lock_acquire>
 80094ec:	4b1e      	ldr	r3, [pc, #120]	; (8009568 <__sfp+0x84>)
 80094ee:	681e      	ldr	r6, [r3, #0]
 80094f0:	69b3      	ldr	r3, [r6, #24]
 80094f2:	b913      	cbnz	r3, 80094fa <__sfp+0x16>
 80094f4:	4630      	mov	r0, r6
 80094f6:	f7ff ffbd 	bl	8009474 <__sinit>
 80094fa:	3648      	adds	r6, #72	; 0x48
 80094fc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009500:	3b01      	subs	r3, #1
 8009502:	d503      	bpl.n	800950c <__sfp+0x28>
 8009504:	6833      	ldr	r3, [r6, #0]
 8009506:	b30b      	cbz	r3, 800954c <__sfp+0x68>
 8009508:	6836      	ldr	r6, [r6, #0]
 800950a:	e7f7      	b.n	80094fc <__sfp+0x18>
 800950c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009510:	b9d5      	cbnz	r5, 8009548 <__sfp+0x64>
 8009512:	4b16      	ldr	r3, [pc, #88]	; (800956c <__sfp+0x88>)
 8009514:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009518:	60e3      	str	r3, [r4, #12]
 800951a:	6665      	str	r5, [r4, #100]	; 0x64
 800951c:	f000 f847 	bl	80095ae <__retarget_lock_init_recursive>
 8009520:	f7ff ff96 	bl	8009450 <__sfp_lock_release>
 8009524:	2208      	movs	r2, #8
 8009526:	4629      	mov	r1, r5
 8009528:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800952c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009530:	6025      	str	r5, [r4, #0]
 8009532:	61a5      	str	r5, [r4, #24]
 8009534:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009538:	f7fd f866 	bl	8006608 <memset>
 800953c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009540:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009544:	4620      	mov	r0, r4
 8009546:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009548:	3468      	adds	r4, #104	; 0x68
 800954a:	e7d9      	b.n	8009500 <__sfp+0x1c>
 800954c:	2104      	movs	r1, #4
 800954e:	4638      	mov	r0, r7
 8009550:	f7ff ff62 	bl	8009418 <__sfmoreglue>
 8009554:	4604      	mov	r4, r0
 8009556:	6030      	str	r0, [r6, #0]
 8009558:	2800      	cmp	r0, #0
 800955a:	d1d5      	bne.n	8009508 <__sfp+0x24>
 800955c:	f7ff ff78 	bl	8009450 <__sfp_lock_release>
 8009560:	230c      	movs	r3, #12
 8009562:	603b      	str	r3, [r7, #0]
 8009564:	e7ee      	b.n	8009544 <__sfp+0x60>
 8009566:	bf00      	nop
 8009568:	08009af0 	.word	0x08009af0
 800956c:	ffff0001 	.word	0xffff0001

08009570 <_fwalk_reent>:
 8009570:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009574:	4606      	mov	r6, r0
 8009576:	4688      	mov	r8, r1
 8009578:	2700      	movs	r7, #0
 800957a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800957e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009582:	f1b9 0901 	subs.w	r9, r9, #1
 8009586:	d505      	bpl.n	8009594 <_fwalk_reent+0x24>
 8009588:	6824      	ldr	r4, [r4, #0]
 800958a:	2c00      	cmp	r4, #0
 800958c:	d1f7      	bne.n	800957e <_fwalk_reent+0xe>
 800958e:	4638      	mov	r0, r7
 8009590:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009594:	89ab      	ldrh	r3, [r5, #12]
 8009596:	2b01      	cmp	r3, #1
 8009598:	d907      	bls.n	80095aa <_fwalk_reent+0x3a>
 800959a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800959e:	3301      	adds	r3, #1
 80095a0:	d003      	beq.n	80095aa <_fwalk_reent+0x3a>
 80095a2:	4629      	mov	r1, r5
 80095a4:	4630      	mov	r0, r6
 80095a6:	47c0      	blx	r8
 80095a8:	4307      	orrs	r7, r0
 80095aa:	3568      	adds	r5, #104	; 0x68
 80095ac:	e7e9      	b.n	8009582 <_fwalk_reent+0x12>

080095ae <__retarget_lock_init_recursive>:
 80095ae:	4770      	bx	lr

080095b0 <__retarget_lock_acquire_recursive>:
 80095b0:	4770      	bx	lr

080095b2 <__retarget_lock_release_recursive>:
 80095b2:	4770      	bx	lr

080095b4 <__swhatbuf_r>:
 80095b4:	b570      	push	{r4, r5, r6, lr}
 80095b6:	460e      	mov	r6, r1
 80095b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80095bc:	4614      	mov	r4, r2
 80095be:	2900      	cmp	r1, #0
 80095c0:	461d      	mov	r5, r3
 80095c2:	b096      	sub	sp, #88	; 0x58
 80095c4:	da08      	bge.n	80095d8 <__swhatbuf_r+0x24>
 80095c6:	2200      	movs	r2, #0
 80095c8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80095cc:	602a      	str	r2, [r5, #0]
 80095ce:	061a      	lsls	r2, r3, #24
 80095d0:	d410      	bmi.n	80095f4 <__swhatbuf_r+0x40>
 80095d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80095d6:	e00e      	b.n	80095f6 <__swhatbuf_r+0x42>
 80095d8:	466a      	mov	r2, sp
 80095da:	f000 f953 	bl	8009884 <_fstat_r>
 80095de:	2800      	cmp	r0, #0
 80095e0:	dbf1      	blt.n	80095c6 <__swhatbuf_r+0x12>
 80095e2:	9a01      	ldr	r2, [sp, #4]
 80095e4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80095e8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80095ec:	425a      	negs	r2, r3
 80095ee:	415a      	adcs	r2, r3
 80095f0:	602a      	str	r2, [r5, #0]
 80095f2:	e7ee      	b.n	80095d2 <__swhatbuf_r+0x1e>
 80095f4:	2340      	movs	r3, #64	; 0x40
 80095f6:	2000      	movs	r0, #0
 80095f8:	6023      	str	r3, [r4, #0]
 80095fa:	b016      	add	sp, #88	; 0x58
 80095fc:	bd70      	pop	{r4, r5, r6, pc}
	...

08009600 <__smakebuf_r>:
 8009600:	898b      	ldrh	r3, [r1, #12]
 8009602:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009604:	079d      	lsls	r5, r3, #30
 8009606:	4606      	mov	r6, r0
 8009608:	460c      	mov	r4, r1
 800960a:	d507      	bpl.n	800961c <__smakebuf_r+0x1c>
 800960c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009610:	6023      	str	r3, [r4, #0]
 8009612:	6123      	str	r3, [r4, #16]
 8009614:	2301      	movs	r3, #1
 8009616:	6163      	str	r3, [r4, #20]
 8009618:	b002      	add	sp, #8
 800961a:	bd70      	pop	{r4, r5, r6, pc}
 800961c:	466a      	mov	r2, sp
 800961e:	ab01      	add	r3, sp, #4
 8009620:	f7ff ffc8 	bl	80095b4 <__swhatbuf_r>
 8009624:	9900      	ldr	r1, [sp, #0]
 8009626:	4605      	mov	r5, r0
 8009628:	4630      	mov	r0, r6
 800962a:	f7fd f85d 	bl	80066e8 <_malloc_r>
 800962e:	b948      	cbnz	r0, 8009644 <__smakebuf_r+0x44>
 8009630:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009634:	059a      	lsls	r2, r3, #22
 8009636:	d4ef      	bmi.n	8009618 <__smakebuf_r+0x18>
 8009638:	f023 0303 	bic.w	r3, r3, #3
 800963c:	f043 0302 	orr.w	r3, r3, #2
 8009640:	81a3      	strh	r3, [r4, #12]
 8009642:	e7e3      	b.n	800960c <__smakebuf_r+0xc>
 8009644:	4b0d      	ldr	r3, [pc, #52]	; (800967c <__smakebuf_r+0x7c>)
 8009646:	62b3      	str	r3, [r6, #40]	; 0x28
 8009648:	89a3      	ldrh	r3, [r4, #12]
 800964a:	6020      	str	r0, [r4, #0]
 800964c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009650:	81a3      	strh	r3, [r4, #12]
 8009652:	9b00      	ldr	r3, [sp, #0]
 8009654:	6120      	str	r0, [r4, #16]
 8009656:	6163      	str	r3, [r4, #20]
 8009658:	9b01      	ldr	r3, [sp, #4]
 800965a:	b15b      	cbz	r3, 8009674 <__smakebuf_r+0x74>
 800965c:	4630      	mov	r0, r6
 800965e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009662:	f000 f921 	bl	80098a8 <_isatty_r>
 8009666:	b128      	cbz	r0, 8009674 <__smakebuf_r+0x74>
 8009668:	89a3      	ldrh	r3, [r4, #12]
 800966a:	f023 0303 	bic.w	r3, r3, #3
 800966e:	f043 0301 	orr.w	r3, r3, #1
 8009672:	81a3      	strh	r3, [r4, #12]
 8009674:	89a0      	ldrh	r0, [r4, #12]
 8009676:	4305      	orrs	r5, r0
 8009678:	81a5      	strh	r5, [r4, #12]
 800967a:	e7cd      	b.n	8009618 <__smakebuf_r+0x18>
 800967c:	0800940d 	.word	0x0800940d

08009680 <memchr>:
 8009680:	4603      	mov	r3, r0
 8009682:	b510      	push	{r4, lr}
 8009684:	b2c9      	uxtb	r1, r1
 8009686:	4402      	add	r2, r0
 8009688:	4293      	cmp	r3, r2
 800968a:	4618      	mov	r0, r3
 800968c:	d101      	bne.n	8009692 <memchr+0x12>
 800968e:	2000      	movs	r0, #0
 8009690:	e003      	b.n	800969a <memchr+0x1a>
 8009692:	7804      	ldrb	r4, [r0, #0]
 8009694:	3301      	adds	r3, #1
 8009696:	428c      	cmp	r4, r1
 8009698:	d1f6      	bne.n	8009688 <memchr+0x8>
 800969a:	bd10      	pop	{r4, pc}

0800969c <memmove>:
 800969c:	4288      	cmp	r0, r1
 800969e:	b510      	push	{r4, lr}
 80096a0:	eb01 0402 	add.w	r4, r1, r2
 80096a4:	d902      	bls.n	80096ac <memmove+0x10>
 80096a6:	4284      	cmp	r4, r0
 80096a8:	4623      	mov	r3, r4
 80096aa:	d807      	bhi.n	80096bc <memmove+0x20>
 80096ac:	1e43      	subs	r3, r0, #1
 80096ae:	42a1      	cmp	r1, r4
 80096b0:	d008      	beq.n	80096c4 <memmove+0x28>
 80096b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80096b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80096ba:	e7f8      	b.n	80096ae <memmove+0x12>
 80096bc:	4601      	mov	r1, r0
 80096be:	4402      	add	r2, r0
 80096c0:	428a      	cmp	r2, r1
 80096c2:	d100      	bne.n	80096c6 <memmove+0x2a>
 80096c4:	bd10      	pop	{r4, pc}
 80096c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80096ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80096ce:	e7f7      	b.n	80096c0 <memmove+0x24>

080096d0 <_realloc_r>:
 80096d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80096d4:	4680      	mov	r8, r0
 80096d6:	4614      	mov	r4, r2
 80096d8:	460e      	mov	r6, r1
 80096da:	b921      	cbnz	r1, 80096e6 <_realloc_r+0x16>
 80096dc:	4611      	mov	r1, r2
 80096de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80096e2:	f7fd b801 	b.w	80066e8 <_malloc_r>
 80096e6:	b92a      	cbnz	r2, 80096f4 <_realloc_r+0x24>
 80096e8:	f7fc ff96 	bl	8006618 <_free_r>
 80096ec:	4625      	mov	r5, r4
 80096ee:	4628      	mov	r0, r5
 80096f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80096f4:	f000 f8fa 	bl	80098ec <_malloc_usable_size_r>
 80096f8:	4284      	cmp	r4, r0
 80096fa:	4607      	mov	r7, r0
 80096fc:	d802      	bhi.n	8009704 <_realloc_r+0x34>
 80096fe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009702:	d812      	bhi.n	800972a <_realloc_r+0x5a>
 8009704:	4621      	mov	r1, r4
 8009706:	4640      	mov	r0, r8
 8009708:	f7fc ffee 	bl	80066e8 <_malloc_r>
 800970c:	4605      	mov	r5, r0
 800970e:	2800      	cmp	r0, #0
 8009710:	d0ed      	beq.n	80096ee <_realloc_r+0x1e>
 8009712:	42bc      	cmp	r4, r7
 8009714:	4622      	mov	r2, r4
 8009716:	4631      	mov	r1, r6
 8009718:	bf28      	it	cs
 800971a:	463a      	movcs	r2, r7
 800971c:	f7fe fb70 	bl	8007e00 <memcpy>
 8009720:	4631      	mov	r1, r6
 8009722:	4640      	mov	r0, r8
 8009724:	f7fc ff78 	bl	8006618 <_free_r>
 8009728:	e7e1      	b.n	80096ee <_realloc_r+0x1e>
 800972a:	4635      	mov	r5, r6
 800972c:	e7df      	b.n	80096ee <_realloc_r+0x1e>

0800972e <_raise_r>:
 800972e:	291f      	cmp	r1, #31
 8009730:	b538      	push	{r3, r4, r5, lr}
 8009732:	4604      	mov	r4, r0
 8009734:	460d      	mov	r5, r1
 8009736:	d904      	bls.n	8009742 <_raise_r+0x14>
 8009738:	2316      	movs	r3, #22
 800973a:	6003      	str	r3, [r0, #0]
 800973c:	f04f 30ff 	mov.w	r0, #4294967295
 8009740:	bd38      	pop	{r3, r4, r5, pc}
 8009742:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009744:	b112      	cbz	r2, 800974c <_raise_r+0x1e>
 8009746:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800974a:	b94b      	cbnz	r3, 8009760 <_raise_r+0x32>
 800974c:	4620      	mov	r0, r4
 800974e:	f000 f831 	bl	80097b4 <_getpid_r>
 8009752:	462a      	mov	r2, r5
 8009754:	4601      	mov	r1, r0
 8009756:	4620      	mov	r0, r4
 8009758:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800975c:	f000 b818 	b.w	8009790 <_kill_r>
 8009760:	2b01      	cmp	r3, #1
 8009762:	d00a      	beq.n	800977a <_raise_r+0x4c>
 8009764:	1c59      	adds	r1, r3, #1
 8009766:	d103      	bne.n	8009770 <_raise_r+0x42>
 8009768:	2316      	movs	r3, #22
 800976a:	6003      	str	r3, [r0, #0]
 800976c:	2001      	movs	r0, #1
 800976e:	e7e7      	b.n	8009740 <_raise_r+0x12>
 8009770:	2400      	movs	r4, #0
 8009772:	4628      	mov	r0, r5
 8009774:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009778:	4798      	blx	r3
 800977a:	2000      	movs	r0, #0
 800977c:	e7e0      	b.n	8009740 <_raise_r+0x12>
	...

08009780 <raise>:
 8009780:	4b02      	ldr	r3, [pc, #8]	; (800978c <raise+0xc>)
 8009782:	4601      	mov	r1, r0
 8009784:	6818      	ldr	r0, [r3, #0]
 8009786:	f7ff bfd2 	b.w	800972e <_raise_r>
 800978a:	bf00      	nop
 800978c:	20000018 	.word	0x20000018

08009790 <_kill_r>:
 8009790:	b538      	push	{r3, r4, r5, lr}
 8009792:	2300      	movs	r3, #0
 8009794:	4d06      	ldr	r5, [pc, #24]	; (80097b0 <_kill_r+0x20>)
 8009796:	4604      	mov	r4, r0
 8009798:	4608      	mov	r0, r1
 800979a:	4611      	mov	r1, r2
 800979c:	602b      	str	r3, [r5, #0]
 800979e:	f7f9 f9c2 	bl	8002b26 <_kill>
 80097a2:	1c43      	adds	r3, r0, #1
 80097a4:	d102      	bne.n	80097ac <_kill_r+0x1c>
 80097a6:	682b      	ldr	r3, [r5, #0]
 80097a8:	b103      	cbz	r3, 80097ac <_kill_r+0x1c>
 80097aa:	6023      	str	r3, [r4, #0]
 80097ac:	bd38      	pop	{r3, r4, r5, pc}
 80097ae:	bf00      	nop
 80097b0:	2000052c 	.word	0x2000052c

080097b4 <_getpid_r>:
 80097b4:	f7f9 b9b0 	b.w	8002b18 <_getpid>

080097b8 <__sread>:
 80097b8:	b510      	push	{r4, lr}
 80097ba:	460c      	mov	r4, r1
 80097bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097c0:	f000 f89c 	bl	80098fc <_read_r>
 80097c4:	2800      	cmp	r0, #0
 80097c6:	bfab      	itete	ge
 80097c8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80097ca:	89a3      	ldrhlt	r3, [r4, #12]
 80097cc:	181b      	addge	r3, r3, r0
 80097ce:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80097d2:	bfac      	ite	ge
 80097d4:	6563      	strge	r3, [r4, #84]	; 0x54
 80097d6:	81a3      	strhlt	r3, [r4, #12]
 80097d8:	bd10      	pop	{r4, pc}

080097da <__swrite>:
 80097da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097de:	461f      	mov	r7, r3
 80097e0:	898b      	ldrh	r3, [r1, #12]
 80097e2:	4605      	mov	r5, r0
 80097e4:	05db      	lsls	r3, r3, #23
 80097e6:	460c      	mov	r4, r1
 80097e8:	4616      	mov	r6, r2
 80097ea:	d505      	bpl.n	80097f8 <__swrite+0x1e>
 80097ec:	2302      	movs	r3, #2
 80097ee:	2200      	movs	r2, #0
 80097f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097f4:	f000 f868 	bl	80098c8 <_lseek_r>
 80097f8:	89a3      	ldrh	r3, [r4, #12]
 80097fa:	4632      	mov	r2, r6
 80097fc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009800:	81a3      	strh	r3, [r4, #12]
 8009802:	4628      	mov	r0, r5
 8009804:	463b      	mov	r3, r7
 8009806:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800980a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800980e:	f000 b817 	b.w	8009840 <_write_r>

08009812 <__sseek>:
 8009812:	b510      	push	{r4, lr}
 8009814:	460c      	mov	r4, r1
 8009816:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800981a:	f000 f855 	bl	80098c8 <_lseek_r>
 800981e:	1c43      	adds	r3, r0, #1
 8009820:	89a3      	ldrh	r3, [r4, #12]
 8009822:	bf15      	itete	ne
 8009824:	6560      	strne	r0, [r4, #84]	; 0x54
 8009826:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800982a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800982e:	81a3      	strheq	r3, [r4, #12]
 8009830:	bf18      	it	ne
 8009832:	81a3      	strhne	r3, [r4, #12]
 8009834:	bd10      	pop	{r4, pc}

08009836 <__sclose>:
 8009836:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800983a:	f000 b813 	b.w	8009864 <_close_r>
	...

08009840 <_write_r>:
 8009840:	b538      	push	{r3, r4, r5, lr}
 8009842:	4604      	mov	r4, r0
 8009844:	4608      	mov	r0, r1
 8009846:	4611      	mov	r1, r2
 8009848:	2200      	movs	r2, #0
 800984a:	4d05      	ldr	r5, [pc, #20]	; (8009860 <_write_r+0x20>)
 800984c:	602a      	str	r2, [r5, #0]
 800984e:	461a      	mov	r2, r3
 8009850:	f7f9 f9a0 	bl	8002b94 <_write>
 8009854:	1c43      	adds	r3, r0, #1
 8009856:	d102      	bne.n	800985e <_write_r+0x1e>
 8009858:	682b      	ldr	r3, [r5, #0]
 800985a:	b103      	cbz	r3, 800985e <_write_r+0x1e>
 800985c:	6023      	str	r3, [r4, #0]
 800985e:	bd38      	pop	{r3, r4, r5, pc}
 8009860:	2000052c 	.word	0x2000052c

08009864 <_close_r>:
 8009864:	b538      	push	{r3, r4, r5, lr}
 8009866:	2300      	movs	r3, #0
 8009868:	4d05      	ldr	r5, [pc, #20]	; (8009880 <_close_r+0x1c>)
 800986a:	4604      	mov	r4, r0
 800986c:	4608      	mov	r0, r1
 800986e:	602b      	str	r3, [r5, #0]
 8009870:	f7f9 f9ac 	bl	8002bcc <_close>
 8009874:	1c43      	adds	r3, r0, #1
 8009876:	d102      	bne.n	800987e <_close_r+0x1a>
 8009878:	682b      	ldr	r3, [r5, #0]
 800987a:	b103      	cbz	r3, 800987e <_close_r+0x1a>
 800987c:	6023      	str	r3, [r4, #0]
 800987e:	bd38      	pop	{r3, r4, r5, pc}
 8009880:	2000052c 	.word	0x2000052c

08009884 <_fstat_r>:
 8009884:	b538      	push	{r3, r4, r5, lr}
 8009886:	2300      	movs	r3, #0
 8009888:	4d06      	ldr	r5, [pc, #24]	; (80098a4 <_fstat_r+0x20>)
 800988a:	4604      	mov	r4, r0
 800988c:	4608      	mov	r0, r1
 800988e:	4611      	mov	r1, r2
 8009890:	602b      	str	r3, [r5, #0]
 8009892:	f7f9 f9a6 	bl	8002be2 <_fstat>
 8009896:	1c43      	adds	r3, r0, #1
 8009898:	d102      	bne.n	80098a0 <_fstat_r+0x1c>
 800989a:	682b      	ldr	r3, [r5, #0]
 800989c:	b103      	cbz	r3, 80098a0 <_fstat_r+0x1c>
 800989e:	6023      	str	r3, [r4, #0]
 80098a0:	bd38      	pop	{r3, r4, r5, pc}
 80098a2:	bf00      	nop
 80098a4:	2000052c 	.word	0x2000052c

080098a8 <_isatty_r>:
 80098a8:	b538      	push	{r3, r4, r5, lr}
 80098aa:	2300      	movs	r3, #0
 80098ac:	4d05      	ldr	r5, [pc, #20]	; (80098c4 <_isatty_r+0x1c>)
 80098ae:	4604      	mov	r4, r0
 80098b0:	4608      	mov	r0, r1
 80098b2:	602b      	str	r3, [r5, #0]
 80098b4:	f7f9 f9a4 	bl	8002c00 <_isatty>
 80098b8:	1c43      	adds	r3, r0, #1
 80098ba:	d102      	bne.n	80098c2 <_isatty_r+0x1a>
 80098bc:	682b      	ldr	r3, [r5, #0]
 80098be:	b103      	cbz	r3, 80098c2 <_isatty_r+0x1a>
 80098c0:	6023      	str	r3, [r4, #0]
 80098c2:	bd38      	pop	{r3, r4, r5, pc}
 80098c4:	2000052c 	.word	0x2000052c

080098c8 <_lseek_r>:
 80098c8:	b538      	push	{r3, r4, r5, lr}
 80098ca:	4604      	mov	r4, r0
 80098cc:	4608      	mov	r0, r1
 80098ce:	4611      	mov	r1, r2
 80098d0:	2200      	movs	r2, #0
 80098d2:	4d05      	ldr	r5, [pc, #20]	; (80098e8 <_lseek_r+0x20>)
 80098d4:	602a      	str	r2, [r5, #0]
 80098d6:	461a      	mov	r2, r3
 80098d8:	f7f9 f99c 	bl	8002c14 <_lseek>
 80098dc:	1c43      	adds	r3, r0, #1
 80098de:	d102      	bne.n	80098e6 <_lseek_r+0x1e>
 80098e0:	682b      	ldr	r3, [r5, #0]
 80098e2:	b103      	cbz	r3, 80098e6 <_lseek_r+0x1e>
 80098e4:	6023      	str	r3, [r4, #0]
 80098e6:	bd38      	pop	{r3, r4, r5, pc}
 80098e8:	2000052c 	.word	0x2000052c

080098ec <_malloc_usable_size_r>:
 80098ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80098f0:	1f18      	subs	r0, r3, #4
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	bfbc      	itt	lt
 80098f6:	580b      	ldrlt	r3, [r1, r0]
 80098f8:	18c0      	addlt	r0, r0, r3
 80098fa:	4770      	bx	lr

080098fc <_read_r>:
 80098fc:	b538      	push	{r3, r4, r5, lr}
 80098fe:	4604      	mov	r4, r0
 8009900:	4608      	mov	r0, r1
 8009902:	4611      	mov	r1, r2
 8009904:	2200      	movs	r2, #0
 8009906:	4d05      	ldr	r5, [pc, #20]	; (800991c <_read_r+0x20>)
 8009908:	602a      	str	r2, [r5, #0]
 800990a:	461a      	mov	r2, r3
 800990c:	f7f9 f925 	bl	8002b5a <_read>
 8009910:	1c43      	adds	r3, r0, #1
 8009912:	d102      	bne.n	800991a <_read_r+0x1e>
 8009914:	682b      	ldr	r3, [r5, #0]
 8009916:	b103      	cbz	r3, 800991a <_read_r+0x1e>
 8009918:	6023      	str	r3, [r4, #0]
 800991a:	bd38      	pop	{r3, r4, r5, pc}
 800991c:	2000052c 	.word	0x2000052c

08009920 <_init>:
 8009920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009922:	bf00      	nop
 8009924:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009926:	bc08      	pop	{r3}
 8009928:	469e      	mov	lr, r3
 800992a:	4770      	bx	lr

0800992c <_fini>:
 800992c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800992e:	bf00      	nop
 8009930:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009932:	bc08      	pop	{r3}
 8009934:	469e      	mov	lr, r3
 8009936:	4770      	bx	lr
