onerror {resume}
quietly set dataset_list [list sim vsim]
if {[catch {datasetcheck $dataset_list}]} {abort}
quietly WaveActivateNextPane {} 0
add wave -noupdate sim:/RISC_V_Single_Cycle_TB/DUV/clk
add wave -noupdate -group RAM -group RAM -radix hexadecimal {sim:/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[255]}
add wave -noupdate -group RAM -group RAM -radix hexadecimal {sim:/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[254]}
add wave -noupdate -group RAM -group RAM -radix hexadecimal {sim:/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[253]}
add wave -noupdate -group RAM -group RAM -radix hexadecimal {sim:/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[252]}
add wave -noupdate -group RAM -group RAM -radix hexadecimal {sim:/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[251]}
add wave -noupdate -group RAM -group RAM -radix hexadecimal {sim:/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[250]}
add wave -noupdate -group RAM -group RAM -radix hexadecimal {sim:/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[249]}
add wave -noupdate -group RAM -group RAM -radix hexadecimal {sim:/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[248]}
add wave -noupdate -group RAM -group RAM -radix hexadecimal {sim:/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[247]}
add wave -noupdate -group RAM -group RAM -radix hexadecimal {sim:/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[246]}
add wave -noupdate -group RAM -group RAM -radix hexadecimal {sim:/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[245]}
add wave -noupdate -group RAM -group RAM -radix hexadecimal {sim:/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[244]}
add wave -noupdate -group RAM -group RAM -radix hexadecimal {sim:/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[243]}
add wave -noupdate -group RAM -group RAM -radix hexadecimal {sim:/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[242]}
add wave -noupdate -group RAM -expand -group t3 -radix decimal {sim:/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[2]}
add wave -noupdate -group RAM -expand -group t3 -radix decimal {sim:/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[10]}
add wave -noupdate -group RAM -expand -group t3 -radix decimal {sim:/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[18]}
add wave -noupdate -group RAM -expand -group t2 -radix decimal {sim:/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[17]}
add wave -noupdate -group RAM -expand -group t2 -radix decimal {sim:/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[9]}
add wave -noupdate -group RAM -expand -group t2 -radix decimal {sim:/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[1]}
add wave -noupdate -group RAM -expand -group t1 -radix decimal {sim:/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[16]}
add wave -noupdate -group RAM -expand -group t1 -radix decimal {sim:/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[8]}
add wave -noupdate -group RAM -expand -group t1 -radix decimal {sim:/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[0]}
add wave -noupdate -group RAM -expand -group {Direcciones torres} -label {direccion torre 3} -radix hexadecimal {sim:/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[5]}
add wave -noupdate -group RAM -expand -group {Direcciones torres} -label {direccion torre 2} -radix hexadecimal {sim:/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[4]}
add wave -noupdate -group RAM -expand -group {Direcciones torres} -label {direccion torre1} -radix hexadecimal -childformat {{{/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][31]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][30]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][29]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][28]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][27]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][26]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][25]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][24]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][23]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][22]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][21]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][20]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][19]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][18]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][17]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][16]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][15]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][14]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][13]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][12]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][11]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][10]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][9]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][8]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][7]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][6]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][5]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][4]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][3]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][2]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][1]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][0]} -radix hexadecimal}} -subitemconfig {{/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][31]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][30]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][29]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][28]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][27]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][26]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][25]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][24]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][23]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][22]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][21]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][20]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][19]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][18]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][17]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][16]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][15]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][14]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][13]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][12]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][11]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][10]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][9]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][8]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][7]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][6]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][5]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][4]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][3]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][2]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][1]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3][0]} {-height 15 -radix hexadecimal}} {sim:/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/ram[3]}
add wave -noupdate -group mux_data_alu -radix hexadecimal sim:/RISC_V_Single_Cycle_TB/DUV/MUX_DATA_OR_IMM_FOR_ALU/Selector_i
add wave -noupdate -group mux_data_alu -radix hexadecimal sim:/RISC_V_Single_Cycle_TB/DUV/MUX_DATA_OR_IMM_FOR_ALU/Mux_Data_0_i
add wave -noupdate -group mux_data_alu -radix hexadecimal sim:/RISC_V_Single_Cycle_TB/DUV/MUX_DATA_OR_IMM_FOR_ALU/Mux_Data_1_i
add wave -noupdate -group mux_data_alu -radix hexadecimal sim:/RISC_V_Single_Cycle_TB/DUV/MUX_DATA_OR_IMM_FOR_ALU/Mux_Output_o
add wave -noupdate -group alu sim:/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/ALU_Operation_i
add wave -noupdate -group alu sim:/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/A_i
add wave -noupdate -group alu sim:/RISC_V_Single_Cycle_TB/DUV/ALU_UNIT/B_i
add wave -noupdate -group PC -radix hexadecimal -childformat {{{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[31]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[30]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[29]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[28]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[27]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[26]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[25]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[24]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[23]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[22]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[21]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[20]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[19]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[18]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[17]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[16]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[15]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[14]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[13]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[12]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[11]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[10]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[9]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[8]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[7]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[6]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[5]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[4]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[3]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[2]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[1]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[0]} -radix hexadecimal}} -subitemconfig {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[31]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[30]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[29]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[28]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[27]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[26]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[25]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[24]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[23]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[22]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[21]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[20]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[19]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[18]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[17]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[16]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[15]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[14]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[13]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[12]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[11]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[10]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[9]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[8]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[7]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[6]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[5]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[4]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[3]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[2]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[1]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o[0]} {-height 15 -radix hexadecimal}} sim:/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/Instruction_o
add wave -noupdate -group PC -color Blue -radix hexadecimal sim:/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/PC_Value
add wave -noupdate -group PC -radix hexadecimal -childformat {{{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[31]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[30]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[29]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[28]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[27]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[26]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[25]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[24]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[23]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[22]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[21]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[20]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[19]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[18]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[17]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[16]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[15]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[14]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[13]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[12]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[11]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[10]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[9]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[8]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[7]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[6]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[5]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[4]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[3]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[2]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[1]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[0]} -radix hexadecimal}} -subitemconfig {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[31]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[30]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[29]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[28]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[27]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[26]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[25]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[24]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[23]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[22]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[21]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[20]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[19]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[18]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[17]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[16]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[15]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[14]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[13]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[12]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[11]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[10]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[9]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[8]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[7]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[6]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[5]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[4]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[3]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[2]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[1]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC[0]} {-height 15 -radix hexadecimal}} sim:/RISC_V_Single_Cycle_TB/DUV/PROGRAM_COUNTER/Next_PC
add wave -noupdate -group Jalr -radix hexadecimal sim:/RISC_V_Single_Cycle_TB/DUV/MUX_4_JALR_OR_PC_PLUS_4/Selector_i
add wave -noupdate -group Jalr -radix hexadecimal sim:/RISC_V_Single_Cycle_TB/DUV/MUX_4_JALR_OR_PC_PLUS_4/Mux_Data_0_i
add wave -noupdate -group Jalr -radix hexadecimal sim:/RISC_V_Single_Cycle_TB/DUV/MUX_4_JALR_OR_PC_PLUS_4/Mux_Data_1_i
add wave -noupdate -group Jalr -radix hexadecimal sim:/RISC_V_Single_Cycle_TB/DUV/MUX_4_JALR_OR_PC_PLUS_4/Mux_Output_o
add wave -noupdate -group Branching -radix hexadecimal sim:/RISC_V_Single_Cycle_TB/DUV/MUX_4_JAL_OR_ALU_RESULT/Selector_i
add wave -noupdate -group Branching -radix hexadecimal sim:/RISC_V_Single_Cycle_TB/DUV/MUX_4_JAL_OR_ALU_RESULT/Mux_Data_0_i
add wave -noupdate -group Branching -radix hexadecimal sim:/RISC_V_Single_Cycle_TB/DUV/MUX_4_JAL_OR_ALU_RESULT/Mux_Data_1_i
add wave -noupdate -group Branching -radix hexadecimal sim:/RISC_V_Single_Cycle_TB/DUV/MUX_4_JAL_OR_ALU_RESULT/Mux_Output_o
add wave -noupdate -group data_unit -radix hexadecimal sim:/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/Mem_Write_i
add wave -noupdate -group data_unit -radix hexadecimal sim:/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/Mem_Read_i
add wave -noupdate -group data_unit -radix hexadecimal sim:/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/Write_Data_i
add wave -noupdate -group data_unit -radix hexadecimal sim:/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/Address_i
add wave -noupdate -group data_unit -radix hexadecimal sim:/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/Read_Data_o
add wave -noupdate -group data_unit -radix hexadecimal sim:/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/real_address
add wave -noupdate -group data_unit -radix hexadecimal sim:/RISC_V_Single_Cycle_TB/DUV/DATA_UNIT/read_data_aux
add wave -noupdate -group registers -label zero -radix hexadecimal sim:/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_zero/DataOutput
add wave -noupdate -group registers -label ra -radix hexadecimal sim:/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_ra/DataOutput
add wave -noupdate -group registers -label sp -radix hexadecimal sim:/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput
add wave -noupdate -group registers -label s0 -radix decimal sim:/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s0_fp/DataOutput
add wave -noupdate -group registers -label s2 -radix hexadecimal sim:/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s2/DataOutput
add wave -noupdate -group registers -label s3 -radix hexadecimal sim:/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_s3/DataOutput
add wave -noupdate -group registers -label t1 -radix hexadecimal sim:/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t1/DataOutput
add wave -noupdate -group registers -label t2 -radix hexadecimal sim:/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t2/DataOutput
add wave -noupdate -group registers -label t3 -radix hexadecimal sim:/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t3/DataOutput
add wave -noupdate -group registers -label t4 -radix hexadecimal sim:/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t4/DataOutput
add wave -noupdate -group registers -label t5 -radix hexadecimal sim:/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_t5/DataOutput
add wave -noupdate -group registers -label a1 -radix hexadecimal sim:/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_a1/DataOutput
add wave -noupdate -group registers -label a2 -radix hexadecimal sim:/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_a2/DataOutput
add wave -noupdate -group registers -label a3 -radix hexadecimal sim:/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_a3/DataOutput
add wave -noupdate -group registers -label a4 -radix hexadecimal sim:/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_a4/DataOutput
add wave -noupdate -group registers -label a5 -radix hexadecimal sim:/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_a5/DataOutput
add wave -noupdate -group registers -label a6 -radix hexadecimal sim:/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_a6/DataOutput
add wave -noupdate -group registers -label a7 -radix hexadecimal sim:/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_a7/DataOutput
add wave -noupdate -radix hexadecimal -childformat {{{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[127]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[126]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[125]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[124]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[123]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[122]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[121]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[120]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[119]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[118]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[117]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[116]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[115]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[114]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[113]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[112]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[111]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[110]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[109]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[108]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[107]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[106]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[105]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[104]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[103]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[102]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[101]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[100]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[99]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[98]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[97]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[96]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[95]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[94]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[93]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[92]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[91]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[90]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[89]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[88]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[87]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[86]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[85]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[84]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[83]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[82]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[81]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[80]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[79]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[78]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[77]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[76]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[75]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[74]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[73]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[72]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[71]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[70]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[69]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[68]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[67]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[66]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[65]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[64]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[63]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[62]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[61]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[60]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[59]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[58]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[57]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[56]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[55]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[54]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[53]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[52]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[51]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[50]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[49]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[48]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[47]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[46]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[45]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[44]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[43]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[42]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[41]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[40]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[39]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[38]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[37]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[36]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[35]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[34]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[33]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[32]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[31]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[30]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[29]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[28]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[27]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[26]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[25]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[24]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[23]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[22]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[21]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[20]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[19]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[18]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[17]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[16]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[15]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[14]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[13]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[12]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[11]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[10]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[9]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[8]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[7]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[6]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[5]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[4]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[3]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[2]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[1]} -radix hexadecimal} {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[0]} -radix hexadecimal}} -subitemconfig {{/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[127]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[126]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[125]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[124]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[123]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[122]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[121]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[120]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[119]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[118]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[117]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[116]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[115]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[114]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[113]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[112]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[111]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[110]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[109]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[108]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[107]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[106]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[105]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[104]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[103]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[102]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[101]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[100]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[99]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[98]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[97]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[96]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[95]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[94]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[93]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[92]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[91]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[90]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[89]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[88]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[87]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[86]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[85]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[84]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[83]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[82]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[81]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[80]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[79]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[78]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[77]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[76]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[75]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[74]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[73]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[72]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[71]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[70]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[69]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[68]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[67]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[66]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[65]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[64]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[63]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[62]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[61]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[60]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[59]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[58]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[57]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[56]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[55]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[54]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[53]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[52]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[51]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[50]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[49]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[48]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[47]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[46]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[45]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[44]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[43]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[42]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[41]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[40]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[39]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[38]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[37]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[36]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[35]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[34]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[33]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[32]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[31]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[30]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[29]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[28]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[27]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[26]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[25]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[24]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[23]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[22]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[21]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[20]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[19]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[18]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[17]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[16]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[15]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[14]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[13]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[12]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[11]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[10]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[9]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[8]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[7]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[6]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[5]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[4]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[3]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[2]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[1]} {-height 15 -radix hexadecimal} {/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom[0]} {-height 15 -radix hexadecimal}} sim:/RISC_V_Single_Cycle_TB/DUV/PROGRAM_MEMORY/rom
add wave -noupdate -radix hexadecimal sim:/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput
add wave -noupdate -radix decimal sim:/RISC_V_Single_Cycle_TB/DUV/REGISTER_FILE_UNIT/Register_sp/DataOutput
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 2} {382 ps} 1} {{Cursor 3} {346 ps} 1} {Jalr {342 ps} 1} {{Cursor 5} {17 ps} 0}
quietly wave cursor active 4
configure wave -namecolwidth 194
configure wave -valuecolwidth 64
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {12 ps} {31 ps}
