ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"app_ble.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.rodata.Adv_Cancel.str1.4,"aMS",%progbits,1
  18              		.align	2
  19              	.LC1:
  20 0000 53544D33 		.ascii	"STM32_WPAN/App/app_ble.c\000"
  20      325F5750 
  20      414E2F41 
  20      70702F61 
  20      70705F62 
  21 0019 000000   		.align	2
  22              	.LC2:
  23 001c 0D0A205B 		.ascii	"\015\012 [%s][%s][%d] \000"
  23      25735D5B 
  23      25735D5B 
  23      25645D20 
  23      00
  24 002d 000000   		.align	2
  25              	.LC3:
  26 0030 20200D0A 		.ascii	"  \015\012\015\000"
  26      0D00
  27 0036 0000     		.align	2
  28              	.LC4:
  29 0038 2A2A2053 		.ascii	"** STOP ADVERTISING **  \015\012\015\000"
  29      544F5020 
  29      41445645 
  29      52544953 
  29      494E4720 
  30              		.align	2
  31              	.LC5:
  32 0054 2A2A2053 		.ascii	"** STOP ADVERTISING **  Failed \015\012\015\000"
  32      544F5020 
  32      41445645 
  32      52544953 
  32      494E4720 
  33              		.section	.text.Adv_Cancel,"ax",%progbits
  34              		.align	1
  35              		.arch armv7e-m
  36              		.syntax unified
  37              		.thumb
  38              		.thumb_func
  39              		.fpu fpv4-sp-d16
  41              	Adv_Cancel:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 2


  42              	.LFB1268:
  43              		.file 1 "STM32_WPAN/App/app_ble.c"
   1:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN Header */
   2:STM32_WPAN/App/app_ble.c **** /**
   3:STM32_WPAN/App/app_ble.c ****   ******************************************************************************
   4:STM32_WPAN/App/app_ble.c ****   * @file    App/app_ble.c
   5:STM32_WPAN/App/app_ble.c ****   * @author  MCD Application Team
   6:STM32_WPAN/App/app_ble.c ****   * @brief   BLE Application
   7:STM32_WPAN/App/app_ble.c ****   *****************************************************************************
   8:STM32_WPAN/App/app_ble.c ****   * @attention
   9:STM32_WPAN/App/app_ble.c ****   *
  10:STM32_WPAN/App/app_ble.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:STM32_WPAN/App/app_ble.c ****   * All rights reserved.
  12:STM32_WPAN/App/app_ble.c ****   *
  13:STM32_WPAN/App/app_ble.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:STM32_WPAN/App/app_ble.c ****   * in the root directory of this software component.
  15:STM32_WPAN/App/app_ble.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:STM32_WPAN/App/app_ble.c ****   *
  17:STM32_WPAN/App/app_ble.c ****   ******************************************************************************
  18:STM32_WPAN/App/app_ble.c ****   */
  19:STM32_WPAN/App/app_ble.c **** /* USER CODE END Header */
  20:STM32_WPAN/App/app_ble.c **** 
  21:STM32_WPAN/App/app_ble.c **** /* Includes ------------------------------------------------------------------*/
  22:STM32_WPAN/App/app_ble.c **** #include "main.h"
  23:STM32_WPAN/App/app_ble.c **** 
  24:STM32_WPAN/App/app_ble.c **** #include "app_common.h"
  25:STM32_WPAN/App/app_ble.c **** 
  26:STM32_WPAN/App/app_ble.c **** #include "dbg_trace.h"
  27:STM32_WPAN/App/app_ble.c **** #include "ble.h"
  28:STM32_WPAN/App/app_ble.c **** #include "tl.h"
  29:STM32_WPAN/App/app_ble.c **** #include "app_ble.h"
  30:STM32_WPAN/App/app_ble.c **** 
  31:STM32_WPAN/App/app_ble.c **** #include "stm32_seq.h"
  32:STM32_WPAN/App/app_ble.c **** #include "shci.h"
  33:STM32_WPAN/App/app_ble.c **** #include "stm32_lpm.h"
  34:STM32_WPAN/App/app_ble.c **** #include "otp.h"
  35:STM32_WPAN/App/app_ble.c **** #include "custom_app.h"
  36:STM32_WPAN/App/app_ble.c **** 
  37:STM32_WPAN/App/app_ble.c **** /* Private includes ----------------------------------------------------------*/
  38:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN Includes */
  39:STM32_WPAN/App/app_ble.c **** 
  40:STM32_WPAN/App/app_ble.c **** /* USER CODE END Includes */
  41:STM32_WPAN/App/app_ble.c **** 
  42:STM32_WPAN/App/app_ble.c **** /* Private typedef -----------------------------------------------------------*/
  43:STM32_WPAN/App/app_ble.c **** 
  44:STM32_WPAN/App/app_ble.c **** /**
  45:STM32_WPAN/App/app_ble.c ****  * security parameters structure
  46:STM32_WPAN/App/app_ble.c ****  */
  47:STM32_WPAN/App/app_ble.c **** typedef struct _tSecurityParams
  48:STM32_WPAN/App/app_ble.c **** {
  49:STM32_WPAN/App/app_ble.c ****   /**
  50:STM32_WPAN/App/app_ble.c ****    * IO capability of the device
  51:STM32_WPAN/App/app_ble.c ****    */
  52:STM32_WPAN/App/app_ble.c ****   uint8_t ioCapability;
  53:STM32_WPAN/App/app_ble.c **** 
  54:STM32_WPAN/App/app_ble.c ****   /**
  55:STM32_WPAN/App/app_ble.c ****    * Authentication requirement of the device
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 3


  56:STM32_WPAN/App/app_ble.c ****    * Man In the Middle protection required?
  57:STM32_WPAN/App/app_ble.c ****    */
  58:STM32_WPAN/App/app_ble.c ****   uint8_t mitm_mode;
  59:STM32_WPAN/App/app_ble.c **** 
  60:STM32_WPAN/App/app_ble.c ****   /**
  61:STM32_WPAN/App/app_ble.c ****    * bonding mode of the device
  62:STM32_WPAN/App/app_ble.c ****    */
  63:STM32_WPAN/App/app_ble.c ****   uint8_t bonding_mode;
  64:STM32_WPAN/App/app_ble.c **** 
  65:STM32_WPAN/App/app_ble.c ****   /**
  66:STM32_WPAN/App/app_ble.c ****    * this variable indicates whether to use a fixed pin
  67:STM32_WPAN/App/app_ble.c ****    * during the pairing process or a passkey has to be
  68:STM32_WPAN/App/app_ble.c ****    * requested to the application during the pairing process
  69:STM32_WPAN/App/app_ble.c ****    * 0 implies use fixed pin and 1 implies request for passkey
  70:STM32_WPAN/App/app_ble.c ****    */
  71:STM32_WPAN/App/app_ble.c ****   uint8_t Use_Fixed_Pin;
  72:STM32_WPAN/App/app_ble.c **** 
  73:STM32_WPAN/App/app_ble.c ****   /**
  74:STM32_WPAN/App/app_ble.c ****    * minimum encryption key size requirement
  75:STM32_WPAN/App/app_ble.c ****    */
  76:STM32_WPAN/App/app_ble.c ****   uint8_t encryptionKeySizeMin;
  77:STM32_WPAN/App/app_ble.c **** 
  78:STM32_WPAN/App/app_ble.c ****   /**
  79:STM32_WPAN/App/app_ble.c ****    * maximum encryption key size requirement
  80:STM32_WPAN/App/app_ble.c ****    */
  81:STM32_WPAN/App/app_ble.c ****   uint8_t encryptionKeySizeMax;
  82:STM32_WPAN/App/app_ble.c **** 
  83:STM32_WPAN/App/app_ble.c ****   /**
  84:STM32_WPAN/App/app_ble.c ****    * fixed pin to be used in the pairing process if
  85:STM32_WPAN/App/app_ble.c ****    * Use_Fixed_Pin is set to 1
  86:STM32_WPAN/App/app_ble.c ****    */
  87:STM32_WPAN/App/app_ble.c ****   uint32_t Fixed_Pin;
  88:STM32_WPAN/App/app_ble.c **** 
  89:STM32_WPAN/App/app_ble.c ****   /**
  90:STM32_WPAN/App/app_ble.c ****    * this flag indicates whether the host has to initiate
  91:STM32_WPAN/App/app_ble.c ****    * the security, wait for pairing or does not have any security
  92:STM32_WPAN/App/app_ble.c ****    * requirements.\n
  93:STM32_WPAN/App/app_ble.c ****    * 0x00 : no security required
  94:STM32_WPAN/App/app_ble.c ****    * 0x01 : host should initiate security by sending the slave security
  95:STM32_WPAN/App/app_ble.c ****    *        request command
  96:STM32_WPAN/App/app_ble.c ****    * 0x02 : host need not send the clave security request but it
  97:STM32_WPAN/App/app_ble.c ****    * has to wait for paiirng to complete before doing any other
  98:STM32_WPAN/App/app_ble.c ****    * processing
  99:STM32_WPAN/App/app_ble.c ****    */
 100:STM32_WPAN/App/app_ble.c ****   uint8_t initiateSecurity;
 101:STM32_WPAN/App/app_ble.c **** }tSecurityParams;
 102:STM32_WPAN/App/app_ble.c **** 
 103:STM32_WPAN/App/app_ble.c **** /**
 104:STM32_WPAN/App/app_ble.c ****  * global context
 105:STM32_WPAN/App/app_ble.c ****  * contains the variables common to all
 106:STM32_WPAN/App/app_ble.c ****  * services
 107:STM32_WPAN/App/app_ble.c ****  */
 108:STM32_WPAN/App/app_ble.c **** typedef struct _tBLEProfileGlobalContext
 109:STM32_WPAN/App/app_ble.c **** {
 110:STM32_WPAN/App/app_ble.c **** 
 111:STM32_WPAN/App/app_ble.c ****   /**
 112:STM32_WPAN/App/app_ble.c ****    * security requirements of the host
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 4


 113:STM32_WPAN/App/app_ble.c ****    */
 114:STM32_WPAN/App/app_ble.c ****   tSecurityParams bleSecurityParam;
 115:STM32_WPAN/App/app_ble.c **** 
 116:STM32_WPAN/App/app_ble.c ****   /**
 117:STM32_WPAN/App/app_ble.c ****    * gap service handle
 118:STM32_WPAN/App/app_ble.c ****    */
 119:STM32_WPAN/App/app_ble.c ****   uint16_t gapServiceHandle;
 120:STM32_WPAN/App/app_ble.c **** 
 121:STM32_WPAN/App/app_ble.c ****   /**
 122:STM32_WPAN/App/app_ble.c ****    * device name characteristic handle
 123:STM32_WPAN/App/app_ble.c ****    */
 124:STM32_WPAN/App/app_ble.c ****   uint16_t devNameCharHandle;
 125:STM32_WPAN/App/app_ble.c **** 
 126:STM32_WPAN/App/app_ble.c ****   /**
 127:STM32_WPAN/App/app_ble.c ****    * appearance characteristic handle
 128:STM32_WPAN/App/app_ble.c ****    */
 129:STM32_WPAN/App/app_ble.c ****   uint16_t appearanceCharHandle;
 130:STM32_WPAN/App/app_ble.c **** 
 131:STM32_WPAN/App/app_ble.c ****   /**
 132:STM32_WPAN/App/app_ble.c ****    * connection handle of the current active connection
 133:STM32_WPAN/App/app_ble.c ****    * When not in connection, the handle is set to 0xFFFF
 134:STM32_WPAN/App/app_ble.c ****    */
 135:STM32_WPAN/App/app_ble.c ****   uint16_t connectionHandle;
 136:STM32_WPAN/App/app_ble.c **** 
 137:STM32_WPAN/App/app_ble.c ****   /**
 138:STM32_WPAN/App/app_ble.c ****    * length of the UUID list to be used while advertising
 139:STM32_WPAN/App/app_ble.c ****    */
 140:STM32_WPAN/App/app_ble.c ****   uint8_t advtServUUIDlen;
 141:STM32_WPAN/App/app_ble.c **** 
 142:STM32_WPAN/App/app_ble.c ****   /**
 143:STM32_WPAN/App/app_ble.c ****    * the UUID list to be used while advertising
 144:STM32_WPAN/App/app_ble.c ****    */
 145:STM32_WPAN/App/app_ble.c ****   uint8_t advtServUUID[100];
 146:STM32_WPAN/App/app_ble.c **** 
 147:STM32_WPAN/App/app_ble.c **** }BleGlobalContext_t;
 148:STM32_WPAN/App/app_ble.c **** 
 149:STM32_WPAN/App/app_ble.c **** typedef struct
 150:STM32_WPAN/App/app_ble.c **** {
 151:STM32_WPAN/App/app_ble.c ****   BleGlobalContext_t BleApplicationContext_legacy;
 152:STM32_WPAN/App/app_ble.c ****   APP_BLE_ConnStatus_t Device_Connection_Status;
 153:STM32_WPAN/App/app_ble.c **** 
 154:STM32_WPAN/App/app_ble.c **** }BleApplicationContext_t;
 155:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN PTD */
 156:STM32_WPAN/App/app_ble.c **** 
 157:STM32_WPAN/App/app_ble.c **** /* USER CODE END PTD */
 158:STM32_WPAN/App/app_ble.c **** 
 159:STM32_WPAN/App/app_ble.c **** /* Private defines -----------------------------------------------------------*/
 160:STM32_WPAN/App/app_ble.c **** #define FAST_ADV_TIMEOUT               (30*1000*1000/CFG_TS_TICK_VAL) /**< 30s */
 161:STM32_WPAN/App/app_ble.c **** #define INITIAL_ADV_TIMEOUT            (60*1000*1000/CFG_TS_TICK_VAL) /**< 60s */
 162:STM32_WPAN/App/app_ble.c **** 
 163:STM32_WPAN/App/app_ble.c **** #define BD_ADDR_SIZE_LOCAL    6
 164:STM32_WPAN/App/app_ble.c **** 
 165:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN PD */
 166:STM32_WPAN/App/app_ble.c **** 
 167:STM32_WPAN/App/app_ble.c **** /* USER CODE END PD */
 168:STM32_WPAN/App/app_ble.c **** 
 169:STM32_WPAN/App/app_ble.c **** /* Private macro -------------------------------------------------------------*/
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 5


 170:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN PM */
 171:STM32_WPAN/App/app_ble.c **** 
 172:STM32_WPAN/App/app_ble.c **** /* USER CODE END PM */
 173:STM32_WPAN/App/app_ble.c **** 
 174:STM32_WPAN/App/app_ble.c **** /* Private variables ---------------------------------------------------------*/
 175:STM32_WPAN/App/app_ble.c **** PLACE_IN_SECTION("MB_MEM1") ALIGN(4) static TL_CmdPacket_t BleCmdBuffer;
 176:STM32_WPAN/App/app_ble.c **** 
 177:STM32_WPAN/App/app_ble.c **** static const uint8_t M_bd_addr[BD_ADDR_SIZE_LOCAL] =
 178:STM32_WPAN/App/app_ble.c ****     {
 179:STM32_WPAN/App/app_ble.c ****         (uint8_t)((CFG_ADV_BD_ADDRESS & 0x0000000000FF)),
 180:STM32_WPAN/App/app_ble.c ****         (uint8_t)((CFG_ADV_BD_ADDRESS & 0x00000000FF00) >> 8),
 181:STM32_WPAN/App/app_ble.c ****         (uint8_t)((CFG_ADV_BD_ADDRESS & 0x000000FF0000) >> 16),
 182:STM32_WPAN/App/app_ble.c ****         (uint8_t)((CFG_ADV_BD_ADDRESS & 0x0000FF000000) >> 24),
 183:STM32_WPAN/App/app_ble.c ****         (uint8_t)((CFG_ADV_BD_ADDRESS & 0x00FF00000000) >> 32),
 184:STM32_WPAN/App/app_ble.c ****         (uint8_t)((CFG_ADV_BD_ADDRESS & 0xFF0000000000) >> 40)
 185:STM32_WPAN/App/app_ble.c ****     };
 186:STM32_WPAN/App/app_ble.c **** 
 187:STM32_WPAN/App/app_ble.c **** static uint8_t bd_addr_udn[BD_ADDR_SIZE_LOCAL];
 188:STM32_WPAN/App/app_ble.c **** 
 189:STM32_WPAN/App/app_ble.c **** /**
 190:STM32_WPAN/App/app_ble.c **** *   Identity root key used to derive LTK and CSRK
 191:STM32_WPAN/App/app_ble.c **** */
 192:STM32_WPAN/App/app_ble.c **** static const uint8_t BLE_CFG_IR_VALUE[16] = CFG_BLE_IRK;
 193:STM32_WPAN/App/app_ble.c **** 
 194:STM32_WPAN/App/app_ble.c **** /**
 195:STM32_WPAN/App/app_ble.c **** * Encryption root key used to derive LTK and CSRK
 196:STM32_WPAN/App/app_ble.c **** */
 197:STM32_WPAN/App/app_ble.c **** static const uint8_t BLE_CFG_ER_VALUE[16] = CFG_BLE_ERK;
 198:STM32_WPAN/App/app_ble.c **** 
 199:STM32_WPAN/App/app_ble.c **** /**
 200:STM32_WPAN/App/app_ble.c ****  * These are the two tags used to manage a power failure during OTA
 201:STM32_WPAN/App/app_ble.c ****  * The MagicKeywordAdress shall be mapped @0x140 from start of the binary image
 202:STM32_WPAN/App/app_ble.c ****  * The MagicKeywordvalue is checked in the ble_ota application
 203:STM32_WPAN/App/app_ble.c ****  */
 204:STM32_WPAN/App/app_ble.c **** PLACE_IN_SECTION("TAG_OTA_END") const uint32_t MagicKeywordValue = 0x94448A29 ;
 205:STM32_WPAN/App/app_ble.c **** PLACE_IN_SECTION("TAG_OTA_START") const uint32_t MagicKeywordAddress = (uint32_t)&MagicKeywordValue
 206:STM32_WPAN/App/app_ble.c **** 
 207:STM32_WPAN/App/app_ble.c **** PLACE_IN_SECTION("BLE_APP_CONTEXT") static BleApplicationContext_t BleApplicationContext;
 208:STM32_WPAN/App/app_ble.c **** 
 209:STM32_WPAN/App/app_ble.c **** Custom_App_ConnHandle_Not_evt_t handleNotification;
 210:STM32_WPAN/App/app_ble.c **** 
 211:STM32_WPAN/App/app_ble.c **** #if L2CAP_REQUEST_NEW_CONN_PARAM != 0
 212:STM32_WPAN/App/app_ble.c **** #define SIZE_TAB_CONN_INT            2
 213:STM32_WPAN/App/app_ble.c **** float tab_conn_interval[SIZE_TAB_CONN_INT] = {50, 1000} ; /* ms */
 214:STM32_WPAN/App/app_ble.c **** uint8_t index_con_int, mutex;
 215:STM32_WPAN/App/app_ble.c **** #endif
 216:STM32_WPAN/App/app_ble.c **** 
 217:STM32_WPAN/App/app_ble.c **** /**
 218:STM32_WPAN/App/app_ble.c ****  * Advertising Data
 219:STM32_WPAN/App/app_ble.c ****  */
 220:STM32_WPAN/App/app_ble.c **** uint8_t ad_data[10] = {
 221:STM32_WPAN/App/app_ble.c ****     9, AD_TYPE_COMPLETE_LOCAL_NAME, 'I', 'U', 'L', 'S', '_', 'B', 'L', 'E',  /* Complete name */
 222:STM32_WPAN/App/app_ble.c **** 
 223:STM32_WPAN/App/app_ble.c **** };
 224:STM32_WPAN/App/app_ble.c **** 
 225:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN PV */
 226:STM32_WPAN/App/app_ble.c **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 6


 227:STM32_WPAN/App/app_ble.c **** /* USER CODE END PV */
 228:STM32_WPAN/App/app_ble.c **** 
 229:STM32_WPAN/App/app_ble.c **** /* Private function prototypes -----------------------------------------------*/
 230:STM32_WPAN/App/app_ble.c **** static void BLE_UserEvtRx( void * pPayload );
 231:STM32_WPAN/App/app_ble.c **** static void BLE_StatusNot( HCI_TL_CmdStatus_t status );
 232:STM32_WPAN/App/app_ble.c **** static void Ble_Tl_Init( void );
 233:STM32_WPAN/App/app_ble.c **** static void Ble_Hci_Gap_Gatt_Init(void);
 234:STM32_WPAN/App/app_ble.c **** static const uint8_t* BleGetBdAddress( void );
 235:STM32_WPAN/App/app_ble.c **** static void Adv_Request( APP_BLE_ConnStatus_t New_Status );
 236:STM32_WPAN/App/app_ble.c **** static void Adv_Cancel( void );
 237:STM32_WPAN/App/app_ble.c **** #if(L2CAP_REQUEST_NEW_CONN_PARAM != 0)
 238:STM32_WPAN/App/app_ble.c **** static void BLE_SVC_L2CAP_Conn_Update(uint16_t Connection_Handle);
 239:STM32_WPAN/App/app_ble.c **** static void Connection_Interval_Update_Req( void );
 240:STM32_WPAN/App/app_ble.c **** #endif
 241:STM32_WPAN/App/app_ble.c **** 
 242:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN PFP */
 243:STM32_WPAN/App/app_ble.c **** 
 244:STM32_WPAN/App/app_ble.c **** /* USER CODE END PFP */
 245:STM32_WPAN/App/app_ble.c **** 
 246:STM32_WPAN/App/app_ble.c **** /* External variables --------------------------------------------------------*/
 247:STM32_WPAN/App/app_ble.c **** 
 248:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN EV */
 249:STM32_WPAN/App/app_ble.c **** 
 250:STM32_WPAN/App/app_ble.c **** /* USER CODE END EV */
 251:STM32_WPAN/App/app_ble.c **** 
 252:STM32_WPAN/App/app_ble.c **** /* Functions Definition ------------------------------------------------------*/
 253:STM32_WPAN/App/app_ble.c **** void APP_BLE_Init( void )
 254:STM32_WPAN/App/app_ble.c **** {
 255:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN APP_BLE_Init_1 */
 256:STM32_WPAN/App/app_ble.c **** 
 257:STM32_WPAN/App/app_ble.c **** /* USER CODE END APP_BLE_Init_1 */
 258:STM32_WPAN/App/app_ble.c ****   SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 259:STM32_WPAN/App/app_ble.c ****   {
 260:STM32_WPAN/App/app_ble.c ****     {{0,0,0}},                          /**< Header unused */
 261:STM32_WPAN/App/app_ble.c ****     {0,                                 /** pBleBufferAddress not used */
 262:STM32_WPAN/App/app_ble.c ****      0,                                 /** BleBufferSize not used */
 263:STM32_WPAN/App/app_ble.c ****      CFG_BLE_NUM_GATT_ATTRIBUTES,
 264:STM32_WPAN/App/app_ble.c ****      CFG_BLE_NUM_GATT_SERVICES,
 265:STM32_WPAN/App/app_ble.c ****      CFG_BLE_ATT_VALUE_ARRAY_SIZE,
 266:STM32_WPAN/App/app_ble.c ****      CFG_BLE_NUM_LINK,
 267:STM32_WPAN/App/app_ble.c ****      CFG_BLE_DATA_LENGTH_EXTENSION,
 268:STM32_WPAN/App/app_ble.c ****      CFG_BLE_PREPARE_WRITE_LIST_SIZE,
 269:STM32_WPAN/App/app_ble.c ****      CFG_BLE_MBLOCK_COUNT,
 270:STM32_WPAN/App/app_ble.c ****      CFG_BLE_MAX_ATT_MTU,
 271:STM32_WPAN/App/app_ble.c ****      CFG_BLE_SLAVE_SCA,
 272:STM32_WPAN/App/app_ble.c ****      CFG_BLE_MASTER_SCA,
 273:STM32_WPAN/App/app_ble.c ****      CFG_BLE_LSE_SOURCE,
 274:STM32_WPAN/App/app_ble.c ****      CFG_BLE_MAX_CONN_EVENT_LENGTH,
 275:STM32_WPAN/App/app_ble.c ****      CFG_BLE_HSE_STARTUP_TIME,
 276:STM32_WPAN/App/app_ble.c ****      CFG_BLE_VITERBI_MODE,
 277:STM32_WPAN/App/app_ble.c ****      CFG_BLE_OPTIONS,
 278:STM32_WPAN/App/app_ble.c ****      0,
 279:STM32_WPAN/App/app_ble.c ****      CFG_BLE_MAX_COC_INITIATOR_NBR,
 280:STM32_WPAN/App/app_ble.c ****      CFG_BLE_MIN_TX_POWER,
 281:STM32_WPAN/App/app_ble.c ****      CFG_BLE_MAX_TX_POWER,
 282:STM32_WPAN/App/app_ble.c ****      CFG_BLE_RX_MODEL_CONFIG}
 283:STM32_WPAN/App/app_ble.c ****   };
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 7


 284:STM32_WPAN/App/app_ble.c **** 
 285:STM32_WPAN/App/app_ble.c ****   /**
 286:STM32_WPAN/App/app_ble.c ****    * Initialize Ble Transport Layer
 287:STM32_WPAN/App/app_ble.c ****    */
 288:STM32_WPAN/App/app_ble.c ****   Ble_Tl_Init( );
 289:STM32_WPAN/App/app_ble.c **** 
 290:STM32_WPAN/App/app_ble.c ****   /**
 291:STM32_WPAN/App/app_ble.c ****    * Do not allow standby in the application
 292:STM32_WPAN/App/app_ble.c ****    */
 293:STM32_WPAN/App/app_ble.c ****   UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 294:STM32_WPAN/App/app_ble.c **** 
 295:STM32_WPAN/App/app_ble.c ****   /**
 296:STM32_WPAN/App/app_ble.c ****    * Register the hci transport layer to handle BLE User Asynchronous Events
 297:STM32_WPAN/App/app_ble.c ****    */
 298:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_RegTask( 1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 299:STM32_WPAN/App/app_ble.c **** 
 300:STM32_WPAN/App/app_ble.c ****   /**
 301:STM32_WPAN/App/app_ble.c ****    * Starts the BLE Stack on CPU2
 302:STM32_WPAN/App/app_ble.c ****    */
 303:STM32_WPAN/App/app_ble.c ****   if (SHCI_C2_BLE_Init( &ble_init_cmd_packet ) != SHCI_Success)
 304:STM32_WPAN/App/app_ble.c ****   {
 305:STM32_WPAN/App/app_ble.c ****     Error_Handler();
 306:STM32_WPAN/App/app_ble.c ****   }
 307:STM32_WPAN/App/app_ble.c **** 
 308:STM32_WPAN/App/app_ble.c ****   /**
 309:STM32_WPAN/App/app_ble.c ****    * Initialization of HCI & GATT & GAP layer
 310:STM32_WPAN/App/app_ble.c ****    */
 311:STM32_WPAN/App/app_ble.c ****   Ble_Hci_Gap_Gatt_Init();
 312:STM32_WPAN/App/app_ble.c **** 
 313:STM32_WPAN/App/app_ble.c ****   /**
 314:STM32_WPAN/App/app_ble.c ****    * Initialization of the BLE Services
 315:STM32_WPAN/App/app_ble.c ****    */
 316:STM32_WPAN/App/app_ble.c ****   SVCCTL_Init();
 317:STM32_WPAN/App/app_ble.c **** 
 318:STM32_WPAN/App/app_ble.c ****   /**
 319:STM32_WPAN/App/app_ble.c ****    * Initialization of the BLE App Context
 320:STM32_WPAN/App/app_ble.c ****    */
 321:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 322:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 323:STM32_WPAN/App/app_ble.c ****   /**
 324:STM32_WPAN/App/app_ble.c ****    * From here, all initialization are BLE application specific
 325:STM32_WPAN/App/app_ble.c ****    */
 326:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_RegTask( 1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);
 327:STM32_WPAN/App/app_ble.c ****   /**
 328:STM32_WPAN/App/app_ble.c ****    * Initialization of ADV - Ad Manufacturer Element - Support OTA Bit Mask
 329:STM32_WPAN/App/app_ble.c ****    */
 330:STM32_WPAN/App/app_ble.c **** #if(RADIO_ACTIVITY_EVENT != 0)
 331:STM32_WPAN/App/app_ble.c ****   aci_hal_set_radio_activity_mask(0x0006);
 332:STM32_WPAN/App/app_ble.c **** #endif
 333:STM32_WPAN/App/app_ble.c **** 
 334:STM32_WPAN/App/app_ble.c **** #if (L2CAP_REQUEST_NEW_CONN_PARAM != 0 )
 335:STM32_WPAN/App/app_ble.c ****   index_con_int = 0;
 336:STM32_WPAN/App/app_ble.c ****   mutex = 1;
 337:STM32_WPAN/App/app_ble.c **** #endif
 338:STM32_WPAN/App/app_ble.c ****   /**
 339:STM32_WPAN/App/app_ble.c ****    * Initialize Custom Template Application
 340:STM32_WPAN/App/app_ble.c ****    */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 8


 341:STM32_WPAN/App/app_ble.c ****   Custom_APP_Init();
 342:STM32_WPAN/App/app_ble.c **** 
 343:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN APP_BLE_Init_3 */
 344:STM32_WPAN/App/app_ble.c **** 
 345:STM32_WPAN/App/app_ble.c **** /* USER CODE END APP_BLE_Init_3 */
 346:STM32_WPAN/App/app_ble.c **** 
 347:STM32_WPAN/App/app_ble.c ****   /**
 348:STM32_WPAN/App/app_ble.c ****    * Make device discoverable
 349:STM32_WPAN/App/app_ble.c ****    */
 350:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL;
 351:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 352:STM32_WPAN/App/app_ble.c **** 
 353:STM32_WPAN/App/app_ble.c ****   /**
 354:STM32_WPAN/App/app_ble.c ****    * Start to Advertise to be connected by a Client
 355:STM32_WPAN/App/app_ble.c ****    */
 356:STM32_WPAN/App/app_ble.c ****    Adv_Request(APP_BLE_FAST_ADV);
 357:STM32_WPAN/App/app_ble.c **** 
 358:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN APP_BLE_Init_2 */
 359:STM32_WPAN/App/app_ble.c **** 
 360:STM32_WPAN/App/app_ble.c **** /* USER CODE END APP_BLE_Init_2 */
 361:STM32_WPAN/App/app_ble.c ****   return;
 362:STM32_WPAN/App/app_ble.c **** }
 363:STM32_WPAN/App/app_ble.c **** 
 364:STM32_WPAN/App/app_ble.c **** SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification( void *pckt )
 365:STM32_WPAN/App/app_ble.c **** {
 366:STM32_WPAN/App/app_ble.c ****   hci_event_pckt *event_pckt;
 367:STM32_WPAN/App/app_ble.c ****   evt_le_meta_event *meta_evt;
 368:STM32_WPAN/App/app_ble.c ****   evt_blecore_aci *blecore_evt;
 369:STM32_WPAN/App/app_ble.c **** 
 370:STM32_WPAN/App/app_ble.c ****   event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 371:STM32_WPAN/App/app_ble.c **** 
 372:STM32_WPAN/App/app_ble.c ****   /* PAIRING */
 373:STM32_WPAN/App/app_ble.c ****   aci_gap_numeric_comparison_value_event_rp0 *evt_numeric_value;
 374:STM32_WPAN/App/app_ble.c ****   aci_gap_pairing_complete_event_rp0 *pairing_complete;
 375:STM32_WPAN/App/app_ble.c ****   uint32_t numeric_value;
 376:STM32_WPAN/App/app_ble.c ****   /* PAIRING */
 377:STM32_WPAN/App/app_ble.c **** 
 378:STM32_WPAN/App/app_ble.c ****   /* USER CODE BEGIN SVCCTL_App_Notification */
 379:STM32_WPAN/App/app_ble.c **** 
 380:STM32_WPAN/App/app_ble.c ****   /* USER CODE END SVCCTL_App_Notification */
 381:STM32_WPAN/App/app_ble.c **** 
 382:STM32_WPAN/App/app_ble.c ****   switch (event_pckt->evt)
 383:STM32_WPAN/App/app_ble.c ****   {
 384:STM32_WPAN/App/app_ble.c ****     case HCI_DISCONNECTION_COMPLETE_EVT_CODE:
 385:STM32_WPAN/App/app_ble.c ****     {
 386:STM32_WPAN/App/app_ble.c ****       hci_disconnection_complete_event_rp0 *disconnection_complete_event;
 387:STM32_WPAN/App/app_ble.c ****       disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) event_pckt->data;
 388:STM32_WPAN/App/app_ble.c **** 
 389:STM32_WPAN/App/app_ble.c ****       if (disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationCo
 390:STM32_WPAN/App/app_ble.c ****       {
 391:STM32_WPAN/App/app_ble.c ****         BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 392:STM32_WPAN/App/app_ble.c ****         BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 393:STM32_WPAN/App/app_ble.c **** 
 394:STM32_WPAN/App/app_ble.c ****         APP_DBG_MSG("\r\n\r** DISCONNECTION EVENT WITH CLIENT \n");
 395:STM32_WPAN/App/app_ble.c ****       }
 396:STM32_WPAN/App/app_ble.c **** 
 397:STM32_WPAN/App/app_ble.c ****       /* restart advertising */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 9


 398:STM32_WPAN/App/app_ble.c ****       Adv_Request(APP_BLE_FAST_ADV);
 399:STM32_WPAN/App/app_ble.c **** 
 400:STM32_WPAN/App/app_ble.c ****       /**
 401:STM32_WPAN/App/app_ble.c ****        * SPECIFIC to Custom Template APP
 402:STM32_WPAN/App/app_ble.c ****        */
 403:STM32_WPAN/App/app_ble.c ****       handleNotification.Custom_Evt_Opcode = CUSTOM_DISCON_HANDLE_EVT;
 404:STM32_WPAN/App/app_ble.c ****       handleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.conn
 405:STM32_WPAN/App/app_ble.c ****       Custom_APP_Notification(&handleNotification);
 406:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN EVT_DISCONN_COMPLETE */
 407:STM32_WPAN/App/app_ble.c **** 
 408:STM32_WPAN/App/app_ble.c ****       /* USER CODE END EVT_DISCONN_COMPLETE */
 409:STM32_WPAN/App/app_ble.c ****     }
 410:STM32_WPAN/App/app_ble.c **** 
 411:STM32_WPAN/App/app_ble.c ****     break; /* HCI_DISCONNECTION_COMPLETE_EVT_CODE */
 412:STM32_WPAN/App/app_ble.c **** 
 413:STM32_WPAN/App/app_ble.c ****     case HCI_LE_META_EVT_CODE:
 414:STM32_WPAN/App/app_ble.c ****     {
 415:STM32_WPAN/App/app_ble.c ****       meta_evt = (evt_le_meta_event*) event_pckt->data;
 416:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN EVT_LE_META_EVENT */
 417:STM32_WPAN/App/app_ble.c **** 
 418:STM32_WPAN/App/app_ble.c ****       /* USER CODE END EVT_LE_META_EVENT */
 419:STM32_WPAN/App/app_ble.c ****       switch (meta_evt->subevent)
 420:STM32_WPAN/App/app_ble.c ****       {
 421:STM32_WPAN/App/app_ble.c ****         case HCI_LE_CONNECTION_UPDATE_COMPLETE_SUBEVT_CODE:
 422:STM32_WPAN/App/app_ble.c ****           APP_DBG_MSG("\r\n\r** CONNECTION UPDATE EVENT WITH CLIENT \n");
 423:STM32_WPAN/App/app_ble.c **** 
 424:STM32_WPAN/App/app_ble.c ****           /* USER CODE BEGIN EVT_LE_CONN_UPDATE_COMPLETE */
 425:STM32_WPAN/App/app_ble.c **** 
 426:STM32_WPAN/App/app_ble.c ****           /* USER CODE END EVT_LE_CONN_UPDATE_COMPLETE */
 427:STM32_WPAN/App/app_ble.c ****           break;
 428:STM32_WPAN/App/app_ble.c ****         case HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE:
 429:STM32_WPAN/App/app_ble.c ****         {
 430:STM32_WPAN/App/app_ble.c ****           hci_le_connection_complete_event_rp0 *connection_complete_event;
 431:STM32_WPAN/App/app_ble.c **** 
 432:STM32_WPAN/App/app_ble.c ****           /**
 433:STM32_WPAN/App/app_ble.c ****            * The connection is done, there is no need anymore to schedule the LP ADV
 434:STM32_WPAN/App/app_ble.c ****            */
 435:STM32_WPAN/App/app_ble.c ****           connection_complete_event = (hci_le_connection_complete_event_rp0 *) meta_evt->data;
 436:STM32_WPAN/App/app_ble.c **** 
 437:STM32_WPAN/App/app_ble.c ****           APP_DBG_MSG("HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE for connection handle 0x%x\n", connec
 438:STM32_WPAN/App/app_ble.c ****           if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 439:STM32_WPAN/App/app_ble.c ****           {
 440:STM32_WPAN/App/app_ble.c ****             /* Connection as client */
 441:STM32_WPAN/App/app_ble.c ****             BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 442:STM32_WPAN/App/app_ble.c ****           }
 443:STM32_WPAN/App/app_ble.c ****           else
 444:STM32_WPAN/App/app_ble.c ****           {
 445:STM32_WPAN/App/app_ble.c ****             /* Connection as server */
 446:STM32_WPAN/App/app_ble.c ****             BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 447:STM32_WPAN/App/app_ble.c ****           }
 448:STM32_WPAN/App/app_ble.c ****           BleApplicationContext.BleApplicationContext_legacy.connectionHandle = connection_complete
 449:STM32_WPAN/App/app_ble.c ****           /**
 450:STM32_WPAN/App/app_ble.c ****            * SPECIFIC to Custom Template APP
 451:STM32_WPAN/App/app_ble.c ****            */
 452:STM32_WPAN/App/app_ble.c ****           handleNotification.Custom_Evt_Opcode = CUSTOM_CONN_HANDLE_EVT;
 453:STM32_WPAN/App/app_ble.c ****           handleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.
 454:STM32_WPAN/App/app_ble.c ****           Custom_APP_Notification(&handleNotification);
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 10


 455:STM32_WPAN/App/app_ble.c ****           /* USER CODE BEGIN HCI_EVT_LE_CONN_COMPLETE */
 456:STM32_WPAN/App/app_ble.c **** 
 457:STM32_WPAN/App/app_ble.c ****           /* USER CODE END HCI_EVT_LE_CONN_COMPLETE */
 458:STM32_WPAN/App/app_ble.c ****         }
 459:STM32_WPAN/App/app_ble.c ****         break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 460:STM32_WPAN/App/app_ble.c **** 
 461:STM32_WPAN/App/app_ble.c ****         /* USER CODE BEGIN META_EVT */
 462:STM32_WPAN/App/app_ble.c **** 
 463:STM32_WPAN/App/app_ble.c ****         /* USER CODE END META_EVT */
 464:STM32_WPAN/App/app_ble.c **** 
 465:STM32_WPAN/App/app_ble.c ****         default:
 466:STM32_WPAN/App/app_ble.c ****           /* USER CODE BEGIN SUBEVENT_DEFAULT */
 467:STM32_WPAN/App/app_ble.c **** 
 468:STM32_WPAN/App/app_ble.c ****           /* USER CODE END SUBEVENT_DEFAULT */
 469:STM32_WPAN/App/app_ble.c ****           break;
 470:STM32_WPAN/App/app_ble.c ****       }
 471:STM32_WPAN/App/app_ble.c ****     }
 472:STM32_WPAN/App/app_ble.c ****     break; /* HCI_LE_META_EVT_CODE */
 473:STM32_WPAN/App/app_ble.c **** 
 474:STM32_WPAN/App/app_ble.c ****     case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
 475:STM32_WPAN/App/app_ble.c ****       blecore_evt = (evt_blecore_aci*) event_pckt->data;
 476:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN EVT_VENDOR */
 477:STM32_WPAN/App/app_ble.c **** 
 478:STM32_WPAN/App/app_ble.c ****       /* USER CODE END EVT_VENDOR */
 479:STM32_WPAN/App/app_ble.c ****       switch (blecore_evt->ecode)
 480:STM32_WPAN/App/app_ble.c ****       {
 481:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN ecode */
 482:STM32_WPAN/App/app_ble.c **** 
 483:STM32_WPAN/App/app_ble.c ****       /* USER CODE END ecode */
 484:STM32_WPAN/App/app_ble.c ****       /**
 485:STM32_WPAN/App/app_ble.c ****        * SPECIFIC to Custom Template APP
 486:STM32_WPAN/App/app_ble.c ****        */
 487:STM32_WPAN/App/app_ble.c ****         case ACI_L2CAP_CONNECTION_UPDATE_RESP_VSEVT_CODE:
 488:STM32_WPAN/App/app_ble.c **** #if (L2CAP_REQUEST_NEW_CONN_PARAM != 0 )
 489:STM32_WPAN/App/app_ble.c ****           mutex = 1;
 490:STM32_WPAN/App/app_ble.c **** #endif
 491:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN EVT_BLUE_L2CAP_CONNECTION_UPDATE_RESP */
 492:STM32_WPAN/App/app_ble.c **** 
 493:STM32_WPAN/App/app_ble.c ****       /* USER CODE END EVT_BLUE_L2CAP_CONNECTION_UPDATE_RESP */
 494:STM32_WPAN/App/app_ble.c ****       break;
 495:STM32_WPAN/App/app_ble.c ****         case ACI_GAP_PROC_COMPLETE_VSEVT_CODE:
 496:STM32_WPAN/App/app_ble.c ****         APP_DBG_MSG("\r\n\r** ACI_GAP_PROC_COMPLETE_VSEVT_CODE \n");
 497:STM32_WPAN/App/app_ble.c ****         /* USER CODE BEGIN EVT_BLUE_GAP_PROCEDURE_COMPLETE */
 498:STM32_WPAN/App/app_ble.c **** 
 499:STM32_WPAN/App/app_ble.c ****         /* USER CODE END EVT_BLUE_GAP_PROCEDURE_COMPLETE */
 500:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_PROC_COMPLETE_VSEVT_CODE */
 501:STM32_WPAN/App/app_ble.c **** #if(RADIO_ACTIVITY_EVENT != 0)
 502:STM32_WPAN/App/app_ble.c ****         case ACI_HAL_END_OF_RADIO_ACTIVITY_VSEVT_CODE:
 503:STM32_WPAN/App/app_ble.c ****         /* USER CODE BEGIN RADIO_ACTIVITY_EVENT*/
 504:STM32_WPAN/App/app_ble.c **** 
 505:STM32_WPAN/App/app_ble.c ****         /* USER CODE END RADIO_ACTIVITY_EVENT*/
 506:STM32_WPAN/App/app_ble.c ****           break; /* ACI_HAL_END_OF_RADIO_ACTIVITY_VSEVT_CODE */
 507:STM32_WPAN/App/app_ble.c **** #endif
 508:STM32_WPAN/App/app_ble.c **** 
 509:STM32_WPAN/App/app_ble.c ****         /* PAIRING */
 510:STM32_WPAN/App/app_ble.c ****         case (ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE):
 511:STM32_WPAN/App/app_ble.c ****          APP_DBG_MSG("\r\n\r** ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE \n");
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 11


 512:STM32_WPAN/App/app_ble.c ****         break;
 513:STM32_WPAN/App/app_ble.c **** 
 514:STM32_WPAN/App/app_ble.c ****         case ACI_GAP_PASS_KEY_REQ_VSEVT_CODE:
 515:STM32_WPAN/App/app_ble.c ****             aci_gap_pass_key_resp(BleApplicationContext.BleApplicationContext_legacy.connectionHand
 516:STM32_WPAN/App/app_ble.c ****         break;
 517:STM32_WPAN/App/app_ble.c **** 
 518:STM32_WPAN/App/app_ble.c ****         case ACI_GAP_NUMERIC_COMPARISON_VALUE_VSEVT_CODE:
 519:STM32_WPAN/App/app_ble.c ****             evt_numeric_value = (aci_gap_numeric_comparison_value_event_rp0 *)blecore_evt->data;
 520:STM32_WPAN/App/app_ble.c ****             numeric_value = evt_numeric_value->Numeric_Value;
 521:STM32_WPAN/App/app_ble.c ****             APP_DBG_MSG("numeric_value = %ld\n", numeric_value);
 522:STM32_WPAN/App/app_ble.c ****             aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationCont
 523:STM32_WPAN/App/app_ble.c ****         break;
 524:STM32_WPAN/App/app_ble.c **** 
 525:STM32_WPAN/App/app_ble.c ****         case ACI_GAP_PAIRING_COMPLETE_VSEVT_CODE:
 526:STM32_WPAN/App/app_ble.c ****             pairing_complete = (aci_gap_pairing_complete_event_rp0*)blecore_evt->data;
 527:STM32_WPAN/App/app_ble.c ****             APP_DBG_MSG("BLE_CTRL_App_Notification: ACI_GAP_PAIRING_COMPLETE_VSEVT_CODE, pairing_co
 528:STM32_WPAN/App/app_ble.c ****         break;
 529:STM32_WPAN/App/app_ble.c ****         /* PAIRING */
 530:STM32_WPAN/App/app_ble.c **** 
 531:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN BLUE_EVT */
 532:STM32_WPAN/App/app_ble.c **** 
 533:STM32_WPAN/App/app_ble.c ****       /* USER CODE END BLUE_EVT */
 534:STM32_WPAN/App/app_ble.c ****       }
 535:STM32_WPAN/App/app_ble.c ****       break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 536:STM32_WPAN/App/app_ble.c **** 
 537:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN EVENT_PCKT */
 538:STM32_WPAN/App/app_ble.c **** 
 539:STM32_WPAN/App/app_ble.c ****       /* USER CODE END EVENT_PCKT */
 540:STM32_WPAN/App/app_ble.c **** 
 541:STM32_WPAN/App/app_ble.c ****       default:
 542:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN ECODE_DEFAULT*/
 543:STM32_WPAN/App/app_ble.c **** 
 544:STM32_WPAN/App/app_ble.c ****       /* USER CODE END ECODE_DEFAULT*/
 545:STM32_WPAN/App/app_ble.c ****       break;
 546:STM32_WPAN/App/app_ble.c ****   }
 547:STM32_WPAN/App/app_ble.c **** 
 548:STM32_WPAN/App/app_ble.c ****   return (SVCCTL_UserEvtFlowEnable);
 549:STM32_WPAN/App/app_ble.c **** }
 550:STM32_WPAN/App/app_ble.c **** 
 551:STM32_WPAN/App/app_ble.c **** APP_BLE_ConnStatus_t APP_BLE_Get_Server_Connection_Status(void)
 552:STM32_WPAN/App/app_ble.c **** {
 553:STM32_WPAN/App/app_ble.c ****     return BleApplicationContext.Device_Connection_Status;
 554:STM32_WPAN/App/app_ble.c **** }
 555:STM32_WPAN/App/app_ble.c **** 
 556:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN FD*/
 557:STM32_WPAN/App/app_ble.c **** 
 558:STM32_WPAN/App/app_ble.c **** /* USER CODE END FD*/
 559:STM32_WPAN/App/app_ble.c **** /*************************************************************
 560:STM32_WPAN/App/app_ble.c ****  *
 561:STM32_WPAN/App/app_ble.c ****  * LOCAL FUNCTIONS
 562:STM32_WPAN/App/app_ble.c ****  *
 563:STM32_WPAN/App/app_ble.c ****  *************************************************************/
 564:STM32_WPAN/App/app_ble.c **** static void Ble_Tl_Init( void )
 565:STM32_WPAN/App/app_ble.c **** {
 566:STM32_WPAN/App/app_ble.c ****   HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;
 567:STM32_WPAN/App/app_ble.c **** 
 568:STM32_WPAN/App/app_ble.c ****   Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 12


 569:STM32_WPAN/App/app_ble.c ****   Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 570:STM32_WPAN/App/app_ble.c ****   hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 571:STM32_WPAN/App/app_ble.c **** 
 572:STM32_WPAN/App/app_ble.c ****   return;
 573:STM32_WPAN/App/app_ble.c **** }
 574:STM32_WPAN/App/app_ble.c **** 
 575:STM32_WPAN/App/app_ble.c **** static void Ble_Hci_Gap_Gatt_Init(void){
 576:STM32_WPAN/App/app_ble.c **** 
 577:STM32_WPAN/App/app_ble.c ****   uint8_t role;
 578:STM32_WPAN/App/app_ble.c ****   uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
 579:STM32_WPAN/App/app_ble.c ****   const uint8_t *bd_addr;
 580:STM32_WPAN/App/app_ble.c ****   uint16_t appearance[1] = { BLE_CFG_GAP_APPEARANCE };
 581:STM32_WPAN/App/app_ble.c **** 
 582:STM32_WPAN/App/app_ble.c ****   /**
 583:STM32_WPAN/App/app_ble.c ****    * Initialize HCI layer
 584:STM32_WPAN/App/app_ble.c ****    */
 585:STM32_WPAN/App/app_ble.c ****   /*HCI Reset to synchronise BLE Stack*/
 586:STM32_WPAN/App/app_ble.c ****   hci_reset();
 587:STM32_WPAN/App/app_ble.c **** 
 588:STM32_WPAN/App/app_ble.c ****   /**
 589:STM32_WPAN/App/app_ble.c ****    * Write the BD Address
 590:STM32_WPAN/App/app_ble.c ****    */
 591:STM32_WPAN/App/app_ble.c **** 
 592:STM32_WPAN/App/app_ble.c ****   bd_addr = BleGetBdAddress();
 593:STM32_WPAN/App/app_ble.c ****   aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET,
 594:STM32_WPAN/App/app_ble.c ****                             CONFIG_DATA_PUBADDR_LEN,
 595:STM32_WPAN/App/app_ble.c ****                             (uint8_t*) bd_addr);
 596:STM32_WPAN/App/app_ble.c **** 
 597:STM32_WPAN/App/app_ble.c ****   /**
 598:STM32_WPAN/App/app_ble.c ****    * Static random Address
 599:STM32_WPAN/App/app_ble.c ****    * The two upper bits shall be set to 1
 600:STM32_WPAN/App/app_ble.c ****    * The lowest 32bits is read from the UDN to differentiate between devices
 601:STM32_WPAN/App/app_ble.c ****    * The RNG may be used to provide a random number on each power on
 602:STM32_WPAN/App/app_ble.c ****    */
 603:STM32_WPAN/App/app_ble.c **** #if defined(CFG_STATIC_RANDOM_ADDRESS)
 604:STM32_WPAN/App/app_ble.c ****   srd_bd_addr[0] = CFG_STATIC_RANDOM_ADDRESS & 0xFFFFFFFF;
 605:STM32_WPAN/App/app_ble.c ****   srd_bd_addr[1] = (uint32_t)((uint64_t)CFG_STATIC_RANDOM_ADDRESS >> 32);
 606:STM32_WPAN/App/app_ble.c ****   srd_bd_addr[1] |= 0xC000; /* The two upper bits shall be set to 1 */
 607:STM32_WPAN/App/app_ble.c **** #elif (CFG_BLE_ADDRESS_TYPE == RANDOM_ADDR)
 608:STM32_WPAN/App/app_ble.c ****   /* Get RNG semaphore */
 609:STM32_WPAN/App/app_ble.c ****   while( LL_HSEM_1StepLock( HSEM, CFG_HW_RNG_SEMID ) );
 610:STM32_WPAN/App/app_ble.c **** 
 611:STM32_WPAN/App/app_ble.c ****   /* Enable RNG */
 612:STM32_WPAN/App/app_ble.c ****   __HAL_RNG_ENABLE(&hrng);
 613:STM32_WPAN/App/app_ble.c **** 
 614:STM32_WPAN/App/app_ble.c ****   /* Enable HSI48 oscillator */
 615:STM32_WPAN/App/app_ble.c ****   LL_RCC_HSI48_Enable();
 616:STM32_WPAN/App/app_ble.c ****   /* Wait until HSI48 is ready */
 617:STM32_WPAN/App/app_ble.c ****   while( ! LL_RCC_HSI48_IsReady( ) );
 618:STM32_WPAN/App/app_ble.c **** 
 619:STM32_WPAN/App/app_ble.c ****   if (HAL_RNG_GenerateRandomNumber(&hrng, &srd_bd_addr[1]) != HAL_OK)
 620:STM32_WPAN/App/app_ble.c ****   {
 621:STM32_WPAN/App/app_ble.c ****     /* Random number generation error */
 622:STM32_WPAN/App/app_ble.c ****     Error_Handler();
 623:STM32_WPAN/App/app_ble.c ****   }
 624:STM32_WPAN/App/app_ble.c ****   if (HAL_RNG_GenerateRandomNumber(&hrng, &srd_bd_addr[0]) != HAL_OK)
 625:STM32_WPAN/App/app_ble.c ****   {
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 13


 626:STM32_WPAN/App/app_ble.c ****     /* Random number generation error */
 627:STM32_WPAN/App/app_ble.c ****     Error_Handler();
 628:STM32_WPAN/App/app_ble.c ****   }
 629:STM32_WPAN/App/app_ble.c ****   srd_bd_addr[1] |= 0xC000; /* The two upper bits shall be set to 1 */
 630:STM32_WPAN/App/app_ble.c **** 
 631:STM32_WPAN/App/app_ble.c ****   /* Disable HSI48 oscillator */
 632:STM32_WPAN/App/app_ble.c ****   LL_RCC_HSI48_Disable();
 633:STM32_WPAN/App/app_ble.c **** 
 634:STM32_WPAN/App/app_ble.c ****   /* Disable RNG */
 635:STM32_WPAN/App/app_ble.c ****   __HAL_RNG_DISABLE(&hrng);
 636:STM32_WPAN/App/app_ble.c **** 
 637:STM32_WPAN/App/app_ble.c ****   /* Release RNG semaphore */
 638:STM32_WPAN/App/app_ble.c ****   LL_HSEM_ReleaseLock( HSEM, CFG_HW_RNG_SEMID, 0 );
 639:STM32_WPAN/App/app_ble.c **** #endif
 640:STM32_WPAN/App/app_ble.c **** 
 641:STM32_WPAN/App/app_ble.c **** #if (CFG_BLE_ADDRESS_TYPE == STATIC_RANDOM_ADDR)
 642:STM32_WPAN/App/app_ble.c ****   aci_hal_write_config_data( CONFIG_DATA_RANDOM_ADDRESS_OFFSET, CONFIG_DATA_RANDOM_ADDRESS_LEN, (ui
 643:STM32_WPAN/App/app_ble.c **** #endif
 644:STM32_WPAN/App/app_ble.c **** 
 645:STM32_WPAN/App/app_ble.c ****   /**
 646:STM32_WPAN/App/app_ble.c ****    * Write Identity root key used to derive LTK and CSRK
 647:STM32_WPAN/App/app_ble.c ****    */
 648:STM32_WPAN/App/app_ble.c ****   aci_hal_write_config_data( CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)BLE_CFG_IR_VALUE 
 649:STM32_WPAN/App/app_ble.c **** 
 650:STM32_WPAN/App/app_ble.c ****   /**
 651:STM32_WPAN/App/app_ble.c ****    * Write Encryption root key used to derive LTK and CSRK
 652:STM32_WPAN/App/app_ble.c ****    */
 653:STM32_WPAN/App/app_ble.c ****   aci_hal_write_config_data( CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)BLE_CFG_ER_VALUE 
 654:STM32_WPAN/App/app_ble.c **** 
 655:STM32_WPAN/App/app_ble.c ****   /**
 656:STM32_WPAN/App/app_ble.c ****    * Set TX Power to 0dBm.
 657:STM32_WPAN/App/app_ble.c ****    */
 658:STM32_WPAN/App/app_ble.c ****   aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 659:STM32_WPAN/App/app_ble.c **** 
 660:STM32_WPAN/App/app_ble.c ****   /**
 661:STM32_WPAN/App/app_ble.c ****    * Initialize GATT interface
 662:STM32_WPAN/App/app_ble.c ****    */
 663:STM32_WPAN/App/app_ble.c ****   aci_gatt_init();
 664:STM32_WPAN/App/app_ble.c **** 
 665:STM32_WPAN/App/app_ble.c ****   /**
 666:STM32_WPAN/App/app_ble.c ****    * Initialize GAP interface
 667:STM32_WPAN/App/app_ble.c ****    */
 668:STM32_WPAN/App/app_ble.c ****   role = 0;
 669:STM32_WPAN/App/app_ble.c **** 
 670:STM32_WPAN/App/app_ble.c **** #if (BLE_CFG_PERIPHERAL == 1)
 671:STM32_WPAN/App/app_ble.c ****   role |= GAP_PERIPHERAL_ROLE;
 672:STM32_WPAN/App/app_ble.c **** #endif
 673:STM32_WPAN/App/app_ble.c **** 
 674:STM32_WPAN/App/app_ble.c **** #if (BLE_CFG_CENTRAL == 1)
 675:STM32_WPAN/App/app_ble.c ****   role |= GAP_CENTRAL_ROLE;
 676:STM32_WPAN/App/app_ble.c **** #endif
 677:STM32_WPAN/App/app_ble.c **** 
 678:STM32_WPAN/App/app_ble.c ****   if (role > 0)
 679:STM32_WPAN/App/app_ble.c ****   {
 680:STM32_WPAN/App/app_ble.c ****     const char *name = CFG_GAP_DEVICE_NAME;
 681:STM32_WPAN/App/app_ble.c ****     aci_gap_init(role,
 682:STM32_WPAN/App/app_ble.c **** #if ((CFG_BLE_ADDRESS_TYPE == RESOLVABLE_PRIVATE_ADDR) || (CFG_BLE_ADDRESS_TYPE == NON_RESOLVABLE_P
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 14


 683:STM32_WPAN/App/app_ble.c ****                  2,
 684:STM32_WPAN/App/app_ble.c **** #else
 685:STM32_WPAN/App/app_ble.c ****                  0,
 686:STM32_WPAN/App/app_ble.c **** #endif
 687:STM32_WPAN/App/app_ble.c ****                  CFG_GAP_DEVICE_NAME_LENGTH,
 688:STM32_WPAN/App/app_ble.c ****                  &gap_service_handle,
 689:STM32_WPAN/App/app_ble.c ****                  &gap_dev_name_char_handle,
 690:STM32_WPAN/App/app_ble.c ****                  &gap_appearance_char_handle);
 691:STM32_WPAN/App/app_ble.c **** 
 692:STM32_WPAN/App/app_ble.c ****     if (aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (
 693:STM32_WPAN/App/app_ble.c ****     {
 694:STM32_WPAN/App/app_ble.c ****       BLE_DBG_SVCCTL_MSG("Device Name aci_gatt_update_char_value failed.\n");
 695:STM32_WPAN/App/app_ble.c ****     }
 696:STM32_WPAN/App/app_ble.c ****   }
 697:STM32_WPAN/App/app_ble.c **** 
 698:STM32_WPAN/App/app_ble.c ****   if(aci_gatt_update_char_value(gap_service_handle,
 699:STM32_WPAN/App/app_ble.c ****                                 gap_appearance_char_handle,
 700:STM32_WPAN/App/app_ble.c ****                                 0,
 701:STM32_WPAN/App/app_ble.c ****                                 2,
 702:STM32_WPAN/App/app_ble.c ****                                 (uint8_t *)&appearance))
 703:STM32_WPAN/App/app_ble.c ****   {
 704:STM32_WPAN/App/app_ble.c ****     BLE_DBG_SVCCTL_MSG("Appearance aci_gatt_update_char_value failed.\n");
 705:STM32_WPAN/App/app_ble.c ****   }
 706:STM32_WPAN/App/app_ble.c ****   /**
 707:STM32_WPAN/App/app_ble.c ****    * Initialize Default PHY
 708:STM32_WPAN/App/app_ble.c ****    */
 709:STM32_WPAN/App/app_ble.c ****   hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 710:STM32_WPAN/App/app_ble.c **** 
 711:STM32_WPAN/App/app_ble.c ****   /**
 712:STM32_WPAN/App/app_ble.c ****    * Initialize IO capability
 713:STM32_WPAN/App/app_ble.c ****    */
 714:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABIL
 715:STM32_WPAN/App/app_ble.c ****   aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioC
 716:STM32_WPAN/App/app_ble.c **** 
 717:STM32_WPAN/App/app_ble.c ****   /**
 718:STM32_WPAN/App/app_ble.c ****    * Initialize authentication
 719:STM32_WPAN/App/app_ble.c ****    */
 720:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTI
 721:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_EN
 722:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_EN
 723:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXE
 724:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 725:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MO
 726:STM32_WPAN/App/app_ble.c **** 
 727:STM32_WPAN/App/app_ble.c ****   aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecu
 728:STM32_WPAN/App/app_ble.c ****                                          BleApplicationContext.BleApplicationContext_legacy.bleSecu
 729:STM32_WPAN/App/app_ble.c ****                                          CFG_SC_SUPPORT,
 730:STM32_WPAN/App/app_ble.c ****                                          CFG_KEYPRESS_NOTIFICATION_SUPPORT,
 731:STM32_WPAN/App/app_ble.c ****                                          BleApplicationContext.BleApplicationContext_legacy.bleSecu
 732:STM32_WPAN/App/app_ble.c ****                                          BleApplicationContext.BleApplicationContext_legacy.bleSecu
 733:STM32_WPAN/App/app_ble.c ****                                          BleApplicationContext.BleApplicationContext_legacy.bleSecu
 734:STM32_WPAN/App/app_ble.c ****                                          BleApplicationContext.BleApplicationContext_legacy.bleSecu
 735:STM32_WPAN/App/app_ble.c ****                                          CFG_BLE_ADDRESS_TYPE
 736:STM32_WPAN/App/app_ble.c ****                                          );
 737:STM32_WPAN/App/app_ble.c **** 
 738:STM32_WPAN/App/app_ble.c ****   /**
 739:STM32_WPAN/App/app_ble.c ****    * Initialize whitelist
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 15


 740:STM32_WPAN/App/app_ble.c ****    */
 741:STM32_WPAN/App/app_ble.c ****    if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 742:STM32_WPAN/App/app_ble.c ****    {
 743:STM32_WPAN/App/app_ble.c ****      aci_gap_configure_whitelist();
 744:STM32_WPAN/App/app_ble.c ****    }
 745:STM32_WPAN/App/app_ble.c **** }
 746:STM32_WPAN/App/app_ble.c **** 
 747:STM32_WPAN/App/app_ble.c **** static void Adv_Request(APP_BLE_ConnStatus_t New_Status)
 748:STM32_WPAN/App/app_ble.c **** {
 749:STM32_WPAN/App/app_ble.c ****   tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 750:STM32_WPAN/App/app_ble.c **** 
 751:STM32_WPAN/App/app_ble.c ****     BleApplicationContext.Device_Connection_Status = New_Status;
 752:STM32_WPAN/App/app_ble.c ****     /* Start Fast or Low Power Advertising */
 753:STM32_WPAN/App/app_ble.c ****     ret = aci_gap_set_discoverable(
 754:STM32_WPAN/App/app_ble.c ****         ADV_TYPE,
 755:STM32_WPAN/App/app_ble.c ****         CFG_FAST_CONN_ADV_INTERVAL_MIN,
 756:STM32_WPAN/App/app_ble.c ****         CFG_FAST_CONN_ADV_INTERVAL_MAX,
 757:STM32_WPAN/App/app_ble.c ****         CFG_BLE_ADDRESS_TYPE,
 758:STM32_WPAN/App/app_ble.c ****         ADV_FILTER,
 759:STM32_WPAN/App/app_ble.c ****         0,
 760:STM32_WPAN/App/app_ble.c ****         0,
 761:STM32_WPAN/App/app_ble.c ****         0,
 762:STM32_WPAN/App/app_ble.c ****         0,
 763:STM32_WPAN/App/app_ble.c ****         0,
 764:STM32_WPAN/App/app_ble.c ****         0);
 765:STM32_WPAN/App/app_ble.c **** 
 766:STM32_WPAN/App/app_ble.c ****     /* Update Advertising data */
 767:STM32_WPAN/App/app_ble.c ****     ret = aci_gap_update_adv_data(sizeof(ad_data), (uint8_t*) ad_data);
 768:STM32_WPAN/App/app_ble.c **** 
 769:STM32_WPAN/App/app_ble.c ****     if (ret == BLE_STATUS_SUCCESS)
 770:STM32_WPAN/App/app_ble.c ****     {
 771:STM32_WPAN/App/app_ble.c ****         APP_DBG_MSG("Successfully Start Fast Advertising \n" );
 772:STM32_WPAN/App/app_ble.c ****     }
 773:STM32_WPAN/App/app_ble.c ****     else
 774:STM32_WPAN/App/app_ble.c ****     {
 775:STM32_WPAN/App/app_ble.c ****         APP_DBG_MSG("Start Fast Advertising Failed , result: %d \n", ret);
 776:STM32_WPAN/App/app_ble.c ****     }
 777:STM32_WPAN/App/app_ble.c **** 
 778:STM32_WPAN/App/app_ble.c ****   return;
 779:STM32_WPAN/App/app_ble.c **** }
 780:STM32_WPAN/App/app_ble.c **** 
 781:STM32_WPAN/App/app_ble.c **** const uint8_t* BleGetBdAddress( void )
 782:STM32_WPAN/App/app_ble.c **** {
 783:STM32_WPAN/App/app_ble.c ****   uint8_t *otp_addr;
 784:STM32_WPAN/App/app_ble.c ****   const uint8_t *bd_addr;
 785:STM32_WPAN/App/app_ble.c ****   uint32_t udn;
 786:STM32_WPAN/App/app_ble.c ****   uint32_t company_id;
 787:STM32_WPAN/App/app_ble.c ****   uint32_t device_id;
 788:STM32_WPAN/App/app_ble.c **** 
 789:STM32_WPAN/App/app_ble.c ****   udn = LL_FLASH_GetUDN();
 790:STM32_WPAN/App/app_ble.c **** 
 791:STM32_WPAN/App/app_ble.c ****   if(udn != 0xFFFFFFFF)
 792:STM32_WPAN/App/app_ble.c ****   {
 793:STM32_WPAN/App/app_ble.c ****     company_id = LL_FLASH_GetSTCompanyID();
 794:STM32_WPAN/App/app_ble.c ****     device_id = LL_FLASH_GetDeviceID();
 795:STM32_WPAN/App/app_ble.c **** 
 796:STM32_WPAN/App/app_ble.c **** /**
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 16


 797:STM32_WPAN/App/app_ble.c ****  * Public Address with the ST company ID
 798:STM32_WPAN/App/app_ble.c ****  * bit[47:24] : 24bits (OUI) equal to the company ID
 799:STM32_WPAN/App/app_ble.c ****  * bit[23:16] : Device ID.
 800:STM32_WPAN/App/app_ble.c ****  * bit[15:0] : The last 16bits from the UDN
 801:STM32_WPAN/App/app_ble.c ****  * Note: In order to use the Public Address in a final product, a dedicated
 802:STM32_WPAN/App/app_ble.c ****  * 24bits company ID (OUI) shall be bought.
 803:STM32_WPAN/App/app_ble.c ****  */
 804:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[0] = (uint8_t)(udn & 0x000000FF);
 805:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[1] = (uint8_t)( (udn & 0x0000FF00) >> 8 );
 806:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[2] = (uint8_t)device_id;
 807:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[3] = (uint8_t)(company_id & 0x000000FF);
 808:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[4] = (uint8_t)( (company_id & 0x0000FF00) >> 8 );
 809:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[5] = (uint8_t)( (company_id & 0x00FF0000) >> 16 );
 810:STM32_WPAN/App/app_ble.c **** 
 811:STM32_WPAN/App/app_ble.c ****     bd_addr = (const uint8_t *)bd_addr_udn;
 812:STM32_WPAN/App/app_ble.c ****   }
 813:STM32_WPAN/App/app_ble.c ****   else
 814:STM32_WPAN/App/app_ble.c ****   {
 815:STM32_WPAN/App/app_ble.c ****     otp_addr = OTP_Read(0);
 816:STM32_WPAN/App/app_ble.c ****     if(otp_addr)
 817:STM32_WPAN/App/app_ble.c ****     {
 818:STM32_WPAN/App/app_ble.c ****       bd_addr = ((OTP_ID0_t*)otp_addr)->bd_address;
 819:STM32_WPAN/App/app_ble.c ****     }
 820:STM32_WPAN/App/app_ble.c ****     else
 821:STM32_WPAN/App/app_ble.c ****     {
 822:STM32_WPAN/App/app_ble.c ****       bd_addr = M_bd_addr;
 823:STM32_WPAN/App/app_ble.c ****     }
 824:STM32_WPAN/App/app_ble.c ****   }
 825:STM32_WPAN/App/app_ble.c **** 
 826:STM32_WPAN/App/app_ble.c ****   return bd_addr;
 827:STM32_WPAN/App/app_ble.c **** }
 828:STM32_WPAN/App/app_ble.c **** 
 829:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN FD_LOCAL_FUNCTION */
 830:STM32_WPAN/App/app_ble.c **** 
 831:STM32_WPAN/App/app_ble.c **** /* USER CODE END FD_LOCAL_FUNCTION */
 832:STM32_WPAN/App/app_ble.c **** 
 833:STM32_WPAN/App/app_ble.c **** /*************************************************************
 834:STM32_WPAN/App/app_ble.c ****  *
 835:STM32_WPAN/App/app_ble.c ****  *SPECIFIC FUNCTIONS FOR CUSTOM
 836:STM32_WPAN/App/app_ble.c ****  *
 837:STM32_WPAN/App/app_ble.c ****  *************************************************************/
 838:STM32_WPAN/App/app_ble.c **** static void Adv_Cancel( void )
 839:STM32_WPAN/App/app_ble.c **** {
  44              		.loc 1 839 1 view -0
  45              		.cfi_startproc
  46              		@ args = 0, pretend = 0, frame = 0
  47              		@ frame_needed = 0, uses_anonymous_args = 0
 840:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN Adv_Cancel_1 */
 841:STM32_WPAN/App/app_ble.c **** 
 842:STM32_WPAN/App/app_ble.c **** /* USER CODE END Adv_Cancel_1 */
 843:STM32_WPAN/App/app_ble.c **** 
 844:STM32_WPAN/App/app_ble.c ****   if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER)
  48              		.loc 1 844 3 view .LVU1
  49              		.loc 1 844 28 is_stmt 0 view .LVU2
  50 0000 1C4B     		ldr	r3, .L9
  51 0002 93F88030 		ldrb	r3, [r3, #128]	@ zero_extendqisi2
  52              		.loc 1 844 6 view .LVU3
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 17


  53 0006 052B     		cmp	r3, #5
  54 0008 00D1     		bne	.L8
  55 000a 7047     		bx	lr
  56              	.L8:
 839:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN Adv_Cancel_1 */
  57              		.loc 1 839 1 view .LVU4
  58 000c 70B5     		push	{r4, r5, r6, lr}
  59              	.LCFI0:
  60              		.cfi_def_cfa_offset 16
  61              		.cfi_offset 4, -16
  62              		.cfi_offset 5, -12
  63              		.cfi_offset 6, -8
  64              		.cfi_offset 14, -4
  65              	.LBB8:
 845:STM32_WPAN/App/app_ble.c **** 
 846:STM32_WPAN/App/app_ble.c ****   {
 847:STM32_WPAN/App/app_ble.c **** 
 848:STM32_WPAN/App/app_ble.c ****     tBleStatus result = 0x00;
  66              		.loc 1 848 5 is_stmt 1 view .LVU5
  67              	.LVL0:
 849:STM32_WPAN/App/app_ble.c **** 
 850:STM32_WPAN/App/app_ble.c ****     result = aci_gap_set_non_discoverable();
  68              		.loc 1 850 5 view .LVU6
  69              		.loc 1 850 14 is_stmt 0 view .LVU7
  70 000e FFF7FEFF 		bl	aci_gap_set_non_discoverable
  71              	.LVL1:
 851:STM32_WPAN/App/app_ble.c **** 
 852:STM32_WPAN/App/app_ble.c ****     BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
  72              		.loc 1 852 5 is_stmt 1 view .LVU8
  73              		.loc 1 852 52 is_stmt 0 view .LVU9
  74 0012 184B     		ldr	r3, .L9
  75 0014 0022     		movs	r2, #0
  76 0016 83F88020 		strb	r2, [r3, #128]
 853:STM32_WPAN/App/app_ble.c ****     if (result == BLE_STATUS_SUCCESS)
  77              		.loc 1 853 5 is_stmt 1 view .LVU10
  78              		.loc 1 853 8 is_stmt 0 view .LVU11
  79 001a E8B9     		cbnz	r0, .L3
 854:STM32_WPAN/App/app_ble.c ****     {
 855:STM32_WPAN/App/app_ble.c ****       APP_DBG_MSG("  \r\n\r");APP_DBG_MSG("** STOP ADVERTISING **  \r\n\r");
  80              		.loc 1 855 7 is_stmt 1 view .LVU12
  81              		.loc 1 855 7 view .LVU13
  82 001c 164E     		ldr	r6, .L9+4
  83 001e 3046     		mov	r0, r6
  84              	.LVL2:
  85              		.loc 1 855 7 is_stmt 0 view .LVU14
  86 0020 FFF7FEFF 		bl	DbgTraceGetFileName
  87              	.LVL3:
  88 0024 0146     		mov	r1, r0
  89 0026 154D     		ldr	r5, .L9+8
  90 0028 154C     		ldr	r4, .L9+12
  91 002a 40F25733 		movw	r3, #855
  92 002e 2A46     		mov	r2, r5
  93 0030 2046     		mov	r0, r4
  94 0032 FFF7FEFF 		bl	printf
  95              	.LVL4:
  96              		.loc 1 855 7 is_stmt 1 view .LVU15
  97 0036 1348     		ldr	r0, .L9+16
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 18


  98 0038 FFF7FEFF 		bl	printf
  99              	.LVL5:
 100              		.loc 1 855 7 view .LVU16
 101              		.loc 1 855 30 view .LVU17
 102              		.loc 1 855 31 view .LVU18
 103              		.loc 1 855 31 view .LVU19
 104 003c 3046     		mov	r0, r6
 105 003e FFF7FEFF 		bl	DbgTraceGetFileName
 106              	.LVL6:
 107 0042 0146     		mov	r1, r0
 108 0044 40F25733 		movw	r3, #855
 109 0048 2A46     		mov	r2, r5
 110 004a 2046     		mov	r0, r4
 111 004c FFF7FEFF 		bl	printf
 112              	.LVL7:
 113              		.loc 1 855 31 view .LVU20
 114 0050 0D48     		ldr	r0, .L9+20
 115 0052 FFF7FEFF 		bl	printf
 116              	.LVL8:
 117              		.loc 1 855 31 view .LVU21
 118              		.loc 1 855 76 view .LVU22
 119              	.L1:
 120              	.LBE8:
 856:STM32_WPAN/App/app_ble.c ****     }
 857:STM32_WPAN/App/app_ble.c ****     else
 858:STM32_WPAN/App/app_ble.c ****     {
 859:STM32_WPAN/App/app_ble.c ****       APP_DBG_MSG("** STOP ADVERTISING **  Failed \r\n\r");
 860:STM32_WPAN/App/app_ble.c ****     }
 861:STM32_WPAN/App/app_ble.c **** 
 862:STM32_WPAN/App/app_ble.c ****   }
 863:STM32_WPAN/App/app_ble.c **** 
 864:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN Adv_Cancel_2 */
 865:STM32_WPAN/App/app_ble.c **** 
 866:STM32_WPAN/App/app_ble.c **** /* USER CODE END Adv_Cancel_2 */
 867:STM32_WPAN/App/app_ble.c ****   return;
 868:STM32_WPAN/App/app_ble.c **** }
 121              		.loc 1 868 1 is_stmt 0 view .LVU23
 122 0056 70BD     		pop	{r4, r5, r6, pc}
 123              	.LVL9:
 124              	.L3:
 125              	.LBB9:
 859:STM32_WPAN/App/app_ble.c ****     }
 126              		.loc 1 859 7 is_stmt 1 view .LVU24
 859:STM32_WPAN/App/app_ble.c ****     }
 127              		.loc 1 859 7 view .LVU25
 128 0058 0748     		ldr	r0, .L9+4
 129              	.LVL10:
 859:STM32_WPAN/App/app_ble.c ****     }
 130              		.loc 1 859 7 is_stmt 0 view .LVU26
 131 005a FFF7FEFF 		bl	DbgTraceGetFileName
 132              	.LVL11:
 133 005e 0146     		mov	r1, r0
 134 0060 40F25B33 		movw	r3, #859
 135 0064 054A     		ldr	r2, .L9+8
 136 0066 0648     		ldr	r0, .L9+12
 137 0068 FFF7FEFF 		bl	printf
 138              	.LVL12:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 19


 859:STM32_WPAN/App/app_ble.c ****     }
 139              		.loc 1 859 7 is_stmt 1 view .LVU27
 140 006c 0748     		ldr	r0, .L9+24
 141 006e FFF7FEFF 		bl	printf
 142              	.LVL13:
 859:STM32_WPAN/App/app_ble.c ****     }
 143              		.loc 1 859 7 view .LVU28
 859:STM32_WPAN/App/app_ble.c ****     }
 144              		.loc 1 859 59 view .LVU29
 145              	.LBE9:
 867:STM32_WPAN/App/app_ble.c **** }
 146              		.loc 1 867 3 view .LVU30
 147 0072 F0E7     		b	.L1
 148              	.L10:
 149              		.align	2
 150              	.L9:
 151 0074 00000000 		.word	.LANCHOR0
 152 0078 00000000 		.word	.LC1
 153 007c 00000000 		.word	.LANCHOR1
 154 0080 1C000000 		.word	.LC2
 155 0084 30000000 		.word	.LC3
 156 0088 38000000 		.word	.LC4
 157 008c 54000000 		.word	.LC5
 158              		.cfi_endproc
 159              	.LFE1268:
 161              		.section	.text.Ble_Tl_Init,"ax",%progbits
 162              		.align	1
 163              		.syntax unified
 164              		.thumb
 165              		.thumb_func
 166              		.fpu fpv4-sp-d16
 168              	Ble_Tl_Init:
 169              	.LFB1264:
 565:STM32_WPAN/App/app_ble.c ****   HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;
 170              		.loc 1 565 1 view -0
 171              		.cfi_startproc
 172              		@ args = 0, pretend = 0, frame = 8
 173              		@ frame_needed = 0, uses_anonymous_args = 0
 174 0000 00B5     		push	{lr}
 175              	.LCFI1:
 176              		.cfi_def_cfa_offset 4
 177              		.cfi_offset 14, -4
 178 0002 83B0     		sub	sp, sp, #12
 179              	.LCFI2:
 180              		.cfi_def_cfa_offset 16
 566:STM32_WPAN/App/app_ble.c **** 
 181              		.loc 1 566 3 view .LVU32
 568:STM32_WPAN/App/app_ble.c ****   Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 182              		.loc 1 568 3 view .LVU33
 568:STM32_WPAN/App/app_ble.c ****   Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 183              		.loc 1 568 32 is_stmt 0 view .LVU34
 184 0004 054B     		ldr	r3, .L13
 185 0006 0093     		str	r3, [sp]
 569:STM32_WPAN/App/app_ble.c ****   hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 186              		.loc 1 569 3 is_stmt 1 view .LVU35
 569:STM32_WPAN/App/app_ble.c ****   hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 187              		.loc 1 569 38 is_stmt 0 view .LVU36
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 20


 188 0008 054B     		ldr	r3, .L13+4
 189 000a 0193     		str	r3, [sp, #4]
 570:STM32_WPAN/App/app_ble.c **** 
 190              		.loc 1 570 3 is_stmt 1 view .LVU37
 191 000c 6946     		mov	r1, sp
 192 000e 0548     		ldr	r0, .L13+8
 193 0010 FFF7FEFF 		bl	hci_init
 194              	.LVL14:
 572:STM32_WPAN/App/app_ble.c **** }
 195              		.loc 1 572 3 view .LVU38
 573:STM32_WPAN/App/app_ble.c **** 
 196              		.loc 1 573 1 is_stmt 0 view .LVU39
 197 0014 03B0     		add	sp, sp, #12
 198              	.LCFI3:
 199              		.cfi_def_cfa_offset 4
 200              		@ sp needed
 201 0016 5DF804FB 		ldr	pc, [sp], #4
 202              	.L14:
 203 001a 00BF     		.align	2
 204              	.L13:
 205 001c 00000000 		.word	.LANCHOR2
 206 0020 00000000 		.word	BLE_StatusNot
 207 0024 00000000 		.word	BLE_UserEvtRx
 208              		.cfi_endproc
 209              	.LFE1264:
 211              		.section	.text.BLE_UserEvtRx,"ax",%progbits
 212              		.align	1
 213              		.syntax unified
 214              		.thumb
 215              		.thumb_func
 216              		.fpu fpv4-sp-d16
 218              	BLE_UserEvtRx:
 219              	.LVL15:
 220              	.LFB1272:
 869:STM32_WPAN/App/app_ble.c **** 
 870:STM32_WPAN/App/app_ble.c **** #if(L2CAP_REQUEST_NEW_CONN_PARAM != 0)
 871:STM32_WPAN/App/app_ble.c **** void BLE_SVC_L2CAP_Conn_Update(uint16_t Connection_Handle)
 872:STM32_WPAN/App/app_ble.c **** {
 873:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN BLE_SVC_L2CAP_Conn_Update_1 */
 874:STM32_WPAN/App/app_ble.c **** 
 875:STM32_WPAN/App/app_ble.c **** /* USER CODE END BLE_SVC_L2CAP_Conn_Update_1 */
 876:STM32_WPAN/App/app_ble.c ****   if(mutex == 1) {
 877:STM32_WPAN/App/app_ble.c ****     mutex = 0;
 878:STM32_WPAN/App/app_ble.c ****     index_con_int = (index_con_int + 1)%SIZE_TAB_CONN_INT;
 879:STM32_WPAN/App/app_ble.c ****     uint16_t interval_min = CONN_P(tab_conn_interval[index_con_int]);
 880:STM32_WPAN/App/app_ble.c ****     uint16_t interval_max = CONN_P(tab_conn_interval[index_con_int]);
 881:STM32_WPAN/App/app_ble.c ****     uint16_t slave_latency = L2CAP_SLAVE_LATENCY;
 882:STM32_WPAN/App/app_ble.c ****     uint16_t timeout_multiplier = L2CAP_TIMEOUT_MULTIPLIER;
 883:STM32_WPAN/App/app_ble.c ****     tBleStatus result;
 884:STM32_WPAN/App/app_ble.c **** 
 885:STM32_WPAN/App/app_ble.c ****     result = aci_l2cap_connection_parameter_update_req(BleApplicationContext.BleApplicationContext_
 886:STM32_WPAN/App/app_ble.c ****                                                        interval_min, interval_max,
 887:STM32_WPAN/App/app_ble.c ****                                                        slave_latency, timeout_multiplier);
 888:STM32_WPAN/App/app_ble.c ****     if( result == BLE_STATUS_SUCCESS )
 889:STM32_WPAN/App/app_ble.c ****     {
 890:STM32_WPAN/App/app_ble.c ****       APP_DBG_MSG("BLE_SVC_L2CAP_Conn_Update(), Successfully \r\n\r");
 891:STM32_WPAN/App/app_ble.c ****     }
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 21


 892:STM32_WPAN/App/app_ble.c ****     else
 893:STM32_WPAN/App/app_ble.c ****     {
 894:STM32_WPAN/App/app_ble.c ****       APP_DBG_MSG("BLE_SVC_L2CAP_Conn_Update(), Failed \r\n\r");
 895:STM32_WPAN/App/app_ble.c ****     }
 896:STM32_WPAN/App/app_ble.c ****   }
 897:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN BLE_SVC_L2CAP_Conn_Update_2 */
 898:STM32_WPAN/App/app_ble.c **** 
 899:STM32_WPAN/App/app_ble.c **** /* USER CODE END BLE_SVC_L2CAP_Conn_Update_2 */
 900:STM32_WPAN/App/app_ble.c ****   return;
 901:STM32_WPAN/App/app_ble.c **** }
 902:STM32_WPAN/App/app_ble.c **** #endif
 903:STM32_WPAN/App/app_ble.c **** 
 904:STM32_WPAN/App/app_ble.c **** #if (L2CAP_REQUEST_NEW_CONN_PARAM != 0 )
 905:STM32_WPAN/App/app_ble.c **** static void Connection_Interval_Update_Req( void )
 906:STM32_WPAN/App/app_ble.c **** {
 907:STM32_WPAN/App/app_ble.c ****   if (BleApplicationContext.Device_Connection_Status != APP_BLE_FAST_ADV && BleApplicationContext.D
 908:STM32_WPAN/App/app_ble.c ****   {
 909:STM32_WPAN/App/app_ble.c ****     BLE_SVC_L2CAP_Conn_Update(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 910:STM32_WPAN/App/app_ble.c ****   }
 911:STM32_WPAN/App/app_ble.c ****   return;
 912:STM32_WPAN/App/app_ble.c **** }
 913:STM32_WPAN/App/app_ble.c **** #endif
 914:STM32_WPAN/App/app_ble.c **** 
 915:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN FD_SPECIFIC_FUNCTIONS */
 916:STM32_WPAN/App/app_ble.c **** 
 917:STM32_WPAN/App/app_ble.c **** /* USER CODE END FD_SPECIFIC_FUNCTIONS */
 918:STM32_WPAN/App/app_ble.c **** /*************************************************************
 919:STM32_WPAN/App/app_ble.c ****  *
 920:STM32_WPAN/App/app_ble.c ****  * WRAP FUNCTIONS
 921:STM32_WPAN/App/app_ble.c ****  *
 922:STM32_WPAN/App/app_ble.c ****  *************************************************************/
 923:STM32_WPAN/App/app_ble.c **** void hci_notify_asynch_evt(void* pdata)
 924:STM32_WPAN/App/app_ble.c **** {
 925:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 926:STM32_WPAN/App/app_ble.c ****   return;
 927:STM32_WPAN/App/app_ble.c **** }
 928:STM32_WPAN/App/app_ble.c **** 
 929:STM32_WPAN/App/app_ble.c **** void hci_cmd_resp_release(uint32_t flag)
 930:STM32_WPAN/App/app_ble.c **** {
 931:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 932:STM32_WPAN/App/app_ble.c ****   return;
 933:STM32_WPAN/App/app_ble.c **** }
 934:STM32_WPAN/App/app_ble.c **** 
 935:STM32_WPAN/App/app_ble.c **** void hci_cmd_resp_wait(uint32_t timeout)
 936:STM32_WPAN/App/app_ble.c **** {
 937:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 938:STM32_WPAN/App/app_ble.c ****   return;
 939:STM32_WPAN/App/app_ble.c **** }
 940:STM32_WPAN/App/app_ble.c **** 
 941:STM32_WPAN/App/app_ble.c **** static void BLE_UserEvtRx( void * pPayload )
 942:STM32_WPAN/App/app_ble.c **** {
 221              		.loc 1 942 1 is_stmt 1 view -0
 222              		.cfi_startproc
 223              		@ args = 0, pretend = 0, frame = 0
 224              		@ frame_needed = 0, uses_anonymous_args = 0
 225              		.loc 1 942 1 is_stmt 0 view .LVU41
 226 0000 10B5     		push	{r4, lr}
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 22


 227              	.LCFI4:
 228              		.cfi_def_cfa_offset 8
 229              		.cfi_offset 4, -8
 230              		.cfi_offset 14, -4
 231 0002 0446     		mov	r4, r0
 943:STM32_WPAN/App/app_ble.c ****   SVCCTL_UserEvtFlowStatus_t svctl_return_status;
 232              		.loc 1 943 3 is_stmt 1 view .LVU42
 944:STM32_WPAN/App/app_ble.c ****   tHCI_UserEvtRxParam *pParam;
 233              		.loc 1 944 3 view .LVU43
 945:STM32_WPAN/App/app_ble.c **** 
 946:STM32_WPAN/App/app_ble.c ****   pParam = (tHCI_UserEvtRxParam *)pPayload;
 234              		.loc 1 946 3 view .LVU44
 235              	.LVL16:
 947:STM32_WPAN/App/app_ble.c **** 
 948:STM32_WPAN/App/app_ble.c ****   svctl_return_status = SVCCTL_UserEvtRx((void *)&(pParam->pckt->evtserial));
 236              		.loc 1 948 3 view .LVU45
 237              		.loc 1 948 58 is_stmt 0 view .LVU46
 238 0004 4068     		ldr	r0, [r0, #4]
 239              	.LVL17:
 240              		.loc 1 948 25 view .LVU47
 241 0006 0830     		adds	r0, r0, #8
 242 0008 FFF7FEFF 		bl	SVCCTL_UserEvtRx
 243              	.LVL18:
 949:STM32_WPAN/App/app_ble.c ****   if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 244              		.loc 1 949 3 is_stmt 1 view .LVU48
 245              		.loc 1 949 6 is_stmt 0 view .LVU49
 246 000c 10B1     		cbz	r0, .L16
 950:STM32_WPAN/App/app_ble.c ****   {
 951:STM32_WPAN/App/app_ble.c ****     pParam->status = HCI_TL_UserEventFlow_Enable;
 247              		.loc 1 951 5 is_stmt 1 view .LVU50
 248              		.loc 1 951 20 is_stmt 0 view .LVU51
 249 000e 0123     		movs	r3, #1
 250 0010 2370     		strb	r3, [r4]
 251              	.L15:
 952:STM32_WPAN/App/app_ble.c ****   }
 953:STM32_WPAN/App/app_ble.c ****   else
 954:STM32_WPAN/App/app_ble.c ****   {
 955:STM32_WPAN/App/app_ble.c ****     pParam->status = HCI_TL_UserEventFlow_Disable;
 956:STM32_WPAN/App/app_ble.c ****   }
 957:STM32_WPAN/App/app_ble.c **** 
 958:STM32_WPAN/App/app_ble.c ****   return;
 959:STM32_WPAN/App/app_ble.c **** }
 252              		.loc 1 959 1 view .LVU52
 253 0012 10BD     		pop	{r4, pc}
 254              	.LVL19:
 255              	.L16:
 955:STM32_WPAN/App/app_ble.c ****   }
 256              		.loc 1 955 5 is_stmt 1 view .LVU53
 955:STM32_WPAN/App/app_ble.c ****   }
 257              		.loc 1 955 20 is_stmt 0 view .LVU54
 258 0014 0023     		movs	r3, #0
 259 0016 2370     		strb	r3, [r4]
 958:STM32_WPAN/App/app_ble.c **** }
 260              		.loc 1 958 3 is_stmt 1 view .LVU55
 261 0018 FBE7     		b	.L15
 262              		.cfi_endproc
 263              	.LFE1272:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 23


 265              		.section	.text.BLE_StatusNot,"ax",%progbits
 266              		.align	1
 267              		.syntax unified
 268              		.thumb
 269              		.thumb_func
 270              		.fpu fpv4-sp-d16
 272              	BLE_StatusNot:
 273              	.LVL20:
 274              	.LFB1273:
 960:STM32_WPAN/App/app_ble.c **** 
 961:STM32_WPAN/App/app_ble.c **** static void BLE_StatusNot( HCI_TL_CmdStatus_t status )
 962:STM32_WPAN/App/app_ble.c **** {
 275              		.loc 1 962 1 view -0
 276              		.cfi_startproc
 277              		@ args = 0, pretend = 0, frame = 0
 278              		@ frame_needed = 0, uses_anonymous_args = 0
 279              		.loc 1 962 1 is_stmt 0 view .LVU57
 280 0000 08B5     		push	{r3, lr}
 281              	.LCFI5:
 282              		.cfi_def_cfa_offset 8
 283              		.cfi_offset 3, -8
 284              		.cfi_offset 14, -4
 963:STM32_WPAN/App/app_ble.c ****   uint32_t task_id_list;
 285              		.loc 1 963 3 is_stmt 1 view .LVU58
 964:STM32_WPAN/App/app_ble.c ****   switch (status)
 286              		.loc 1 964 3 view .LVU59
 287 0002 10B1     		cbz	r0, .L20
 288 0004 0128     		cmp	r0, #1
 289 0006 04D0     		beq	.L21
 290              	.LVL21:
 291              	.L19:
 965:STM32_WPAN/App/app_ble.c ****   {
 966:STM32_WPAN/App/app_ble.c ****     case HCI_TL_CmdBusy:
 967:STM32_WPAN/App/app_ble.c ****       /**
 968:STM32_WPAN/App/app_ble.c ****        * All tasks that may send an aci/hci commands shall be listed here
 969:STM32_WPAN/App/app_ble.c ****        * This is to prevent a new command is sent while one is already pending
 970:STM32_WPAN/App/app_ble.c ****        */
 971:STM32_WPAN/App/app_ble.c ****       task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 972:STM32_WPAN/App/app_ble.c ****       UTIL_SEQ_PauseTask(task_id_list);
 973:STM32_WPAN/App/app_ble.c **** 
 974:STM32_WPAN/App/app_ble.c ****       break;
 975:STM32_WPAN/App/app_ble.c **** 
 976:STM32_WPAN/App/app_ble.c ****     case HCI_TL_CmdAvailable:
 977:STM32_WPAN/App/app_ble.c ****       /**
 978:STM32_WPAN/App/app_ble.c ****        * All tasks that may send an aci/hci commands shall be listed here
 979:STM32_WPAN/App/app_ble.c ****        * This is to prevent a new command is sent while one is already pending
 980:STM32_WPAN/App/app_ble.c ****        */
 981:STM32_WPAN/App/app_ble.c ****       task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 982:STM32_WPAN/App/app_ble.c ****       UTIL_SEQ_ResumeTask(task_id_list);
 983:STM32_WPAN/App/app_ble.c **** 
 984:STM32_WPAN/App/app_ble.c ****       break;
 985:STM32_WPAN/App/app_ble.c **** 
 986:STM32_WPAN/App/app_ble.c ****     default:
 987:STM32_WPAN/App/app_ble.c ****       break;
 988:STM32_WPAN/App/app_ble.c ****   }
 989:STM32_WPAN/App/app_ble.c ****   return;
 990:STM32_WPAN/App/app_ble.c **** }
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 24


 292              		.loc 1 990 1 is_stmt 0 view .LVU60
 293 0008 08BD     		pop	{r3, pc}
 294              	.LVL22:
 295              	.L20:
 971:STM32_WPAN/App/app_ble.c ****       UTIL_SEQ_PauseTask(task_id_list);
 296              		.loc 1 971 7 is_stmt 1 view .LVU61
 972:STM32_WPAN/App/app_ble.c **** 
 297              		.loc 1 972 7 view .LVU62
 298 000a 0320     		movs	r0, #3
 299              	.LVL23:
 972:STM32_WPAN/App/app_ble.c **** 
 300              		.loc 1 972 7 is_stmt 0 view .LVU63
 301 000c FFF7FEFF 		bl	UTIL_SEQ_PauseTask
 302              	.LVL24:
 974:STM32_WPAN/App/app_ble.c **** 
 303              		.loc 1 974 7 is_stmt 1 view .LVU64
 304 0010 FAE7     		b	.L19
 305              	.LVL25:
 306              	.L21:
 981:STM32_WPAN/App/app_ble.c ****       UTIL_SEQ_ResumeTask(task_id_list);
 307              		.loc 1 981 7 view .LVU65
 982:STM32_WPAN/App/app_ble.c **** 
 308              		.loc 1 982 7 view .LVU66
 309 0012 0320     		movs	r0, #3
 310              	.LVL26:
 982:STM32_WPAN/App/app_ble.c **** 
 311              		.loc 1 982 7 is_stmt 0 view .LVU67
 312 0014 FFF7FEFF 		bl	UTIL_SEQ_ResumeTask
 313              	.LVL27:
 984:STM32_WPAN/App/app_ble.c **** 
 314              		.loc 1 984 7 is_stmt 1 view .LVU68
 989:STM32_WPAN/App/app_ble.c **** }
 315              		.loc 1 989 3 view .LVU69
 316 0018 F6E7     		b	.L19
 317              		.cfi_endproc
 318              	.LFE1273:
 320              		.section	.text.BleGetBdAddress,"ax",%progbits
 321              		.align	1
 322              		.syntax unified
 323              		.thumb
 324              		.thumb_func
 325              		.fpu fpv4-sp-d16
 327              	BleGetBdAddress:
 328              	.LFB1267:
 782:STM32_WPAN/App/app_ble.c ****   uint8_t *otp_addr;
 329              		.loc 1 782 1 view -0
 330              		.cfi_startproc
 331              		@ args = 0, pretend = 0, frame = 0
 332              		@ frame_needed = 0, uses_anonymous_args = 0
 333 0000 08B5     		push	{r3, lr}
 334              	.LCFI6:
 335              		.cfi_def_cfa_offset 8
 336              		.cfi_offset 3, -8
 337              		.cfi_offset 14, -4
 783:STM32_WPAN/App/app_ble.c ****   const uint8_t *bd_addr;
 338              		.loc 1 783 3 view .LVU71
 784:STM32_WPAN/App/app_ble.c ****   uint32_t udn;
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 25


 339              		.loc 1 784 3 view .LVU72
 785:STM32_WPAN/App/app_ble.c ****   uint32_t company_id;
 340              		.loc 1 785 3 view .LVU73
 786:STM32_WPAN/App/app_ble.c ****   uint32_t device_id;
 341              		.loc 1 786 3 view .LVU74
 787:STM32_WPAN/App/app_ble.c **** 
 342              		.loc 1 787 3 view .LVU75
 789:STM32_WPAN/App/app_ble.c **** 
 343              		.loc 1 789 3 view .LVU76
 344              	.LBB10:
 345              	.LBI10:
 346              		.file 2 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h"
   1:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
   2:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   ******************************************************************************
   3:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @file    stm32wbxx_ll_system.h
   4:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @author  MCD Application Team
   5:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief   Header file of SYSTEM LL module.
   6:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   ******************************************************************************
   7:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @attention
   8:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *
   9:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * All rights reserved.
  11:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *
  12:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * in the root directory of this software component.
  14:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *
  16:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   ******************************************************************************
  17:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   @verbatim
  18:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   ==============================================================================
  19:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                      ##### How to use this driver #####
  20:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   ==============================================================================
  21:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****     [..]
  22:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****     The LL SYSTEM driver contains a set of generic APIs that can be
  23:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****     used by user:
  24:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****       (+) Some of the FLASH features need to be handled in the SYSTEM file.
  25:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****       (+) Access to DBGCMU registers
  26:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****       (+) Access to SYSCFG registers
  27:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****       (+) Access to VREFBUF registers
  28:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  29:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   @endverbatim
  30:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   ******************************************************************************
  31:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
  32:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  33:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  34:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #ifndef STM32WBxx_LL_SYSTEM_H
  35:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define STM32WBxx_LL_SYSTEM_H
  36:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  37:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #ifdef __cplusplus
  38:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** extern "C" {
  39:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
  40:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  41:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Includes ------------------------------------------------------------------*/
  42:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #include "stm32wbxx.h"
  43:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  44:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @addtogroup STM32WBxx_LL_Driver
  45:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 26


  46:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
  47:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  48:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined (FLASH) || defined (SYSCFG) || defined (DBGMCU) || defined (VREFBUF)
  49:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  50:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL SYSTEM
  51:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
  52:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
  53:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  54:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Private types -------------------------------------------------------------*/
  55:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Private variables ---------------------------------------------------------*/
  56:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  57:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Private constants ---------------------------------------------------------*/
  58:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_Private_Constants SYSTEM Private Constants
  59:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
  60:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
  61:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
  62:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****  * @brief VREFBUF VREF_SC0 & VREF_SC1 calibration values 
  63:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****  */
  64:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define VREFBUF_SC0_CAL_ADDR   ((uint8_t*) (0x1FFF75F0UL)) /*!<  Address of VREFBUF trimming value 
  65:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                                                                  VREF_SC0 in STM32WB datasheet */
  66:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define VREFBUF_SC1_CAL_ADDR   ((uint8_t*) (0x1FFF7530UL)) /*!<  Address of VREFBUF trimming value 
  67:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                                                                  VREF_SC1 in STM32WB datasheet */
  68:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
  69:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
  70:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
  71:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  72:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Private macros ------------------------------------------------------------*/
  73:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  74:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Exported types ------------------------------------------------------------*/
  75:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Exported constants --------------------------------------------------------*/
  76:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Constants SYSTEM Exported Constants
  77:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
  78:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
  79:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  80:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_REMAP SYSCFG REMAP
  81:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** * @{
  82:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** */
  83:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_REMAP_FLASH                   0x00000000U                                        
  84:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_REMAP_SYSTEMFLASH             SYSCFG_MEMRMP_MEM_MODE_0                           
  85:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_REMAP_SRAM                    (SYSCFG_MEMRMP_MEM_MODE_1 | SYSCFG_MEMRMP_MEM_MODE_
  86:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(QUADSPI)
  87:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_REMAP_QUADSPI                 (SYSCFG_MEMRMP_MEM_MODE_2 | SYSCFG_MEMRMP_MEM_MODE_
  88:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
  89:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
  90:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
  91:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
  92:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  93:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_I2C_FASTMODEPLUS SYSCFG I2C FASTMODEPLUS
  94:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
  95:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
  96:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB6          SYSCFG_CFGR1_I2C_PB6_FMP /*!< Enable Fast Mode Plus
  97:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB7          SYSCFG_CFGR1_I2C_PB7_FMP /*!< Enable Fast Mode Plus
  98:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB8          SYSCFG_CFGR1_I2C_PB8_FMP /*!< Enable Fast Mode Plus
  99:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB9          SYSCFG_CFGR1_I2C_PB9_FMP /*!< Enable Fast Mode Plus
 100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C1         SYSCFG_CFGR1_I2C1_FMP    /*!< Enable Fast Mode Plus
 101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(I2C3)
 102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C3         SYSCFG_CFGR1_I2C3_FMP    /*!< Enable Fast Mode Plus
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 27


 103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_PORT SYSCFG EXTI PORT
 109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTA                    0U /*!< EXTI PORT A */
 112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTB                    1U /*!< EXTI PORT B */
 113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTC                    2U /*!< EXTI PORT C */
 114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTD                    3U /*!< EXTI PORT D */
 115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTE                    4U /*!< EXTI PORT E */
 116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTH                    7U /*!< EXTI PORT H */
 117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_LINE SYSCFG EXTI LINE
 122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE0                    (uint32_t)((0x000FU << 16U) | 0U) /*!< EXTI_POSITIO
 125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE1                    (uint32_t)((0x00F0U << 16U) | 0U) /*!< EXTI_POSITIO
 126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE2                    (uint32_t)((0x0F00U << 16U) | 0U) /*!< EXTI_POSITIO
 127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE3                    (uint32_t)((0xF000U << 16U) | 0U) /*!< EXTI_POSITIO
 128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE4                    (uint32_t)((0x000FU << 16U) | 1U) /*!< EXTI_POSITIO
 129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE5                    (uint32_t)((0x00F0U << 16U) | 1U) /*!< EXTI_POSITIO
 130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE6                    (uint32_t)((0x0F00U << 16U) | 1U) /*!< EXTI_POSITIO
 131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE7                    (uint32_t)((0xF000U << 16U) | 1U) /*!< EXTI_POSITIO
 132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE8                    (uint32_t)((0x000FU << 16U) | 2U) /*!< EXTI_POSITIO
 133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE9                    (uint32_t)((0x00F0U << 16U) | 2U) /*!< EXTI_POSITIO
 134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE10                   (uint32_t)((0x0F00U << 16U) | 2U) /*!< EXTI_POSITIO
 135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE11                   (uint32_t)((0xF000U << 16U) | 2U) /*!< EXTI_POSITIO
 136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE12                   (uint32_t)((0x000FU << 16U) | 3U) /*!< EXTI_POSITIO
 137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE13                   (uint32_t)((0x00F0U << 16U) | 3U) /*!< EXTI_POSITIO
 138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE14                   (uint32_t)((0x0F00U << 16U) | 3U) /*!< EXTI_POSITIO
 139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE15                   (uint32_t)((0xF000U << 16U) | 3U) /*!< EXTI_POSITIO
 140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TIMBREAK SYSCFG TIMER BREAK
 145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_ECC                  SYSCFG_CFGR2_ECCL       /*!< Enables and locks the 
 148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                                                                               with Break Input of T
 149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_PVD                  SYSCFG_CFGR2_PVDL       /*!< Enables and locks the 
 150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                                                                               with TIM1/16/17 Break
 151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                                                                               and also the PVDE and
 152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_SRAM2_PARITY         SYSCFG_CFGR2_SPL        /*!< Enables and locks the 
 153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                                                                               with Break Input of T
 154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_LOCKUP               SYSCFG_CFGR2_CLL        /*!< Enables and locks the 
 155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                                                                               with Break Input of T
 156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 28


 160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_SRAM2WRP SYSCFG SRAM2 WRITE PROTECTION
 161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE0                SYSCFG_SWPR1_PAGE0       /*!< SRAM2A Write protecti
 164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE1                SYSCFG_SWPR1_PAGE1       /*!< SRAM2A Write protecti
 165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE2                SYSCFG_SWPR1_PAGE2       /*!< SRAM2A Write protecti
 166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE3                SYSCFG_SWPR1_PAGE3       /*!< SRAM2A Write protecti
 167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE4                SYSCFG_SWPR1_PAGE4       /*!< SRAM2A Write protecti
 168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE5                SYSCFG_SWPR1_PAGE5       /*!< SRAM2A Write protecti
 169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE6                SYSCFG_SWPR1_PAGE6       /*!< SRAM2A Write protecti
 170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE7                SYSCFG_SWPR1_PAGE7       /*!< SRAM2A Write protecti
 171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE8                SYSCFG_SWPR1_PAGE8       /*!< SRAM2A Write protecti
 172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE9                SYSCFG_SWPR1_PAGE9       /*!< SRAM2A Write protecti
 173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE10               SYSCFG_SWPR1_PAGE10      /*!< SRAM2A Write protecti
 174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE11               SYSCFG_SWPR1_PAGE11      /*!< SRAM2A Write protecti
 175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE12               SYSCFG_SWPR1_PAGE12      /*!< SRAM2A Write protecti
 176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE13               SYSCFG_SWPR1_PAGE13      /*!< SRAM2A Write protecti
 177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE14               SYSCFG_SWPR1_PAGE14      /*!< SRAM2A Write protecti
 178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE15               SYSCFG_SWPR1_PAGE15      /*!< SRAM2A Write protecti
 179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE16               SYSCFG_SWPR1_PAGE16      /*!< SRAM2A Write protecti
 180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE17               SYSCFG_SWPR1_PAGE17      /*!< SRAM2A Write protecti
 181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE18               SYSCFG_SWPR1_PAGE18      /*!< SRAM2A Write protecti
 182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE19               SYSCFG_SWPR1_PAGE19      /*!< SRAM2A Write protecti
 183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE20               SYSCFG_SWPR1_PAGE20      /*!< SRAM2A Write protecti
 184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE21               SYSCFG_SWPR1_PAGE21      /*!< SRAM2A Write protecti
 185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE22               SYSCFG_SWPR1_PAGE22      /*!< SRAM2A Write protecti
 186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE23               SYSCFG_SWPR1_PAGE23      /*!< SRAM2A Write protecti
 187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE24               SYSCFG_SWPR1_PAGE24      /*!< SRAM2A Write protecti
 188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE25               SYSCFG_SWPR1_PAGE25      /*!< SRAM2A Write protecti
 189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE26               SYSCFG_SWPR1_PAGE26      /*!< SRAM2A Write protecti
 190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE27               SYSCFG_SWPR1_PAGE27      /*!< SRAM2A Write protecti
 191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE28               SYSCFG_SWPR1_PAGE28      /*!< SRAM2A Write protecti
 192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE29               SYSCFG_SWPR1_PAGE29      /*!< SRAM2A Write protecti
 193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE30               SYSCFG_SWPR1_PAGE30      /*!< SRAM2A Write protecti
 194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE31               SYSCFG_SWPR1_PAGE31      /*!< SRAM2A Write protecti
 195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE32               SYSCFG_SWPR2_PAGE32      /*!< SRAM2B Write protecti
 197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE33               SYSCFG_SWPR2_PAGE33      /*!< SRAM2B Write protecti
 198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE34               SYSCFG_SWPR2_PAGE34      /*!< SRAM2B Write protecti
 199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE35               SYSCFG_SWPR2_PAGE35      /*!< SRAM2B Write protecti
 200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(SYSCFG_SWPR2_PAGE36)
 201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE36               SYSCFG_SWPR2_PAGE36      /*!< SRAM2B Write protecti
 202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE37               SYSCFG_SWPR2_PAGE37      /*!< SRAM2B Write protecti
 203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE38               SYSCFG_SWPR2_PAGE38      /*!< SRAM2B Write protecti
 204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE39               SYSCFG_SWPR2_PAGE39      /*!< SRAM2B Write protecti
 205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE40               SYSCFG_SWPR2_PAGE40      /*!< SRAM2B Write protecti
 206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE41               SYSCFG_SWPR2_PAGE41      /*!< SRAM2B Write protecti
 207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE42               SYSCFG_SWPR2_PAGE42      /*!< SRAM2B Write protecti
 208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE43               SYSCFG_SWPR2_PAGE43      /*!< SRAM2B Write protecti
 209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE44               SYSCFG_SWPR2_PAGE44      /*!< SRAM2B Write protecti
 210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE45               SYSCFG_SWPR2_PAGE45      /*!< SRAM2B Write protecti
 211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE46               SYSCFG_SWPR2_PAGE46      /*!< SRAM2B Write protecti
 212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE47               SYSCFG_SWPR2_PAGE47      /*!< SRAM2B Write protecti
 213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE48               SYSCFG_SWPR2_PAGE48      /*!< SRAM2B Write protecti
 214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE49               SYSCFG_SWPR2_PAGE49      /*!< SRAM2B Write protecti
 215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE50               SYSCFG_SWPR2_PAGE50      /*!< SRAM2B Write protecti
 216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE51               SYSCFG_SWPR2_PAGE51      /*!< SRAM2B Write protecti
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 29


 217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE52               SYSCFG_SWPR2_PAGE52      /*!< SRAM2B Write protecti
 218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE53               SYSCFG_SWPR2_PAGE53      /*!< SRAM2B Write protecti
 219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE54               SYSCFG_SWPR2_PAGE54      /*!< SRAM2B Write protecti
 220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE55               SYSCFG_SWPR2_PAGE55      /*!< SRAM2B Write protecti
 221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE56               SYSCFG_SWPR2_PAGE56      /*!< SRAM2B Write protecti
 222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE57               SYSCFG_SWPR2_PAGE57      /*!< SRAM2B Write protecti
 223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE58               SYSCFG_SWPR2_PAGE58      /*!< SRAM2B Write protecti
 224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE59               SYSCFG_SWPR2_PAGE59      /*!< SRAM2B Write protecti
 225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE60               SYSCFG_SWPR2_PAGE60      /*!< SRAM2B Write protecti
 226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE61               SYSCFG_SWPR2_PAGE61      /*!< SRAM2B Write protecti
 227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE62               SYSCFG_SWPR2_PAGE62      /*!< SRAM2B Write protecti
 228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE63               SYSCFG_SWPR2_PAGE63      /*!< SRAM2B Write protecti
 229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_IM SYSCFG CPU1 INTERRUPT MASK
 235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_TIM1                     SYSCFG_IMR1_TIM1IM     /*!< Enabling of interrupt f
 238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(TIM16)
 239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_TIM16                    SYSCFG_IMR1_TIM16IM    /*!< Enabling of interrupt f
 240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(TIM17)
 242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_TIM17                    SYSCFG_IMR1_TIM17IM    /*!< Enabling of interrupt f
 243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI5                    SYSCFG_IMR1_EXTI5IM    /*!< Enabling of interrupt f
 246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI6                    SYSCFG_IMR1_EXTI6IM    /*!< Enabling of interrupt f
 247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI7                    SYSCFG_IMR1_EXTI7IM    /*!< Enabling of interrupt f
 248:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI8                    SYSCFG_IMR1_EXTI8IM    /*!< Enabling of interrupt f
 249:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI9                    SYSCFG_IMR1_EXTI9IM    /*!< Enabling of interrupt f
 250:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI10                   SYSCFG_IMR1_EXTI10IM   /*!< Enabling of interrupt f
 251:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI11                   SYSCFG_IMR1_EXTI11IM   /*!< Enabling of interrupt f
 252:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI12                   SYSCFG_IMR1_EXTI12IM   /*!< Enabling of interrupt f
 253:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI13                   SYSCFG_IMR1_EXTI13IM   /*!< Enabling of interrupt f
 254:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI14                   SYSCFG_IMR1_EXTI14IM   /*!< Enabling of interrupt f
 255:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI15                   SYSCFG_IMR1_EXTI15IM   /*!< Enabling of interrupt f
 256:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 257:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(SYSCFG_IMR2_PVM1IM)
 258:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP2_PVM1                     SYSCFG_IMR2_PVM1IM     /*!< Enabling of interrupt f
 259:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 260:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP2_PVM3                     SYSCFG_IMR2_PVM3IM     /*!< Enabling of interrupt f
 261:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP2_PVD                      SYSCFG_IMR2_PVDIM      /*!< Enabling of interrupt f
 262:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 263:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 264:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 265:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 266:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_C2_IM SYSCFG CPU2 INTERRUPT MASK
 267:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 268:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 269:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_RTCSTAMP_RTCTAMP_LSECSS  SYSCFG_C2IMR1_RTCSTAMPTAMPLSECSSIM /*!< Enabling
 270:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                                                                                       and LSE Clock
 271:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_RTCWKUP               SYSCFG_C2IMR1_RTCWKUPIM  /*!< Enabling of interrupt
 272:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_RTCALARM              SYSCFG_C2IMR1_RTCALARMIM /*!< Enabling of interrupt
 273:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_RCC                   SYSCFG_C2IMR1_RCCIM      /*!< Enabling of interrupt
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 30


 274:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_FLASH                 SYSCFG_C2IMR1_FLASHIM    /*!< Enabling of interrupt
 275:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_PKA                   SYSCFG_C2IMR1_PKAIM      /*!< Enabling of interrupt
 276:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_RNG                   SYSCFG_C2IMR1_RNGIM      /*!< Enabling of interrupt
 277:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(AES1)
 278:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_AES1                  SYSCFG_C2IMR1_AES1IM     /*!< Enabling of interrupt
 279:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 280:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(COMP1)
 281:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_COMP                  SYSCFG_C2IMR1_COMPIM     /*!< Enabling of interrupt
 282:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 283:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_ADC                   SYSCFG_C2IMR1_ADCIM      /*!< Enabling of interrupt
 284:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 285:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI0                 SYSCFG_C2IMR1_EXTI0IM    /*!< Enabling of interrupt
 286:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI1                 SYSCFG_C2IMR1_EXTI1IM    /*!< Enabling of interrupt
 287:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI2                 SYSCFG_C2IMR1_EXTI2IM    /*!< Enabling of interrupt
 288:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI3                 SYSCFG_C2IMR1_EXTI3IM    /*!< Enabling of interrupt
 289:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI4                 SYSCFG_C2IMR1_EXTI4IM    /*!< Enabling of interrupt
 290:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI5                 SYSCFG_C2IMR1_EXTI5IM    /*!< Enabling of interrupt
 291:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI6                 SYSCFG_C2IMR1_EXTI6IM    /*!< Enabling of interrupt
 292:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI7                 SYSCFG_C2IMR1_EXTI7IM    /*!< Enabling of interrupt
 293:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI8                 SYSCFG_C2IMR1_EXTI8IM    /*!< Enabling of interrupt
 294:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI9                 SYSCFG_C2IMR1_EXTI9IM    /*!< Enabling of interrupt
 295:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI10                SYSCFG_C2IMR1_EXTI10IM   /*!< Enabling of interrupt
 296:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI11                SYSCFG_C2IMR1_EXTI11IM   /*!< Enabling of interrupt
 297:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI12                SYSCFG_C2IMR1_EXTI12IM   /*!< Enabling of interrupt
 298:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI13                SYSCFG_C2IMR1_EXTI13IM   /*!< Enabling of interrupt
 299:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI14                SYSCFG_C2IMR1_EXTI14IM   /*!< Enabling of interrupt
 300:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI15                SYSCFG_C2IMR1_EXTI15IM   /*!< Enabling of interrupt
 301:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 302:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA1CH1               SYSCFG_C2IMR2_DMA1CH1IM  /*!< Enabling of interrupt
 303:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA1CH2               SYSCFG_C2IMR2_DMA1CH2IM  /*!< Enabling of interrupt
 304:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA1CH3               SYSCFG_C2IMR2_DMA1CH3IM  /*!< Enabling of interrupt
 305:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA1CH4               SYSCFG_C2IMR2_DMA1CH4IM  /*!< Enabling of interrupt
 306:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA1CH5               SYSCFG_C2IMR2_DMA1CH5IM  /*!< Enabling of interrupt
 307:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA1CH6               SYSCFG_C2IMR2_DMA1CH6IM  /*!< Enabling of interrupt
 308:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA1CH7               SYSCFG_C2IMR2_DMA1CH7IM  /*!< Enabling of interrupt
 309:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 310:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(DMA2)
 311:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA2CH1               SYSCFG_C2IMR2_DMA2CH1IM  /*!< Enabling of interrupt
 312:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA2CH2               SYSCFG_C2IMR2_DMA2CH2IM  /*!< Enabling of interrupt
 313:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA2CH3               SYSCFG_C2IMR2_DMA2CH3IM  /*!< Enabling of interrupt
 314:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA2CH4               SYSCFG_C2IMR2_DMA2CH4IM  /*!< Enabling of interrupt
 315:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA2CH5               SYSCFG_C2IMR2_DMA2CH5IM  /*!< Enabling of interrupt
 316:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA2CH6               SYSCFG_C2IMR2_DMA2CH6IM  /*!< Enabling of interrupt
 317:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA2CH7               SYSCFG_C2IMR2_DMA2CH7IM  /*!< Enabling of interrupt
 318:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 319:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 320:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMAMUX1               SYSCFG_C2IMR2_DMAMUX1IM  /*!< Enabling of interrupt
 321:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(SYSCFG_C2IMR2_PVM1IM)
 322:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_PVM1                  SYSCFG_C2IMR2_PVM1IM     /*!< Enabling of interrupt
 323:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 324:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_PVM3                  SYSCFG_C2IMR2_PVM3IM     /*!< Enabling of interrupt
 325:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_PVD                   SYSCFG_C2IMR2_PVDIM      /*!< Enabling of interrupt
 326:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_TSC                   SYSCFG_C2IMR2_TSCIM      /*!< Enabling of interrupt
 327:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(LCD)
 328:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_LCD                   SYSCFG_C2IMR2_LCDIM      /*!< Enabling of interrupt
 329:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 330:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 31


 331:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 332:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 333:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 334:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_SECURE_IP_ACCESS SYSCFG SECURE IP ACCESS
 335:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 336:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 337:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(AES1)
 338:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SECURE_ACCESS_AES1            SYSCFG_SIPCR_SAES1       /*!< Enabling the security
 339:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 340:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SECURE_ACCESS_AES2            SYSCFG_SIPCR_SAES2       /*!< Enabling the security
 341:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SECURE_ACCESS_PKA             SYSCFG_SIPCR_SPKA        /*!< Enabling the security
 342:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SECURE_ACCESS_RNG             SYSCFG_SIPCR_SRNG        /*!< Enabling the security
 343:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 344:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 345:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 346:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 347:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB1_GRP1_STOP_IP DBGMCU CPU1 APB1 GRP1 STOP IP
 348:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 349:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 350:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM2_STOP      DBGMCU_APB1FZR1_DBG_TIM2_STOP   /*!< The counter clock o
 351:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_RTC_STOP       DBGMCU_APB1FZR1_DBG_RTC_STOP    /*!< The clock of the RT
 352:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_WWDG_STOP      DBGMCU_APB1FZR1_DBG_WWDG_STOP   /*!< The window watchdog
 353:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_IWDG_STOP      DBGMCU_APB1FZR1_DBG_IWDG_STOP   /*!< The independent wat
 354:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C1_STOP      DBGMCU_APB1FZR1_DBG_I2C1_STOP   /*!< The I2C1 SMBus time
 355:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(I2C3)
 356:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C3_STOP      DBGMCU_APB1FZR1_DBG_I2C3_STOP   /*!< The I2C3 SMBus time
 357:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 358:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_LPTIM1_STOP    DBGMCU_APB1FZR1_DBG_LPTIM1_STOP /*!< The counter clock o
 359:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 360:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 361:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 362:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 363:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_C2_APB1_GRP1_STOP_IP DBGMCU CPU2 APB1 GRP1 STOP IP
 364:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 365:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 366:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB1_GRP1_TIM2_STOP   DBGMCU_C2APB1FZR1_DBG_TIM2_STOP   /*!< The counter clock
 367:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB1_GRP1_RTC_STOP    DBGMCU_C2APB1FZR1_DBG_RTC_STOP    /*!< The clock of the 
 368:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB1_GRP1_IWDG_STOP   DBGMCU_C2APB1FZR1_DBG_IWDG_STOP   /*!< The independent w
 369:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB1_GRP1_I2C1_STOP   DBGMCU_C2APB1FZR1_DBG_I2C1_STOP   /*!< The I2C1 SMBus ti
 370:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(I2C3)
 371:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB1_GRP1_I2C3_STOP   DBGMCU_C2APB1FZR1_DBG_I2C3_STOP   /*!< The I2C3 SMBus ti
 372:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 373:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB1_GRP1_LPTIM1_STOP DBGMCU_C2APB1FZR1_DBG_LPTIM1_STOP /*!< The counter clock
 374:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 375:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 376:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 377:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 378:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB1_GRP2_STOP_IP DBGMCU CPU1 APB1 GRP2 STOP IP
 379:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 380:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 381:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB1_GRP2_LPTIM2_STOP    DBGMCU_APB1FZR2_DBG_LPTIM2_STOP /*!< The counter clock o
 382:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 383:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 384:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 385:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 386:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_C2_APB1_GRP2_STOP_IP DBGMCU CPU2 APB1 GRP2 STOP IP
 387:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 32


 388:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 389:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB1_GRP2_LPTIM2_STOP DBGMCU_C2APB1FZR2_DBG_LPTIM2_STOP /*!< The counter clock
 390:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 391:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 392:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 393:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 394:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB2_GRP1_STOP_IP DBGMCU CPU1 APB2 GRP1 STOP IP
 395:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 396:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 397:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM1_STOP      DBGMCU_APB2FZR_DBG_TIM1_STOP   /*!< The counter clock of
 398:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(TIM16)
 399:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM16_STOP     DBGMCU_APB2FZR_DBG_TIM16_STOP  /*!< The counter clock of
 400:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 401:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(TIM17)
 402:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM17_STOP     DBGMCU_APB2FZR_DBG_TIM17_STOP  /*!< The counter clock of
 403:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 404:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 405:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 406:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 407:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 408:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_C2_APB2_GRP1_STOP_IP DBGMCU CPU2 APB2 GRP1 STOP IP
 409:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 410:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 411:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB2_GRP1_TIM1_STOP   DBGMCU_C2APB2FZR_DBG_TIM1_STOP   /*!< The counter clock 
 412:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(TIM16)
 413:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB2_GRP1_TIM16_STOP  DBGMCU_C2APB2FZR_DBG_TIM16_STOP  /*!< The counter clock 
 414:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 415:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(TIM17)
 416:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB2_GRP1_TIM17_STOP  DBGMCU_C2APB2FZR_DBG_TIM17_STOP  /*!< The counter clock 
 417:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 418:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 419:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 420:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 421:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 422:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(VREFBUF)
 423:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_VOLTAGE VREFBUF VOLTAGE
 424:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 425:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 426:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_VREFBUF_VOLTAGE_SCALE0          0x00000000U     /*!< Voltage reference scale 0 (VREF_OUT
 427:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_VREFBUF_VOLTAGE_SCALE1          VREFBUF_CSR_VRS /*!< Voltage reference scale 1 (VREF_OUT
 428:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 429:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 430:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 431:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif /* VREFBUF */
 432:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 433:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_LATENCY FLASH LATENCY
 434:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 435:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 436:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_FLASH_LATENCY_0                 FLASH_ACR_LATENCY_0WS   /*!< FLASH Zero wait state   */
 437:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_FLASH_LATENCY_1                 FLASH_ACR_LATENCY_1WS   /*!< FLASH One wait state    */
 438:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_FLASH_LATENCY_2                 FLASH_ACR_LATENCY_2WS   /*!< FLASH Two wait states   */
 439:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_FLASH_LATENCY_3                 FLASH_ACR_LATENCY_3WS   /*!< FLASH Three wait states */
 440:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 441:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 442:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 443:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 444:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 33


 445:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 446:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 447:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 448:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 449:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Exported macro ------------------------------------------------------------*/
 450:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 451:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Exported functions --------------------------------------------------------*/
 452:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Functions SYSTEM Exported Functions
 453:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 454:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 455:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 456:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_SYSCFG SYSCFG
 457:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 458:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 459:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 460:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 461:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Set memory mapping at address 0x00000000
 462:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP MEM_MODE      LL_SYSCFG_SetRemapMemory
 463:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Memory This parameter can be one of the following values:
 464:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 465:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 466:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 467:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_QUADSPI
 468:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 469:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 470:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapMemory(uint32_t Memory)
 471:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 472:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE, Memory);
 473:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 474:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 475:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 476:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get memory mapping at address 0x00000000
 477:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP MEM_MODE      LL_SYSCFG_GetRemapMemory
 478:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Returned value can be one of the following values:
 479:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 480:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 481:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 482:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_QUADSPI
 483:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 484:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetRemapMemory(void)
 485:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 486:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE));
 487:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 488:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 489:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 490:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable I/O analog switch voltage booster.
 491:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   When voltage booster is enabled, I/O analog switches are supplied
 492:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         by a dedicated voltage booster, from VDD power domain. This is
 493:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         the recommended configuration with low VDDA voltage operation.
 494:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   The I/O analog switch voltage booster is relevant for peripherals
 495:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         using I/O in analog input: ADC and COMP.
 496:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         However, COMP inputs have a high impedance and
 497:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         voltage booster do not impact performance significantly.
 498:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         Therefore, the voltage booster is mainly intended for
 499:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         usage with ADC.
 500:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 BOOSTEN       LL_SYSCFG_EnableAnalogBooster
 501:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 34


 502:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 503:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableAnalogBooster(void)
 504:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 505:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN);
 506:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 507:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 508:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 509:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable I/O analog switch voltage booster.
 510:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   When voltage booster is enabled, I/O analog switches are supplied
 511:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         by a dedicated voltage booster, from VDD power domain. This is
 512:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         the recommended configuration with low VDDA voltage operation.
 513:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   The I/O analog switch voltage booster is relevant for peripherals
 514:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         using I/O in analog input: ADC and COMP.
 515:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         However, COMP inputs have a high impedance and
 516:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         voltage booster do not impact performance significantly.
 517:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         Therefore, the voltage booster is mainly intended for
 518:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         usage with ADC.
 519:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 BOOSTEN       LL_SYSCFG_DisableAnalogBooster
 520:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 521:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 522:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableAnalogBooster(void)
 523:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 524:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN);
 525:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 526:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 527:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(SYSCFG_CFGR1_ANASWVDD)
 528:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 529:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable the Analog GPIO switch to control voltage selection
 530:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         when the supply voltage is supplied by VDDA
 531:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1   ANASWVDD   LL_SYSCFG_EnableAnalogGpioSwitch
 532:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   Activating the gpio switch enable IOs analog switches supplied by VDDA
 533:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 534:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 535:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableAnalogGpioSwitch(void)
 536:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 537:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_ANASWVDD);
 538:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 539:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 540:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 541:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable the Analog GPIO switch to control voltage selection
 542:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         when the supply voltage is supplied by VDDA
 543:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1   ANASWVDD   LL_SYSCFG_DisableAnalogGpioSwitch
 544:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   Activating the gpio switch enable IOs analog switches supplied by VDDA
 545:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 546:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 547:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableAnalogGpioSwitch(void)
 548:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 549:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_ANASWVDD);
 550:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 551:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 552:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 553:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 554:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable the I2C fast mode plus driving capability.
 555:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 I2C_PBx_FMP   LL_SYSCFG_EnableFastModePlus\n
 556:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 I2Cx_FMP      LL_SYSCFG_EnableFastModePlus
 557:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 558:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 35


 559:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
 560:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8
 561:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9
 562:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1
 563:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3
 564:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 565:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 566:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus)
 567:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 568:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
 569:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 570:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 571:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 572:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable the I2C fast mode plus driving capability.
 573:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 I2C_PBx_FMP   LL_SYSCFG_DisableFastModePlus\n
 574:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 I2Cx_FMP      LL_SYSCFG_DisableFastModePlus
 575:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 576:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
 577:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
 578:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8
 579:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9
 580:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1
 581:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3
 582:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 583:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 584:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableFastModePlus(uint32_t ConfigFastModePlus)
 585:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 586:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
 587:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 588:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 589:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 590:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Floating Point Unit Invalid operation Interrupt
 591:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_EnableIT_FPU_IOC
 592:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 593:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 594:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IOC(void)
 595:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 596:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0);
 597:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 598:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 599:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 600:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Floating Point Unit Divide-by-zero Interrupt
 601:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_EnableIT_FPU_DZC
 602:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 603:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 604:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_DZC(void)
 605:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 606:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1);
 607:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 608:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 609:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 610:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Floating Point Unit Underflow Interrupt
 611:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_EnableIT_FPU_UFC
 612:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 613:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 614:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_UFC(void)
 615:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 36


 616:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2);
 617:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 618:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 619:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 620:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Floating Point Unit Overflow Interrupt
 621:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_EnableIT_FPU_OFC
 622:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 623:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 624:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_OFC(void)
 625:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 626:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3);
 627:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 628:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 629:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 630:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Floating Point Unit Input denormal Interrupt
 631:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_EnableIT_FPU_IDC
 632:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 633:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 634:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IDC(void)
 635:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 636:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4);
 637:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 638:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 639:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 640:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Floating Point Unit Inexact Interrupt
 641:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_EnableIT_FPU_IXC
 642:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 643:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 644:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IXC(void)
 645:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 646:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5);
 647:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 648:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 649:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 650:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Floating Point Unit Invalid operation Interrupt
 651:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_DisableIT_FPU_IOC
 652:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 653:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 654:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IOC(void)
 655:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 656:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0);
 657:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 658:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 659:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 660:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Floating Point Unit Divide-by-zero Interrupt
 661:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_DisableIT_FPU_DZC
 662:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 663:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 664:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_DZC(void)
 665:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 666:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1);
 667:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 668:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 669:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 670:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Floating Point Unit Underflow Interrupt
 671:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_DisableIT_FPU_UFC
 672:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 37


 673:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 674:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_UFC(void)
 675:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 676:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2);
 677:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 678:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 679:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 680:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Floating Point Unit Overflow Interrupt
 681:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_DisableIT_FPU_OFC
 682:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 683:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 684:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_OFC(void)
 685:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 686:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3);
 687:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 688:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 689:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 690:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Floating Point Unit Input denormal Interrupt
 691:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_DisableIT_FPU_IDC
 692:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 693:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 694:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IDC(void)
 695:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 696:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4);
 697:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 698:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 699:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 700:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Floating Point Unit Inexact Interrupt
 701:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_DisableIT_FPU_IXC
 702:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 703:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 704:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IXC(void)
 705:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 706:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5);
 707:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 708:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 709:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 710:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if Floating Point Unit Invalid operation Interrupt source is enabled or disabled.
 711:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_IsEnabledIT_FPU_IOC
 712:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 713:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 714:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IOC(void)
 715:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 716:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0) == (SYSCFG_CFGR1_FPU_IE_0)) ? 1UL : 0UL);
 717:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 718:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 719:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 720:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if Floating Point Unit Divide-by-zero Interrupt source is enabled or disabled.
 721:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_IsEnabledIT_FPU_DZC
 722:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 723:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 724:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_DZC(void)
 725:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 726:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1) == (SYSCFG_CFGR1_FPU_IE_1)) ? 1UL : 0UL);
 727:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 728:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 729:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 38


 730:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if Floating Point Unit Underflow Interrupt source is enabled or disabled.
 731:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_IsEnabledIT_FPU_UFC
 732:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 733:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 734:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_UFC(void)
 735:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 736:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2) == (SYSCFG_CFGR1_FPU_IE_2)) ? 1UL : 0UL);
 737:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 738:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 739:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 740:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if Floating Point Unit Overflow Interrupt source is enabled or disabled.
 741:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_IsEnabledIT_FPU_OFC
 742:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 743:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 744:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_OFC(void)
 745:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 746:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3) == (SYSCFG_CFGR1_FPU_IE_3)) ? 1UL : 0UL);
 747:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 748:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 749:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 750:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if Floating Point Unit Input denormal Interrupt source is enabled or disabled.
 751:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_IsEnabledIT_FPU_IDC
 752:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 753:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 754:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IDC(void)
 755:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 756:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4) == (SYSCFG_CFGR1_FPU_IE_4)) ? 1UL : 0UL);
 757:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 758:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 759:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 760:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if Floating Point Unit Inexact Interrupt source is enabled or disabled.
 761:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_IsEnabledIT_FPU_IXC
 762:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 763:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 764:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IXC(void)
 765:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 766:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5) == (SYSCFG_CFGR1_FPU_IE_5)) ? 1UL : 0UL);
 767:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 768:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 769:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 770:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Configure source input for the EXTI external interrupt.
 771:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTIx         LL_SYSCFG_SetEXTISource\n
 772:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTIx         LL_SYSCFG_SetEXTISource\n
 773:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTIx         LL_SYSCFG_SetEXTISource\n
 774:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTIx         LL_SYSCFG_SetEXTISource
 775:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Port This parameter can be one of the following values:
 776:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
 777:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
 778:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
 779:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD
 780:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE
 781:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTH
 782:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *
 783:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
 784:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
 785:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
 786:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 39


 787:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
 788:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
 789:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
 790:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
 791:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
 792:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
 793:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
 794:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
 795:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
 796:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
 797:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
 798:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
 799:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
 800:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 801:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 802:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
 803:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 804:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   MODIFY_REG(SYSCFG->EXTICR[Line & 0x03U], (Line >> 16U), (Port << ((POSITION_VAL((Line >> 16U))) &
 805:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 806:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 807:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 808:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get the configured defined for specific EXTI Line
 809:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTIx         LL_SYSCFG_GetEXTISource\n
 810:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTIx         LL_SYSCFG_GetEXTISource\n
 811:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTIx         LL_SYSCFG_GetEXTISource\n
 812:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTIx         LL_SYSCFG_GetEXTISource
 813:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
 814:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
 815:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
 816:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
 817:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
 818:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
 819:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
 820:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
 821:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
 822:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
 823:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
 824:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
 825:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
 826:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
 827:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
 828:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
 829:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
 830:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Returned value can be one of the following values:
 831:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
 832:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
 833:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
 834:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD
 835:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE
 836:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTH
 837:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 838:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetEXTISource(uint32_t Line)
 839:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 840:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->EXTICR[Line & 0x03U], (Line >> 16U)) >> (POSITION_VAL(Line >> 
 841:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 842:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 843:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 40


 844:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable SRAM2 Erase (starts a hardware SRAM2 erase operation. This bit is
 845:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * automatically cleared at the end of the SRAM2 erase operation.)
 846:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note This bit is write-protected: setting this bit is possible only after the
 847:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *       correct key sequence is written in the SYSCFG_SKR register.
 848:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SCSR  SRAM2ER       LL_SYSCFG_EnableSRAM2Erase
 849:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 850:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 851:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableSRAM2Erase(void)
 852:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 853:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->SCSR, SYSCFG_SCSR_SRAM2ER);
 854:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 855:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 856:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 857:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if SRAM2 erase operation is on going
 858:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SCSR  SRAM2BSY      LL_SYSCFG_IsSRAM2EraseOngoing
 859:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 860:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 861:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsSRAM2EraseOngoing(void)
 862:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 863:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->SCSR, SYSCFG_SCSR_SRAM2BSY) == (SYSCFG_SCSR_SRAM2BSY)) ? 1UL : 0UL);
 864:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 865:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 866:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 867:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable CPU2 SRAM fetch (execution) (This bit can be set by Firmware
 868:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         and will only be reset by a Hardware reset, including a reset after Standby.)
 869:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note Firmware writing 0 has no effect.
 870:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SCSR  C2RFD         LL_SYSCFG_DisableSRAMFetch
 871:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 872:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 873:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableSRAMFetch(void)
 874:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 875:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->SCSR, SYSCFG_SCSR_C2RFD);
 876:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 877:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 878:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 879:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if CPU2 SRAM fetch is enabled
 880:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SCSR  C2RFD         LL_SYSCFG_IsEnabledSRAMFetch
 881:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 882:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 883:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledSRAMFetch(void)
 884:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 885:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->SCSR, SYSCFG_SCSR_C2RFD) != (SYSCFG_SCSR_C2RFD)) ? 1UL : 0UL);
 886:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 887:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 888:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 889:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Set connections to TIM1/16/17 Break inputs
 890:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 CLL           LL_SYSCFG_SetTIMBreakInputs\n
 891:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR2 SPL           LL_SYSCFG_SetTIMBreakInputs\n
 892:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR2 PVDL          LL_SYSCFG_SetTIMBreakInputs\n
 893:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR2 ECCL          LL_SYSCFG_SetTIMBreakInputs
 894:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Break This parameter can be a combination of the following values:
 895:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_ECC
 896:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_PVD
 897:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_SRAM2_PARITY
 898:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP
 899:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 900:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 41


 901:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetTIMBreakInputs(uint32_t Break)
 902:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 903:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR2, SYSCFG_CFGR2_CLL | SYSCFG_CFGR2_SPL | SYSCFG_CFGR2_PVDL | SYSCFG_CFGR2_
 904:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 905:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 906:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 907:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get connections to TIM1/16/17 Break inputs
 908:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 CLL           LL_SYSCFG_GetTIMBreakInputs\n
 909:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR2 SPL           LL_SYSCFG_GetTIMBreakInputs\n
 910:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR2 PVDL          LL_SYSCFG_GetTIMBreakInputs\n
 911:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR2 ECCL          LL_SYSCFG_GetTIMBreakInputs
 912:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Returned value can be can be a combination of the following values:
 913:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_ECC
 914:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_PVD
 915:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_SRAM2_PARITY
 916:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP
 917:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 918:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetTIMBreakInputs(void)
 919:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 920:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_CLL | SYSCFG_CFGR2_SPL | SYSCFG_CFGR2_PVDL
 921:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 922:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 923:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 924:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if SRAM2 parity error detected
 925:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 SPF           LL_SYSCFG_IsActiveFlag_SP
 926:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 927:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 928:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SP(void)
 929:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 930:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SPF) == (SYSCFG_CFGR2_SPF)) ? 1UL : 0UL);
 931:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 932:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 933:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 934:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Clear SRAM2 parity error flag
 935:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 SPF           LL_SYSCFG_ClearFlag_SP
 936:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 937:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 938:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_ClearFlag_SP(void)
 939:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 940:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SPF);
 941:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 942:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 943:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 944:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable SRAM2 page write protection for Pages in range 0 to 31
 945:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note Write protection is cleared only by a system reset
 946:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SWPR1 PxWP          LL_SYSCFG_EnableSRAM2PageWRP_0_31
 947:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  SRAM2WRP This parameter can be a combination of the following values:
 948:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE0
 949:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE1
 950:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE2
 951:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE3
 952:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE4
 953:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE5
 954:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE6
 955:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE7
 956:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE8
 957:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE9
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 42


 958:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE10
 959:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE11
 960:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE12
 961:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE13
 962:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE14
 963:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE15
 964:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE16
 965:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE17
 966:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE18
 967:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE19
 968:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE20
 969:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE21
 970:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE22
 971:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE23
 972:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE24
 973:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE25
 974:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE26
 975:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE27
 976:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE28
 977:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE29
 978:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE30
 979:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE31
 980:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 981:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 982:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Legacy define */
 983:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EnableSRAM2PageWRP    LL_SYSCFG_EnableSRAM2PageWRP_0_31
 984:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableSRAM2PageWRP_0_31(uint32_t SRAM2WRP)
 985:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 986:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->SWPR1, SRAM2WRP);
 987:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 988:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 989:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 990:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable SRAM2 page write protection for Pages in range 32 to 63
 991:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note Write protection is cleared only by a system reset
 992:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SWPR2 PxWP          LL_SYSCFG_EnableSRAM2PageWRP_32_63
 993:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  SRAM2WRP This parameter can be a combination of the following values:
 994:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE32
 995:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE33
 996:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE34
 997:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE35
 998:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE36
 999:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE37
1000:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE38
1001:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE39
1002:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE40
1003:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE41
1004:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE42
1005:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE43
1006:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE44
1007:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE45
1008:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE46
1009:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE47
1010:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE48
1011:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE49
1012:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE50
1013:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE51
1014:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE52
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 43


1015:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE53
1016:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE54
1017:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE55
1018:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE56
1019:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE57
1020:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE58
1021:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE59
1022:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE60
1023:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE61
1024:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE62
1025:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE63
1026:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1027:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1028:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableSRAM2PageWRP_32_63(uint32_t SRAM2WRP)
1029:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1030:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->SWPR2, SRAM2WRP);
1031:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1032:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1033:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1034:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  SRAM2 page write protection lock prior to erase
1035:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SKR   KEY           LL_SYSCFG_LockSRAM2WRP
1036:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1037:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1038:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_LockSRAM2WRP(void)
1039:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1040:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   /* Writing a wrong key reactivates the write protection */
1041:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   WRITE_REG(SYSCFG->SKR, 0x00U);
1042:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1043:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1044:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1045:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  SRAM2 page write protection unlock prior to erase
1046:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SKR   KEY           LL_SYSCFG_UnlockSRAM2WRP
1047:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1048:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1049:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_UnlockSRAM2WRP(void)
1050:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1051:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   /* unlock the write protection of the SRAM2ER bit */
1052:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   WRITE_REG(SYSCFG->SKR, 0xCAU);
1053:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   WRITE_REG(SYSCFG->SKR, 0x53U);
1054:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1055:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1056:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1057:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable CPU1 Interrupt Mask
1058:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_IMR1  TIM1IM      LL_SYSCFG_GRP1_EnableIT\n
1059:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  TIM16IM     LL_SYSCFG_GRP1_EnableIT\n
1060:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  TIM17IM     LL_SYSCFG_GRP1_EnableIT\n
1061:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  EXTIxIM     LL_SYSCFG_GRP1_EnableIT
1062:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be a combination of the following values:
1063:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM1
1064:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM16
1065:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM17
1066:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI5
1067:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI6
1068:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI7
1069:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI8
1070:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI9
1071:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI10
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 44


1072:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI11
1073:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI12
1074:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI13
1075:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI14
1076:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI15
1077:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1078:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1079:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_GRP1_EnableIT(uint32_t Interrupt)
1080:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1081:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->IMR1, Interrupt);
1082:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1083:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1084:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1085:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable CPU1 Interrupt Mask
1086:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_IMR1  PVM1IM      LL_SYSCFG_GRP2_EnableIT\n
1087:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  PVM3IM      LL_SYSCFG_GRP2_EnableIT\n
1088:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  PVDIM       LL_SYSCFG_GRP2_EnableIT
1089:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be a combination of the following values:
1090:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVM1
1091:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVM3
1092:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVD
1093:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1094:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1095:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_GRP2_EnableIT(uint32_t Interrupt)
1096:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1097:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->IMR2, Interrupt);
1098:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1099:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable CPU1 Interrupt Mask
1102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_IMR1  TIM1IM      LL_SYSCFG_GRP1_DisableIT\n
1103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  TIM16IM     LL_SYSCFG_GRP1_DisableIT\n
1104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  TIM17IM     LL_SYSCFG_GRP1_DisableIT\n
1105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  EXTIxIM     LL_SYSCFG_GRP1_DisableIT
1106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be a combination of the following values:
1107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM1
1108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM16
1109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM17
1110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI5
1111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI6
1112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI7
1113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI8
1114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI9
1115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI10
1116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI11
1117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI12
1118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI13
1119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI14
1120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI15
1121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_GRP1_DisableIT(uint32_t Interrupt)
1124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->IMR1, Interrupt);
1126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 45


1129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable CPU1 Interrupt Mask
1130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_IMR2  PVM1IM      LL_SYSCFG_GRP2_DisableIT\n
1131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR2  PVM3IM      LL_SYSCFG_GRP2_DisableIT\n
1132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR2  PVDIM       LL_SYSCFG_GRP2_DisableIT
1133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be a combination of the following values:
1134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVM1
1135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVM3
1136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVD
1137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_GRP2_DisableIT(uint32_t Interrupt)
1140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->IMR2, Interrupt);
1142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Indicate if CPU1 Interrupt Mask is enabled
1146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_IMR1  TIM1IM      LL_SYSCFG_GRP1_IsEnabledIT\n
1147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  TIM16IM     LL_SYSCFG_GRP1_IsEnabledIT\n
1148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  TIM17IM     LL_SYSCFG_GRP1_IsEnabledIT\n
1149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  EXTIxIM     LL_SYSCFG_GRP1_IsEnabledIT
1150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be one of the following values:
1151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM1
1152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM16
1153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM17
1154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI5
1155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI6
1156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI7
1157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI8
1158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI9
1159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI10
1160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI11
1161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI12
1162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI13
1163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI14
1164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI15
1165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
1166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GRP1_IsEnabledIT(uint32_t Interrupt)
1168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->IMR1, Interrupt) != (Interrupt)) ? 1UL : 0UL);
1170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Indicate if CPU1 Interrupt Mask is enabled
1174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_IMR2  PVM1IM      LL_SYSCFG_GRP2_IsEnabledIT\n
1175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR2  PVM3IM      LL_SYSCFG_GRP2_IsEnabledIT\n
1176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR2  PVDIM       LL_SYSCFG_GRP2_IsEnabledIT
1177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be one of the following values:
1178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVM1
1179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVM3
1180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVD
1181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
1182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GRP2_IsEnabledIT(uint32_t Interrupt)
1184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->IMR2, Interrupt) != (Interrupt)) ? 1UL : 0UL);
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 46


1186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable CPU2 Interrupt Mask
1190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_C2IMR1  RTCSTAMPTAMPLSECSSIM      LL_C2_SYSCFG_GRP1_EnableIT\n
1191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RTCWKUPIM   LL_C2_SYSCFG_GRP1_EnableIT\n
1192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RTCALARMIM  LL_C2_SYSCFG_GRP1_EnableIT\n
1193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RCCIM       LL_C2_SYSCFG_GRP1_EnableIT\n
1194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  FLASHIM     LL_C2_SYSCFG_GRP1_EnableIT\n
1195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  PKAIM       LL_C2_SYSCFG_GRP1_EnableIT\n
1196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RNGIM       LL_C2_SYSCFG_GRP1_EnableIT\n
1197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  AES1IM      LL_C2_SYSCFG_GRP1_EnableIT\n
1198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  COMPIM      LL_C2_SYSCFG_GRP1_EnableIT\n
1199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  ADCIM       LL_C2_SYSCFG_GRP1_EnableIT\n
1200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  EXTIxIM     LL_C2_SYSCFG_GRP1_EnableIT
1201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be a combination of the following values:
1202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCSTAMP_RTCTAMP_LSECSS
1203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCWKUP
1204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCALARM
1205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RCC
1206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_FLASH
1207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_PKA
1208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RNG
1209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_AES1
1210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_COMP
1211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_ADC
1212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI0
1213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI1
1214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI2
1215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI3
1216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI4
1217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI5
1218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI6
1219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI7
1220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI8
1221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI9
1222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI10
1223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI11
1224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI12
1225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI13
1226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI14
1227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI15
1228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_SYSCFG_GRP1_EnableIT(uint32_t Interrupt)
1231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->C2IMR1, Interrupt);
1233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable CPU2 Interrupt Mask
1237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_C2IMR2  DMA1CHxIM   LL_C2_SYSCFG_GRP2_EnableIT\n
1238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  DMA2CHxIM   LL_C2_SYSCFG_GRP2_EnableIT\n
1239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVM1IM      LL_C2_SYSCFG_GRP2_EnableIT\n
1240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVM3IM      LL_C2_SYSCFG_GRP2_EnableIT\n
1241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVDIM       LL_C2_SYSCFG_GRP2_EnableIT\n
1242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  TSCIM       LL_C2_SYSCFG_GRP2_EnableIT\n
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 47


1243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  LCDIM       LL_C2_SYSCFG_GRP2_EnableIT
1244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be a combination of the following values:
1245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH1
1246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH2
1247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH3
1248:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH4
1249:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH5
1250:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH6
1251:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH7
1252:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH1
1253:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH2
1254:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH3
1255:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH4
1256:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH5
1257:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH6
1258:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH7
1259:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMAMUX1
1260:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVM1
1261:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVM3
1262:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVD
1263:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_TSC
1264:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_LCD
1265:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1266:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1267:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_SYSCFG_GRP2_EnableIT(uint32_t Interrupt)
1268:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1269:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->C2IMR2, Interrupt);
1270:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1271:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1272:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1273:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable CPU2 Interrupt Mask
1274:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_C2IMR1  RTCSTAMPTAMPLSECSSIM      LL_C2_SYSCFG_GRP1_DisableIT\n
1275:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RTCWKUPIM   LL_C2_SYSCFG_GRP1_DisableIT\n
1276:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RTCALARMIM  LL_C2_SYSCFG_GRP1_DisableIT\n
1277:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RCCIM       LL_C2_SYSCFG_GRP1_DisableIT\n
1278:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  FLASHIM     LL_C2_SYSCFG_GRP1_DisableIT\n
1279:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  PKAIM       LL_C2_SYSCFG_GRP1_DisableIT\n
1280:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RNGIM       LL_C2_SYSCFG_GRP1_DisableIT\n
1281:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  AES1IM      LL_C2_SYSCFG_GRP1_DisableIT\n
1282:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  COMPIM      LL_C2_SYSCFG_GRP1_DisableIT\n
1283:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  ADCIM       LL_C2_SYSCFG_GRP1_DisableIT\n
1284:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  EXTIxIM     LL_C2_SYSCFG_GRP1_DisableIT
1285:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be a combination of the following values:
1286:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCSTAMP_RTCTAMP_LSECSS
1287:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCWKUP
1288:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCALARM
1289:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RCC
1290:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_FLASH
1291:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_PKA
1292:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RNG
1293:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_AES1
1294:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_COMP
1295:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_ADC
1296:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI0
1297:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI1
1298:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI2
1299:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI3
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 48


1300:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI4
1301:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI5
1302:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI6
1303:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI7
1304:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI8
1305:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI9
1306:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI10
1307:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI11
1308:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI12
1309:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI13
1310:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI14
1311:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI15
1312:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1313:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1314:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_SYSCFG_GRP1_DisableIT(uint32_t Interrupt)
1315:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1316:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->C2IMR1, Interrupt);
1317:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1318:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1319:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1320:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable CPU2 Interrupt Mask
1321:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_C2IMR2  DMA1CHxIM   LL_C2_SYSCFG_GRP2_DisableIT\n
1322:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  DMA2CHxIM   LL_C2_SYSCFG_GRP2_DisableIT\n
1323:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVM1IM      LL_C2_SYSCFG_GRP2_DisableIT\n
1324:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVM3IM      LL_C2_SYSCFG_GRP2_DisableIT\n
1325:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVDIM       LL_C2_SYSCFG_GRP2_DisableIT\n
1326:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  TSCIM       LL_C2_SYSCFG_GRP2_DisableIT\n
1327:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  LCDIM       LL_C2_SYSCFG_GRP2_DisableIT
1328:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be a combination of the following values:
1329:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH1
1330:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH2
1331:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH3
1332:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH4
1333:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH5
1334:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH6
1335:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH7
1336:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH1
1337:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH2
1338:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH3
1339:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH4
1340:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH5
1341:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH6
1342:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH7
1343:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMAMUX1
1344:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVM1
1345:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVM3
1346:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVD
1347:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_TSC
1348:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_LCD
1349:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1350:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1351:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_SYSCFG_GRP2_DisableIT(uint32_t Interrupt)
1352:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1353:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->C2IMR2, Interrupt);
1354:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1355:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1356:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 49


1357:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Indicate if CPU2 Interrupt Mask is enabled
1358:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_C2IMR1  RTCSTAMPTAMPLSECSSIM      LL_C2_SYSCFG_GRP1_EnableIT\n
1359:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RTCWKUPIM   LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1360:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RTCALARMIM  LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1361:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RCCIM       LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1362:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  FLASHIM     LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1363:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  PKAIM       LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1364:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RNGIM       LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1365:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  AES1IM      LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1366:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  COMPIM      LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1367:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  ADCIM       LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1368:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  EXTIxIM     LL_C2_SYSCFG_GRP1_IsEnabledIT
1369:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be one of the following values:
1370:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCSTAMP_RTCTAMP_LSECSS
1371:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCWKUP
1372:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCALARM
1373:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RCC
1374:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_FLASH
1375:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_PKA
1376:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RNG
1377:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_AES1
1378:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_COMP
1379:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_ADC
1380:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI0
1381:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI1
1382:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI2
1383:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI3
1384:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI4
1385:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI5
1386:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI6
1387:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI7
1388:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI8
1389:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI9
1390:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI10
1391:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI11
1392:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI12
1393:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI13
1394:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI14
1395:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI15
1396:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
1397:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1398:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_C2_SYSCFG_GRP1_IsEnabledIT(uint32_t Interrupt)
1399:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1400:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->C2IMR1, Interrupt) != (Interrupt)) ? 1UL : 0UL);
1401:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1402:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1403:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1404:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Indicate if CPU2 Interrupt Mask is enabled
1405:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_C2IMR2  DMA1CHxIM   LL_C2_SYSCFG_GRP2_IsEnabledIT\n
1406:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  DMA2CHxIM   LL_C2_SYSCFG_GRP2_IsEnabledIT\n
1407:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVM1IM      LL_C2_SYSCFG_GRP2_IsEnabledIT\n
1408:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVM3IM      LL_C2_SYSCFG_GRP2_IsEnabledIT\n
1409:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVDIM       LL_C2_SYSCFG_GRP2_IsEnabledIT\n
1410:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  TSCIM       LL_C2_SYSCFG_GRP2_IsEnabledIT\n
1411:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  LCDIM       LL_C2_SYSCFG_GRP2_IsEnabledIT
1412:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be one of the following values:
1413:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH1
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 50


1414:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH2
1415:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH3
1416:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH4
1417:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH5
1418:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH6
1419:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH7
1420:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH1
1421:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH2
1422:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH3
1423:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH4
1424:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH5
1425:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH6
1426:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH7
1427:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMAMUX1
1428:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVM1
1429:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVM3
1430:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVD
1431:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_TSC
1432:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_LCD
1433:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
1434:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1435:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_C2_SYSCFG_GRP2_IsEnabledIT(uint32_t Interrupt)
1436:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1437:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->C2IMR2, Interrupt) != (Interrupt)) ? 1UL : 0UL);
1438:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1439:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1440:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1441:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable the access for security IP
1442:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SIPCR SAES1         LL_SYSCFG_EnableSecurityAccess\n
1443:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SAES2         LL_SYSCFG_EnableSecurityAccess\n
1444:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SPKA          LL_SYSCFG_EnableSecurityAccess\n
1445:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SRNG          LL_SYSCFG_EnableSecurityAccess
1446:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  SecurityAccess This parameter can be a combination of the following values:
1447:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_AES1
1448:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_AES2
1449:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_PKA
1450:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_RNG
1451:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1452:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1453:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableSecurityAccess(uint32_t SecurityAccess)
1454:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1455:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->SIPCR, SecurityAccess);
1456:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1457:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1458:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1459:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable the access for security IP
1460:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SIPCR SAES1         LL_SYSCFG_DisableSecurityAccess\n
1461:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SAES2         LL_SYSCFG_DisableSecurityAccess\n
1462:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SPKA          LL_SYSCFG_DisableSecurityAccess\n
1463:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SRNG          LL_SYSCFG_DisableSecurityAccess
1464:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  SecurityAccess This parameter can be a combination of the following values:
1465:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_AES1
1466:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_AES2
1467:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_PKA
1468:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_RNG
1469:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1470:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 51


1471:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableSecurityAccess(uint32_t SecurityAccess)
1472:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1473:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->SIPCR, SecurityAccess);
1474:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1475:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1476:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1477:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Indicate if access for security IP is enabled
1478:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SIPCR SAES1         LL_SYSCFG_IsEnabledSecurityAccess\n
1479:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SAES2         LL_SYSCFG_IsEnabledSecurityAccess\n
1480:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SPKA          LL_SYSCFG_IsEnabledSecurityAccess\n
1481:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SRNG          LL_SYSCFG_IsEnabledSecurityAccess
1482:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  SecurityAccess This parameter can be one of the following values:
1483:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_AES1
1484:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_AES2
1485:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_PKA
1486:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_RNG
1487:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
1488:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1489:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledSecurityAccess(uint32_t SecurityAccess)
1490:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1491:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->SIPCR, SecurityAccess) == (SecurityAccess)) ? 1UL : 0UL);
1492:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1493:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1494:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1495:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
1496:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1497:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1498:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_DBGMCU DBGMCU
1499:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note  DBGMCU is only accessible by Cortex M4
1500:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *        To access on DBGMCU, Cortex M0+ need to request to the Cortex M4
1501:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *        the action.
1502:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
1503:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1504:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1505:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1506:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Return the device identifier
1507:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   For STM32WBxxxx devices, the device ID is 0x495
1508:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
1509:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFF (ex: device ID is 0x495)
1510:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1511:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
1512:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1513:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
1514:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1515:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1516:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1517:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Return the device revision identifier
1518:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   This field indicates the revision of the device.
1519:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
1520:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
1521:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1522:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
1523:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1524:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
1525:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1526:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1527:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 52


1528:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable the Debug Module during SLEEP mode
1529:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
1530:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1531:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1532:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
1533:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1534:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
1535:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1536:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1537:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1538:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable the Debug Module during SLEEP mode
1539:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_DisableDBGSleepMode
1540:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1541:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1542:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGSleepMode(void)
1543:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1544:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
1545:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1546:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1547:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1548:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable the Debug Module during STOP mode
1549:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
1550:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1551:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1552:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
1553:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1554:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
1555:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1556:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1557:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1558:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable the Debug Module during STOP mode
1559:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_DisableDBGStopMode
1560:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1561:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1562:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void)
1563:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1564:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
1565:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1566:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1567:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1568:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable the Debug Module during STANDBY mode
1569:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_EnableDBGStandbyMode
1570:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1571:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1572:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void)
1573:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1574:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
1575:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1576:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1577:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1578:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable the Debug Module during STANDBY mode
1579:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_DisableDBGStandbyMode
1580:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1581:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1582:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStandbyMode(void)
1583:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1584:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 53


1585:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1586:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1587:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1588:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable the clock for Trace port
1589:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR TRACE_CLKEN         LL_DBGMCU_EnableTraceClock\n
1590:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1591:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableTraceClock(void)
1592:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1593:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN);
1594:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1595:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1596:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1597:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable the clock for Trace port
1598:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR TRACE_CLKEN         LL_DBGMCU_DisableTraceClock\n
1599:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1600:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1601:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableTraceClock(void)
1602:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1603:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN);
1604:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1605:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1606:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1607:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Indicate if the clock for Trace port is enabled
1608:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR TRACE_CLKEN         LL_DBGMCU_IsEnabledTraceClock\n
1609:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
1610:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1611:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_IsEnabledTraceClock(void)
1612:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1613:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN) == (DBGMCU_CR_TRACE_IOEN)) ? 1UL : 0UL);
1614:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1615:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1616:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1617:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable the external trigger output
1618:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   When enable the external trigger is output (state of bit 1),
1619:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         TRGIO pin is connected to TRGOUT.
1620:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR TRGOEN         LL_DBGMCU_EnableTriggerOutput\n
1621:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1622:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableTriggerOutput(void)
1623:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1624:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_TRGOEN);
1625:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1626:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1627:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1628:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable the external trigger output
1629:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   When disable external trigger is input (state of bit 0),
1630:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         TRGIO pin is connected to TRGIN.
1631:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR TRGOEN         LL_DBGMCU_DisableTriggerOutput\n
1632:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1633:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1634:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableTriggerOutput(void)
1635:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1636:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_TRGOEN);
1637:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1638:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1639:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1640:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Indicate if the external trigger is output or input direction
1641:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   When the external trigger is output (state of bit 1),
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 54


1642:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         TRGIO pin is connected to TRGOUT.
1643:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         When the external trigger is input (state of bit 0),
1644:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         TRGIO pin is connected to TRGIN.
1645:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR TRGOEN         LL_DBGMCU_EnableTriggerOutput\n
1646:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
1647:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1648:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_IsEnabledTriggerOutput(void)
1649:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1650:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(DBGMCU->CR, DBGMCU_CR_TRGOEN) == (DBGMCU_CR_TRGOEN)) ? 1UL : 0UL);
1651:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1652:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1653:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1654:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Freeze CPU1 APB1 peripherals (group1 peripherals)
1655:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_APB1FZR1 DBG_xxxx_STOP  LL_DBGMCU_APB1_GRP1_FreezePeriph
1656:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1657:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP
1658:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
1659:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
1660:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
1661:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
1662:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP
1663:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM1_STOP
1664:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1665:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1666:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs)
1667:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1668:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->APB1FZR1, Periphs);
1669:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1670:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1671:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1672:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Freeze CPU2 APB1 peripherals (group1 peripherals)
1673:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_C2APB1FZR1 DBG_xxxx_STOP  LL_C2_DBGMCU_APB1_GRP1_FreezePeriph
1674:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1675:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_TIM2_STOP
1676:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_RTC_STOP
1677:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_IWDG_STOP
1678:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_I2C1_STOP
1679:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_I2C3_STOP
1680:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_LPTIM1_STOP
1681:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1682:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1683:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs)
1684:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1685:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->C2APB1FZR1, Periphs);
1686:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1687:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1688:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1689:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Freeze CPU1 APB1 peripherals (group2 peripherals)
1690:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_APB1FZR2 DBG_xxxx_STOP  LL_DBGMCU_APB1_GRP2_FreezePeriph
1691:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1692:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP2_LPTIM2_STOP
1693:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1694:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1695:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP2_FreezePeriph(uint32_t Periphs)
1696:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1697:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->APB1FZR2, Periphs);
1698:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 55


1699:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1700:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1701:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Freeze CPU2 APB1 peripherals (group2 peripherals)
1702:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_C2APB1FZR2 DBG_xxxx_STOP  LL_C2_DBGMCU_APB1_GRP2_FreezePeriph
1703:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1704:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP2_LPTIM2_STOP
1705:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1706:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1707:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_DBGMCU_APB1_GRP2_FreezePeriph(uint32_t Periphs)
1708:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1709:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->C2APB1FZR2, Periphs);
1710:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1711:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1712:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1713:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Unfreeze CPU1 APB1 peripherals (group1 peripherals)
1714:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_APB1FZR1 DBG_xxxx_STOP  LL_DBGMCU_APB1_GRP1_UnFreezePeriph
1715:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1716:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP
1717:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
1718:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
1719:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
1720:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
1721:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP
1722:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM1_STOP
1723:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1724:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1725:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_UnFreezePeriph(uint32_t Periphs)
1726:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1727:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB1FZR1, Periphs);
1728:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1729:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1730:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1731:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Unfreeze CPU2 APB1 peripherals (group1 peripherals)
1732:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_C2APB1FZR1 DBG_xxxx_STOP  LL_C2_DBGMCU_APB1_GRP1_UnFreezePeriph
1733:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1734:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_TIM2_STOP
1735:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_RTC_STOP
1736:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_IWDG_STOP
1737:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_I2C1_STOP
1738:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_I2C3_STOP
1739:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_LPTIM1_STOP
1740:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1741:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1742:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_DBGMCU_APB1_GRP1_UnFreezePeriph(uint32_t Periphs)
1743:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1744:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->C2APB1FZR1, Periphs);
1745:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1746:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1747:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1748:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Unfreeze CPU1 APB1 peripherals (group2 peripherals)
1749:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_APB1FZR2 DBG_xxxx_STOP  LL_DBGMCU_APB1_GRP2_UnFreezePeriph
1750:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1751:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP2_LPTIM2_STOP
1752:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1753:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1754:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP2_UnFreezePeriph(uint32_t Periphs)
1755:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 56


1756:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB1FZR2, Periphs);
1757:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1758:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1759:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1760:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Unfreeze CPU2 APB1 peripherals (group2 peripherals)
1761:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_C2APB1FZR2 DBG_xxxx_STOP  LL_C2_DBGMCU_APB1_GRP2_UnFreezePeriph
1762:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1763:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP2_LPTIM2_STOP
1764:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1765:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1766:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_DBGMCU_APB1_GRP2_UnFreezePeriph(uint32_t Periphs)
1767:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1768:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->C2APB1FZR2, Periphs);
1769:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1770:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1771:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1772:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Freeze CPU1 APB2 peripherals
1773:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_APB2FZR DBG_TIMx_STOP  LL_DBGMCU_APB2_GRP1_FreezePeriph
1774:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1775:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP
1776:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM16_STOP
1777:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM17_STOP
1778:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1779:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1780:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
1781:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1782:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->APB2FZR, Periphs);
1783:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1784:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1785:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1786:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Freeze CPU2 APB2 peripherals
1787:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_C2APB2FZR DBG_TIMx_STOP  LL_C2_DBGMCU_APB2_GRP1_FreezePeriph
1788:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1789:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB2_GRP1_TIM1_STOP
1790:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB2_GRP1_TIM16_STOP
1791:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB2_GRP1_TIM17_STOP
1792:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1793:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1794:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
1795:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1796:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->C2APB2FZR, Periphs);
1797:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1798:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1799:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1800:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Unfreeze CPU1 APB2 peripherals
1801:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_APB2FZR DBG_TIMx_STOP  LL_DBGMCU_APB2_GRP1_UnFreezePeriph
1802:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1803:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP
1804:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM16_STOP
1805:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM17_STOP
1806:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1807:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1808:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_UnFreezePeriph(uint32_t Periphs)
1809:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1810:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB2FZR, Periphs);
1811:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1812:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 57


1813:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1814:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Unfreeze CPU2 APB2 peripherals
1815:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_C2APB2FZR DBG_TIMx_STOP  LL_C2_DBGMCU_APB2_GRP1_UnFreezePeriph
1816:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1817:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB2_GRP1_TIM1_STOP
1818:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB2_GRP1_TIM16_STOP
1819:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB2_GRP1_TIM17_STOP
1820:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1821:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1822:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_DBGMCU_APB2_GRP1_UnFreezePeriph(uint32_t Periphs)
1823:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1824:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->C2APB2FZR, Periphs);
1825:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1826:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1827:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1828:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
1829:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1830:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1831:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(VREFBUF)
1832:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_VREFBUF VREFBUF
1833:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
1834:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1835:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1836:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1837:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Internal voltage reference
1838:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll VREFBUF_CSR  ENVR          LL_VREFBUF_Enable
1839:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1840:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1841:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_Enable(void)
1842:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1843:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
1844:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1845:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1846:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1847:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Internal voltage reference
1848:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll VREFBUF_CSR  ENVR          LL_VREFBUF_Disable
1849:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1850:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1851:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_Disable(void)
1852:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1853:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
1854:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1855:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1856:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1857:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable high impedance (VREF+pin is high impedance)
1858:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll VREFBUF_CSR  HIZ           LL_VREFBUF_EnableHIZ
1859:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1860:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1861:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_EnableHIZ(void)
1862:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1863:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(VREFBUF->CSR, VREFBUF_CSR_HIZ);
1864:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1865:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1866:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1867:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable high impedance (VREF+pin is internally connected to the voltage reference buffe
1868:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll VREFBUF_CSR  HIZ           LL_VREFBUF_DisableHIZ
1869:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 58


1870:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1871:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_DisableHIZ(void)
1872:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1873:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_HIZ);
1874:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1875:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1876:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1877:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Set the Voltage reference scale
1878:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll VREFBUF_CSR  VRS           LL_VREFBUF_SetVoltageScaling
1879:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Scale This parameter can be one of the following values:
1880:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE0
1881:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE1
1882:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1883:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1884:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_SetVoltageScaling(uint32_t Scale)
1885:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1886:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, Scale);
1887:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1888:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1889:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1890:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get the Voltage reference scale
1891:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll VREFBUF_CSR  VRS           LL_VREFBUF_GetVoltageScaling
1892:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Returned value can be one of the following values:
1893:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE0
1894:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE1
1895:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1896:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_VREFBUF_GetVoltageScaling(void)
1897:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1898:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRS));
1899:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1900:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1901:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1902:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get the VREFBUF trimming value for VRS=0 (VREF_SC0)
1903:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Between 0 and 0x3F
1904:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1905:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_VREFBUF_SC0_GetCalibration(void)
1906:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1907:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(*VREFBUF_SC0_CAL_ADDR);
1908:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1909:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1910:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1911:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get the VREFBUF trimming value for VRS=1 (VREF_SC1)
1912:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Between 0 and 0x3F
1913:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1914:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_VREFBUF_SC1_GetCalibration(void)
1915:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1916:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(*VREFBUF_SC1_CAL_ADDR);
1917:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1918:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1919:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1920:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if Voltage reference buffer is ready
1921:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll VREFBUF_CSR  VRR           LL_VREFBUF_IsVREFReady
1922:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
1923:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1924:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_VREFBUF_IsVREFReady(void)
1925:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1926:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == (VREFBUF_CSR_VRR)) ? 1UL : 0UL);
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 59


1927:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1928:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1929:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1930:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get the trimming code for VREFBUF calibration
1931:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll VREFBUF_CCR  TRIM          LL_VREFBUF_GetTrimming
1932:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Between 0 and 0x3F
1933:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1934:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_VREFBUF_GetTrimming(void)
1935:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1936:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(VREFBUF->CCR, VREFBUF_CCR_TRIM));
1937:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1938:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1939:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1940:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Set the trimming code for VREFBUF calibration (Tune the internal reference buffer volta
1941:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   Each VrefBuf voltage scale is calibrated in production for each device,
1942:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         data stored in flash memory.
1943:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         Functions @ref LL_VREFBUF_SC0_GetCalibration and 
1944:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @ref LL_VREFBUF_SC0_GetCalibration can be used to retrieve
1945:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         these calibration data.
1946:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll VREFBUF_CCR  TRIM          LL_VREFBUF_SetTrimming
1947:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Value Between 0 and 0x3F
1948:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1949:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1950:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_SetTrimming(uint32_t Value)
1951:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1952:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   WRITE_REG(VREFBUF->CCR, Value);
1953:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1954:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1955:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1956:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
1957:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1958:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif /* VREFBUF */
1959:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1960:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_FLASH FLASH
1961:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
1962:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1963:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1964:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1965:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Set FLASH Latency
1966:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    LATENCY       LL_FLASH_SetLatency
1967:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Latency This parameter can be one of the following values:
1968:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_0
1969:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_1
1970:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_2
1971:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_3
1972:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1973:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1974:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
1975:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1976:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
1977:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1978:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1979:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1980:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get FLASH Latency
1981:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    LATENCY       LL_FLASH_GetLatency
1982:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Returned value can be one of the following values:
1983:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_0
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 60


1984:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_1
1985:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_2
1986:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_3
1987:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1988:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
1989:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1990:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
1991:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1992:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1993:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1994:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Prefetch
1995:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    PRFTEN        LL_FLASH_EnablePrefetch
1996:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1997:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1998:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_EnablePrefetch(void)
1999:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2000:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(FLASH->ACR, FLASH_ACR_PRFTEN);
2001:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2002:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2003:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2004:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Prefetch
2005:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    PRFTEN        LL_FLASH_DisablePrefetch
2006:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_C2ACR  PRFTEN        LL_FLASH_DisablePrefetch
2007:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2008:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2009:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_DisablePrefetch(void)
2010:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2011:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(FLASH->ACR, FLASH_ACR_PRFTEN);
2012:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2013:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2014:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2015:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if Prefetch buffer is enabled
2016:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    PRFTEN        LL_FLASH_IsPrefetchEnabled
2017:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_C2ACR  C2PRFTEN      LL_FLASH_IsPrefetchEnabled
2018:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
2019:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2020:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_IsPrefetchEnabled(void)
2021:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2022:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(FLASH->ACR, FLASH_ACR_PRFTEN) == (FLASH_ACR_PRFTEN)) ? 1UL : 0UL);
2023:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2024:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2025:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2026:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Instruction cache
2027:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    ICEN          LL_FLASH_EnableInstCache
2028:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_C2ACR  ICEN          LL_FLASH_EnableInstCache
2029:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2030:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2031:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_EnableInstCache(void)
2032:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2033:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(FLASH->ACR, FLASH_ACR_ICEN);
2034:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2035:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2036:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2037:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Instruction cache
2038:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    ICEN          LL_FLASH_DisableInstCache
2039:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_C2ACR  ICEN          LL_FLASH_DisableInstCache
2040:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 61


2041:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2042:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_DisableInstCache(void)
2043:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2044:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(FLASH->ACR, FLASH_ACR_ICEN);
2045:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2046:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2047:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2048:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Data cache
2049:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    DCEN          LL_FLASH_EnableDataCache
2050:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2051:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2052:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_EnableDataCache(void)
2053:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2054:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(FLASH->ACR, FLASH_ACR_DCEN);
2055:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2056:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2057:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2058:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Data cache
2059:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    DCEN          LL_FLASH_DisableDataCache
2060:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2061:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2062:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_DisableDataCache(void)
2063:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2064:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(FLASH->ACR, FLASH_ACR_DCEN);
2065:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2066:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2067:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2068:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Instruction cache reset
2069:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note  bit can be written only when the instruction cache is disabled
2070:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    ICRST         LL_FLASH_EnableInstCacheReset
2071:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_C2ACR  ICRST         LL_FLASH_EnableInstCacheReset
2072:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2073:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2074:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_EnableInstCacheReset(void)
2075:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2076:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(FLASH->ACR, FLASH_ACR_ICRST);
2077:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2078:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2079:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2080:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Instruction cache reset
2081:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    ICRST         LL_FLASH_DisableInstCacheReset
2082:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_C2ACR  ICRST         LL_FLASH_DisableInstCacheReset
2083:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2084:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2085:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_DisableInstCacheReset(void)
2086:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2087:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(FLASH->ACR, FLASH_ACR_ICRST);
2088:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2089:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2090:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2091:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Data cache reset
2092:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note bit can be written only when the data cache is disabled
2093:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    DCRST         LL_FLASH_EnableDataCacheReset
2094:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2095:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2096:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_EnableDataCacheReset(void)
2097:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 62


2098:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(FLASH->ACR, FLASH_ACR_DCRST);
2099:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Data cache reset
2103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    DCRST         LL_FLASH_DisableDataCacheReset
2104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_DisableDataCacheReset(void)
2107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(FLASH->ACR, FLASH_ACR_DCRST);
2109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Suspend new program or erase operation request
2113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   Any new Flash program and erase operation on both CPU side will be suspended
2114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         until this bit and the same bit in Flash CPU2 access control register (FLASH_C2ACR) are
2115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         cleared. The PESD bit in both the Flash status register (FLASH_SR) and Flash
2116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         CPU2 status register (FLASH_C2SR) register will be set when at least one PES
2117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         bit in FLASH_ACR or FLASH_C2ACR is set.
2118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    PES         LL_FLASH_SuspendOperation
2119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_C2ACR  PES         LL_FLASH_SuspendOperation
2120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_SuspendOperation(void)
2123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(FLASH->ACR, FLASH_ACR_PES);
2125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Allow new program or erase operation request
2129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   Any new Flash program and erase operation on both CPU side will be allowed
2130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         until one of this bit or the same bit in Flash CPU2 access control register (FLASH_C2AC
2131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         set. The PESD bit in both the Flash status register (FLASH_SR) and Flash
2132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         CPU2 status register (FLASH_C2SR) register will be clear when both PES
2133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         bit in FLASH_ACR or FLASH_C2ACR is cleared.
2134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    PES      LL_FLASH_AllowOperation
2135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_C2ACR  PES      LL_FLASH_AllowOperation
2136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_AllowOperation(void)
2139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(FLASH->ACR, FLASH_ACR_PES);
2141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if new program or erase operation request from CPU2 is suspended
2145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    PES         LL_FLASH_IsOperationSuspended
2146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_C2ACR  PES         LL_FLASH_IsOperationSuspended
2147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
2148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_IsOperationSuspended(void)
2150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(FLASH->ACR, FLASH_ACR_PES) == (FLASH_ACR_PES)) ? 1UL : 0UL);
2152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 63


2155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if new program or erase operation request from CPU1 or CPU2 is suspended
2156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_SR      PESD         LL_FLASH_IsActiveFlag_OperationSuspended
2157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_C2SR    PESD         LL_FLASH_IsActiveFlag_OperationSuspended
2158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
2159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_IsActiveFlag_OperationSuspended(void)
2161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(FLASH->SR, FLASH_SR_PESD) == (FLASH_SR_PESD)) ? 1UL : 0UL);
2163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Set EMPTY flag information as Flash User area empty
2167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    EMPTY      LL_FLASH_SetEmptyFlag
2168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_SetEmptyFlag(void)
2171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(FLASH->ACR, FLASH_ACR_EMPTY);
2173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Clear EMPTY flag information as Flash User area programmed
2177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    EMPTY      LL_FLASH_ClearEmptyFlag
2178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_ClearEmptyFlag(void)
2181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(FLASH->ACR, FLASH_ACR_EMPTY);
2183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if the EMPTY flag is set or reset
2187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    EMPTY      LL_FLASH_IsEmptyFlag
2188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
2189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_IsEmptyFlag(void)
2191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(FLASH->ACR, FLASH_ACR_EMPTY) == FLASH_ACR_EMPTY) ? 1UL : 0UL);
2193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get IPCC buffer base address
2197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_IPCCBR    IPCCDBA       LL_FLASH_GetIPCCBufferAddr
2198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval IPCC data buffer base address offset
2199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_GetIPCCBufferAddr(void)
2201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA));
2203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get CPU2 boot reset vector
2207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_SRRVR    SBRV       LL_FLASH_GetC2BootResetVect
2208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval CPU2 boot reset vector
2209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_GetC2BootResetVect(void)
2211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 64


2212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(FLASH->SRRVR, FLASH_SRRVR_SBRV));
2213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Return the Unique Device Number
2217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
2218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         802.15.4 64-bit Device Address EUI-64.
2219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
2220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
 347              		.loc 2 2221 26 view .LVU77
 348              	.LBB11:
2222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 349              		.loc 2 2223 3 view .LVU78
 350              		.loc 2 2223 10 is_stmt 0 view .LVU79
 351 0002 0E4B     		ldr	r3, .L29
 352 0004 1A68     		ldr	r2, [r3]
 353              	.LVL28:
 354              		.loc 2 2223 10 view .LVU80
 355              	.LBE11:
 356              	.LBE10:
 791:STM32_WPAN/App/app_ble.c ****   {
 357              		.loc 1 791 3 is_stmt 1 view .LVU81
 791:STM32_WPAN/App/app_ble.c ****   {
 358              		.loc 1 791 5 is_stmt 0 view .LVU82
 359 0006 B2F1FF3F 		cmp	r2, #-1
 360 000a 10D0     		beq	.L25
 793:STM32_WPAN/App/app_ble.c ****     device_id = LL_FLASH_GetDeviceID();
 361              		.loc 1 793 5 is_stmt 1 view .LVU83
 362              	.LBB12:
 363              	.LBI12:
2224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Return the Device ID
2228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
2229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         802.15.4 64-bit Device Address EUI-64.
2230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         For STM32WBxxxx devices, the device ID is 0x26
2231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 for STM32WB55x)
2232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
2234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
2236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Return the ST Company ID
2240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
2241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         802.15.4 64-bit Device Address EUI-64.
2242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
2243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
2244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
 364              		.loc 2 2245 26 view .LVU84
 365              	.LBB13:
2246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 65


2247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U ) & 0x00FFFFFFU);
 366              		.loc 2 2247 3 view .LVU85
 367              		.loc 2 2247 23 is_stmt 0 view .LVU86
 368 000c 0433     		adds	r3, r3, #4
 369 000e 1B68     		ldr	r3, [r3]
 370              	.LVL29:
 371              		.loc 2 2247 23 view .LVU87
 372              	.LBE13:
 373              	.LBE12:
 794:STM32_WPAN/App/app_ble.c **** 
 374              		.loc 1 794 5 is_stmt 1 view .LVU88
2235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 375              		.loc 2 2235 3 view .LVU89
 804:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[1] = (uint8_t)( (udn & 0x0000FF00) >> 8 );
 376              		.loc 1 804 5 view .LVU90
 804:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[1] = (uint8_t)( (udn & 0x0000FF00) >> 8 );
 377              		.loc 1 804 20 is_stmt 0 view .LVU91
 378 0010 0B48     		ldr	r0, .L29+4
 379 0012 0270     		strb	r2, [r0]
 805:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[2] = (uint8_t)device_id;
 380              		.loc 1 805 5 is_stmt 1 view .LVU92
 805:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[2] = (uint8_t)device_id;
 381              		.loc 1 805 22 is_stmt 0 view .LVU93
 382 0014 C2F30722 		ubfx	r2, r2, #8, #8
 383              	.LVL30:
 805:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[2] = (uint8_t)device_id;
 384              		.loc 1 805 20 view .LVU94
 385 0018 4270     		strb	r2, [r0, #1]
 806:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[3] = (uint8_t)(company_id & 0x000000FF);
 386              		.loc 1 806 5 is_stmt 1 view .LVU95
 806:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[3] = (uint8_t)(company_id & 0x000000FF);
 387              		.loc 1 806 20 is_stmt 0 view .LVU96
 388 001a 8370     		strb	r3, [r0, #2]
 807:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[4] = (uint8_t)( (company_id & 0x0000FF00) >> 8 );
 389              		.loc 1 807 5 is_stmt 1 view .LVU97
 807:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[4] = (uint8_t)( (company_id & 0x0000FF00) >> 8 );
 390              		.loc 1 807 22 is_stmt 0 view .LVU98
 391 001c C3F30722 		ubfx	r2, r3, #8, #8
 807:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[4] = (uint8_t)( (company_id & 0x0000FF00) >> 8 );
 392              		.loc 1 807 20 view .LVU99
 393 0020 C270     		strb	r2, [r0, #3]
 808:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[5] = (uint8_t)( (company_id & 0x00FF0000) >> 16 );
 394              		.loc 1 808 5 is_stmt 1 view .LVU100
 808:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[5] = (uint8_t)( (company_id & 0x00FF0000) >> 16 );
 395              		.loc 1 808 22 is_stmt 0 view .LVU101
 396 0022 C3F30742 		ubfx	r2, r3, #16, #8
 808:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[5] = (uint8_t)( (company_id & 0x00FF0000) >> 16 );
 397              		.loc 1 808 20 view .LVU102
 398 0026 0271     		strb	r2, [r0, #4]
 809:STM32_WPAN/App/app_ble.c **** 
 399              		.loc 1 809 5 is_stmt 1 view .LVU103
 809:STM32_WPAN/App/app_ble.c **** 
 400              		.loc 1 809 22 is_stmt 0 view .LVU104
 401 0028 1B0E     		lsrs	r3, r3, #24
 402              	.LVL31:
 809:STM32_WPAN/App/app_ble.c **** 
 403              		.loc 1 809 20 view .LVU105
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 66


 404 002a 4371     		strb	r3, [r0, #5]
 811:STM32_WPAN/App/app_ble.c ****   }
 405              		.loc 1 811 5 is_stmt 1 view .LVU106
 406              	.LVL32:
 407              	.L24:
 827:STM32_WPAN/App/app_ble.c **** 
 408              		.loc 1 827 1 is_stmt 0 view .LVU107
 409 002c 08BD     		pop	{r3, pc}
 410              	.LVL33:
 411              	.L25:
 815:STM32_WPAN/App/app_ble.c ****     if(otp_addr)
 412              		.loc 1 815 5 is_stmt 1 view .LVU108
 815:STM32_WPAN/App/app_ble.c ****     if(otp_addr)
 413              		.loc 1 815 16 is_stmt 0 view .LVU109
 414 002e 0020     		movs	r0, #0
 415 0030 FFF7FEFF 		bl	OTP_Read
 416              	.LVL34:
 816:STM32_WPAN/App/app_ble.c ****     {
 417              		.loc 1 816 5 is_stmt 1 view .LVU110
 816:STM32_WPAN/App/app_ble.c ****     {
 418              		.loc 1 816 7 is_stmt 0 view .LVU111
 419 0034 0028     		cmp	r0, #0
 420 0036 F9D1     		bne	.L24
 822:STM32_WPAN/App/app_ble.c ****     }
 421              		.loc 1 822 15 view .LVU112
 422 0038 0248     		ldr	r0, .L29+8
 423              	.LVL35:
 826:STM32_WPAN/App/app_ble.c **** }
 424              		.loc 1 826 3 is_stmt 1 view .LVU113
 826:STM32_WPAN/App/app_ble.c **** }
 425              		.loc 1 826 10 is_stmt 0 view .LVU114
 426 003a F7E7     		b	.L24
 427              	.L30:
 428              		.align	2
 429              	.L29:
 430 003c 8075FF1F 		.word	536835456
 431 0040 00000000 		.word	.LANCHOR3
 432 0044 00000000 		.word	.LANCHOR4
 433              		.cfi_endproc
 434              	.LFE1267:
 436              		.section	.rodata.Ble_Hci_Gap_Gatt_Init.str1.4,"aMS",%progbits,1
 437              		.align	2
 438              	.LC6:
 439 0000 49554C53 		.ascii	"IULS_54321\000"
 439      5F353433 
 439      323100
 440              		.section	.text.Ble_Hci_Gap_Gatt_Init,"ax",%progbits
 441              		.align	1
 442              		.syntax unified
 443              		.thumb
 444              		.thumb_func
 445              		.fpu fpv4-sp-d16
 447              	Ble_Hci_Gap_Gatt_Init:
 448              	.LFB1265:
 575:STM32_WPAN/App/app_ble.c **** 
 449              		.loc 1 575 40 is_stmt 1 view -0
 450              		.cfi_startproc
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 67


 451              		@ args = 0, pretend = 0, frame = 8
 452              		@ frame_needed = 0, uses_anonymous_args = 0
 453 0000 70B5     		push	{r4, r5, r6, lr}
 454              	.LCFI7:
 455              		.cfi_def_cfa_offset 16
 456              		.cfi_offset 4, -16
 457              		.cfi_offset 5, -12
 458              		.cfi_offset 6, -8
 459              		.cfi_offset 14, -4
 460 0002 88B0     		sub	sp, sp, #32
 461              	.LCFI8:
 462              		.cfi_def_cfa_offset 48
 577:STM32_WPAN/App/app_ble.c ****   uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
 463              		.loc 1 577 3 view .LVU116
 578:STM32_WPAN/App/app_ble.c ****   const uint8_t *bd_addr;
 464              		.loc 1 578 3 view .LVU117
 579:STM32_WPAN/App/app_ble.c ****   uint16_t appearance[1] = { BLE_CFG_GAP_APPEARANCE };
 465              		.loc 1 579 3 view .LVU118
 580:STM32_WPAN/App/app_ble.c **** 
 466              		.loc 1 580 3 view .LVU119
 580:STM32_WPAN/App/app_ble.c **** 
 467              		.loc 1 580 12 is_stmt 0 view .LVU120
 468 0004 0024     		movs	r4, #0
 469 0006 ADF81840 		strh	r4, [sp, #24]	@ movhi
 586:STM32_WPAN/App/app_ble.c **** 
 470              		.loc 1 586 3 is_stmt 1 view .LVU121
 471 000a FFF7FEFF 		bl	hci_reset
 472              	.LVL36:
 592:STM32_WPAN/App/app_ble.c ****   aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET,
 473              		.loc 1 592 3 view .LVU122
 592:STM32_WPAN/App/app_ble.c ****   aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET,
 474              		.loc 1 592 13 is_stmt 0 view .LVU123
 475 000e FFF7FEFF 		bl	BleGetBdAddress
 476              	.LVL37:
 477 0012 0246     		mov	r2, r0
 478              	.LVL38:
 593:STM32_WPAN/App/app_ble.c ****                             CONFIG_DATA_PUBADDR_LEN,
 479              		.loc 1 593 3 is_stmt 1 view .LVU124
 480 0014 0621     		movs	r1, #6
 481 0016 2046     		mov	r0, r4
 482              	.LVL39:
 593:STM32_WPAN/App/app_ble.c ****                             CONFIG_DATA_PUBADDR_LEN,
 483              		.loc 1 593 3 is_stmt 0 view .LVU125
 484 0018 FFF7FEFF 		bl	aci_hal_write_config_data
 485              	.LVL40:
 648:STM32_WPAN/App/app_ble.c **** 
 486              		.loc 1 648 3 is_stmt 1 view .LVU126
 487 001c 2A4A     		ldr	r2, .L35
 488 001e 1021     		movs	r1, #16
 489 0020 1820     		movs	r0, #24
 490 0022 FFF7FEFF 		bl	aci_hal_write_config_data
 491              	.LVL41:
 653:STM32_WPAN/App/app_ble.c **** 
 492              		.loc 1 653 3 view .LVU127
 493 0026 294A     		ldr	r2, .L35+4
 494 0028 1021     		movs	r1, #16
 495 002a 0820     		movs	r0, #8
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 68


 496 002c FFF7FEFF 		bl	aci_hal_write_config_data
 497              	.LVL42:
 658:STM32_WPAN/App/app_ble.c **** 
 498              		.loc 1 658 3 view .LVU128
 499 0030 1821     		movs	r1, #24
 500 0032 0120     		movs	r0, #1
 501 0034 FFF7FEFF 		bl	aci_hal_set_tx_power_level
 502              	.LVL43:
 663:STM32_WPAN/App/app_ble.c **** 
 503              		.loc 1 663 3 view .LVU129
 504 0038 FFF7FEFF 		bl	aci_gatt_init
 505              	.LVL44:
 668:STM32_WPAN/App/app_ble.c **** 
 506              		.loc 1 668 3 view .LVU130
 671:STM32_WPAN/App/app_ble.c **** #endif
 507              		.loc 1 671 3 view .LVU131
 678:STM32_WPAN/App/app_ble.c ****   {
 508              		.loc 1 678 3 view .LVU132
 509              	.LBB14:
 680:STM32_WPAN/App/app_ble.c ****     aci_gap_init(role,
 510              		.loc 1 680 5 view .LVU133
 681:STM32_WPAN/App/app_ble.c **** #if ((CFG_BLE_ADDRESS_TYPE == RESOLVABLE_PRIVATE_ADDR) || (CFG_BLE_ADDRESS_TYPE == NON_RESOLVABLE_P
 511              		.loc 1 681 5 view .LVU134
 512 003c 0DF11A03 		add	r3, sp, #26
 513 0040 0193     		str	r3, [sp, #4]
 514 0042 07AB     		add	r3, sp, #28
 515 0044 0093     		str	r3, [sp]
 516 0046 0DF11E03 		add	r3, sp, #30
 517 004a 0A22     		movs	r2, #10
 518 004c 2146     		mov	r1, r4
 519 004e 0120     		movs	r0, #1
 520 0050 FFF7FEFF 		bl	aci_gap_init
 521              	.LVL45:
 692:STM32_WPAN/App/app_ble.c ****     {
 522              		.loc 1 692 5 view .LVU135
 692:STM32_WPAN/App/app_ble.c ****     {
 523              		.loc 1 692 9 is_stmt 0 view .LVU136
 524 0054 1E4B     		ldr	r3, .L35+8
 525 0056 0093     		str	r3, [sp]
 526 0058 0A23     		movs	r3, #10
 527 005a 2246     		mov	r2, r4
 528 005c BDF81C10 		ldrh	r1, [sp, #28]
 529 0060 BDF81E00 		ldrh	r0, [sp, #30]
 530 0064 FFF7FEFF 		bl	aci_gatt_update_char_value
 531              	.LVL46:
 694:STM32_WPAN/App/app_ble.c ****     }
 532              		.loc 1 694 77 is_stmt 1 view .LVU137
 533              	.LBE14:
 698:STM32_WPAN/App/app_ble.c ****                                 gap_appearance_char_handle,
 534              		.loc 1 698 3 view .LVU138
 698:STM32_WPAN/App/app_ble.c ****                                 gap_appearance_char_handle,
 535              		.loc 1 698 6 is_stmt 0 view .LVU139
 536 0068 06AB     		add	r3, sp, #24
 537 006a 0093     		str	r3, [sp]
 538 006c 0223     		movs	r3, #2
 539 006e 2246     		mov	r2, r4
 540 0070 BDF81A10 		ldrh	r1, [sp, #26]
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 69


 541 0074 BDF81E00 		ldrh	r0, [sp, #30]
 542 0078 FFF7FEFF 		bl	aci_gatt_update_char_value
 543              	.LVL47:
 704:STM32_WPAN/App/app_ble.c ****   }
 544              		.loc 1 704 74 is_stmt 1 view .LVU140
 709:STM32_WPAN/App/app_ble.c **** 
 545              		.loc 1 709 3 view .LVU141
 546 007c 0222     		movs	r2, #2
 547 007e 1146     		mov	r1, r2
 548 0080 2046     		mov	r0, r4
 549 0082 FFF7FEFF 		bl	hci_le_set_default_phy
 550              	.LVL48:
 714:STM32_WPAN/App/app_ble.c ****   aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioC
 551              		.loc 1 714 3 view .LVU142
 714:STM32_WPAN/App/app_ble.c ****   aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioC
 552              		.loc 1 714 84 is_stmt 0 view .LVU143
 553 0086 134D     		ldr	r5, .L35+12
 554 0088 0126     		movs	r6, #1
 555 008a 2E70     		strb	r6, [r5]
 715:STM32_WPAN/App/app_ble.c **** 
 556              		.loc 1 715 3 is_stmt 1 view .LVU144
 557 008c 3046     		mov	r0, r6
 558 008e FFF7FEFF 		bl	aci_gap_set_io_capability
 559              	.LVL49:
 720:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_EN
 560              		.loc 1 720 3 view .LVU145
 720:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_EN
 561              		.loc 1 720 81 is_stmt 0 view .LVU146
 562 0092 6E70     		strb	r6, [r5, #1]
 721:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_EN
 563              		.loc 1 721 3 is_stmt 1 view .LVU147
 721:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_EN
 564              		.loc 1 721 92 is_stmt 0 view .LVU148
 565 0094 0823     		movs	r3, #8
 566 0096 2B71     		strb	r3, [r5, #4]
 722:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXE
 567              		.loc 1 722 3 is_stmt 1 view .LVU149
 722:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXE
 568              		.loc 1 722 92 is_stmt 0 view .LVU150
 569 0098 1022     		movs	r2, #16
 570 009a 6A71     		strb	r2, [r5, #5]
 723:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 571              		.loc 1 723 3 is_stmt 1 view .LVU151
 723:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 572              		.loc 1 723 85 is_stmt 0 view .LVU152
 573 009c EC70     		strb	r4, [r5, #3]
 724:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MO
 574              		.loc 1 724 3 is_stmt 1 view .LVU153
 724:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MO
 575              		.loc 1 724 81 is_stmt 0 view .LVU154
 576 009e 0E49     		ldr	r1, .L35+16
 577 00a0 A960     		str	r1, [r5, #8]
 725:STM32_WPAN/App/app_ble.c **** 
 578              		.loc 1 725 3 is_stmt 1 view .LVU155
 725:STM32_WPAN/App/app_ble.c **** 
 579              		.loc 1 725 84 is_stmt 0 view .LVU156
 580 00a2 AC70     		strb	r4, [r5, #2]
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 70


 727:STM32_WPAN/App/app_ble.c ****                                          BleApplicationContext.BleApplicationContext_legacy.bleSecu
 581              		.loc 1 727 3 is_stmt 1 view .LVU157
 582 00a4 0494     		str	r4, [sp, #16]
 583 00a6 0391     		str	r1, [sp, #12]
 584 00a8 0294     		str	r4, [sp, #8]
 585 00aa 0192     		str	r2, [sp, #4]
 586 00ac 0093     		str	r3, [sp]
 587 00ae 2346     		mov	r3, r4
 588 00b0 3246     		mov	r2, r6
 589 00b2 3146     		mov	r1, r6
 590 00b4 2046     		mov	r0, r4
 591 00b6 FFF7FEFF 		bl	aci_gap_set_authentication_requirement
 592              	.LVL50:
 741:STM32_WPAN/App/app_ble.c ****    {
 593              		.loc 1 741 4 view .LVU158
 741:STM32_WPAN/App/app_ble.c ****    {
 594              		.loc 1 741 75 is_stmt 0 view .LVU159
 595 00ba AB78     		ldrb	r3, [r5, #2]	@ zero_extendqisi2
 741:STM32_WPAN/App/app_ble.c ****    {
 596              		.loc 1 741 7 view .LVU160
 597 00bc 0BB9     		cbnz	r3, .L34
 598              	.L31:
 745:STM32_WPAN/App/app_ble.c **** 
 599              		.loc 1 745 1 view .LVU161
 600 00be 08B0     		add	sp, sp, #32
 601              	.LCFI9:
 602              		.cfi_remember_state
 603              		.cfi_def_cfa_offset 16
 604              		@ sp needed
 605 00c0 70BD     		pop	{r4, r5, r6, pc}
 606              	.L34:
 607              	.LCFI10:
 608              		.cfi_restore_state
 743:STM32_WPAN/App/app_ble.c ****    }
 609              		.loc 1 743 6 is_stmt 1 view .LVU162
 610 00c2 FFF7FEFF 		bl	aci_gap_configure_whitelist
 611              	.LVL51:
 745:STM32_WPAN/App/app_ble.c **** 
 612              		.loc 1 745 1 is_stmt 0 view .LVU163
 613 00c6 FAE7     		b	.L31
 614              	.L36:
 615              		.align	2
 616              	.L35:
 617 00c8 00000000 		.word	.LANCHOR5
 618 00cc 00000000 		.word	.LANCHOR6
 619 00d0 00000000 		.word	.LC6
 620 00d4 00000000 		.word	.LANCHOR0
 621 00d8 07B20100 		.word	111111
 622              		.cfi_endproc
 623              	.LFE1265:
 625              		.section	.rodata.Adv_Request.str1.4,"aMS",%progbits,1
 626              		.align	2
 627              	.LC7:
 628 0000 53756363 		.ascii	"Successfully Start Fast Advertising \000"
 628      65737366 
 628      756C6C79 
 628      20537461 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 71


 628      72742046 
 629 0025 000000   		.align	2
 630              	.LC8:
 631 0028 53746172 		.ascii	"Start Fast Advertising Failed , result: %d \012\000"
 631      74204661 
 631      73742041 
 631      64766572 
 631      74697369 
 632              		.section	.text.Adv_Request,"ax",%progbits
 633              		.align	1
 634              		.syntax unified
 635              		.thumb
 636              		.thumb_func
 637              		.fpu fpv4-sp-d16
 639              	Adv_Request:
 640              	.LVL52:
 641              	.LFB1266:
 748:STM32_WPAN/App/app_ble.c ****   tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 642              		.loc 1 748 1 is_stmt 1 view -0
 643              		.cfi_startproc
 644              		@ args = 0, pretend = 0, frame = 0
 645              		@ frame_needed = 0, uses_anonymous_args = 0
 748:STM32_WPAN/App/app_ble.c ****   tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 646              		.loc 1 748 1 is_stmt 0 view .LVU165
 647 0000 10B5     		push	{r4, lr}
 648              	.LCFI11:
 649              		.cfi_def_cfa_offset 8
 650              		.cfi_offset 4, -8
 651              		.cfi_offset 14, -4
 652 0002 88B0     		sub	sp, sp, #32
 653              	.LCFI12:
 654              		.cfi_def_cfa_offset 40
 749:STM32_WPAN/App/app_ble.c **** 
 655              		.loc 1 749 3 is_stmt 1 view .LVU166
 656              	.LVL53:
 751:STM32_WPAN/App/app_ble.c ****     /* Start Fast or Low Power Advertising */
 657              		.loc 1 751 5 view .LVU167
 751:STM32_WPAN/App/app_ble.c ****     /* Start Fast or Low Power Advertising */
 658              		.loc 1 751 52 is_stmt 0 view .LVU168
 659 0004 194B     		ldr	r3, .L41
 660 0006 83F88000 		strb	r0, [r3, #128]
 753:STM32_WPAN/App/app_ble.c ****         ADV_TYPE,
 661              		.loc 1 753 5 is_stmt 1 view .LVU169
 753:STM32_WPAN/App/app_ble.c ****         ADV_TYPE,
 662              		.loc 1 753 11 is_stmt 0 view .LVU170
 663 000a 0020     		movs	r0, #0
 664              	.LVL54:
 753:STM32_WPAN/App/app_ble.c ****         ADV_TYPE,
 665              		.loc 1 753 11 view .LVU171
 666 000c 0690     		str	r0, [sp, #24]
 667 000e 0590     		str	r0, [sp, #20]
 668 0010 0490     		str	r0, [sp, #16]
 669 0012 0390     		str	r0, [sp, #12]
 670 0014 0290     		str	r0, [sp, #8]
 671 0016 0190     		str	r0, [sp, #4]
 672 0018 0090     		str	r0, [sp]
 673 001a 0346     		mov	r3, r0
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 72


 753:STM32_WPAN/App/app_ble.c ****         ADV_TYPE,
 674              		.loc 1 753 11 view .LVU172
 675 001c A022     		movs	r2, #160
 676 001e 8021     		movs	r1, #128
 677 0020 FFF7FEFF 		bl	aci_gap_set_discoverable
 678              	.LVL55:
 767:STM32_WPAN/App/app_ble.c **** 
 679              		.loc 1 767 5 is_stmt 1 view .LVU173
 767:STM32_WPAN/App/app_ble.c **** 
 680              		.loc 1 767 11 is_stmt 0 view .LVU174
 681 0024 1249     		ldr	r1, .L41+4
 682 0026 0A20     		movs	r0, #10
 683 0028 FFF7FEFF 		bl	aci_gap_update_adv_data
 684              	.LVL56:
 769:STM32_WPAN/App/app_ble.c ****     {
 685              		.loc 1 769 5 is_stmt 1 view .LVU175
 769:STM32_WPAN/App/app_ble.c ****     {
 686              		.loc 1 769 8 is_stmt 0 view .LVU176
 687 002c 70B9     		cbnz	r0, .L38
 771:STM32_WPAN/App/app_ble.c ****     }
 688              		.loc 1 771 9 is_stmt 1 view .LVU177
 771:STM32_WPAN/App/app_ble.c ****     }
 689              		.loc 1 771 9 view .LVU178
 690 002e 1148     		ldr	r0, .L41+8
 691              	.LVL57:
 771:STM32_WPAN/App/app_ble.c ****     }
 692              		.loc 1 771 9 is_stmt 0 view .LVU179
 693 0030 FFF7FEFF 		bl	DbgTraceGetFileName
 694              	.LVL58:
 695 0034 0146     		mov	r1, r0
 696 0036 40F20333 		movw	r3, #771
 697 003a 0F4A     		ldr	r2, .L41+12
 698 003c 0F48     		ldr	r0, .L41+16
 699 003e FFF7FEFF 		bl	printf
 700              	.LVL59:
 771:STM32_WPAN/App/app_ble.c ****     }
 701              		.loc 1 771 9 is_stmt 1 view .LVU180
 702 0042 0F48     		ldr	r0, .L41+20
 703 0044 FFF7FEFF 		bl	puts
 704              	.LVL60:
 771:STM32_WPAN/App/app_ble.c ****     }
 705              		.loc 1 771 9 view .LVU181
 771:STM32_WPAN/App/app_ble.c ****     }
 706              		.loc 1 771 63 view .LVU182
 707              	.L37:
 779:STM32_WPAN/App/app_ble.c **** 
 708              		.loc 1 779 1 is_stmt 0 view .LVU183
 709 0048 08B0     		add	sp, sp, #32
 710              	.LCFI13:
 711              		.cfi_remember_state
 712              		.cfi_def_cfa_offset 8
 713              		@ sp needed
 714 004a 10BD     		pop	{r4, pc}
 715              	.LVL61:
 716              	.L38:
 717              	.LCFI14:
 718              		.cfi_restore_state
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 73


 779:STM32_WPAN/App/app_ble.c **** 
 719              		.loc 1 779 1 view .LVU184
 720 004c 0446     		mov	r4, r0
 775:STM32_WPAN/App/app_ble.c ****     }
 721              		.loc 1 775 9 is_stmt 1 view .LVU185
 775:STM32_WPAN/App/app_ble.c ****     }
 722              		.loc 1 775 9 view .LVU186
 723 004e 0948     		ldr	r0, .L41+8
 724              	.LVL62:
 775:STM32_WPAN/App/app_ble.c ****     }
 725              		.loc 1 775 9 is_stmt 0 view .LVU187
 726 0050 FFF7FEFF 		bl	DbgTraceGetFileName
 727              	.LVL63:
 728 0054 0146     		mov	r1, r0
 729 0056 40F20733 		movw	r3, #775
 730 005a 074A     		ldr	r2, .L41+12
 731 005c 0748     		ldr	r0, .L41+16
 732 005e FFF7FEFF 		bl	printf
 733              	.LVL64:
 775:STM32_WPAN/App/app_ble.c ****     }
 734              		.loc 1 775 9 is_stmt 1 view .LVU188
 735 0062 2146     		mov	r1, r4
 736 0064 0748     		ldr	r0, .L41+24
 737 0066 FFF7FEFF 		bl	printf
 738              	.LVL65:
 775:STM32_WPAN/App/app_ble.c ****     }
 739              		.loc 1 775 9 view .LVU189
 775:STM32_WPAN/App/app_ble.c ****     }
 740              		.loc 1 775 74 view .LVU190
 778:STM32_WPAN/App/app_ble.c **** }
 741              		.loc 1 778 3 view .LVU191
 742 006a EDE7     		b	.L37
 743              	.L42:
 744              		.align	2
 745              	.L41:
 746 006c 00000000 		.word	.LANCHOR0
 747 0070 00000000 		.word	.LANCHOR7
 748 0074 00000000 		.word	.LC1
 749 0078 00000000 		.word	.LANCHOR8
 750 007c 1C000000 		.word	.LC2
 751 0080 00000000 		.word	.LC7
 752 0084 28000000 		.word	.LC8
 753              		.cfi_endproc
 754              	.LFE1266:
 756              		.section	.text.APP_BLE_Init,"ax",%progbits
 757              		.align	1
 758              		.global	APP_BLE_Init
 759              		.syntax unified
 760              		.thumb
 761              		.thumb_func
 762              		.fpu fpv4-sp-d16
 764              	APP_BLE_Init:
 765              	.LFB1261:
 254:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN APP_BLE_Init_1 */
 766              		.loc 1 254 1 view -0
 767              		.cfi_startproc
 768              		@ args = 0, pretend = 0, frame = 56
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 74


 769              		@ frame_needed = 0, uses_anonymous_args = 0
 770 0000 30B5     		push	{r4, r5, lr}
 771              	.LCFI15:
 772              		.cfi_def_cfa_offset 12
 773              		.cfi_offset 4, -12
 774              		.cfi_offset 5, -8
 775              		.cfi_offset 14, -4
 776 0002 8FB0     		sub	sp, sp, #60
 777              	.LCFI16:
 778              		.cfi_def_cfa_offset 72
 258:STM32_WPAN/App/app_ble.c ****   {
 779              		.loc 1 258 3 view .LVU193
 258:STM32_WPAN/App/app_ble.c ****   {
 780              		.loc 1 258 33 is_stmt 0 view .LVU194
 781 0004 01AC     		add	r4, sp, #4
 782 0006 1B4D     		ldr	r5, .L47
 783 0008 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 784 000a 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 785 000c 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 786 000e 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 787 0010 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 788 0012 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 789 0014 2B68     		ldr	r3, [r5]
 790 0016 2370     		strb	r3, [r4]
 288:STM32_WPAN/App/app_ble.c **** 
 791              		.loc 1 288 3 is_stmt 1 view .LVU195
 792 0018 FFF7FEFF 		bl	Ble_Tl_Init
 793              	.LVL66:
 293:STM32_WPAN/App/app_ble.c **** 
 794              		.loc 1 293 3 view .LVU196
 795 001c 0121     		movs	r1, #1
 796 001e 0220     		movs	r0, #2
 797 0020 FFF7FEFF 		bl	UTIL_LPM_SetOffMode
 798              	.LVL67:
 298:STM32_WPAN/App/app_ble.c **** 
 799              		.loc 1 298 3 view .LVU197
 800 0024 144A     		ldr	r2, .L47+4
 801 0026 0021     		movs	r1, #0
 802 0028 0220     		movs	r0, #2
 803 002a FFF7FEFF 		bl	UTIL_SEQ_RegTask
 804              	.LVL68:
 303:STM32_WPAN/App/app_ble.c ****   {
 805              		.loc 1 303 3 view .LVU198
 303:STM32_WPAN/App/app_ble.c ****   {
 806              		.loc 1 303 7 is_stmt 0 view .LVU199
 807 002e 01A8     		add	r0, sp, #4
 808 0030 FFF7FEFF 		bl	SHCI_C2_BLE_Init
 809              	.LVL69:
 303:STM32_WPAN/App/app_ble.c ****   {
 810              		.loc 1 303 6 view .LVU200
 811 0034 D8B9     		cbnz	r0, .L46
 812              	.L44:
 311:STM32_WPAN/App/app_ble.c **** 
 813              		.loc 1 311 3 is_stmt 1 view .LVU201
 814 0036 FFF7FEFF 		bl	Ble_Hci_Gap_Gatt_Init
 815              	.LVL70:
 316:STM32_WPAN/App/app_ble.c **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 75


 816              		.loc 1 316 3 view .LVU202
 817 003a FFF7FEFF 		bl	SVCCTL_Init
 818              	.LVL71:
 321:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 819              		.loc 1 321 3 view .LVU203
 321:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 820              		.loc 1 321 50 is_stmt 0 view .LVU204
 821 003e 0F4C     		ldr	r4, .L47+8
 822 0040 0025     		movs	r5, #0
 823 0042 84F88050 		strb	r5, [r4, #128]
 322:STM32_WPAN/App/app_ble.c ****   /**
 824              		.loc 1 322 3 is_stmt 1 view .LVU205
 322:STM32_WPAN/App/app_ble.c ****   /**
 825              		.loc 1 322 71 is_stmt 0 view .LVU206
 826 0046 4FF6FF73 		movw	r3, #65535
 827 004a E382     		strh	r3, [r4, #22]	@ movhi
 326:STM32_WPAN/App/app_ble.c ****   /**
 828              		.loc 1 326 3 is_stmt 1 view .LVU207
 829 004c 0C4A     		ldr	r2, .L47+12
 830 004e 2946     		mov	r1, r5
 831 0050 0120     		movs	r0, #1
 832 0052 FFF7FEFF 		bl	UTIL_SEQ_RegTask
 833              	.LVL72:
 331:STM32_WPAN/App/app_ble.c **** #endif
 834              		.loc 1 331 3 view .LVU208
 835 0056 0620     		movs	r0, #6
 836 0058 FFF7FEFF 		bl	aci_hal_set_radio_activity_mask
 837              	.LVL73:
 341:STM32_WPAN/App/app_ble.c **** 
 838              		.loc 1 341 3 view .LVU209
 839 005c FFF7FEFF 		bl	Custom_APP_Init
 840              	.LVL74:
 350:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 841              		.loc 1 350 3 view .LVU210
 350:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 842              		.loc 1 350 70 is_stmt 0 view .LVU211
 843 0060 6576     		strb	r5, [r4, #25]
 351:STM32_WPAN/App/app_ble.c **** 
 844              		.loc 1 351 3 is_stmt 1 view .LVU212
 351:STM32_WPAN/App/app_ble.c **** 
 845              		.loc 1 351 70 is_stmt 0 view .LVU213
 846 0062 2576     		strb	r5, [r4, #24]
 356:STM32_WPAN/App/app_ble.c **** 
 847              		.loc 1 356 4 is_stmt 1 view .LVU214
 848 0064 0120     		movs	r0, #1
 849 0066 FFF7FEFF 		bl	Adv_Request
 850              	.LVL75:
 361:STM32_WPAN/App/app_ble.c **** }
 851              		.loc 1 361 3 view .LVU215
 362:STM32_WPAN/App/app_ble.c **** 
 852              		.loc 1 362 1 is_stmt 0 view .LVU216
 853 006a 0FB0     		add	sp, sp, #60
 854              	.LCFI17:
 855              		.cfi_remember_state
 856              		.cfi_def_cfa_offset 12
 857              		@ sp needed
 858 006c 30BD     		pop	{r4, r5, pc}
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 76


 859              	.L46:
 860              	.LCFI18:
 861              		.cfi_restore_state
 305:STM32_WPAN/App/app_ble.c ****   }
 862              		.loc 1 305 5 is_stmt 1 view .LVU217
 863 006e FFF7FEFF 		bl	Error_Handler
 864              	.LVL76:
 865 0072 E0E7     		b	.L44
 866              	.L48:
 867              		.align	2
 868              	.L47:
 869 0074 00000000 		.word	.LANCHOR9
 870 0078 00000000 		.word	hci_user_evt_proc
 871 007c 00000000 		.word	.LANCHOR0
 872 0080 00000000 		.word	Adv_Cancel
 873              		.cfi_endproc
 874              	.LFE1261:
 876              		.section	.rodata.SVCCTL_App_Notification.str1.4,"aMS",%progbits,1
 877              		.align	2
 878              	.LC9:
 879 0000 0D0A0D2A 		.ascii	"\015\012\015** DISCONNECTION EVENT WITH CLIENT \000"
 879      2A204449 
 879      53434F4E 
 879      4E454354 
 879      494F4E20 
 880 0027 00       		.align	2
 881              	.LC10:
 882 0028 0D0A0D2A 		.ascii	"\015\012\015** CONNECTION UPDATE EVENT WITH CLIENT "
 882      2A20434F 
 882      4E4E4543 
 882      54494F4E 
 882      20555044 
 883 0052 00       		.ascii	"\000"
 884 0053 00       		.align	2
 885              	.LC11:
 886 0054 4843495F 		.ascii	"HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE for connecti"
 886      4C455F43 
 886      4F4E4E45 
 886      4354494F 
 886      4E5F434F 
 887 0087 6F6E2068 		.ascii	"on handle 0x%x\012\000"
 887      616E646C 
 887      65203078 
 887      25780A00 
 888 0097 00       		.align	2
 889              	.LC12:
 890 0098 0D0A0D2A 		.ascii	"\015\012\015** ACI_GAP_PROC_COMPLETE_VSEVT_CODE \000"
 890      2A204143 
 890      495F4741 
 890      505F5052 
 890      4F435F43 
 891              		.align	2
 892              	.LC13:
 893 00c0 0D0A0D2A 		.ascii	"\015\012\015** ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_"
 893      2A204143 
 893      495F4741 
 893      505F4B45 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 77


 893      59505245 
 894 00ea 434F4445 		.ascii	"CODE \000"
 894      2000
 895              		.align	2
 896              	.LC14:
 897 00f0 6E756D65 		.ascii	"numeric_value = %ld\012\000"
 897      7269635F 
 897      76616C75 
 897      65203D20 
 897      256C640A 
 898 0105 000000   		.align	2
 899              	.LC15:
 900 0108 424C455F 		.ascii	"BLE_CTRL_App_Notification: ACI_GAP_PAIRING_COMPLETE"
 900      4354524C 
 900      5F417070 
 900      5F4E6F74 
 900      69666963 
 901 013b 5F565345 		.ascii	"_VSEVT_CODE, pairing_complete->Status = %d\012\000"
 901      56545F43 
 901      4F44452C 
 901      20706169 
 901      72696E67 
 902              		.section	.text.SVCCTL_App_Notification,"ax",%progbits
 903              		.align	1
 904              		.global	SVCCTL_App_Notification
 905              		.syntax unified
 906              		.thumb
 907              		.thumb_func
 908              		.fpu fpv4-sp-d16
 910              	SVCCTL_App_Notification:
 911              	.LVL77:
 912              	.LFB1262:
 365:STM32_WPAN/App/app_ble.c ****   hci_event_pckt *event_pckt;
 913              		.loc 1 365 1 view -0
 914              		.cfi_startproc
 915              		@ args = 0, pretend = 0, frame = 0
 916              		@ frame_needed = 0, uses_anonymous_args = 0
 365:STM32_WPAN/App/app_ble.c ****   hci_event_pckt *event_pckt;
 917              		.loc 1 365 1 is_stmt 0 view .LVU219
 918 0000 10B5     		push	{r4, lr}
 919              	.LCFI19:
 920              		.cfi_def_cfa_offset 8
 921              		.cfi_offset 4, -8
 922              		.cfi_offset 14, -4
 923 0002 0446     		mov	r4, r0
 366:STM32_WPAN/App/app_ble.c ****   evt_le_meta_event *meta_evt;
 924              		.loc 1 366 3 is_stmt 1 view .LVU220
 367:STM32_WPAN/App/app_ble.c ****   evt_blecore_aci *blecore_evt;
 925              		.loc 1 367 3 view .LVU221
 368:STM32_WPAN/App/app_ble.c **** 
 926              		.loc 1 368 3 view .LVU222
 370:STM32_WPAN/App/app_ble.c **** 
 927              		.loc 1 370 3 view .LVU223
 928              	.LVL78:
 373:STM32_WPAN/App/app_ble.c ****   aci_gap_pairing_complete_event_rp0 *pairing_complete;
 929              		.loc 1 373 3 view .LVU224
 374:STM32_WPAN/App/app_ble.c ****   uint32_t numeric_value;
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 78


 930              		.loc 1 374 3 view .LVU225
 375:STM32_WPAN/App/app_ble.c ****   /* PAIRING */
 931              		.loc 1 375 3 view .LVU226
 382:STM32_WPAN/App/app_ble.c ****   {
 932              		.loc 1 382 3 view .LVU227
 382:STM32_WPAN/App/app_ble.c ****   {
 933              		.loc 1 382 21 is_stmt 0 view .LVU228
 934 0004 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 382:STM32_WPAN/App/app_ble.c ****   {
 935              		.loc 1 382 3 view .LVU229
 936 0006 3E2B     		cmp	r3, #62
 937 0008 29D0     		beq	.L50
 938 000a FF2B     		cmp	r3, #255
 939 000c 62D0     		beq	.L51
 940 000e 052B     		cmp	r3, #5
 941 0010 01D0     		beq	.L64
 942              	.LVL79:
 943              	.L52:
 548:STM32_WPAN/App/app_ble.c **** }
 944              		.loc 1 548 3 is_stmt 1 view .LVU230
 549:STM32_WPAN/App/app_ble.c **** 
 945              		.loc 1 549 1 is_stmt 0 view .LVU231
 946 0012 0120     		movs	r0, #1
 947 0014 10BD     		pop	{r4, pc}
 948              	.LVL80:
 949              	.L64:
 950              	.LBB15:
 386:STM32_WPAN/App/app_ble.c ****       disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) event_pckt->data;
 951              		.loc 1 386 7 is_stmt 1 view .LVU232
 387:STM32_WPAN/App/app_ble.c **** 
 952              		.loc 1 387 7 view .LVU233
 389:STM32_WPAN/App/app_ble.c ****       {
 953              		.loc 1 389 7 view .LVU234
 389:STM32_WPAN/App/app_ble.c ****       {
 954              		.loc 1 389 39 is_stmt 0 view .LVU235
 955 0016 8288     		ldrh	r2, [r0, #4]	@ unaligned
 389:STM32_WPAN/App/app_ble.c ****       {
 956              		.loc 1 389 112 view .LVU236
 957 0018 614B     		ldr	r3, .L67
 958 001a DB8A     		ldrh	r3, [r3, #22]
 389:STM32_WPAN/App/app_ble.c ****       {
 959              		.loc 1 389 10 view .LVU237
 960 001c 9A42     		cmp	r2, r3
 961 001e 0BD0     		beq	.L65
 962              	.LVL81:
 963              	.L53:
 394:STM32_WPAN/App/app_ble.c ****       }
 964              		.loc 1 394 9 is_stmt 1 discriminator 1 view .LVU238
 394:STM32_WPAN/App/app_ble.c ****       }
 965              		.loc 1 394 67 discriminator 1 view .LVU239
 398:STM32_WPAN/App/app_ble.c **** 
 966              		.loc 1 398 7 discriminator 1 view .LVU240
 967 0020 0120     		movs	r0, #1
 968 0022 FFF7FEFF 		bl	Adv_Request
 969              	.LVL82:
 403:STM32_WPAN/App/app_ble.c ****       handleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.conn
 970              		.loc 1 403 7 discriminator 1 view .LVU241
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 79


 403:STM32_WPAN/App/app_ble.c ****       handleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.conn
 971              		.loc 1 403 44 is_stmt 0 discriminator 1 view .LVU242
 972 0026 5F48     		ldr	r0, .L67+4
 973 0028 0123     		movs	r3, #1
 974 002a 0370     		strb	r3, [r0]
 404:STM32_WPAN/App/app_ble.c ****       Custom_APP_Notification(&handleNotification);
 975              		.loc 1 404 7 is_stmt 1 discriminator 1 view .LVU243
 404:STM32_WPAN/App/app_ble.c ****       Custom_APP_Notification(&handleNotification);
 976              		.loc 1 404 95 is_stmt 0 discriminator 1 view .LVU244
 977 002c 5C4B     		ldr	r3, .L67
 978 002e DB8A     		ldrh	r3, [r3, #22]
 404:STM32_WPAN/App/app_ble.c ****       Custom_APP_Notification(&handleNotification);
 979              		.loc 1 404 43 discriminator 1 view .LVU245
 980 0030 4380     		strh	r3, [r0, #2]	@ movhi
 405:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN EVT_DISCONN_COMPLETE */
 981              		.loc 1 405 7 is_stmt 1 discriminator 1 view .LVU246
 982 0032 FFF7FEFF 		bl	Custom_APP_Notification
 983              	.LVL83:
 984              	.LBE15:
 411:STM32_WPAN/App/app_ble.c **** 
 985              		.loc 1 411 5 discriminator 1 view .LVU247
 986 0036 ECE7     		b	.L52
 987              	.LVL84:
 988              	.L65:
 989              	.LBB16:
 391:STM32_WPAN/App/app_ble.c ****         BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 990              		.loc 1 391 9 view .LVU248
 391:STM32_WPAN/App/app_ble.c ****         BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 991              		.loc 1 391 77 is_stmt 0 view .LVU249
 992 0038 594B     		ldr	r3, .L67
 993 003a 0022     		movs	r2, #0
 994 003c DA82     		strh	r2, [r3, #22]	@ movhi
 392:STM32_WPAN/App/app_ble.c **** 
 995              		.loc 1 392 9 is_stmt 1 view .LVU250
 392:STM32_WPAN/App/app_ble.c **** 
 996              		.loc 1 392 56 is_stmt 0 view .LVU251
 997 003e 83F88020 		strb	r2, [r3, #128]
 394:STM32_WPAN/App/app_ble.c ****       }
 998              		.loc 1 394 9 is_stmt 1 view .LVU252
 394:STM32_WPAN/App/app_ble.c ****       }
 999              		.loc 1 394 9 view .LVU253
 1000 0042 5948     		ldr	r0, .L67+8
 1001              	.LVL85:
 394:STM32_WPAN/App/app_ble.c ****       }
 1002              		.loc 1 394 9 is_stmt 0 view .LVU254
 1003 0044 FFF7FEFF 		bl	DbgTraceGetFileName
 1004              	.LVL86:
 1005 0048 0146     		mov	r1, r0
 1006 004a 4FF4C573 		mov	r3, #394
 1007 004e 574A     		ldr	r2, .L67+12
 1008 0050 5748     		ldr	r0, .L67+16
 1009 0052 FFF7FEFF 		bl	printf
 1010              	.LVL87:
 394:STM32_WPAN/App/app_ble.c ****       }
 1011              		.loc 1 394 9 is_stmt 1 view .LVU255
 1012 0056 5748     		ldr	r0, .L67+20
 1013 0058 FFF7FEFF 		bl	puts
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 80


 1014              	.LVL88:
 1015 005c E0E7     		b	.L53
 1016              	.LVL89:
 1017              	.L50:
 394:STM32_WPAN/App/app_ble.c ****       }
 1018              		.loc 1 394 9 is_stmt 0 view .LVU256
 1019              	.LBE16:
 415:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN EVT_LE_META_EVENT */
 1020              		.loc 1 415 7 is_stmt 1 view .LVU257
 419:STM32_WPAN/App/app_ble.c ****       {
 1021              		.loc 1 419 7 view .LVU258
 419:STM32_WPAN/App/app_ble.c ****       {
 1022              		.loc 1 419 23 is_stmt 0 view .LVU259
 1023 005e C378     		ldrb	r3, [r0, #3]	@ zero_extendqisi2
 1024 0060 012B     		cmp	r3, #1
 1025 0062 0FD0     		beq	.L54
 1026 0064 032B     		cmp	r3, #3
 1027 0066 D4D1     		bne	.L52
 422:STM32_WPAN/App/app_ble.c **** 
 1028              		.loc 1 422 11 is_stmt 1 view .LVU260
 422:STM32_WPAN/App/app_ble.c **** 
 1029              		.loc 1 422 11 view .LVU261
 1030 0068 4F48     		ldr	r0, .L67+8
 1031              	.LVL90:
 422:STM32_WPAN/App/app_ble.c **** 
 1032              		.loc 1 422 11 is_stmt 0 view .LVU262
 1033 006a FFF7FEFF 		bl	DbgTraceGetFileName
 1034              	.LVL91:
 1035 006e 0146     		mov	r1, r0
 1036 0070 4FF4D373 		mov	r3, #422
 1037 0074 4D4A     		ldr	r2, .L67+12
 1038 0076 4E48     		ldr	r0, .L67+16
 1039 0078 FFF7FEFF 		bl	printf
 1040              	.LVL92:
 422:STM32_WPAN/App/app_ble.c **** 
 1041              		.loc 1 422 11 is_stmt 1 view .LVU263
 1042 007c 4E48     		ldr	r0, .L67+24
 1043 007e FFF7FEFF 		bl	puts
 1044              	.LVL93:
 422:STM32_WPAN/App/app_ble.c **** 
 1045              		.loc 1 422 11 view .LVU264
 422:STM32_WPAN/App/app_ble.c **** 
 1046              		.loc 1 422 73 view .LVU265
 427:STM32_WPAN/App/app_ble.c ****         case HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE:
 1047              		.loc 1 427 11 view .LVU266
 1048 0082 C6E7     		b	.L52
 1049              	.LVL94:
 1050              	.L54:
 1051              	.LBB17:
 430:STM32_WPAN/App/app_ble.c **** 
 1052              		.loc 1 430 11 view .LVU267
 435:STM32_WPAN/App/app_ble.c **** 
 1053              		.loc 1 435 11 view .LVU268
 437:STM32_WPAN/App/app_ble.c ****           if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 1054              		.loc 1 437 11 view .LVU269
 437:STM32_WPAN/App/app_ble.c ****           if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 1055              		.loc 1 437 11 view .LVU270
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 81


 1056 0084 4848     		ldr	r0, .L67+8
 1057              	.LVL95:
 437:STM32_WPAN/App/app_ble.c ****           if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 1058              		.loc 1 437 11 is_stmt 0 view .LVU271
 1059 0086 FFF7FEFF 		bl	DbgTraceGetFileName
 1060              	.LVL96:
 1061 008a 0146     		mov	r1, r0
 1062 008c 40F2B513 		movw	r3, #437
 1063 0090 464A     		ldr	r2, .L67+12
 1064 0092 4748     		ldr	r0, .L67+16
 1065 0094 FFF7FEFF 		bl	printf
 1066              	.LVL97:
 437:STM32_WPAN/App/app_ble.c ****           if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 1067              		.loc 1 437 11 is_stmt 1 view .LVU272
 1068 0098 B4F80510 		ldrh	r1, [r4, #5]	@ unaligned
 1069 009c 4748     		ldr	r0, .L67+28
 1070 009e FFF7FEFF 		bl	printf
 1071              	.LVL98:
 437:STM32_WPAN/App/app_ble.c ****           if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 1072              		.loc 1 437 11 view .LVU273
 437:STM32_WPAN/App/app_ble.c ****           if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 1073              		.loc 1 437 139 view .LVU274
 438:STM32_WPAN/App/app_ble.c ****           {
 1074              		.loc 1 438 11 view .LVU275
 438:STM32_WPAN/App/app_ble.c ****           {
 1075              		.loc 1 438 36 is_stmt 0 view .LVU276
 1076 00a2 3F4B     		ldr	r3, .L67
 1077 00a4 93F88030 		ldrb	r3, [r3, #128]	@ zero_extendqisi2
 438:STM32_WPAN/App/app_ble.c ****           {
 1078              		.loc 1 438 14 view .LVU277
 1079 00a8 042B     		cmp	r3, #4
 1080 00aa 0ED0     		beq	.L66
 446:STM32_WPAN/App/app_ble.c ****           }
 1081              		.loc 1 446 13 is_stmt 1 view .LVU278
 446:STM32_WPAN/App/app_ble.c ****           }
 1082              		.loc 1 446 60 is_stmt 0 view .LVU279
 1083 00ac 3C4B     		ldr	r3, .L67
 1084 00ae 0522     		movs	r2, #5
 1085 00b0 83F88020 		strb	r2, [r3, #128]
 1086              	.L56:
 448:STM32_WPAN/App/app_ble.c ****           /**
 1087              		.loc 1 448 11 is_stmt 1 view .LVU280
 448:STM32_WPAN/App/app_ble.c ****           /**
 1088              		.loc 1 448 106 is_stmt 0 view .LVU281
 1089 00b4 B4F80530 		ldrh	r3, [r4, #5]	@ unaligned
 448:STM32_WPAN/App/app_ble.c ****           /**
 1090              		.loc 1 448 79 view .LVU282
 1091 00b8 394A     		ldr	r2, .L67
 1092 00ba D382     		strh	r3, [r2, #22]	@ movhi
 452:STM32_WPAN/App/app_ble.c ****           handleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.
 1093              		.loc 1 452 11 is_stmt 1 view .LVU283
 452:STM32_WPAN/App/app_ble.c ****           handleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.
 1094              		.loc 1 452 48 is_stmt 0 view .LVU284
 1095 00bc 3948     		ldr	r0, .L67+4
 1096 00be 0022     		movs	r2, #0
 1097 00c0 0270     		strb	r2, [r0]
 453:STM32_WPAN/App/app_ble.c ****           Custom_APP_Notification(&handleNotification);
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 82


 1098              		.loc 1 453 11 is_stmt 1 view .LVU285
 453:STM32_WPAN/App/app_ble.c ****           Custom_APP_Notification(&handleNotification);
 1099              		.loc 1 453 47 is_stmt 0 view .LVU286
 1100 00c2 4380     		strh	r3, [r0, #2]	@ movhi
 454:STM32_WPAN/App/app_ble.c ****           /* USER CODE BEGIN HCI_EVT_LE_CONN_COMPLETE */
 1101              		.loc 1 454 11 is_stmt 1 view .LVU287
 1102 00c4 FFF7FEFF 		bl	Custom_APP_Notification
 1103              	.LVL99:
 1104              	.LBE17:
 459:STM32_WPAN/App/app_ble.c **** 
 1105              		.loc 1 459 9 view .LVU288
 1106 00c8 A3E7     		b	.L52
 1107              	.L66:
 1108              	.LBB18:
 441:STM32_WPAN/App/app_ble.c ****           }
 1109              		.loc 1 441 13 view .LVU289
 441:STM32_WPAN/App/app_ble.c ****           }
 1110              		.loc 1 441 60 is_stmt 0 view .LVU290
 1111 00ca 354B     		ldr	r3, .L67
 1112 00cc 0622     		movs	r2, #6
 1113 00ce 83F88020 		strb	r2, [r3, #128]
 1114 00d2 EFE7     		b	.L56
 1115              	.LVL100:
 1116              	.L51:
 441:STM32_WPAN/App/app_ble.c ****           }
 1117              		.loc 1 441 60 view .LVU291
 1118              	.LBE18:
 475:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN EVT_VENDOR */
 1119              		.loc 1 475 7 is_stmt 1 view .LVU292
 479:STM32_WPAN/App/app_ble.c ****       {
 1120              		.loc 1 479 7 view .LVU293
 479:STM32_WPAN/App/app_ble.c ****       {
 1121              		.loc 1 479 26 is_stmt 0 view .LVU294
 1122 00d4 B0F80330 		ldrh	r3, [r0, #3]	@ unaligned
 1123 00d8 A3F20143 		subw	r3, r3, #1025
 1124 00dc 092B     		cmp	r3, #9
 1125 00de 98D8     		bhi	.L52
 1126 00e0 01A2     		adr	r2, .L58
 1127 00e2 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1128 00e6 00BF     		.p2align 2
 1129              	.L58:
 1130 00e8 81010000 		.word	.L62+1
 1131 00ec 49010000 		.word	.L61+1
 1132 00f0 13000000 		.word	.L52+1
 1133 00f4 13000000 		.word	.L52+1
 1134 00f8 13000000 		.word	.L52+1
 1135 00fc 13000000 		.word	.L52+1
 1136 0100 11010000 		.word	.L60+1
 1137 0104 13000000 		.word	.L52+1
 1138 0108 55010000 		.word	.L59+1
 1139 010c 2D010000 		.word	.L57+1
 1140              		.p2align 1
 1141              	.L60:
 496:STM32_WPAN/App/app_ble.c ****         /* USER CODE BEGIN EVT_BLUE_GAP_PROCEDURE_COMPLETE */
 1142              		.loc 1 496 9 is_stmt 1 view .LVU295
 496:STM32_WPAN/App/app_ble.c ****         /* USER CODE BEGIN EVT_BLUE_GAP_PROCEDURE_COMPLETE */
 1143              		.loc 1 496 9 view .LVU296
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 83


 1144 0110 2548     		ldr	r0, .L67+8
 1145              	.LVL101:
 496:STM32_WPAN/App/app_ble.c ****         /* USER CODE BEGIN EVT_BLUE_GAP_PROCEDURE_COMPLETE */
 1146              		.loc 1 496 9 is_stmt 0 view .LVU297
 1147 0112 FFF7FEFF 		bl	DbgTraceGetFileName
 1148              	.LVL102:
 1149 0116 0146     		mov	r1, r0
 1150 0118 4FF4F873 		mov	r3, #496
 1151 011c 234A     		ldr	r2, .L67+12
 1152 011e 2448     		ldr	r0, .L67+16
 1153 0120 FFF7FEFF 		bl	printf
 1154              	.LVL103:
 496:STM32_WPAN/App/app_ble.c ****         /* USER CODE BEGIN EVT_BLUE_GAP_PROCEDURE_COMPLETE */
 1155              		.loc 1 496 9 is_stmt 1 view .LVU298
 1156 0124 2648     		ldr	r0, .L67+32
 1157 0126 FFF7FEFF 		bl	puts
 1158              	.LVL104:
 496:STM32_WPAN/App/app_ble.c ****         /* USER CODE BEGIN EVT_BLUE_GAP_PROCEDURE_COMPLETE */
 1159              		.loc 1 496 9 view .LVU299
 496:STM32_WPAN/App/app_ble.c ****         /* USER CODE BEGIN EVT_BLUE_GAP_PROCEDURE_COMPLETE */
 1160              		.loc 1 496 68 view .LVU300
 500:STM32_WPAN/App/app_ble.c **** #if(RADIO_ACTIVITY_EVENT != 0)
 1161              		.loc 1 500 11 view .LVU301
 1162 012a 72E7     		b	.L52
 1163              	.LVL105:
 1164              	.L57:
 511:STM32_WPAN/App/app_ble.c ****         break;
 1165              		.loc 1 511 10 view .LVU302
 511:STM32_WPAN/App/app_ble.c ****         break;
 1166              		.loc 1 511 10 view .LVU303
 1167 012c 1E48     		ldr	r0, .L67+8
 1168              	.LVL106:
 511:STM32_WPAN/App/app_ble.c ****         break;
 1169              		.loc 1 511 10 is_stmt 0 view .LVU304
 1170 012e FFF7FEFF 		bl	DbgTraceGetFileName
 1171              	.LVL107:
 1172 0132 0146     		mov	r1, r0
 1173 0134 40F2FF13 		movw	r3, #511
 1174 0138 1C4A     		ldr	r2, .L67+12
 1175 013a 1D48     		ldr	r0, .L67+16
 1176 013c FFF7FEFF 		bl	printf
 1177              	.LVL108:
 511:STM32_WPAN/App/app_ble.c ****         break;
 1178              		.loc 1 511 10 is_stmt 1 view .LVU305
 1179 0140 2048     		ldr	r0, .L67+36
 1180 0142 FFF7FEFF 		bl	puts
 1181              	.LVL109:
 511:STM32_WPAN/App/app_ble.c ****         break;
 1182              		.loc 1 511 10 view .LVU306
 511:STM32_WPAN/App/app_ble.c ****         break;
 1183              		.loc 1 511 77 view .LVU307
 512:STM32_WPAN/App/app_ble.c **** 
 1184              		.loc 1 512 9 view .LVU308
 1185 0146 64E7     		b	.L52
 1186              	.LVL110:
 1187              	.L61:
 515:STM32_WPAN/App/app_ble.c ****         break;
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 84


 1188              		.loc 1 515 13 view .LVU309
 1189 0148 1F49     		ldr	r1, .L67+40
 1190 014a 154B     		ldr	r3, .L67
 1191 014c D88A     		ldrh	r0, [r3, #22]
 1192              	.LVL111:
 515:STM32_WPAN/App/app_ble.c ****         break;
 1193              		.loc 1 515 13 is_stmt 0 view .LVU310
 1194 014e FFF7FEFF 		bl	aci_gap_pass_key_resp
 1195              	.LVL112:
 516:STM32_WPAN/App/app_ble.c **** 
 1196              		.loc 1 516 9 is_stmt 1 view .LVU311
 1197 0152 5EE7     		b	.L52
 1198              	.LVL113:
 1199              	.L59:
 519:STM32_WPAN/App/app_ble.c ****             numeric_value = evt_numeric_value->Numeric_Value;
 1200              		.loc 1 519 13 view .LVU312
 520:STM32_WPAN/App/app_ble.c ****             APP_DBG_MSG("numeric_value = %ld\n", numeric_value);
 1201              		.loc 1 520 13 view .LVU313
 520:STM32_WPAN/App/app_ble.c ****             APP_DBG_MSG("numeric_value = %ld\n", numeric_value);
 1202              		.loc 1 520 27 is_stmt 0 view .LVU314
 1203 0154 D0F80740 		ldr	r4, [r0, #7]	@ unaligned
 1204              	.LVL114:
 521:STM32_WPAN/App/app_ble.c ****             aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationCont
 1205              		.loc 1 521 13 is_stmt 1 view .LVU315
 521:STM32_WPAN/App/app_ble.c ****             aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationCont
 1206              		.loc 1 521 13 view .LVU316
 1207 0158 1348     		ldr	r0, .L67+8
 1208              	.LVL115:
 521:STM32_WPAN/App/app_ble.c ****             aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationCont
 1209              		.loc 1 521 13 is_stmt 0 view .LVU317
 1210 015a FFF7FEFF 		bl	DbgTraceGetFileName
 1211              	.LVL116:
 1212 015e 0146     		mov	r1, r0
 1213 0160 40F20923 		movw	r3, #521
 1214 0164 114A     		ldr	r2, .L67+12
 1215 0166 1248     		ldr	r0, .L67+16
 1216 0168 FFF7FEFF 		bl	printf
 1217              	.LVL117:
 521:STM32_WPAN/App/app_ble.c ****             aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationCont
 1218              		.loc 1 521 13 is_stmt 1 view .LVU318
 1219 016c 2146     		mov	r1, r4
 1220 016e 1748     		ldr	r0, .L67+44
 1221 0170 FFF7FEFF 		bl	printf
 1222              	.LVL118:
 521:STM32_WPAN/App/app_ble.c ****             aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationCont
 1223              		.loc 1 521 13 view .LVU319
 521:STM32_WPAN/App/app_ble.c ****             aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationCont
 1224              		.loc 1 521 64 view .LVU320
 522:STM32_WPAN/App/app_ble.c ****         break;
 1225              		.loc 1 522 13 view .LVU321
 1226 0174 0121     		movs	r1, #1
 1227 0176 0A4B     		ldr	r3, .L67
 1228 0178 D88A     		ldrh	r0, [r3, #22]
 1229 017a FFF7FEFF 		bl	aci_gap_numeric_comparison_value_confirm_yesno
 1230              	.LVL119:
 523:STM32_WPAN/App/app_ble.c **** 
 1231              		.loc 1 523 9 view .LVU322
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 85


 1232 017e 48E7     		b	.L52
 1233              	.LVL120:
 1234              	.L62:
 526:STM32_WPAN/App/app_ble.c ****             APP_DBG_MSG("BLE_CTRL_App_Notification: ACI_GAP_PAIRING_COMPLETE_VSEVT_CODE, pairing_co
 1235              		.loc 1 526 13 view .LVU323
 527:STM32_WPAN/App/app_ble.c ****         break;
 1236              		.loc 1 527 13 view .LVU324
 527:STM32_WPAN/App/app_ble.c ****         break;
 1237              		.loc 1 527 13 view .LVU325
 1238 0180 0948     		ldr	r0, .L67+8
 1239              	.LVL121:
 527:STM32_WPAN/App/app_ble.c ****         break;
 1240              		.loc 1 527 13 is_stmt 0 view .LVU326
 1241 0182 FFF7FEFF 		bl	DbgTraceGetFileName
 1242              	.LVL122:
 1243 0186 0146     		mov	r1, r0
 1244 0188 40F20F23 		movw	r3, #527
 1245 018c 074A     		ldr	r2, .L67+12
 1246 018e 0848     		ldr	r0, .L67+16
 1247 0190 FFF7FEFF 		bl	printf
 1248              	.LVL123:
 527:STM32_WPAN/App/app_ble.c ****         break;
 1249              		.loc 1 527 13 is_stmt 1 view .LVU327
 1250 0194 E179     		ldrb	r1, [r4, #7]	@ zero_extendqisi2
 1251 0196 0E48     		ldr	r0, .L67+48
 1252 0198 FFF7FEFF 		bl	printf
 1253              	.LVL124:
 527:STM32_WPAN/App/app_ble.c ****         break;
 1254              		.loc 1 527 13 view .LVU328
 527:STM32_WPAN/App/app_ble.c ****         break;
 1255              		.loc 1 527 148 view .LVU329
 528:STM32_WPAN/App/app_ble.c ****         /* PAIRING */
 1256              		.loc 1 528 9 view .LVU330
 1257 019c 39E7     		b	.L52
 1258              	.L68:
 1259 019e 00BF     		.align	2
 1260              	.L67:
 1261 01a0 00000000 		.word	.LANCHOR0
 1262 01a4 00000000 		.word	handleNotification
 1263 01a8 00000000 		.word	.LC1
 1264 01ac 00000000 		.word	.LANCHOR10
 1265 01b0 1C000000 		.word	.LC2
 1266 01b4 00000000 		.word	.LC9
 1267 01b8 28000000 		.word	.LC10
 1268 01bc 54000000 		.word	.LC11
 1269 01c0 98000000 		.word	.LC12
 1270 01c4 C0000000 		.word	.LC13
 1271 01c8 07B20100 		.word	111111
 1272 01cc F0000000 		.word	.LC14
 1273 01d0 08010000 		.word	.LC15
 1274              		.cfi_endproc
 1275              	.LFE1262:
 1277              		.section	.text.APP_BLE_Get_Server_Connection_Status,"ax",%progbits
 1278              		.align	1
 1279              		.global	APP_BLE_Get_Server_Connection_Status
 1280              		.syntax unified
 1281              		.thumb
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 86


 1282              		.thumb_func
 1283              		.fpu fpv4-sp-d16
 1285              	APP_BLE_Get_Server_Connection_Status:
 1286              	.LFB1263:
 552:STM32_WPAN/App/app_ble.c ****     return BleApplicationContext.Device_Connection_Status;
 1287              		.loc 1 552 1 view -0
 1288              		.cfi_startproc
 1289              		@ args = 0, pretend = 0, frame = 0
 1290              		@ frame_needed = 0, uses_anonymous_args = 0
 1291              		@ link register save eliminated.
 553:STM32_WPAN/App/app_ble.c **** }
 1292              		.loc 1 553 5 view .LVU332
 554:STM32_WPAN/App/app_ble.c **** 
 1293              		.loc 1 554 1 is_stmt 0 view .LVU333
 1294 0000 014B     		ldr	r3, .L70
 1295 0002 93F88000 		ldrb	r0, [r3, #128]	@ zero_extendqisi2
 1296 0006 7047     		bx	lr
 1297              	.L71:
 1298              		.align	2
 1299              	.L70:
 1300 0008 00000000 		.word	.LANCHOR0
 1301              		.cfi_endproc
 1302              	.LFE1263:
 1304              		.section	.text.hci_notify_asynch_evt,"ax",%progbits
 1305              		.align	1
 1306              		.global	hci_notify_asynch_evt
 1307              		.syntax unified
 1308              		.thumb
 1309              		.thumb_func
 1310              		.fpu fpv4-sp-d16
 1312              	hci_notify_asynch_evt:
 1313              	.LVL125:
 1314              	.LFB1269:
 924:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 1315              		.loc 1 924 1 is_stmt 1 view -0
 1316              		.cfi_startproc
 1317              		@ args = 0, pretend = 0, frame = 0
 1318              		@ frame_needed = 0, uses_anonymous_args = 0
 924:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 1319              		.loc 1 924 1 is_stmt 0 view .LVU335
 1320 0000 08B5     		push	{r3, lr}
 1321              	.LCFI20:
 1322              		.cfi_def_cfa_offset 8
 1323              		.cfi_offset 3, -8
 1324              		.cfi_offset 14, -4
 925:STM32_WPAN/App/app_ble.c ****   return;
 1325              		.loc 1 925 3 is_stmt 1 view .LVU336
 1326 0002 0021     		movs	r1, #0
 1327 0004 0220     		movs	r0, #2
 1328              	.LVL126:
 925:STM32_WPAN/App/app_ble.c ****   return;
 1329              		.loc 1 925 3 is_stmt 0 view .LVU337
 1330 0006 FFF7FEFF 		bl	UTIL_SEQ_SetTask
 1331              	.LVL127:
 926:STM32_WPAN/App/app_ble.c **** }
 1332              		.loc 1 926 3 is_stmt 1 view .LVU338
 927:STM32_WPAN/App/app_ble.c **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 87


 1333              		.loc 1 927 1 is_stmt 0 view .LVU339
 1334 000a 08BD     		pop	{r3, pc}
 1335              		.cfi_endproc
 1336              	.LFE1269:
 1338              		.section	.text.hci_cmd_resp_release,"ax",%progbits
 1339              		.align	1
 1340              		.global	hci_cmd_resp_release
 1341              		.syntax unified
 1342              		.thumb
 1343              		.thumb_func
 1344              		.fpu fpv4-sp-d16
 1346              	hci_cmd_resp_release:
 1347              	.LVL128:
 1348              	.LFB1270:
 930:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 1349              		.loc 1 930 1 is_stmt 1 view -0
 1350              		.cfi_startproc
 1351              		@ args = 0, pretend = 0, frame = 0
 1352              		@ frame_needed = 0, uses_anonymous_args = 0
 930:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 1353              		.loc 1 930 1 is_stmt 0 view .LVU341
 1354 0000 08B5     		push	{r3, lr}
 1355              	.LCFI21:
 1356              		.cfi_def_cfa_offset 8
 1357              		.cfi_offset 3, -8
 1358              		.cfi_offset 14, -4
 931:STM32_WPAN/App/app_ble.c ****   return;
 1359              		.loc 1 931 3 is_stmt 1 view .LVU342
 1360 0002 0120     		movs	r0, #1
 1361              	.LVL129:
 931:STM32_WPAN/App/app_ble.c ****   return;
 1362              		.loc 1 931 3 is_stmt 0 view .LVU343
 1363 0004 FFF7FEFF 		bl	UTIL_SEQ_SetEvt
 1364              	.LVL130:
 932:STM32_WPAN/App/app_ble.c **** }
 1365              		.loc 1 932 3 is_stmt 1 view .LVU344
 933:STM32_WPAN/App/app_ble.c **** 
 1366              		.loc 1 933 1 is_stmt 0 view .LVU345
 1367 0008 08BD     		pop	{r3, pc}
 1368              		.cfi_endproc
 1369              	.LFE1270:
 1371              		.section	.text.hci_cmd_resp_wait,"ax",%progbits
 1372              		.align	1
 1373              		.global	hci_cmd_resp_wait
 1374              		.syntax unified
 1375              		.thumb
 1376              		.thumb_func
 1377              		.fpu fpv4-sp-d16
 1379              	hci_cmd_resp_wait:
 1380              	.LVL131:
 1381              	.LFB1271:
 936:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 1382              		.loc 1 936 1 is_stmt 1 view -0
 1383              		.cfi_startproc
 1384              		@ args = 0, pretend = 0, frame = 0
 1385              		@ frame_needed = 0, uses_anonymous_args = 0
 936:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 88


 1386              		.loc 1 936 1 is_stmt 0 view .LVU347
 1387 0000 08B5     		push	{r3, lr}
 1388              	.LCFI22:
 1389              		.cfi_def_cfa_offset 8
 1390              		.cfi_offset 3, -8
 1391              		.cfi_offset 14, -4
 937:STM32_WPAN/App/app_ble.c ****   return;
 1392              		.loc 1 937 3 is_stmt 1 view .LVU348
 1393 0002 0120     		movs	r0, #1
 1394              	.LVL132:
 937:STM32_WPAN/App/app_ble.c ****   return;
 1395              		.loc 1 937 3 is_stmt 0 view .LVU349
 1396 0004 FFF7FEFF 		bl	UTIL_SEQ_WaitEvt
 1397              	.LVL133:
 938:STM32_WPAN/App/app_ble.c **** }
 1398              		.loc 1 938 3 is_stmt 1 view .LVU350
 939:STM32_WPAN/App/app_ble.c **** 
 1399              		.loc 1 939 1 is_stmt 0 view .LVU351
 1400 0008 08BD     		pop	{r3, pc}
 1401              		.cfi_endproc
 1402              	.LFE1271:
 1404              		.section	.text.SVCCTL_ResumeUserEventFlow,"ax",%progbits
 1405              		.align	1
 1406              		.global	SVCCTL_ResumeUserEventFlow
 1407              		.syntax unified
 1408              		.thumb
 1409              		.thumb_func
 1410              		.fpu fpv4-sp-d16
 1412              	SVCCTL_ResumeUserEventFlow:
 1413              	.LFB1274:
 991:STM32_WPAN/App/app_ble.c **** 
 992:STM32_WPAN/App/app_ble.c **** void SVCCTL_ResumeUserEventFlow( void )
 993:STM32_WPAN/App/app_ble.c **** {
 1414              		.loc 1 993 1 is_stmt 1 view -0
 1415              		.cfi_startproc
 1416              		@ args = 0, pretend = 0, frame = 0
 1417              		@ frame_needed = 0, uses_anonymous_args = 0
 1418 0000 08B5     		push	{r3, lr}
 1419              	.LCFI23:
 1420              		.cfi_def_cfa_offset 8
 1421              		.cfi_offset 3, -8
 1422              		.cfi_offset 14, -4
 994:STM32_WPAN/App/app_ble.c ****   hci_resume_flow();
 1423              		.loc 1 994 3 view .LVU353
 1424 0002 FFF7FEFF 		bl	hci_resume_flow
 1425              	.LVL134:
 995:STM32_WPAN/App/app_ble.c ****   return;
 1426              		.loc 1 995 3 view .LVU354
 996:STM32_WPAN/App/app_ble.c **** }
 1427              		.loc 1 996 1 is_stmt 0 view .LVU355
 1428 0006 08BD     		pop	{r3, pc}
 1429              		.cfi_endproc
 1430              	.LFE1274:
 1432              		.global	ad_data
 1433              		.comm	handleNotification,4,4
 1434              		.global	MagicKeywordAddress
 1435              		.global	MagicKeywordValue
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 89


 1436              		.section	.rodata
 1437              		.align	2
 1438              		.set	.LANCHOR9,. + 0
 1439              	.LC0:
 1440 0000 00000000 		.word	0
 1441 0004 00000000 		.word	0
 1442 0008 00000000 		.word	0
 1443 000c 00000000 		.word	0
 1444 0010 00000000 		.word	0
 1445 0014 4400     		.short	68
 1446 0016 0800     		.short	8
 1447 0018 4005     		.short	1344
 1448 001a 02       		.byte	2
 1449 001b 01       		.byte	1
 1450 001c 12       		.byte	18
 1451 001d 27       		.byte	39
 1452 001e 9C00     		.short	156
 1453 0020 F401     		.short	500
 1454 0022 00       		.byte	0
 1455 0023 00       		.byte	0
 1456 0024 FFFFFFFF 		.word	-1
 1457 0028 4801     		.short	328
 1458 002a 01       		.byte	1
 1459 002b 00       		.byte	0
 1460 002c 00       		.byte	0
 1461 002d 20       		.byte	32
 1462 002e 00       		.byte	0
 1463 002f 00       		.byte	0
 1464 0030 00       		.byte	0
 1465              		.section	.bss.bd_addr_udn,"aw",%nobits
 1466              		.align	2
 1467              		.set	.LANCHOR3,. + 0
 1470              	bd_addr_udn:
 1471 0000 00000000 		.space	6
 1471      0000
 1472              		.section	.data.ad_data,"aw"
 1473              		.align	2
 1474              		.set	.LANCHOR7,. + 0
 1477              	ad_data:
 1478 0000 09094955 		.ascii	"\011\011IULS_BLE"
 1478      4C535F42 
 1478      4C45
 1479              		.section	.rodata.BLE_CFG_ER_VALUE,"a"
 1480              		.align	2
 1481              		.set	.LANCHOR6,. + 0
 1484              	BLE_CFG_ER_VALUE:
 1485 0000 FEDCBA09 		.ascii	"\376\334\272\011\207eC!\376\334\272\011\207eC!"
 1485      87654321 
 1485      FEDCBA09 
 1485      87654321 
 1486              		.section	.rodata.BLE_CFG_IR_VALUE,"a"
 1487              		.align	2
 1488              		.set	.LANCHOR5,. + 0
 1491              	BLE_CFG_IR_VALUE:
 1492 0000 12345678 		.ascii	"\0224Vx\232\274\336\360\0224Vx\232\274\336\360"
 1492      9ABCDEF0 
 1492      12345678 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 90


 1492      9ABCDEF0 
 1493              		.section	.rodata.M_bd_addr,"a"
 1494              		.align	2
 1495              		.set	.LANCHOR4,. + 0
 1498              	M_bd_addr:
 1499 0000 6C7AD8AC 		.ascii	"lz\330\254Wr"
 1499      5772
 1500              		.section	.rodata.__FUNCTION__.18632,"a"
 1501              		.align	2
 1502              		.set	.LANCHOR10,. + 0
 1505              	__FUNCTION__.18632:
 1506 0000 53564343 		.ascii	"SVCCTL_App_Notification\000"
 1506      544C5F41 
 1506      70705F4E 
 1506      6F746966 
 1506      69636174 
 1507              		.section	.rodata.__FUNCTION__.18671,"a"
 1508              		.align	2
 1509              		.set	.LANCHOR8,. + 0
 1512              	__FUNCTION__.18671:
 1513 0000 4164765F 		.ascii	"Adv_Request\000"
 1513      52657175 
 1513      65737400 
 1514              		.section	.rodata.__FUNCTION__.18684,"a"
 1515              		.align	2
 1516              		.set	.LANCHOR1,. + 0
 1519              	__FUNCTION__.18684:
 1520 0000 4164765F 		.ascii	"Adv_Cancel\000"
 1520      43616E63 
 1520      656C00
 1521              		.section	BLE_APP_CONTEXT,"aw"
 1522              		.align	2
 1523              		.set	.LANCHOR0,. + 0
 1526              	BleApplicationContext:
 1527 0000 00000000 		.space	132
 1527      00000000 
 1527      00000000 
 1527      00000000 
 1527      00000000 
 1528              		.section	MB_MEM1,"aw"
 1529              		.align	2
 1530              		.set	.LANCHOR2,. + 0
 1533              	BleCmdBuffer:
 1534 0000 00000000 		.space	267
 1534      00000000 
 1534      00000000 
 1534      00000000 
 1534      00000000 
 1535              		.section	TAG_OTA_END,"a"
 1536              		.align	2
 1539              	MagicKeywordValue:
 1540 0000 298A4494 		.word	-1807447511
 1541              		.section	TAG_OTA_START,"a"
 1542              		.align	2
 1545              	MagicKeywordAddress:
 1546 0000 00000000 		.word	MagicKeywordValue
 1547              		.text
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 91


 1548              	.Letext0:
 1549              		.file 3 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/machine/_de
 1550              		.file 4 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_stdint
 1551              		.file 5 "Drivers/CMSIS/Include/core_cm4.h"
 1552              		.file 6 "Drivers/CMSIS/Device/ST/STM32WBxx/Include/system_stm32wbxx.h"
 1553              		.file 7 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_def.h"
 1554              		.file 8 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_flash.h"
 1555              		.file 9 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_uart.h"
 1556              		.file 10 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal.h"
 1557              		.file 11 "Core/Inc/app_conf.h"
 1558              		.file 12 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/lock.h
 1559              		.file 13 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_types
 1560              		.file 14 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/lib/gcc/arm-none-eabi/9.2.1/incl
 1561              		.file 15 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/reent.
 1562              		.file 16 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/stdlib.h"
 1563              		.file 17 "Middlewares/ST/STM32_WPAN/ble/core/auto/ble_types.h"
 1564              		.file 18 "Middlewares/ST/STM32_WPAN/ble/core/auto/ble_events.h"
 1565              		.file 19 "Middlewares/ST/STM32_WPAN/ble/core/ble_legacy.h"
 1566              		.file 20 "Middlewares/ST/STM32_WPAN/ble/svc/Inc/svc_ctl.h"
 1567              		.file 21 "Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl.h"
 1568              		.file 22 "Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl.h"
 1569              		.file 23 "STM32_WPAN/App/app_ble.h"
 1570              		.file 24 "Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/shci/shci.h"
 1571              		.file 25 "Utilities/lpm/tiny_lpm/stm32_lpm.h"
 1572              		.file 26 "Middlewares/ST/STM32_WPAN/utilities/otp.h"
 1573              		.file 27 "STM32_WPAN/App/custom_app.h"
 1574              		.file 28 "Utilities/sequencer/stm32_seq.h"
 1575              		.file 29 "Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gap_aci.h"
 1576              		.file 30 "Middlewares/ST/STM32_WPAN/utilities/dbg_trace.h"
 1577              		.file 31 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/stdio.h"
 1578              		.file 32 "Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gatt_aci.h"
 1579              		.file 33 "Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hci_le.h"
 1580              		.file 34 "Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hal_aci.h"
 1581              		.file 35 "Core/Inc/main.h"
 1582              		.file 36 "<built-in>"
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 92


DEFINED SYMBOLS
                            *ABS*:0000000000000000 app_ble.c
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:18     .rodata.Adv_Cancel.str1.4:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:34     .text.Adv_Cancel:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:41     .text.Adv_Cancel:0000000000000000 Adv_Cancel
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:151    .text.Adv_Cancel:0000000000000074 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:162    .text.Ble_Tl_Init:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:168    .text.Ble_Tl_Init:0000000000000000 Ble_Tl_Init
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:205    .text.Ble_Tl_Init:000000000000001c $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:272    .text.BLE_StatusNot:0000000000000000 BLE_StatusNot
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:218    .text.BLE_UserEvtRx:0000000000000000 BLE_UserEvtRx
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:212    .text.BLE_UserEvtRx:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:266    .text.BLE_StatusNot:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:321    .text.BleGetBdAddress:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:327    .text.BleGetBdAddress:0000000000000000 BleGetBdAddress
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:430    .text.BleGetBdAddress:000000000000003c $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:437    .rodata.Ble_Hci_Gap_Gatt_Init.str1.4:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:441    .text.Ble_Hci_Gap_Gatt_Init:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:447    .text.Ble_Hci_Gap_Gatt_Init:0000000000000000 Ble_Hci_Gap_Gatt_Init
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:617    .text.Ble_Hci_Gap_Gatt_Init:00000000000000c8 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:626    .rodata.Adv_Request.str1.4:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:633    .text.Adv_Request:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:639    .text.Adv_Request:0000000000000000 Adv_Request
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:746    .text.Adv_Request:000000000000006c $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:757    .text.APP_BLE_Init:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:764    .text.APP_BLE_Init:0000000000000000 APP_BLE_Init
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:869    .text.APP_BLE_Init:0000000000000074 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:877    .rodata.SVCCTL_App_Notification.str1.4:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:903    .text.SVCCTL_App_Notification:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:910    .text.SVCCTL_App_Notification:0000000000000000 SVCCTL_App_Notification
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:1130   .text.SVCCTL_App_Notification:00000000000000e8 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:1140   .text.SVCCTL_App_Notification:0000000000000110 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:1261   .text.SVCCTL_App_Notification:00000000000001a0 $d
                            *COM*:0000000000000004 handleNotification
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:1278   .text.APP_BLE_Get_Server_Connection_Status:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:1285   .text.APP_BLE_Get_Server_Connection_Status:0000000000000000 APP_BLE_Get_Server_Connection_Status
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:1300   .text.APP_BLE_Get_Server_Connection_Status:0000000000000008 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:1305   .text.hci_notify_asynch_evt:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:1312   .text.hci_notify_asynch_evt:0000000000000000 hci_notify_asynch_evt
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:1339   .text.hci_cmd_resp_release:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:1346   .text.hci_cmd_resp_release:0000000000000000 hci_cmd_resp_release
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:1372   .text.hci_cmd_resp_wait:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:1379   .text.hci_cmd_resp_wait:0000000000000000 hci_cmd_resp_wait
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:1405   .text.SVCCTL_ResumeUserEventFlow:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:1412   .text.SVCCTL_ResumeUserEventFlow:0000000000000000 SVCCTL_ResumeUserEventFlow
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:1477   .data.ad_data:0000000000000000 ad_data
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:1545   TAG_OTA_START:0000000000000000 MagicKeywordAddress
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:1539   TAG_OTA_END:0000000000000000 MagicKeywordValue
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:1437   .rodata:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:1466   .bss.bd_addr_udn:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:1470   .bss.bd_addr_udn:0000000000000000 bd_addr_udn
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:1473   .data.ad_data:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:1480   .rodata.BLE_CFG_ER_VALUE:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:1484   .rodata.BLE_CFG_ER_VALUE:0000000000000000 BLE_CFG_ER_VALUE
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:1487   .rodata.BLE_CFG_IR_VALUE:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:1491   .rodata.BLE_CFG_IR_VALUE:0000000000000000 BLE_CFG_IR_VALUE
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:1494   .rodata.M_bd_addr:0000000000000000 $d
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s 			page 93


/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:1498   .rodata.M_bd_addr:0000000000000000 M_bd_addr
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:1501   .rodata.__FUNCTION__.18632:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:1505   .rodata.__FUNCTION__.18632:0000000000000000 __FUNCTION__.18632
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:1508   .rodata.__FUNCTION__.18671:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:1512   .rodata.__FUNCTION__.18671:0000000000000000 __FUNCTION__.18671
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:1515   .rodata.__FUNCTION__.18684:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:1519   .rodata.__FUNCTION__.18684:0000000000000000 __FUNCTION__.18684
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:1522   BLE_APP_CONTEXT:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:1526   BLE_APP_CONTEXT:0000000000000000 BleApplicationContext
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:1529   MB_MEM1:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:1533   MB_MEM1:0000000000000000 BleCmdBuffer
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:1536   TAG_OTA_END:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccrxVZaa.s:1542   TAG_OTA_START:0000000000000000 $d

UNDEFINED SYMBOLS
aci_gap_set_non_discoverable
DbgTraceGetFileName
printf
hci_init
SVCCTL_UserEvtRx
UTIL_SEQ_PauseTask
UTIL_SEQ_ResumeTask
OTP_Read
hci_reset
aci_hal_write_config_data
aci_hal_set_tx_power_level
aci_gatt_init
aci_gap_init
aci_gatt_update_char_value
hci_le_set_default_phy
aci_gap_set_io_capability
aci_gap_set_authentication_requirement
aci_gap_configure_whitelist
aci_gap_set_discoverable
aci_gap_update_adv_data
puts
UTIL_LPM_SetOffMode
UTIL_SEQ_RegTask
SHCI_C2_BLE_Init
SVCCTL_Init
aci_hal_set_radio_activity_mask
Custom_APP_Init
Error_Handler
hci_user_evt_proc
Custom_APP_Notification
aci_gap_pass_key_resp
aci_gap_numeric_comparison_value_confirm_yesno
UTIL_SEQ_SetTask
UTIL_SEQ_SetEvt
UTIL_SEQ_WaitEvt
hci_resume_flow
