`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: The University of Texas at San Antonio
// Engineer: Dalen Ricks
// 
// Create Date: 10/13/2023 11:30:41 AM
// Design Name: 4-Bit ALU Test Bench
// Module Name: ALU_4_tb
// Project Name: 4-Bit ALU
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: ALU_4
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module ALU_4_tb();
    parameter   word_size = 4,
    control_word = 3,
    ADD = 3'b000,
    SUB = 3'b001,
    OR = 3'b010,
    AND = 3'b011,
    SHL = 3'b100,
    SHR = 3'b101,
    ROL = 3'b110,
    ROR = 3'b111;

    wire [word_size - 1:0] out;
    wire cout;
    reg [word_size - 1:0] a, b;
    reg [control_word - 1:0] control;
    reg cin;

    ALU_4 UUT(out, cout, a, b, control, cin);

    initial begin
        $monitor("Operation: %d, a: %d, b:%d, cin:%d | Out = %d, Cout = %d",
            control, a, b, cin, out, cout);
        a = 4'b1010;
        b = 4'b0101;
        cin = 1'b0;
        control = ADD;

        #10
        cin = 1;

        #10
        a = 4'b1010;
        b = 4'b1010;
        cin = 0;
        control = SUB;

        #10
        cin = 1;

        #10
        a = 4'b1010;
        b = 4'b0100;
        cin = 0;
        control = OR;

        #10
        control = AND;

        #10
        a = 4'b1101;
        control = SHL;

        #10
        control = SHR;

        #10
        control = ROL;

        #10
        control = ROR;
    end
endmodule
