// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "08/11/2019 17:23:14"

// 
// Device: Altera EP4CGX22CF19C6 Package FBGA324
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module rv32i (
	clock,
	rd,
	add_rd,
	w_rd,
	rs1,
	add_rs1,
	r_rs1,
	rs2,
	add_rs2,
	r_rs2);
input 	clock;
input 	[31:0] rd;
input 	[4:0] add_rd;
input 	w_rd;
output 	[31:0] rs1;
input 	[4:0] add_rs1;
input 	r_rs1;
output 	[31:0] rs2;
input 	[4:0] add_rs2;
input 	r_rs2;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \rs1[0]~output_o ;
wire \rs1[1]~output_o ;
wire \rs1[2]~output_o ;
wire \rs1[3]~output_o ;
wire \rs1[4]~output_o ;
wire \rs1[5]~output_o ;
wire \rs1[6]~output_o ;
wire \rs1[7]~output_o ;
wire \rs1[8]~output_o ;
wire \rs1[9]~output_o ;
wire \rs1[10]~output_o ;
wire \rs1[11]~output_o ;
wire \rs1[12]~output_o ;
wire \rs1[13]~output_o ;
wire \rs1[14]~output_o ;
wire \rs1[15]~output_o ;
wire \rs1[16]~output_o ;
wire \rs1[17]~output_o ;
wire \rs1[18]~output_o ;
wire \rs1[19]~output_o ;
wire \rs1[20]~output_o ;
wire \rs1[21]~output_o ;
wire \rs1[22]~output_o ;
wire \rs1[23]~output_o ;
wire \rs1[24]~output_o ;
wire \rs1[25]~output_o ;
wire \rs1[26]~output_o ;
wire \rs1[27]~output_o ;
wire \rs1[28]~output_o ;
wire \rs1[29]~output_o ;
wire \rs1[30]~output_o ;
wire \rs1[31]~output_o ;
wire \rs2[0]~output_o ;
wire \rs2[1]~output_o ;
wire \rs2[2]~output_o ;
wire \rs2[3]~output_o ;
wire \rs2[4]~output_o ;
wire \rs2[5]~output_o ;
wire \rs2[6]~output_o ;
wire \rs2[7]~output_o ;
wire \rs2[8]~output_o ;
wire \rs2[9]~output_o ;
wire \rs2[10]~output_o ;
wire \rs2[11]~output_o ;
wire \rs2[12]~output_o ;
wire \rs2[13]~output_o ;
wire \rs2[14]~output_o ;
wire \rs2[15]~output_o ;
wire \rs2[16]~output_o ;
wire \rs2[17]~output_o ;
wire \rs2[18]~output_o ;
wire \rs2[19]~output_o ;
wire \rs2[20]~output_o ;
wire \rs2[21]~output_o ;
wire \rs2[22]~output_o ;
wire \rs2[23]~output_o ;
wire \rs2[24]~output_o ;
wire \rs2[25]~output_o ;
wire \rs2[26]~output_o ;
wire \rs2[27]~output_o ;
wire \rs2[28]~output_o ;
wire \rs2[29]~output_o ;
wire \rs2[30]~output_o ;
wire \rs2[31]~output_o ;
wire \w_rd~input_o ;
wire \clock~input_o ;
wire \r_rs1~input_o ;
wire \rd[0]~input_o ;
wire \add_rd[0]~input_o ;
wire \add_rd[1]~input_o ;
wire \add_rd[2]~input_o ;
wire \add_rd[3]~input_o ;
wire \add_rd[4]~input_o ;
wire \add_rs1[0]~input_o ;
wire \add_rs1[1]~input_o ;
wire \add_rs1[2]~input_o ;
wire \add_rs1[3]~input_o ;
wire \add_rs1[4]~input_o ;
wire \memory_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \rd[1]~input_o ;
wire \memory_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \rd[2]~input_o ;
wire \memory_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \rd[3]~input_o ;
wire \memory_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \rd[4]~input_o ;
wire \memory_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \rd[5]~input_o ;
wire \memory_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \rd[6]~input_o ;
wire \memory_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \rd[7]~input_o ;
wire \memory_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \rd[8]~input_o ;
wire \memory_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \rd[9]~input_o ;
wire \memory_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \rd[10]~input_o ;
wire \memory_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \rd[11]~input_o ;
wire \memory_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \rd[12]~input_o ;
wire \memory_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \rd[13]~input_o ;
wire \memory_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \rd[14]~input_o ;
wire \memory_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \rd[15]~input_o ;
wire \memory_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \rd[16]~input_o ;
wire \memory_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \rd[17]~input_o ;
wire \memory_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \rd[18]~input_o ;
wire \memory_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \rd[19]~input_o ;
wire \memory_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \rd[20]~input_o ;
wire \memory_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \rd[21]~input_o ;
wire \memory_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \rd[22]~input_o ;
wire \memory_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \rd[23]~input_o ;
wire \memory_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \rd[24]~input_o ;
wire \memory_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \rd[25]~input_o ;
wire \memory_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \rd[26]~input_o ;
wire \memory_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \rd[27]~input_o ;
wire \memory_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \rd[28]~input_o ;
wire \memory_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \rd[29]~input_o ;
wire \memory_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \rd[30]~input_o ;
wire \memory_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \rd[31]~input_o ;
wire \memory_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \r_rs2~input_o ;
wire \add_rs2[0]~input_o ;
wire \add_rs2[1]~input_o ;
wire \add_rs2[2]~input_o ;
wire \add_rs2[3]~input_o ;
wire \add_rs2[4]~input_o ;
wire \memory_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \memory_rtl_1|auto_generated|ram_block1a1~portbdataout ;
wire \memory_rtl_1|auto_generated|ram_block1a2~portbdataout ;
wire \memory_rtl_1|auto_generated|ram_block1a3~portbdataout ;
wire \memory_rtl_1|auto_generated|ram_block1a4~portbdataout ;
wire \memory_rtl_1|auto_generated|ram_block1a5~portbdataout ;
wire \memory_rtl_1|auto_generated|ram_block1a6~portbdataout ;
wire \memory_rtl_1|auto_generated|ram_block1a7~portbdataout ;
wire \memory_rtl_1|auto_generated|ram_block1a8~portbdataout ;
wire \memory_rtl_1|auto_generated|ram_block1a9~portbdataout ;
wire \memory_rtl_1|auto_generated|ram_block1a10~portbdataout ;
wire \memory_rtl_1|auto_generated|ram_block1a11~portbdataout ;
wire \memory_rtl_1|auto_generated|ram_block1a12~portbdataout ;
wire \memory_rtl_1|auto_generated|ram_block1a13~portbdataout ;
wire \memory_rtl_1|auto_generated|ram_block1a14~portbdataout ;
wire \memory_rtl_1|auto_generated|ram_block1a15~portbdataout ;
wire \memory_rtl_1|auto_generated|ram_block1a16~portbdataout ;
wire \memory_rtl_1|auto_generated|ram_block1a17~portbdataout ;
wire \memory_rtl_1|auto_generated|ram_block1a18~portbdataout ;
wire \memory_rtl_1|auto_generated|ram_block1a19~portbdataout ;
wire \memory_rtl_1|auto_generated|ram_block1a20~portbdataout ;
wire \memory_rtl_1|auto_generated|ram_block1a21~portbdataout ;
wire \memory_rtl_1|auto_generated|ram_block1a22~portbdataout ;
wire \memory_rtl_1|auto_generated|ram_block1a23~portbdataout ;
wire \memory_rtl_1|auto_generated|ram_block1a24~portbdataout ;
wire \memory_rtl_1|auto_generated|ram_block1a25~portbdataout ;
wire \memory_rtl_1|auto_generated|ram_block1a26~portbdataout ;
wire \memory_rtl_1|auto_generated|ram_block1a27~portbdataout ;
wire \memory_rtl_1|auto_generated|ram_block1a28~portbdataout ;
wire \memory_rtl_1|auto_generated|ram_block1a29~portbdataout ;
wire \memory_rtl_1|auto_generated|ram_block1a30~portbdataout ;
wire \memory_rtl_1|auto_generated|ram_block1a31~portbdataout ;

wire [0:0] \memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \memory_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;

assign \memory_rtl_0|auto_generated|ram_block1a0~portbdataout  = \memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \memory_rtl_0|auto_generated|ram_block1a1~portbdataout  = \memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \memory_rtl_0|auto_generated|ram_block1a2~portbdataout  = \memory_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \memory_rtl_0|auto_generated|ram_block1a3~portbdataout  = \memory_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \memory_rtl_0|auto_generated|ram_block1a4~portbdataout  = \memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \memory_rtl_0|auto_generated|ram_block1a5~portbdataout  = \memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \memory_rtl_0|auto_generated|ram_block1a6~portbdataout  = \memory_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \memory_rtl_0|auto_generated|ram_block1a7~portbdataout  = \memory_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \memory_rtl_0|auto_generated|ram_block1a8~portbdataout  = \memory_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \memory_rtl_0|auto_generated|ram_block1a9~portbdataout  = \memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \memory_rtl_0|auto_generated|ram_block1a10~portbdataout  = \memory_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \memory_rtl_0|auto_generated|ram_block1a11~portbdataout  = \memory_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \memory_rtl_0|auto_generated|ram_block1a12~portbdataout  = \memory_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \memory_rtl_0|auto_generated|ram_block1a13~portbdataout  = \memory_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \memory_rtl_0|auto_generated|ram_block1a14~portbdataout  = \memory_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \memory_rtl_0|auto_generated|ram_block1a15~portbdataout  = \memory_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \memory_rtl_0|auto_generated|ram_block1a16~portbdataout  = \memory_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \memory_rtl_0|auto_generated|ram_block1a17~portbdataout  = \memory_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \memory_rtl_0|auto_generated|ram_block1a18~portbdataout  = \memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \memory_rtl_0|auto_generated|ram_block1a19~portbdataout  = \memory_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \memory_rtl_0|auto_generated|ram_block1a20~portbdataout  = \memory_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \memory_rtl_0|auto_generated|ram_block1a21~portbdataout  = \memory_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \memory_rtl_0|auto_generated|ram_block1a22~portbdataout  = \memory_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \memory_rtl_0|auto_generated|ram_block1a23~portbdataout  = \memory_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \memory_rtl_0|auto_generated|ram_block1a24~portbdataout  = \memory_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \memory_rtl_0|auto_generated|ram_block1a25~portbdataout  = \memory_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \memory_rtl_0|auto_generated|ram_block1a26~portbdataout  = \memory_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \memory_rtl_0|auto_generated|ram_block1a27~portbdataout  = \memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \memory_rtl_0|auto_generated|ram_block1a28~portbdataout  = \memory_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \memory_rtl_0|auto_generated|ram_block1a29~portbdataout  = \memory_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \memory_rtl_0|auto_generated|ram_block1a30~portbdataout  = \memory_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \memory_rtl_0|auto_generated|ram_block1a31~portbdataout  = \memory_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \memory_rtl_1|auto_generated|ram_block1a0~portbdataout  = \memory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \memory_rtl_1|auto_generated|ram_block1a1~portbdataout  = \memory_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \memory_rtl_1|auto_generated|ram_block1a2~portbdataout  = \memory_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \memory_rtl_1|auto_generated|ram_block1a3~portbdataout  = \memory_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \memory_rtl_1|auto_generated|ram_block1a4~portbdataout  = \memory_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \memory_rtl_1|auto_generated|ram_block1a5~portbdataout  = \memory_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \memory_rtl_1|auto_generated|ram_block1a6~portbdataout  = \memory_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \memory_rtl_1|auto_generated|ram_block1a7~portbdataout  = \memory_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \memory_rtl_1|auto_generated|ram_block1a8~portbdataout  = \memory_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \memory_rtl_1|auto_generated|ram_block1a9~portbdataout  = \memory_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \memory_rtl_1|auto_generated|ram_block1a10~portbdataout  = \memory_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \memory_rtl_1|auto_generated|ram_block1a11~portbdataout  = \memory_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \memory_rtl_1|auto_generated|ram_block1a12~portbdataout  = \memory_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \memory_rtl_1|auto_generated|ram_block1a13~portbdataout  = \memory_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \memory_rtl_1|auto_generated|ram_block1a14~portbdataout  = \memory_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \memory_rtl_1|auto_generated|ram_block1a15~portbdataout  = \memory_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \memory_rtl_1|auto_generated|ram_block1a16~portbdataout  = \memory_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \memory_rtl_1|auto_generated|ram_block1a17~portbdataout  = \memory_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \memory_rtl_1|auto_generated|ram_block1a18~portbdataout  = \memory_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \memory_rtl_1|auto_generated|ram_block1a19~portbdataout  = \memory_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \memory_rtl_1|auto_generated|ram_block1a20~portbdataout  = \memory_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \memory_rtl_1|auto_generated|ram_block1a21~portbdataout  = \memory_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \memory_rtl_1|auto_generated|ram_block1a22~portbdataout  = \memory_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \memory_rtl_1|auto_generated|ram_block1a23~portbdataout  = \memory_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \memory_rtl_1|auto_generated|ram_block1a24~portbdataout  = \memory_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \memory_rtl_1|auto_generated|ram_block1a25~portbdataout  = \memory_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \memory_rtl_1|auto_generated|ram_block1a26~portbdataout  = \memory_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \memory_rtl_1|auto_generated|ram_block1a27~portbdataout  = \memory_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \memory_rtl_1|auto_generated|ram_block1a28~portbdataout  = \memory_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \memory_rtl_1|auto_generated|ram_block1a29~portbdataout  = \memory_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \memory_rtl_1|auto_generated|ram_block1a30~portbdataout  = \memory_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \memory_rtl_1|auto_generated|ram_block1a31~portbdataout  = \memory_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

cycloneiv_io_obuf \rs1[0]~output (
	.i(\memory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs1[0]~output .bus_hold = "false";
defparam \rs1[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs1[1]~output (
	.i(\memory_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs1[1]~output .bus_hold = "false";
defparam \rs1[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs1[2]~output (
	.i(\memory_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs1[2]~output .bus_hold = "false";
defparam \rs1[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs1[3]~output (
	.i(\memory_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs1[3]~output .bus_hold = "false";
defparam \rs1[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs1[4]~output (
	.i(\memory_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs1[4]~output .bus_hold = "false";
defparam \rs1[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs1[5]~output (
	.i(\memory_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs1[5]~output .bus_hold = "false";
defparam \rs1[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs1[6]~output (
	.i(\memory_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs1[6]~output .bus_hold = "false";
defparam \rs1[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs1[7]~output (
	.i(\memory_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs1[7]~output .bus_hold = "false";
defparam \rs1[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs1[8]~output (
	.i(\memory_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs1[8]~output .bus_hold = "false";
defparam \rs1[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs1[9]~output (
	.i(\memory_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs1[9]~output .bus_hold = "false";
defparam \rs1[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs1[10]~output (
	.i(\memory_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs1[10]~output .bus_hold = "false";
defparam \rs1[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs1[11]~output (
	.i(\memory_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs1[11]~output .bus_hold = "false";
defparam \rs1[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs1[12]~output (
	.i(\memory_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs1[12]~output .bus_hold = "false";
defparam \rs1[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs1[13]~output (
	.i(\memory_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs1[13]~output .bus_hold = "false";
defparam \rs1[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs1[14]~output (
	.i(\memory_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs1[14]~output .bus_hold = "false";
defparam \rs1[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs1[15]~output (
	.i(\memory_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs1[15]~output .bus_hold = "false";
defparam \rs1[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs1[16]~output (
	.i(\memory_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs1[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs1[16]~output .bus_hold = "false";
defparam \rs1[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs1[17]~output (
	.i(\memory_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs1[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs1[17]~output .bus_hold = "false";
defparam \rs1[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs1[18]~output (
	.i(\memory_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs1[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs1[18]~output .bus_hold = "false";
defparam \rs1[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs1[19]~output (
	.i(\memory_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs1[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs1[19]~output .bus_hold = "false";
defparam \rs1[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs1[20]~output (
	.i(\memory_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs1[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs1[20]~output .bus_hold = "false";
defparam \rs1[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs1[21]~output (
	.i(\memory_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs1[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs1[21]~output .bus_hold = "false";
defparam \rs1[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs1[22]~output (
	.i(\memory_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs1[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs1[22]~output .bus_hold = "false";
defparam \rs1[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs1[23]~output (
	.i(\memory_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs1[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs1[23]~output .bus_hold = "false";
defparam \rs1[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs1[24]~output (
	.i(\memory_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs1[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs1[24]~output .bus_hold = "false";
defparam \rs1[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs1[25]~output (
	.i(\memory_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs1[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs1[25]~output .bus_hold = "false";
defparam \rs1[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs1[26]~output (
	.i(\memory_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs1[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs1[26]~output .bus_hold = "false";
defparam \rs1[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs1[27]~output (
	.i(\memory_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs1[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs1[27]~output .bus_hold = "false";
defparam \rs1[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs1[28]~output (
	.i(\memory_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs1[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs1[28]~output .bus_hold = "false";
defparam \rs1[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs1[29]~output (
	.i(\memory_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs1[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs1[29]~output .bus_hold = "false";
defparam \rs1[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs1[30]~output (
	.i(\memory_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs1[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs1[30]~output .bus_hold = "false";
defparam \rs1[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs1[31]~output (
	.i(\memory_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs1[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs1[31]~output .bus_hold = "false";
defparam \rs1[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs2[0]~output (
	.i(\memory_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs2[0]~output .bus_hold = "false";
defparam \rs2[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs2[1]~output (
	.i(\memory_rtl_1|auto_generated|ram_block1a1~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs2[1]~output .bus_hold = "false";
defparam \rs2[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs2[2]~output (
	.i(\memory_rtl_1|auto_generated|ram_block1a2~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs2[2]~output .bus_hold = "false";
defparam \rs2[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs2[3]~output (
	.i(\memory_rtl_1|auto_generated|ram_block1a3~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs2[3]~output .bus_hold = "false";
defparam \rs2[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs2[4]~output (
	.i(\memory_rtl_1|auto_generated|ram_block1a4~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs2[4]~output .bus_hold = "false";
defparam \rs2[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs2[5]~output (
	.i(\memory_rtl_1|auto_generated|ram_block1a5~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs2[5]~output .bus_hold = "false";
defparam \rs2[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs2[6]~output (
	.i(\memory_rtl_1|auto_generated|ram_block1a6~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs2[6]~output .bus_hold = "false";
defparam \rs2[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs2[7]~output (
	.i(\memory_rtl_1|auto_generated|ram_block1a7~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs2[7]~output .bus_hold = "false";
defparam \rs2[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs2[8]~output (
	.i(\memory_rtl_1|auto_generated|ram_block1a8~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs2[8]~output .bus_hold = "false";
defparam \rs2[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs2[9]~output (
	.i(\memory_rtl_1|auto_generated|ram_block1a9~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs2[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs2[9]~output .bus_hold = "false";
defparam \rs2[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs2[10]~output (
	.i(\memory_rtl_1|auto_generated|ram_block1a10~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs2[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs2[10]~output .bus_hold = "false";
defparam \rs2[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs2[11]~output (
	.i(\memory_rtl_1|auto_generated|ram_block1a11~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs2[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs2[11]~output .bus_hold = "false";
defparam \rs2[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs2[12]~output (
	.i(\memory_rtl_1|auto_generated|ram_block1a12~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs2[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs2[12]~output .bus_hold = "false";
defparam \rs2[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs2[13]~output (
	.i(\memory_rtl_1|auto_generated|ram_block1a13~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs2[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs2[13]~output .bus_hold = "false";
defparam \rs2[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs2[14]~output (
	.i(\memory_rtl_1|auto_generated|ram_block1a14~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs2[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs2[14]~output .bus_hold = "false";
defparam \rs2[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs2[15]~output (
	.i(\memory_rtl_1|auto_generated|ram_block1a15~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs2[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs2[15]~output .bus_hold = "false";
defparam \rs2[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs2[16]~output (
	.i(\memory_rtl_1|auto_generated|ram_block1a16~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs2[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs2[16]~output .bus_hold = "false";
defparam \rs2[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs2[17]~output (
	.i(\memory_rtl_1|auto_generated|ram_block1a17~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs2[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs2[17]~output .bus_hold = "false";
defparam \rs2[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs2[18]~output (
	.i(\memory_rtl_1|auto_generated|ram_block1a18~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs2[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs2[18]~output .bus_hold = "false";
defparam \rs2[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs2[19]~output (
	.i(\memory_rtl_1|auto_generated|ram_block1a19~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs2[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs2[19]~output .bus_hold = "false";
defparam \rs2[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs2[20]~output (
	.i(\memory_rtl_1|auto_generated|ram_block1a20~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs2[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs2[20]~output .bus_hold = "false";
defparam \rs2[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs2[21]~output (
	.i(\memory_rtl_1|auto_generated|ram_block1a21~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs2[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs2[21]~output .bus_hold = "false";
defparam \rs2[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs2[22]~output (
	.i(\memory_rtl_1|auto_generated|ram_block1a22~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs2[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs2[22]~output .bus_hold = "false";
defparam \rs2[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs2[23]~output (
	.i(\memory_rtl_1|auto_generated|ram_block1a23~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs2[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs2[23]~output .bus_hold = "false";
defparam \rs2[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs2[24]~output (
	.i(\memory_rtl_1|auto_generated|ram_block1a24~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs2[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs2[24]~output .bus_hold = "false";
defparam \rs2[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs2[25]~output (
	.i(\memory_rtl_1|auto_generated|ram_block1a25~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs2[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs2[25]~output .bus_hold = "false";
defparam \rs2[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs2[26]~output (
	.i(\memory_rtl_1|auto_generated|ram_block1a26~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs2[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs2[26]~output .bus_hold = "false";
defparam \rs2[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs2[27]~output (
	.i(\memory_rtl_1|auto_generated|ram_block1a27~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs2[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs2[27]~output .bus_hold = "false";
defparam \rs2[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs2[28]~output (
	.i(\memory_rtl_1|auto_generated|ram_block1a28~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs2[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs2[28]~output .bus_hold = "false";
defparam \rs2[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs2[29]~output (
	.i(\memory_rtl_1|auto_generated|ram_block1a29~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs2[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs2[29]~output .bus_hold = "false";
defparam \rs2[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs2[30]~output (
	.i(\memory_rtl_1|auto_generated|ram_block1a30~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs2[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs2[30]~output .bus_hold = "false";
defparam \rs2[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_obuf \rs2[31]~output (
	.i(\memory_rtl_1|auto_generated|ram_block1a31~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs2[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \rs2[31]~output .bus_hold = "false";
defparam \rs2[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneiv_io_ibuf \w_rd~input (
	.i(w_rd),
	.ibar(gnd),
	.o(\w_rd~input_o ));
// synopsys translate_off
defparam \w_rd~input .bus_hold = "false";
defparam \w_rd~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \r_rs1~input (
	.i(r_rs1),
	.ibar(gnd),
	.o(\r_rs1~input_o ));
// synopsys translate_off
defparam \r_rs1~input .bus_hold = "false";
defparam \r_rs1~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \rd[0]~input (
	.i(rd[0]),
	.ibar(gnd),
	.o(\rd[0]~input_o ));
// synopsys translate_off
defparam \rd[0]~input .bus_hold = "false";
defparam \rd[0]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \add_rd[0]~input (
	.i(add_rd[0]),
	.ibar(gnd),
	.o(\add_rd[0]~input_o ));
// synopsys translate_off
defparam \add_rd[0]~input .bus_hold = "false";
defparam \add_rd[0]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \add_rd[1]~input (
	.i(add_rd[1]),
	.ibar(gnd),
	.o(\add_rd[1]~input_o ));
// synopsys translate_off
defparam \add_rd[1]~input .bus_hold = "false";
defparam \add_rd[1]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \add_rd[2]~input (
	.i(add_rd[2]),
	.ibar(gnd),
	.o(\add_rd[2]~input_o ));
// synopsys translate_off
defparam \add_rd[2]~input .bus_hold = "false";
defparam \add_rd[2]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \add_rd[3]~input (
	.i(add_rd[3]),
	.ibar(gnd),
	.o(\add_rd[3]~input_o ));
// synopsys translate_off
defparam \add_rd[3]~input .bus_hold = "false";
defparam \add_rd[3]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \add_rd[4]~input (
	.i(add_rd[4]),
	.ibar(gnd),
	.o(\add_rd[4]~input_o ));
// synopsys translate_off
defparam \add_rd[4]~input .bus_hold = "false";
defparam \add_rd[4]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \add_rs1[0]~input (
	.i(add_rs1[0]),
	.ibar(gnd),
	.o(\add_rs1[0]~input_o ));
// synopsys translate_off
defparam \add_rs1[0]~input .bus_hold = "false";
defparam \add_rs1[0]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \add_rs1[1]~input (
	.i(add_rs1[1]),
	.ibar(gnd),
	.o(\add_rs1[1]~input_o ));
// synopsys translate_off
defparam \add_rs1[1]~input .bus_hold = "false";
defparam \add_rs1[1]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \add_rs1[2]~input (
	.i(add_rs1[2]),
	.ibar(gnd),
	.o(\add_rs1[2]~input_o ));
// synopsys translate_off
defparam \add_rs1[2]~input .bus_hold = "false";
defparam \add_rs1[2]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \add_rs1[3]~input (
	.i(add_rs1[3]),
	.ibar(gnd),
	.o(\add_rs1[3]~input_o ));
// synopsys translate_off
defparam \add_rs1[3]~input .bus_hold = "false";
defparam \add_rs1[3]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \add_rs1[4]~input (
	.i(add_rs1[4]),
	.ibar(gnd),
	.o(\add_rs1[4]~input_o ));
// synopsys translate_off
defparam \add_rs1[4]~input .bus_hold = "false";
defparam \add_rs1[4]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs1~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[0]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs1[4]~input_o ,\add_rs1[3]~input_o ,\add_rs1[2]~input_o ,\add_rs1[1]~input_o ,\add_rs1[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:memory_rtl_0|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_io_ibuf \rd[1]~input (
	.i(rd[1]),
	.ibar(gnd),
	.o(\rd[1]~input_o ));
// synopsys translate_off
defparam \rd[1]~input .bus_hold = "false";
defparam \rd[1]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs1~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[1]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs1[4]~input_o ,\add_rs1[3]~input_o ,\add_rs1[2]~input_o ,\add_rs1[1]~input_o ,\add_rs1[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a1 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:memory_rtl_0|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \memory_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_io_ibuf \rd[2]~input (
	.i(rd[2]),
	.ibar(gnd),
	.o(\rd[2]~input_o ));
// synopsys translate_off
defparam \rd[2]~input .bus_hold = "false";
defparam \rd[2]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs1~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[2]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs1[4]~input_o ,\add_rs1[3]~input_o ,\add_rs1[2]~input_o ,\add_rs1[1]~input_o ,\add_rs1[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_0|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a2 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:memory_rtl_0|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \memory_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \memory_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \memory_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_io_ibuf \rd[3]~input (
	.i(rd[3]),
	.ibar(gnd),
	.o(\rd[3]~input_o ));
// synopsys translate_off
defparam \rd[3]~input .bus_hold = "false";
defparam \rd[3]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs1~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[3]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs1[4]~input_o ,\add_rs1[3]~input_o ,\add_rs1[2]~input_o ,\add_rs1[1]~input_o ,\add_rs1[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_0|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a3 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:memory_rtl_0|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \memory_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \memory_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \memory_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_io_ibuf \rd[4]~input (
	.i(rd[4]),
	.ibar(gnd),
	.o(\rd[4]~input_o ));
// synopsys translate_off
defparam \rd[4]~input .bus_hold = "false";
defparam \rd[4]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs1~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[4]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs1[4]~input_o ,\add_rs1[3]~input_o ,\add_rs1[2]~input_o ,\add_rs1[1]~input_o ,\add_rs1[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a4 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:memory_rtl_0|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \memory_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \memory_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_io_ibuf \rd[5]~input (
	.i(rd[5]),
	.ibar(gnd),
	.o(\rd[5]~input_o ));
// synopsys translate_off
defparam \rd[5]~input .bus_hold = "false";
defparam \rd[5]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs1~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[5]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs1[4]~input_o ,\add_rs1[3]~input_o ,\add_rs1[2]~input_o ,\add_rs1[1]~input_o ,\add_rs1[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a5 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:memory_rtl_0|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \memory_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_io_ibuf \rd[6]~input (
	.i(rd[6]),
	.ibar(gnd),
	.o(\rd[6]~input_o ));
// synopsys translate_off
defparam \rd[6]~input .bus_hold = "false";
defparam \rd[6]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs1~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[6]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs1[4]~input_o ,\add_rs1[3]~input_o ,\add_rs1[2]~input_o ,\add_rs1[1]~input_o ,\add_rs1[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_0|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a6 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:memory_rtl_0|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \memory_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \memory_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \memory_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_io_ibuf \rd[7]~input (
	.i(rd[7]),
	.ibar(gnd),
	.o(\rd[7]~input_o ));
// synopsys translate_off
defparam \rd[7]~input .bus_hold = "false";
defparam \rd[7]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs1~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[7]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs1[4]~input_o ,\add_rs1[3]~input_o ,\add_rs1[2]~input_o ,\add_rs1[1]~input_o ,\add_rs1[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_0|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a7 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:memory_rtl_0|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \memory_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \memory_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \memory_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_io_ibuf \rd[8]~input (
	.i(rd[8]),
	.ibar(gnd),
	.o(\rd[8]~input_o ));
// synopsys translate_off
defparam \rd[8]~input .bus_hold = "false";
defparam \rd[8]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs1~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[8]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs1[4]~input_o ,\add_rs1[3]~input_o ,\add_rs1[2]~input_o ,\add_rs1[1]~input_o ,\add_rs1[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_0|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a8 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:memory_rtl_0|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \memory_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \memory_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \memory_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_io_ibuf \rd[9]~input (
	.i(rd[9]),
	.ibar(gnd),
	.o(\rd[9]~input_o ));
// synopsys translate_off
defparam \rd[9]~input .bus_hold = "false";
defparam \rd[9]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs1~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[9]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs1[4]~input_o ,\add_rs1[3]~input_o ,\add_rs1[2]~input_o ,\add_rs1[1]~input_o ,\add_rs1[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_0|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a9 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:memory_rtl_0|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \memory_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \memory_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \memory_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_io_ibuf \rd[10]~input (
	.i(rd[10]),
	.ibar(gnd),
	.o(\rd[10]~input_o ));
// synopsys translate_off
defparam \rd[10]~input .bus_hold = "false";
defparam \rd[10]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs1~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[10]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs1[4]~input_o ,\add_rs1[3]~input_o ,\add_rs1[2]~input_o ,\add_rs1[1]~input_o ,\add_rs1[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_0|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a10 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:memory_rtl_0|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \memory_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \memory_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \memory_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_io_ibuf \rd[11]~input (
	.i(rd[11]),
	.ibar(gnd),
	.o(\rd[11]~input_o ));
// synopsys translate_off
defparam \rd[11]~input .bus_hold = "false";
defparam \rd[11]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs1~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[11]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs1[4]~input_o ,\add_rs1[3]~input_o ,\add_rs1[2]~input_o ,\add_rs1[1]~input_o ,\add_rs1[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_0|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a11 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:memory_rtl_0|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \memory_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \memory_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \memory_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_io_ibuf \rd[12]~input (
	.i(rd[12]),
	.ibar(gnd),
	.o(\rd[12]~input_o ));
// synopsys translate_off
defparam \rd[12]~input .bus_hold = "false";
defparam \rd[12]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs1~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[12]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs1[4]~input_o ,\add_rs1[3]~input_o ,\add_rs1[2]~input_o ,\add_rs1[1]~input_o ,\add_rs1[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_0|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a12 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:memory_rtl_0|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \memory_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \memory_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \memory_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_io_ibuf \rd[13]~input (
	.i(rd[13]),
	.ibar(gnd),
	.o(\rd[13]~input_o ));
// synopsys translate_off
defparam \rd[13]~input .bus_hold = "false";
defparam \rd[13]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs1~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[13]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs1[4]~input_o ,\add_rs1[3]~input_o ,\add_rs1[2]~input_o ,\add_rs1[1]~input_o ,\add_rs1[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_0|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a13 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:memory_rtl_0|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \memory_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \memory_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \memory_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_io_ibuf \rd[14]~input (
	.i(rd[14]),
	.ibar(gnd),
	.o(\rd[14]~input_o ));
// synopsys translate_off
defparam \rd[14]~input .bus_hold = "false";
defparam \rd[14]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs1~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[14]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs1[4]~input_o ,\add_rs1[3]~input_o ,\add_rs1[2]~input_o ,\add_rs1[1]~input_o ,\add_rs1[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_0|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a14 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:memory_rtl_0|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \memory_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \memory_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \memory_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_io_ibuf \rd[15]~input (
	.i(rd[15]),
	.ibar(gnd),
	.o(\rd[15]~input_o ));
// synopsys translate_off
defparam \rd[15]~input .bus_hold = "false";
defparam \rd[15]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs1~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[15]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs1[4]~input_o ,\add_rs1[3]~input_o ,\add_rs1[2]~input_o ,\add_rs1[1]~input_o ,\add_rs1[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_0|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a15 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:memory_rtl_0|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \memory_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \memory_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \memory_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_io_ibuf \rd[16]~input (
	.i(rd[16]),
	.ibar(gnd),
	.o(\rd[16]~input_o ));
// synopsys translate_off
defparam \rd[16]~input .bus_hold = "false";
defparam \rd[16]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs1~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[16]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs1[4]~input_o ,\add_rs1[3]~input_o ,\add_rs1[2]~input_o ,\add_rs1[1]~input_o ,\add_rs1[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_0|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a16 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:memory_rtl_0|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \memory_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \memory_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \memory_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_io_ibuf \rd[17]~input (
	.i(rd[17]),
	.ibar(gnd),
	.o(\rd[17]~input_o ));
// synopsys translate_off
defparam \rd[17]~input .bus_hold = "false";
defparam \rd[17]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs1~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[17]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs1[4]~input_o ,\add_rs1[3]~input_o ,\add_rs1[2]~input_o ,\add_rs1[1]~input_o ,\add_rs1[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_0|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a17 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "altsyncram:memory_rtl_0|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \memory_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \memory_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \memory_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_io_ibuf \rd[18]~input (
	.i(rd[18]),
	.ibar(gnd),
	.o(\rd[18]~input_o ));
// synopsys translate_off
defparam \rd[18]~input .bus_hold = "false";
defparam \rd[18]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs1~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[18]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs1[4]~input_o ,\add_rs1[3]~input_o ,\add_rs1[2]~input_o ,\add_rs1[1]~input_o ,\add_rs1[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_0|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a18 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:memory_rtl_0|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \memory_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \memory_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \memory_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_io_ibuf \rd[19]~input (
	.i(rd[19]),
	.ibar(gnd),
	.o(\rd[19]~input_o ));
// synopsys translate_off
defparam \rd[19]~input .bus_hold = "false";
defparam \rd[19]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs1~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[19]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs1[4]~input_o ,\add_rs1[3]~input_o ,\add_rs1[2]~input_o ,\add_rs1[1]~input_o ,\add_rs1[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_0|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a19 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "altsyncram:memory_rtl_0|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \memory_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \memory_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \memory_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_io_ibuf \rd[20]~input (
	.i(rd[20]),
	.ibar(gnd),
	.o(\rd[20]~input_o ));
// synopsys translate_off
defparam \rd[20]~input .bus_hold = "false";
defparam \rd[20]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs1~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[20]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs1[4]~input_o ,\add_rs1[3]~input_o ,\add_rs1[2]~input_o ,\add_rs1[1]~input_o ,\add_rs1[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_0|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a20 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:memory_rtl_0|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \memory_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \memory_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \memory_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_io_ibuf \rd[21]~input (
	.i(rd[21]),
	.ibar(gnd),
	.o(\rd[21]~input_o ));
// synopsys translate_off
defparam \rd[21]~input .bus_hold = "false";
defparam \rd[21]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs1~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[21]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs1[4]~input_o ,\add_rs1[3]~input_o ,\add_rs1[2]~input_o ,\add_rs1[1]~input_o ,\add_rs1[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_0|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a21 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "altsyncram:memory_rtl_0|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \memory_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \memory_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \memory_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_io_ibuf \rd[22]~input (
	.i(rd[22]),
	.ibar(gnd),
	.o(\rd[22]~input_o ));
// synopsys translate_off
defparam \rd[22]~input .bus_hold = "false";
defparam \rd[22]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs1~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[22]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs1[4]~input_o ,\add_rs1[3]~input_o ,\add_rs1[2]~input_o ,\add_rs1[1]~input_o ,\add_rs1[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_0|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a22 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:memory_rtl_0|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \memory_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \memory_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \memory_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_io_ibuf \rd[23]~input (
	.i(rd[23]),
	.ibar(gnd),
	.o(\rd[23]~input_o ));
// synopsys translate_off
defparam \rd[23]~input .bus_hold = "false";
defparam \rd[23]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs1~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[23]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs1[4]~input_o ,\add_rs1[3]~input_o ,\add_rs1[2]~input_o ,\add_rs1[1]~input_o ,\add_rs1[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_0|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a23 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "altsyncram:memory_rtl_0|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \memory_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \memory_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \memory_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_io_ibuf \rd[24]~input (
	.i(rd[24]),
	.ibar(gnd),
	.o(\rd[24]~input_o ));
// synopsys translate_off
defparam \rd[24]~input .bus_hold = "false";
defparam \rd[24]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs1~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[24]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs1[4]~input_o ,\add_rs1[3]~input_o ,\add_rs1[2]~input_o ,\add_rs1[1]~input_o ,\add_rs1[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_0|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a24 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:memory_rtl_0|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \memory_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \memory_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \memory_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_io_ibuf \rd[25]~input (
	.i(rd[25]),
	.ibar(gnd),
	.o(\rd[25]~input_o ));
// synopsys translate_off
defparam \rd[25]~input .bus_hold = "false";
defparam \rd[25]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs1~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[25]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs1[4]~input_o ,\add_rs1[3]~input_o ,\add_rs1[2]~input_o ,\add_rs1[1]~input_o ,\add_rs1[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_0|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a25 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "altsyncram:memory_rtl_0|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \memory_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \memory_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \memory_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_io_ibuf \rd[26]~input (
	.i(rd[26]),
	.ibar(gnd),
	.o(\rd[26]~input_o ));
// synopsys translate_off
defparam \rd[26]~input .bus_hold = "false";
defparam \rd[26]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs1~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[26]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs1[4]~input_o ,\add_rs1[3]~input_o ,\add_rs1[2]~input_o ,\add_rs1[1]~input_o ,\add_rs1[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_0|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a26 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:memory_rtl_0|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \memory_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \memory_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \memory_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_io_ibuf \rd[27]~input (
	.i(rd[27]),
	.ibar(gnd),
	.o(\rd[27]~input_o ));
// synopsys translate_off
defparam \rd[27]~input .bus_hold = "false";
defparam \rd[27]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs1~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[27]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs1[4]~input_o ,\add_rs1[3]~input_o ,\add_rs1[2]~input_o ,\add_rs1[1]~input_o ,\add_rs1[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_0|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a27 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:memory_rtl_0|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \memory_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \memory_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \memory_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_io_ibuf \rd[28]~input (
	.i(rd[28]),
	.ibar(gnd),
	.o(\rd[28]~input_o ));
// synopsys translate_off
defparam \rd[28]~input .bus_hold = "false";
defparam \rd[28]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs1~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[28]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs1[4]~input_o ,\add_rs1[3]~input_o ,\add_rs1[2]~input_o ,\add_rs1[1]~input_o ,\add_rs1[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_0|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a28 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:memory_rtl_0|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \memory_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \memory_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \memory_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_io_ibuf \rd[29]~input (
	.i(rd[29]),
	.ibar(gnd),
	.o(\rd[29]~input_o ));
// synopsys translate_off
defparam \rd[29]~input .bus_hold = "false";
defparam \rd[29]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs1~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[29]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs1[4]~input_o ,\add_rs1[3]~input_o ,\add_rs1[2]~input_o ,\add_rs1[1]~input_o ,\add_rs1[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_0|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a29 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "altsyncram:memory_rtl_0|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \memory_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \memory_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \memory_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_io_ibuf \rd[30]~input (
	.i(rd[30]),
	.ibar(gnd),
	.o(\rd[30]~input_o ));
// synopsys translate_off
defparam \rd[30]~input .bus_hold = "false";
defparam \rd[30]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs1~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[30]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs1[4]~input_o ,\add_rs1[3]~input_o ,\add_rs1[2]~input_o ,\add_rs1[1]~input_o ,\add_rs1[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_0|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a30 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:memory_rtl_0|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \memory_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \memory_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \memory_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_io_ibuf \rd[31]~input (
	.i(rd[31]),
	.ibar(gnd),
	.o(\rd[31]~input_o ));
// synopsys translate_off
defparam \rd[31]~input .bus_hold = "false";
defparam \rd[31]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs1~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[31]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs1[4]~input_o ,\add_rs1[3]~input_o ,\add_rs1[2]~input_o ,\add_rs1[1]~input_o ,\add_rs1[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_0|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a31 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "altsyncram:memory_rtl_0|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \memory_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 5;
defparam \memory_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \memory_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \memory_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \memory_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 31;
defparam \memory_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \memory_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_io_ibuf \r_rs2~input (
	.i(r_rs2),
	.ibar(gnd),
	.o(\r_rs2~input_o ));
// synopsys translate_off
defparam \r_rs2~input .bus_hold = "false";
defparam \r_rs2~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \add_rs2[0]~input (
	.i(add_rs2[0]),
	.ibar(gnd),
	.o(\add_rs2[0]~input_o ));
// synopsys translate_off
defparam \add_rs2[0]~input .bus_hold = "false";
defparam \add_rs2[0]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \add_rs2[1]~input (
	.i(add_rs2[1]),
	.ibar(gnd),
	.o(\add_rs2[1]~input_o ));
// synopsys translate_off
defparam \add_rs2[1]~input .bus_hold = "false";
defparam \add_rs2[1]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \add_rs2[2]~input (
	.i(add_rs2[2]),
	.ibar(gnd),
	.o(\add_rs2[2]~input_o ));
// synopsys translate_off
defparam \add_rs2[2]~input .bus_hold = "false";
defparam \add_rs2[2]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \add_rs2[3]~input (
	.i(add_rs2[3]),
	.ibar(gnd),
	.o(\add_rs2[3]~input_o ));
// synopsys translate_off
defparam \add_rs2[3]~input .bus_hold = "false";
defparam \add_rs2[3]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_io_ibuf \add_rs2[4]~input (
	.i(add_rs2[4]),
	.ibar(gnd),
	.o(\add_rs2[4]~input_o ));
// synopsys translate_off
defparam \add_rs2[4]~input .bus_hold = "false";
defparam \add_rs2[4]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs2~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[0]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs2[4]~input_o ,\add_rs2[3]~input_o ,\add_rs2[2]~input_o ,\add_rs2[1]~input_o ,\add_rs2[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_1|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:memory_rtl_1|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \memory_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_1|auto_generated|ram_block1a1 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs2~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[1]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs2[4]~input_o ,\add_rs2[3]~input_o ,\add_rs2[2]~input_o ,\add_rs2[1]~input_o ,\add_rs2[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_1|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a1 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:memory_rtl_1|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_1|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_1|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \memory_rtl_1|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a1 .port_a_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a1 .port_a_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a1 .port_b_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a1 .port_b_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_1|auto_generated|ram_block1a2 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs2~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[2]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs2[4]~input_o ,\add_rs2[3]~input_o ,\add_rs2[2]~input_o ,\add_rs2[1]~input_o ,\add_rs2[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_1|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a2 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:memory_rtl_1|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_1|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_1|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \memory_rtl_1|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a2 .port_a_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \memory_rtl_1|auto_generated|ram_block1a2 .port_a_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a2 .port_b_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \memory_rtl_1|auto_generated|ram_block1a2 .port_b_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_1|auto_generated|ram_block1a3 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs2~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[3]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs2[4]~input_o ,\add_rs2[3]~input_o ,\add_rs2[2]~input_o ,\add_rs2[1]~input_o ,\add_rs2[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_1|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a3 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:memory_rtl_1|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_1|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_1|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \memory_rtl_1|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a3 .port_a_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \memory_rtl_1|auto_generated|ram_block1a3 .port_a_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a3 .port_b_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \memory_rtl_1|auto_generated|ram_block1a3 .port_b_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_1|auto_generated|ram_block1a4 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs2~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[4]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs2[4]~input_o ,\add_rs2[3]~input_o ,\add_rs2[2]~input_o ,\add_rs2[1]~input_o ,\add_rs2[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_1|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a4 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:memory_rtl_1|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_1|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_1|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \memory_rtl_1|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a4 .port_a_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \memory_rtl_1|auto_generated|ram_block1a4 .port_a_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a4 .port_b_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \memory_rtl_1|auto_generated|ram_block1a4 .port_b_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_1|auto_generated|ram_block1a5 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs2~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[5]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs2[4]~input_o ,\add_rs2[3]~input_o ,\add_rs2[2]~input_o ,\add_rs2[1]~input_o ,\add_rs2[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_1|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a5 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:memory_rtl_1|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_1|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_1|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \memory_rtl_1|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a5 .port_a_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a5 .port_a_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a5 .port_b_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a5 .port_b_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_1|auto_generated|ram_block1a6 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs2~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[6]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs2[4]~input_o ,\add_rs2[3]~input_o ,\add_rs2[2]~input_o ,\add_rs2[1]~input_o ,\add_rs2[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_1|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a6 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:memory_rtl_1|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_1|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_1|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \memory_rtl_1|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a6 .port_a_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \memory_rtl_1|auto_generated|ram_block1a6 .port_a_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a6 .port_b_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \memory_rtl_1|auto_generated|ram_block1a6 .port_b_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_1|auto_generated|ram_block1a7 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs2~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[7]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs2[4]~input_o ,\add_rs2[3]~input_o ,\add_rs2[2]~input_o ,\add_rs2[1]~input_o ,\add_rs2[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_1|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a7 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:memory_rtl_1|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_1|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_1|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \memory_rtl_1|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a7 .port_a_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \memory_rtl_1|auto_generated|ram_block1a7 .port_a_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a7 .port_b_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \memory_rtl_1|auto_generated|ram_block1a7 .port_b_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_1|auto_generated|ram_block1a8 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs2~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[8]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs2[4]~input_o ,\add_rs2[3]~input_o ,\add_rs2[2]~input_o ,\add_rs2[1]~input_o ,\add_rs2[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_1|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a8 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:memory_rtl_1|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_1|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_1|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \memory_rtl_1|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a8 .port_a_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \memory_rtl_1|auto_generated|ram_block1a8 .port_a_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a8 .port_b_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \memory_rtl_1|auto_generated|ram_block1a8 .port_b_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_1|auto_generated|ram_block1a9 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs2~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[9]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs2[4]~input_o ,\add_rs2[3]~input_o ,\add_rs2[2]~input_o ,\add_rs2[1]~input_o ,\add_rs2[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_1|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a9 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:memory_rtl_1|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_1|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_1|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \memory_rtl_1|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a9 .port_a_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \memory_rtl_1|auto_generated|ram_block1a9 .port_a_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a9 .port_b_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \memory_rtl_1|auto_generated|ram_block1a9 .port_b_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_1|auto_generated|ram_block1a10 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs2~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[10]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs2[4]~input_o ,\add_rs2[3]~input_o ,\add_rs2[2]~input_o ,\add_rs2[1]~input_o ,\add_rs2[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_1|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a10 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:memory_rtl_1|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_1|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_1|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \memory_rtl_1|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a10 .port_a_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \memory_rtl_1|auto_generated|ram_block1a10 .port_a_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a10 .port_b_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \memory_rtl_1|auto_generated|ram_block1a10 .port_b_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_1|auto_generated|ram_block1a11 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs2~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[11]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs2[4]~input_o ,\add_rs2[3]~input_o ,\add_rs2[2]~input_o ,\add_rs2[1]~input_o ,\add_rs2[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_1|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a11 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:memory_rtl_1|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_1|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_1|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \memory_rtl_1|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a11 .port_a_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \memory_rtl_1|auto_generated|ram_block1a11 .port_a_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a11 .port_b_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \memory_rtl_1|auto_generated|ram_block1a11 .port_b_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_1|auto_generated|ram_block1a12 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs2~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[12]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs2[4]~input_o ,\add_rs2[3]~input_o ,\add_rs2[2]~input_o ,\add_rs2[1]~input_o ,\add_rs2[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_1|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a12 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:memory_rtl_1|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_1|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_1|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \memory_rtl_1|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a12 .port_a_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \memory_rtl_1|auto_generated|ram_block1a12 .port_a_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a12 .port_b_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \memory_rtl_1|auto_generated|ram_block1a12 .port_b_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_1|auto_generated|ram_block1a13 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs2~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[13]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs2[4]~input_o ,\add_rs2[3]~input_o ,\add_rs2[2]~input_o ,\add_rs2[1]~input_o ,\add_rs2[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_1|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a13 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:memory_rtl_1|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_1|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_1|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \memory_rtl_1|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a13 .port_a_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \memory_rtl_1|auto_generated|ram_block1a13 .port_a_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a13 .port_b_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \memory_rtl_1|auto_generated|ram_block1a13 .port_b_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_1|auto_generated|ram_block1a14 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs2~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[14]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs2[4]~input_o ,\add_rs2[3]~input_o ,\add_rs2[2]~input_o ,\add_rs2[1]~input_o ,\add_rs2[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_1|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a14 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:memory_rtl_1|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_1|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_1|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \memory_rtl_1|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a14 .port_a_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \memory_rtl_1|auto_generated|ram_block1a14 .port_a_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a14 .port_b_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \memory_rtl_1|auto_generated|ram_block1a14 .port_b_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_1|auto_generated|ram_block1a15 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs2~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[15]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs2[4]~input_o ,\add_rs2[3]~input_o ,\add_rs2[2]~input_o ,\add_rs2[1]~input_o ,\add_rs2[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_1|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a15 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:memory_rtl_1|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_1|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_1|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \memory_rtl_1|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a15 .port_a_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \memory_rtl_1|auto_generated|ram_block1a15 .port_a_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a15 .port_b_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \memory_rtl_1|auto_generated|ram_block1a15 .port_b_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_1|auto_generated|ram_block1a16 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs2~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[16]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs2[4]~input_o ,\add_rs2[3]~input_o ,\add_rs2[2]~input_o ,\add_rs2[1]~input_o ,\add_rs2[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_1|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a16 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:memory_rtl_1|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_1|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_1|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \memory_rtl_1|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a16 .port_a_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \memory_rtl_1|auto_generated|ram_block1a16 .port_a_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a16 .port_b_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \memory_rtl_1|auto_generated|ram_block1a16 .port_b_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_1|auto_generated|ram_block1a17 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs2~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[17]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs2[4]~input_o ,\add_rs2[3]~input_o ,\add_rs2[2]~input_o ,\add_rs2[1]~input_o ,\add_rs2[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_1|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a17 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a17 .logical_ram_name = "altsyncram:memory_rtl_1|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_1|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_1|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \memory_rtl_1|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a17 .port_a_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \memory_rtl_1|auto_generated|ram_block1a17 .port_a_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a17 .port_b_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \memory_rtl_1|auto_generated|ram_block1a17 .port_b_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_1|auto_generated|ram_block1a18 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs2~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[18]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs2[4]~input_o ,\add_rs2[3]~input_o ,\add_rs2[2]~input_o ,\add_rs2[1]~input_o ,\add_rs2[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_1|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a18 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:memory_rtl_1|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_1|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_1|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \memory_rtl_1|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a18 .port_a_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \memory_rtl_1|auto_generated|ram_block1a18 .port_a_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a18 .port_b_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \memory_rtl_1|auto_generated|ram_block1a18 .port_b_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_1|auto_generated|ram_block1a19 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs2~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[19]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs2[4]~input_o ,\add_rs2[3]~input_o ,\add_rs2[2]~input_o ,\add_rs2[1]~input_o ,\add_rs2[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_1|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a19 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a19 .logical_ram_name = "altsyncram:memory_rtl_1|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_1|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_1|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \memory_rtl_1|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a19 .port_a_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \memory_rtl_1|auto_generated|ram_block1a19 .port_a_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a19 .port_b_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \memory_rtl_1|auto_generated|ram_block1a19 .port_b_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_1|auto_generated|ram_block1a20 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs2~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[20]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs2[4]~input_o ,\add_rs2[3]~input_o ,\add_rs2[2]~input_o ,\add_rs2[1]~input_o ,\add_rs2[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_1|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a20 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:memory_rtl_1|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_1|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_1|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \memory_rtl_1|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a20 .port_a_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \memory_rtl_1|auto_generated|ram_block1a20 .port_a_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a20 .port_b_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \memory_rtl_1|auto_generated|ram_block1a20 .port_b_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_1|auto_generated|ram_block1a21 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs2~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[21]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs2[4]~input_o ,\add_rs2[3]~input_o ,\add_rs2[2]~input_o ,\add_rs2[1]~input_o ,\add_rs2[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_1|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a21 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a21 .logical_ram_name = "altsyncram:memory_rtl_1|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_1|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_1|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \memory_rtl_1|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a21 .port_a_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \memory_rtl_1|auto_generated|ram_block1a21 .port_a_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a21 .port_b_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \memory_rtl_1|auto_generated|ram_block1a21 .port_b_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_1|auto_generated|ram_block1a22 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs2~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[22]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs2[4]~input_o ,\add_rs2[3]~input_o ,\add_rs2[2]~input_o ,\add_rs2[1]~input_o ,\add_rs2[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_1|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a22 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:memory_rtl_1|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_1|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_1|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \memory_rtl_1|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a22 .port_a_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \memory_rtl_1|auto_generated|ram_block1a22 .port_a_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a22 .port_b_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \memory_rtl_1|auto_generated|ram_block1a22 .port_b_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_1|auto_generated|ram_block1a23 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs2~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[23]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs2[4]~input_o ,\add_rs2[3]~input_o ,\add_rs2[2]~input_o ,\add_rs2[1]~input_o ,\add_rs2[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_1|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a23 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a23 .logical_ram_name = "altsyncram:memory_rtl_1|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_1|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_1|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \memory_rtl_1|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a23 .port_a_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \memory_rtl_1|auto_generated|ram_block1a23 .port_a_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a23 .port_b_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \memory_rtl_1|auto_generated|ram_block1a23 .port_b_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_1|auto_generated|ram_block1a24 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs2~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[24]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs2[4]~input_o ,\add_rs2[3]~input_o ,\add_rs2[2]~input_o ,\add_rs2[1]~input_o ,\add_rs2[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_1|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a24 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:memory_rtl_1|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_1|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_1|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \memory_rtl_1|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a24 .port_a_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \memory_rtl_1|auto_generated|ram_block1a24 .port_a_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a24 .port_b_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \memory_rtl_1|auto_generated|ram_block1a24 .port_b_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_1|auto_generated|ram_block1a25 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs2~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[25]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs2[4]~input_o ,\add_rs2[3]~input_o ,\add_rs2[2]~input_o ,\add_rs2[1]~input_o ,\add_rs2[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_1|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a25 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a25 .logical_ram_name = "altsyncram:memory_rtl_1|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_1|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_1|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \memory_rtl_1|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a25 .port_a_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \memory_rtl_1|auto_generated|ram_block1a25 .port_a_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a25 .port_b_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \memory_rtl_1|auto_generated|ram_block1a25 .port_b_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_1|auto_generated|ram_block1a26 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs2~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[26]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs2[4]~input_o ,\add_rs2[3]~input_o ,\add_rs2[2]~input_o ,\add_rs2[1]~input_o ,\add_rs2[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_1|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a26 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:memory_rtl_1|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_1|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_1|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \memory_rtl_1|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a26 .port_a_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \memory_rtl_1|auto_generated|ram_block1a26 .port_a_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a26 .port_b_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \memory_rtl_1|auto_generated|ram_block1a26 .port_b_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_1|auto_generated|ram_block1a27 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs2~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[27]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs2[4]~input_o ,\add_rs2[3]~input_o ,\add_rs2[2]~input_o ,\add_rs2[1]~input_o ,\add_rs2[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_1|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a27 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:memory_rtl_1|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_1|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_1|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \memory_rtl_1|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a27 .port_a_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \memory_rtl_1|auto_generated|ram_block1a27 .port_a_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a27 .port_b_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \memory_rtl_1|auto_generated|ram_block1a27 .port_b_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_1|auto_generated|ram_block1a28 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs2~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[28]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs2[4]~input_o ,\add_rs2[3]~input_o ,\add_rs2[2]~input_o ,\add_rs2[1]~input_o ,\add_rs2[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_1|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a28 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:memory_rtl_1|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_1|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_1|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \memory_rtl_1|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a28 .port_a_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \memory_rtl_1|auto_generated|ram_block1a28 .port_a_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a28 .port_b_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \memory_rtl_1|auto_generated|ram_block1a28 .port_b_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_1|auto_generated|ram_block1a29 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs2~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[29]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs2[4]~input_o ,\add_rs2[3]~input_o ,\add_rs2[2]~input_o ,\add_rs2[1]~input_o ,\add_rs2[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_1|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a29 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a29 .logical_ram_name = "altsyncram:memory_rtl_1|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_1|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_1|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \memory_rtl_1|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a29 .port_a_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \memory_rtl_1|auto_generated|ram_block1a29 .port_a_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a29 .port_b_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \memory_rtl_1|auto_generated|ram_block1a29 .port_b_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_1|auto_generated|ram_block1a30 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs2~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[30]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs2[4]~input_o ,\add_rs2[3]~input_o ,\add_rs2[2]~input_o ,\add_rs2[1]~input_o ,\add_rs2[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_1|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a30 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:memory_rtl_1|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_1|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_1|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \memory_rtl_1|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a30 .port_a_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \memory_rtl_1|auto_generated|ram_block1a30 .port_a_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a30 .port_b_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \memory_rtl_1|auto_generated|ram_block1a30 .port_b_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

cycloneiv_ram_block \memory_rtl_1|auto_generated|ram_block1a31 (
	.portawe(\w_rd~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(\clock~input_o ),
	.ena0(vcc),
	.ena1(\r_rs2~input_o ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\rd[31]~input_o }),
	.portaaddr({\add_rd[4]~input_o ,\add_rd[3]~input_o ,\add_rd[2]~input_o ,\add_rd[1]~input_o ,\add_rd[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\add_rs2[4]~input_o ,\add_rs2[3]~input_o ,\add_rs2[2]~input_o ,\add_rs2[1]~input_o ,\add_rs2[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_rtl_1|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a31 .clk1_input_clock_enable = "ena1";
defparam \memory_rtl_1|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a31 .logical_ram_name = "altsyncram:memory_rtl_1|altsyncram_usd1:auto_generated|ALTSYNCRAM";
defparam \memory_rtl_1|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_rtl_1|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \memory_rtl_1|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a31 .port_a_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a31 .port_a_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a31 .port_b_address_width = 5;
defparam \memory_rtl_1|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \memory_rtl_1|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \memory_rtl_1|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \memory_rtl_1|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a31 .port_b_last_address = 31;
defparam \memory_rtl_1|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \memory_rtl_1|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory_rtl_1|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \memory_rtl_1|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

assign rs1[0] = \rs1[0]~output_o ;

assign rs1[1] = \rs1[1]~output_o ;

assign rs1[2] = \rs1[2]~output_o ;

assign rs1[3] = \rs1[3]~output_o ;

assign rs1[4] = \rs1[4]~output_o ;

assign rs1[5] = \rs1[5]~output_o ;

assign rs1[6] = \rs1[6]~output_o ;

assign rs1[7] = \rs1[7]~output_o ;

assign rs1[8] = \rs1[8]~output_o ;

assign rs1[9] = \rs1[9]~output_o ;

assign rs1[10] = \rs1[10]~output_o ;

assign rs1[11] = \rs1[11]~output_o ;

assign rs1[12] = \rs1[12]~output_o ;

assign rs1[13] = \rs1[13]~output_o ;

assign rs1[14] = \rs1[14]~output_o ;

assign rs1[15] = \rs1[15]~output_o ;

assign rs1[16] = \rs1[16]~output_o ;

assign rs1[17] = \rs1[17]~output_o ;

assign rs1[18] = \rs1[18]~output_o ;

assign rs1[19] = \rs1[19]~output_o ;

assign rs1[20] = \rs1[20]~output_o ;

assign rs1[21] = \rs1[21]~output_o ;

assign rs1[22] = \rs1[22]~output_o ;

assign rs1[23] = \rs1[23]~output_o ;

assign rs1[24] = \rs1[24]~output_o ;

assign rs1[25] = \rs1[25]~output_o ;

assign rs1[26] = \rs1[26]~output_o ;

assign rs1[27] = \rs1[27]~output_o ;

assign rs1[28] = \rs1[28]~output_o ;

assign rs1[29] = \rs1[29]~output_o ;

assign rs1[30] = \rs1[30]~output_o ;

assign rs1[31] = \rs1[31]~output_o ;

assign rs2[0] = \rs2[0]~output_o ;

assign rs2[1] = \rs2[1]~output_o ;

assign rs2[2] = \rs2[2]~output_o ;

assign rs2[3] = \rs2[3]~output_o ;

assign rs2[4] = \rs2[4]~output_o ;

assign rs2[5] = \rs2[5]~output_o ;

assign rs2[6] = \rs2[6]~output_o ;

assign rs2[7] = \rs2[7]~output_o ;

assign rs2[8] = \rs2[8]~output_o ;

assign rs2[9] = \rs2[9]~output_o ;

assign rs2[10] = \rs2[10]~output_o ;

assign rs2[11] = \rs2[11]~output_o ;

assign rs2[12] = \rs2[12]~output_o ;

assign rs2[13] = \rs2[13]~output_o ;

assign rs2[14] = \rs2[14]~output_o ;

assign rs2[15] = \rs2[15]~output_o ;

assign rs2[16] = \rs2[16]~output_o ;

assign rs2[17] = \rs2[17]~output_o ;

assign rs2[18] = \rs2[18]~output_o ;

assign rs2[19] = \rs2[19]~output_o ;

assign rs2[20] = \rs2[20]~output_o ;

assign rs2[21] = \rs2[21]~output_o ;

assign rs2[22] = \rs2[22]~output_o ;

assign rs2[23] = \rs2[23]~output_o ;

assign rs2[24] = \rs2[24]~output_o ;

assign rs2[25] = \rs2[25]~output_o ;

assign rs2[26] = \rs2[26]~output_o ;

assign rs2[27] = \rs2[27]~output_o ;

assign rs2[28] = \rs2[28]~output_o ;

assign rs2[29] = \rs2[29]~output_o ;

assign rs2[30] = \rs2[30]~output_o ;

assign rs2[31] = \rs2[31]~output_o ;

endmodule
