Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Sep  9 14:12:14 2024
| Host         : Ben_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    14          
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (14)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (28)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (14)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: CD/ClkOut_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (28)
-------------------------------------------------
 There are 28 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.267        0.000                      0                   73        0.252        0.000                      0                   73        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 5.267        0.000                      0                   73        0.252        0.000                      0                   73        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        Clk                         
(none)                      Clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        5.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.267ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.828ns (19.517%)  route 3.414ns (80.483%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.718     5.321    CD/Clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  CD/DivCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  CD/DivCnt_reg[10]/Q
                         net (fo=2, routed)           0.841     6.618    CD/DivCnt_reg[10]
    SLICE_X2Y83          LUT4 (Prop_lut4_I1_O)        0.124     6.742 r  CD/DivCnt[0]_i_7/O
                         net (fo=1, routed)           0.803     7.545    CD/DivCnt[0]_i_7_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.124     7.669 r  CD/DivCnt[0]_i_3/O
                         net (fo=2, routed)           0.804     8.474    CD/ClkOut_0
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.124     8.598 r  CD/DivCnt[0]_i_1/O
                         net (fo=26, routed)          0.966     9.563    CD/DivCnt[0]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  CD/DivCnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.597    15.020    CD/Clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  CD/DivCnt_reg[0]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.429    14.830    CD/DivCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.563    
  -------------------------------------------------------------------
                         slack                                  5.267    

Slack (MET) :             5.267ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.828ns (19.517%)  route 3.414ns (80.483%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.718     5.321    CD/Clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  CD/DivCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  CD/DivCnt_reg[10]/Q
                         net (fo=2, routed)           0.841     6.618    CD/DivCnt_reg[10]
    SLICE_X2Y83          LUT4 (Prop_lut4_I1_O)        0.124     6.742 r  CD/DivCnt[0]_i_7/O
                         net (fo=1, routed)           0.803     7.545    CD/DivCnt[0]_i_7_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.124     7.669 r  CD/DivCnt[0]_i_3/O
                         net (fo=2, routed)           0.804     8.474    CD/ClkOut_0
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.124     8.598 r  CD/DivCnt[0]_i_1/O
                         net (fo=26, routed)          0.966     9.563    CD/DivCnt[0]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  CD/DivCnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.597    15.020    CD/Clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  CD/DivCnt_reg[1]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.429    14.830    CD/DivCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.563    
  -------------------------------------------------------------------
                         slack                                  5.267    

Slack (MET) :             5.267ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.828ns (19.517%)  route 3.414ns (80.483%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.718     5.321    CD/Clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  CD/DivCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  CD/DivCnt_reg[10]/Q
                         net (fo=2, routed)           0.841     6.618    CD/DivCnt_reg[10]
    SLICE_X2Y83          LUT4 (Prop_lut4_I1_O)        0.124     6.742 r  CD/DivCnt[0]_i_7/O
                         net (fo=1, routed)           0.803     7.545    CD/DivCnt[0]_i_7_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.124     7.669 r  CD/DivCnt[0]_i_3/O
                         net (fo=2, routed)           0.804     8.474    CD/ClkOut_0
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.124     8.598 r  CD/DivCnt[0]_i_1/O
                         net (fo=26, routed)          0.966     9.563    CD/DivCnt[0]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  CD/DivCnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.597    15.020    CD/Clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  CD/DivCnt_reg[2]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.429    14.830    CD/DivCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.563    
  -------------------------------------------------------------------
                         slack                                  5.267    

Slack (MET) :             5.267ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.828ns (19.517%)  route 3.414ns (80.483%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.718     5.321    CD/Clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  CD/DivCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  CD/DivCnt_reg[10]/Q
                         net (fo=2, routed)           0.841     6.618    CD/DivCnt_reg[10]
    SLICE_X2Y83          LUT4 (Prop_lut4_I1_O)        0.124     6.742 r  CD/DivCnt[0]_i_7/O
                         net (fo=1, routed)           0.803     7.545    CD/DivCnt[0]_i_7_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.124     7.669 r  CD/DivCnt[0]_i_3/O
                         net (fo=2, routed)           0.804     8.474    CD/ClkOut_0
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.124     8.598 r  CD/DivCnt[0]_i_1/O
                         net (fo=26, routed)          0.966     9.563    CD/DivCnt[0]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  CD/DivCnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.597    15.020    CD/Clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  CD/DivCnt_reg[3]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X3Y82          FDRE (Setup_fdre_C_R)       -0.429    14.830    CD/DivCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.563    
  -------------------------------------------------------------------
                         slack                                  5.267    

Slack (MET) :             5.409ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 0.828ns (20.188%)  route 3.274ns (79.812%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.718     5.321    CD/Clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  CD/DivCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  CD/DivCnt_reg[10]/Q
                         net (fo=2, routed)           0.841     6.618    CD/DivCnt_reg[10]
    SLICE_X2Y83          LUT4 (Prop_lut4_I1_O)        0.124     6.742 r  CD/DivCnt[0]_i_7/O
                         net (fo=1, routed)           0.803     7.545    CD/DivCnt[0]_i_7_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.124     7.669 r  CD/DivCnt[0]_i_3/O
                         net (fo=2, routed)           0.804     8.474    CD/ClkOut_0
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.124     8.598 r  CD/DivCnt[0]_i_1/O
                         net (fo=26, routed)          0.825     9.422    CD/DivCnt[0]_i_1_n_0
    SLICE_X3Y83          FDRE                                         r  CD/DivCnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.598    15.021    CD/Clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  CD/DivCnt_reg[4]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X3Y83          FDRE (Setup_fdre_C_R)       -0.429    14.831    CD/DivCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  5.409    

Slack (MET) :             5.409ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 0.828ns (20.188%)  route 3.274ns (79.812%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.718     5.321    CD/Clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  CD/DivCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  CD/DivCnt_reg[10]/Q
                         net (fo=2, routed)           0.841     6.618    CD/DivCnt_reg[10]
    SLICE_X2Y83          LUT4 (Prop_lut4_I1_O)        0.124     6.742 r  CD/DivCnt[0]_i_7/O
                         net (fo=1, routed)           0.803     7.545    CD/DivCnt[0]_i_7_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.124     7.669 r  CD/DivCnt[0]_i_3/O
                         net (fo=2, routed)           0.804     8.474    CD/ClkOut_0
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.124     8.598 r  CD/DivCnt[0]_i_1/O
                         net (fo=26, routed)          0.825     9.422    CD/DivCnt[0]_i_1_n_0
    SLICE_X3Y83          FDRE                                         r  CD/DivCnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.598    15.021    CD/Clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  CD/DivCnt_reg[5]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X3Y83          FDRE (Setup_fdre_C_R)       -0.429    14.831    CD/DivCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  5.409    

Slack (MET) :             5.409ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 0.828ns (20.188%)  route 3.274ns (79.812%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.718     5.321    CD/Clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  CD/DivCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  CD/DivCnt_reg[10]/Q
                         net (fo=2, routed)           0.841     6.618    CD/DivCnt_reg[10]
    SLICE_X2Y83          LUT4 (Prop_lut4_I1_O)        0.124     6.742 r  CD/DivCnt[0]_i_7/O
                         net (fo=1, routed)           0.803     7.545    CD/DivCnt[0]_i_7_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.124     7.669 r  CD/DivCnt[0]_i_3/O
                         net (fo=2, routed)           0.804     8.474    CD/ClkOut_0
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.124     8.598 r  CD/DivCnt[0]_i_1/O
                         net (fo=26, routed)          0.825     9.422    CD/DivCnt[0]_i_1_n_0
    SLICE_X3Y83          FDRE                                         r  CD/DivCnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.598    15.021    CD/Clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  CD/DivCnt_reg[6]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X3Y83          FDRE (Setup_fdre_C_R)       -0.429    14.831    CD/DivCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  5.409    

Slack (MET) :             5.409ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 0.828ns (20.188%)  route 3.274ns (79.812%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.718     5.321    CD/Clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  CD/DivCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  CD/DivCnt_reg[10]/Q
                         net (fo=2, routed)           0.841     6.618    CD/DivCnt_reg[10]
    SLICE_X2Y83          LUT4 (Prop_lut4_I1_O)        0.124     6.742 r  CD/DivCnt[0]_i_7/O
                         net (fo=1, routed)           0.803     7.545    CD/DivCnt[0]_i_7_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.124     7.669 r  CD/DivCnt[0]_i_3/O
                         net (fo=2, routed)           0.804     8.474    CD/ClkOut_0
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.124     8.598 r  CD/DivCnt[0]_i_1/O
                         net (fo=26, routed)          0.825     9.422    CD/DivCnt[0]_i_1_n_0
    SLICE_X3Y83          FDRE                                         r  CD/DivCnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.598    15.021    CD/Clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  CD/DivCnt_reg[7]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X3Y83          FDRE (Setup_fdre_C_R)       -0.429    14.831    CD/DivCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  5.409    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.828ns (20.382%)  route 3.234ns (79.618%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.718     5.321    CD/Clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  CD/DivCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  CD/DivCnt_reg[10]/Q
                         net (fo=2, routed)           0.841     6.618    CD/DivCnt_reg[10]
    SLICE_X2Y83          LUT4 (Prop_lut4_I1_O)        0.124     6.742 r  CD/DivCnt[0]_i_7/O
                         net (fo=1, routed)           0.803     7.545    CD/DivCnt[0]_i_7_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.124     7.669 r  CD/DivCnt[0]_i_3/O
                         net (fo=2, routed)           0.804     8.474    CD/ClkOut_0
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.124     8.598 r  CD/DivCnt[0]_i_1/O
                         net (fo=26, routed)          0.786     9.383    CD/DivCnt[0]_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  CD/DivCnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.602    15.025    CD/Clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  CD/DivCnt_reg[24]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X3Y88          FDRE (Setup_fdre_C_R)       -0.429    14.835    CD/DivCnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.828ns (20.382%)  route 3.234ns (79.618%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.718     5.321    CD/Clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  CD/DivCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 f  CD/DivCnt_reg[10]/Q
                         net (fo=2, routed)           0.841     6.618    CD/DivCnt_reg[10]
    SLICE_X2Y83          LUT4 (Prop_lut4_I1_O)        0.124     6.742 r  CD/DivCnt[0]_i_7/O
                         net (fo=1, routed)           0.803     7.545    CD/DivCnt[0]_i_7_n_0
    SLICE_X2Y85          LUT6 (Prop_lut6_I2_O)        0.124     7.669 r  CD/DivCnt[0]_i_3/O
                         net (fo=2, routed)           0.804     8.474    CD/ClkOut_0
    SLICE_X2Y87          LUT2 (Prop_lut2_I1_O)        0.124     8.598 r  CD/DivCnt[0]_i_1/O
                         net (fo=26, routed)          0.786     9.383    CD/DivCnt[0]_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  CD/DivCnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.602    15.025    CD/Clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  CD/DivCnt_reg[25]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X3Y88          FDRE (Setup_fdre_C_R)       -0.429    14.835    CD/DivCnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  5.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.598     1.517    TDD/Clk_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  TDD/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  TDD/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.767    TDD/cnt_reg_n_0_[7]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  TDD/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    TDD/cnt_reg[4]_i_1_n_4
    SLICE_X1Y82          FDRE                                         r  TDD/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.869     2.034    TDD/Clk_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  TDD/cnt_reg[7]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    TDD/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.599     1.518    TDD/Clk_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  TDD/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  TDD/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.768    TDD/cnt_reg_n_0_[11]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  TDD/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    TDD/cnt_reg[8]_i_1_n_4
    SLICE_X1Y83          FDRE                                         r  TDD/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.870     2.035    TDD/Clk_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  TDD/cnt_reg[11]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    TDD/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    TDD/Clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  TDD/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  TDD/cnt_reg[15]/Q
                         net (fo=1, routed)           0.108     1.769    TDD/cnt_reg_n_0_[15]
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  TDD/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    TDD/cnt_reg[12]_i_1_n_4
    SLICE_X1Y84          FDRE                                         r  TDD/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.871     2.036    TDD/Clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  TDD/cnt_reg[15]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    TDD/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.597     1.516    TDD/Clk_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  TDD/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  TDD/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.766    TDD/cnt_reg_n_0_[3]
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  TDD/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    TDD/cnt_reg[0]_i_1_n_4
    SLICE_X1Y81          FDRE                                         r  TDD/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.868     2.033    TDD/Clk_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  TDD/cnt_reg[3]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    TDD/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.599     1.518    TDD/Clk_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  TDD/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  TDD/cnt_reg[8]/Q
                         net (fo=1, routed)           0.105     1.765    TDD/cnt_reg_n_0_[8]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.880 r  TDD/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.880    TDD/cnt_reg[8]_i_1_n_7
    SLICE_X1Y83          FDRE                                         r  TDD/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.870     2.035    TDD/Clk_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  TDD/cnt_reg[8]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    TDD/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    TDD/Clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  TDD/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  TDD/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105     1.766    TDD/cnt_reg_n_0_[12]
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.881 r  TDD/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.881    TDD/cnt_reg[12]_i_1_n_7
    SLICE_X1Y84          FDRE                                         r  TDD/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.871     2.036    TDD/Clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  TDD/cnt_reg[12]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    TDD/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.598     1.517    TDD/Clk_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  TDD/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  TDD/cnt_reg[4]/Q
                         net (fo=1, routed)           0.105     1.764    TDD/cnt_reg_n_0_[4]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  TDD/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.879    TDD/cnt_reg[4]_i_1_n_7
    SLICE_X1Y82          FDRE                                         r  TDD/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.869     2.034    TDD/Clk_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  TDD/cnt_reg[4]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    TDD/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    TDD/Clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  TDD/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  TDD/cnt_reg[16]/Q
                         net (fo=1, routed)           0.105     1.766    TDD/cnt_reg_n_0_[16]
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.881 r  TDD/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.881    TDD/cnt_reg[16]_i_1_n_7
    SLICE_X1Y85          FDRE                                         r  TDD/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    TDD/Clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  TDD/cnt_reg[16]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.105     1.624    TDD/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.599     1.518    TDD/Clk_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  TDD/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  TDD/cnt_reg[10]/Q
                         net (fo=1, routed)           0.109     1.769    TDD/cnt_reg_n_0_[10]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.880 r  TDD/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.880    TDD/cnt_reg[8]_i_1_n_5
    SLICE_X1Y83          FDRE                                         r  TDD/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.870     2.035    TDD/Clk_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  TDD/cnt_reg[10]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    TDD/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    TDD/Clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  TDD/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  TDD/cnt_reg[14]/Q
                         net (fo=1, routed)           0.109     1.770    TDD/cnt_reg_n_0_[14]
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.881 r  TDD/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.881    TDD/cnt_reg[12]_i_1_n_5
    SLICE_X1Y84          FDRE                                         r  TDD/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.871     2.036    TDD/Clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  TDD/cnt_reg[14]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    TDD/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y87     CD/ClkOut_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y82     CD/DivCnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y84     CD/DivCnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y84     CD/DivCnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y85     CD/DivCnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y85     CD/DivCnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y85     CD/DivCnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y85     CD/DivCnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y86     CD/DivCnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     CD/ClkOut_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     CD/ClkOut_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     CD/DivCnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     CD/DivCnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     CD/DivCnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     CD/DivCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     CD/DivCnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     CD/DivCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y85     CD/DivCnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y85     CD/DivCnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     CD/ClkOut_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     CD/ClkOut_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     CD/DivCnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     CD/DivCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     CD/DivCnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     CD/DivCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     CD/DivCnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     CD/DivCnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y85     CD/DivCnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y85     CD/DivCnt_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IFU/counter/PCResult_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out7[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.310ns  (logic 4.405ns (42.726%)  route 5.905ns (57.274%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE                         0.000     0.000 r  IFU/counter/PCResult_reg[4]/C
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  IFU/counter/PCResult_reg[4]/Q
                         net (fo=11, routed)          1.342     1.798    IFU/memory/S[1]
    SLICE_X1Y88          LUT4 (Prop_lut4_I1_O)        0.124     1.922 f  IFU/memory/i_/out7_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.634     2.557    IFU/counter/NumA[1]
    SLICE_X1Y89          LUT6 (Prop_lut6_I0_O)        0.124     2.681 r  IFU/counter/out7_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.000     3.680    IFU/counter/out7_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I0_O)        0.124     3.804 r  IFU/counter/out7_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.929     6.733    out7_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    10.310 r  out7_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.310    out7[6]
    T10                                                               r  out7[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFU/counter/PCResult_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out7[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.293ns  (logic 4.383ns (42.588%)  route 5.909ns (57.412%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE                         0.000     0.000 r  IFU/counter/PCResult_reg[4]/C
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  IFU/counter/PCResult_reg[4]/Q
                         net (fo=11, routed)          1.342     1.798    IFU/memory/S[1]
    SLICE_X1Y88          LUT4 (Prop_lut4_I1_O)        0.124     1.922 f  IFU/memory/i_/out7_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.634     2.557    IFU/counter/NumA[1]
    SLICE_X1Y89          LUT6 (Prop_lut6_I0_O)        0.124     2.681 r  IFU/counter/out7_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.998     3.679    IFU/counter/out7_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I0_O)        0.124     3.803 r  IFU/counter/out7_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.934     6.737    out7_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    10.293 r  out7_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.293    out7[5]
    R10                                                               r  out7[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFU/counter/PCResult_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.074ns  (logic 4.389ns (43.563%)  route 5.686ns (56.437%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE                         0.000     0.000 r  IFU/counter/PCResult_reg[5]/C
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  IFU/counter/PCResult_reg[5]/Q
                         net (fo=10, routed)          1.181     1.637    IFU/memory/NumB[0]
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.124     1.761 f  IFU/memory/i_/out7_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.947     2.708    IFU/counter/out7_OBUF[0]_inst_i_1_3
    SLICE_X1Y89          LUT5 (Prop_lut5_I4_O)        0.124     2.832 r  IFU/counter/out7_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.877     3.709    IFU/counter/out7_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I4_O)        0.124     3.833 r  IFU/counter/out7_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.681     6.514    out7_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    10.074 r  out7_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.074    out7[1]
    T11                                                               r  out7[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFU/counter/PCResult_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out7[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.706ns  (logic 4.378ns (45.109%)  route 5.328ns (54.891%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE                         0.000     0.000 r  IFU/counter/PCResult_reg[4]/C
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  IFU/counter/PCResult_reg[4]/Q
                         net (fo=11, routed)          1.342     1.798    IFU/memory/S[1]
    SLICE_X1Y88          LUT4 (Prop_lut4_I1_O)        0.124     1.922 f  IFU/memory/i_/out7_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.634     2.557    IFU/counter/NumA[1]
    SLICE_X1Y89          LUT6 (Prop_lut6_I0_O)        0.124     2.681 r  IFU/counter/out7_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.824     3.505    IFU/counter/out7_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.124     3.629 r  IFU/counter/out7_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.527     6.156    out7_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     9.706 r  out7_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.706    out7[3]
    K13                                                               r  out7[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFU/counter/PCResult_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.494ns  (logic 4.362ns (45.939%)  route 5.133ns (54.061%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE                         0.000     0.000 r  IFU/counter/PCResult_reg[5]/C
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  IFU/counter/PCResult_reg[5]/Q
                         net (fo=10, routed)          1.181     1.637    IFU/memory/NumB[0]
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.124     1.761 f  IFU/memory/i_/out7_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.947     2.708    IFU/counter/out7_OBUF[0]_inst_i_1_3
    SLICE_X1Y89          LUT5 (Prop_lut5_I4_O)        0.124     2.832 r  IFU/counter/out7_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.870     3.702    IFU/counter/out7_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I2_O)        0.124     3.826 r  IFU/counter/out7_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.135     5.961    out7_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     9.494 r  out7_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.494    out7[2]
    P15                                                               r  out7[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFU/counter/PCResult_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out7[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.221ns  (logic 4.321ns (46.859%)  route 4.900ns (53.141%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE                         0.000     0.000 r  IFU/counter/PCResult_reg[4]/C
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  IFU/counter/PCResult_reg[4]/Q
                         net (fo=11, routed)          1.342     1.798    IFU/memory/S[1]
    SLICE_X1Y88          LUT4 (Prop_lut4_I1_O)        0.124     1.922 f  IFU/memory/i_/out7_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.634     2.557    IFU/counter/NumA[1]
    SLICE_X1Y89          LUT6 (Prop_lut6_I0_O)        0.124     2.681 r  IFU/counter/out7_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.819     3.499    IFU/counter/out7_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.124     3.623 r  IFU/counter/out7_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.105     5.728    out7_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     9.221 r  out7_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.221    out7[4]
    K16                                                               r  out7[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFU/counter/PCResult_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.199ns  (logic 4.365ns (47.457%)  route 4.833ns (52.543%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE                         0.000     0.000 r  IFU/counter/PCResult_reg[5]/C
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  IFU/counter/PCResult_reg[5]/Q
                         net (fo=10, routed)          1.181     1.637    IFU/memory/NumB[0]
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.124     1.761 f  IFU/memory/i_/out7_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.947     2.708    IFU/counter/out7_OBUF[0]_inst_i_1_3
    SLICE_X1Y89          LUT5 (Prop_lut5_I4_O)        0.124     2.832 r  IFU/counter/out7_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.842     3.674    IFU/counter/out7_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y88          LUT6 (Prop_lut6_I5_O)        0.124     3.798 r  IFU/counter/out7_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.863     5.661    out7_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537     9.199 r  out7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.199    out7[0]
    L18                                                               r  out7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            IFU/counter/PCResult_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.186ns  (logic 1.477ns (46.339%)  route 1.710ns (53.661%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  Reset_IBUF_inst/O
                         net (fo=16, routed)          1.710     3.186    IFU/counter/Reset_IBUF
    SLICE_X4Y90          FDCE                                         f  IFU/counter/PCResult_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            IFU/counter/PCResult_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.186ns  (logic 1.477ns (46.339%)  route 1.710ns (53.661%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  Reset_IBUF_inst/O
                         net (fo=16, routed)          1.710     3.186    IFU/counter/Reset_IBUF
    SLICE_X4Y90          FDCE                                         f  IFU/counter/PCResult_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            IFU/counter/PCResult_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.086ns  (logic 1.477ns (47.845%)  route 1.610ns (52.155%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  Reset_IBUF_inst/O
                         net (fo=16, routed)          1.610     3.086    IFU/counter/Reset_IBUF
    SLICE_X4Y88          FDCE                                         f  IFU/counter/PCResult_reg[6]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IFU/counter/PCResult_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFU/counter/PCResult_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDCE                         0.000     0.000 r  IFU/counter/PCResult_reg[12]/C
    SLICE_X4Y89          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  IFU/counter/PCResult_reg[12]/Q
                         net (fo=2, routed)           0.134     0.275    IFU/counter/NumB__0[12]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  IFU/counter/PCResult_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    IFU/counter/PCResult_reg[10]_i_1_n_5
    SLICE_X4Y89          FDCE                                         r  IFU/counter/PCResult_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFU/counter/PCResult_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFU/counter/PCResult_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE                         0.000     0.000 r  IFU/counter/PCResult_reg[4]/C
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  IFU/counter/PCResult_reg[4]/Q
                         net (fo=11, routed)          0.134     0.275    IFU/counter/S[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  IFU/counter/PCResult_reg[2]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    IFU/counter/PCResult_reg[2]_i_1_n_5
    SLICE_X4Y87          FDCE                                         r  IFU/counter/PCResult_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFU/counter/PCResult_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFU/counter/PCResult_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDCE                         0.000     0.000 r  IFU/counter/PCResult_reg[8]/C
    SLICE_X4Y88          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  IFU/counter/PCResult_reg[8]/Q
                         net (fo=5, routed)           0.134     0.275    IFU/counter/NumB[2]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  IFU/counter/PCResult_reg[6]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    IFU/counter/PCResult_reg[6]_i_1_n_5
    SLICE_X4Y88          FDCE                                         r  IFU/counter/PCResult_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFU/counter/PCResult_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFU/counter/PCResult_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDCE                         0.000     0.000 r  IFU/counter/PCResult_reg[12]/C
    SLICE_X4Y89          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  IFU/counter/PCResult_reg[12]/Q
                         net (fo=2, routed)           0.134     0.275    IFU/counter/NumB__0[12]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.419 r  IFU/counter/PCResult_reg[10]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    IFU/counter/PCResult_reg[10]_i_1_n_4
    SLICE_X4Y89          FDCE                                         r  IFU/counter/PCResult_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFU/counter/PCResult_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFU/counter/PCResult_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE                         0.000     0.000 r  IFU/counter/PCResult_reg[4]/C
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  IFU/counter/PCResult_reg[4]/Q
                         net (fo=11, routed)          0.134     0.275    IFU/counter/S[1]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.419 r  IFU/counter/PCResult_reg[2]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    IFU/counter/PCResult_reg[2]_i_1_n_4
    SLICE_X4Y87          FDCE                                         r  IFU/counter/PCResult_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFU/counter/PCResult_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFU/counter/PCResult_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.285ns (68.075%)  route 0.134ns (31.925%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDCE                         0.000     0.000 r  IFU/counter/PCResult_reg[8]/C
    SLICE_X4Y88          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  IFU/counter/PCResult_reg[8]/Q
                         net (fo=5, routed)           0.134     0.275    IFU/counter/NumB[2]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.419 r  IFU/counter/PCResult_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    IFU/counter/PCResult_reg[6]_i_1_n_4
    SLICE_X4Y88          FDCE                                         r  IFU/counter/PCResult_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFU/counter/PCResult_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFU/counter/PCResult_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.256ns (58.077%)  route 0.185ns (41.923%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE                         0.000     0.000 r  IFU/counter/PCResult_reg[2]/C
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  IFU/counter/PCResult_reg[2]/Q
                         net (fo=10, routed)          0.185     0.326    IFU/memory/PCResult_reg[5]
    SLICE_X4Y87          LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  IFU/memory/i_/PCResult[2]_i_2/O
                         net (fo=1, routed)           0.000     0.371    IFU/counter/PCResult_reg[5]_0[0]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.441 r  IFU/counter/PCResult_reg[2]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.441    IFU/counter/PCResult_reg[2]_i_1_n_7
    SLICE_X4Y87          FDCE                                         r  IFU/counter/PCResult_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFU/counter/PCResult_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFU/counter/PCResult_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.251ns (56.793%)  route 0.191ns (43.207%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDCE                         0.000     0.000 r  IFU/counter/PCResult_reg[11]/C
    SLICE_X4Y89          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  IFU/counter/PCResult_reg[11]/Q
                         net (fo=2, routed)           0.191     0.332    IFU/counter/NumB__0[11]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.442 r  IFU/counter/PCResult_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.442    IFU/counter/PCResult_reg[10]_i_1_n_6
    SLICE_X4Y89          FDCE                                         r  IFU/counter/PCResult_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFU/counter/PCResult_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFU/counter/PCResult_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.251ns (56.744%)  route 0.191ns (43.256%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE                         0.000     0.000 r  IFU/counter/PCResult_reg[15]/C
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  IFU/counter/PCResult_reg[15]/Q
                         net (fo=2, routed)           0.191     0.332    IFU/counter/NumB__0[15]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.442 r  IFU/counter/PCResult_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.442    IFU/counter/PCResult_reg[14]_i_1_n_6
    SLICE_X4Y90          FDCE                                         r  IFU/counter/PCResult_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IFU/counter/PCResult_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IFU/counter/PCResult_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.443ns  (logic 0.251ns (56.652%)  route 0.192ns (43.348%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDCE                         0.000     0.000 r  IFU/counter/PCResult_reg[3]/C
    SLICE_X4Y87          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  IFU/counter/PCResult_reg[3]/Q
                         net (fo=12, routed)          0.192     0.333    IFU/counter/S[0]
    SLICE_X4Y87          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.443 r  IFU/counter/PCResult_reg[2]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.443    IFU/counter/PCResult_reg[2]_i_1_n_6
    SLICE_X4Y87          FDCE                                         r  IFU/counter/PCResult_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Clk
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TDD/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out7[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.457ns  (logic 4.405ns (42.126%)  route 6.052ns (57.874%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.720     5.323    TDD/Clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  TDD/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  TDD/cnt_reg[17]/Q
                         net (fo=17, routed)          1.466     7.245    IFU/counter/sel0[0]
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.369 r  IFU/counter/out7_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.821     8.190    IFU/counter/out7_OBUF[6]_inst_i_15_n_0
    SLICE_X0Y89          LUT2 (Prop_lut2_I0_O)        0.124     8.314 r  IFU/counter/out7_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.836     9.150    IFU/counter/out7_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I3_O)        0.124     9.274 r  IFU/counter/out7_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.929    12.203    out7_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.780 r  out7_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.780    out7[6]
    T10                                                               r  out7[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TDD/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out7[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.448ns  (logic 4.383ns (41.956%)  route 6.064ns (58.044%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.720     5.323    TDD/Clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  TDD/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  TDD/cnt_reg[17]/Q
                         net (fo=17, routed)          1.466     7.245    IFU/counter/sel0[0]
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.369 r  IFU/counter/out7_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.821     8.190    IFU/counter/out7_OBUF[6]_inst_i_15_n_0
    SLICE_X0Y89          LUT2 (Prop_lut2_I0_O)        0.124     8.314 r  IFU/counter/out7_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.843     9.157    IFU/counter/out7_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I4_O)        0.124     9.281 r  IFU/counter/out7_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.934    12.215    out7_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.771 r  out7_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.771    out7[5]
    R10                                                               r  out7[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TDD/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.232ns  (logic 4.389ns (42.892%)  route 5.843ns (57.108%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.720     5.323    TDD/Clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  TDD/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  TDD/cnt_reg[17]/Q
                         net (fo=17, routed)          1.429     7.208    IFU/counter/sel0[0]
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.332 r  IFU/counter/out7_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.661     7.993    IFU/counter/out7_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.124     8.117 r  IFU/counter/out7_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.073     9.189    IFU/counter/out7_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I0_O)        0.124     9.313 r  IFU/counter/out7_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.681    11.994    out7_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    15.555 r  out7_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.555    out7[1]
    T11                                                               r  out7[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TDD/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            en_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.089ns  (logic 4.098ns (40.614%)  route 5.991ns (59.386%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.720     5.323    TDD/Clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  TDD/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  TDD/cnt_reg[17]/Q
                         net (fo=17, routed)          1.314     7.093    TDD/sel0[0]
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.124     7.217 r  TDD/en_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.677    11.894    en_out_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    15.412 r  en_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.412    en_out[6]
    K2                                                                r  en_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TDD/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out7[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.894ns  (logic 4.378ns (44.251%)  route 5.516ns (55.749%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.720     5.323    TDD/Clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  TDD/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  TDD/cnt_reg[17]/Q
                         net (fo=17, routed)          1.466     7.245    IFU/counter/sel0[0]
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.369 r  IFU/counter/out7_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.821     8.190    IFU/counter/out7_OBUF[6]_inst_i_15_n_0
    SLICE_X0Y89          LUT2 (Prop_lut2_I0_O)        0.124     8.314 r  IFU/counter/out7_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.702     9.016    IFU/counter/out7_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I3_O)        0.124     9.139 r  IFU/counter/out7_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.527    11.667    out7_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    15.217 r  out7_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.217    out7[3]
    K13                                                               r  out7[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TDD/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out7[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.416ns  (logic 4.321ns (45.889%)  route 5.095ns (54.111%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.720     5.323    TDD/Clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  TDD/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  TDD/cnt_reg[17]/Q
                         net (fo=17, routed)          1.466     7.245    IFU/counter/sel0[0]
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.369 r  IFU/counter/out7_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.821     8.190    IFU/counter/out7_OBUF[6]_inst_i_15_n_0
    SLICE_X0Y89          LUT2 (Prop_lut2_I0_O)        0.124     8.314 r  IFU/counter/out7_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.703     9.017    IFU/counter/out7_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I4_O)        0.124     9.141 r  IFU/counter/out7_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.105    11.246    out7_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.739 r  out7_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.739    out7[4]
    K16                                                               r  out7[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TDD/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.348ns  (logic 4.362ns (46.655%)  route 4.987ns (53.345%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.720     5.323    TDD/Clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  TDD/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  TDD/cnt_reg[17]/Q
                         net (fo=17, routed)          1.429     7.208    IFU/counter/sel0[0]
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.332 r  IFU/counter/out7_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.661     7.993    IFU/counter/out7_OBUF[6]_inst_i_18_n_0
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.124     8.117 r  IFU/counter/out7_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.762     8.879    IFU/counter/out7_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I0_O)        0.124     9.003 r  IFU/counter/out7_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.135    11.138    out7_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.671 r  out7_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.671    out7[2]
    P15                                                               r  out7[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TDD/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.131ns  (logic 4.365ns (47.806%)  route 4.766ns (52.194%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.720     5.323    TDD/Clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  TDD/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  TDD/cnt_reg[17]/Q
                         net (fo=17, routed)          1.466     7.245    IFU/counter/sel0[0]
    SLICE_X3Y89          LUT6 (Prop_lut6_I4_O)        0.124     7.369 r  IFU/counter/out7_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.821     8.190    IFU/counter/out7_OBUF[6]_inst_i_15_n_0
    SLICE_X0Y89          LUT2 (Prop_lut2_I0_O)        0.124     8.314 r  IFU/counter/out7_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.616     8.930    IFU/counter/out7_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y88          LUT6 (Prop_lut6_I4_O)        0.124     9.054 r  IFU/counter/out7_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.863    10.917    out7_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    14.454 r  out7_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.454    out7[0]
    L18                                                               r  out7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TDD/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            en_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.597ns  (logic 4.363ns (50.755%)  route 4.234ns (49.245%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.720     5.323    TDD/Clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  TDD/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  TDD/cnt_reg[17]/Q
                         net (fo=17, routed)          1.314     7.093    TDD/sel0[0]
    SLICE_X2Y88          LUT3 (Prop_lut3_I0_O)        0.150     7.243 r  TDD/en_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.920    10.162    en_out_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.757    13.920 r  en_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.920    en_out[7]
    U13                                                               r  en_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TDD/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            en_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.125ns  (logic 4.154ns (51.129%)  route 3.971ns (48.871%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.720     5.323    TDD/Clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  TDD/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  TDD/cnt_reg[19]/Q
                         net (fo=14, routed)          1.184     6.963    TDD/sel0[2]
    SLICE_X0Y88          LUT3 (Prop_lut3_I0_O)        0.124     7.087 r  TDD/en_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.787     9.874    en_out_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.448 r  en_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.448    en_out[2]
    T9                                                                r  en_out[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TDD/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            en_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.937ns  (logic 1.437ns (74.178%)  route 0.500ns (25.822%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    TDD/Clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  TDD/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  TDD/cnt_reg[17]/Q
                         net (fo=17, routed)          0.158     1.819    TDD/sel0[0]
    SLICE_X0Y85          LUT3 (Prop_lut3_I0_O)        0.045     1.864 r  TDD/en_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.342     2.205    en_out_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.456 r  en_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.456    en_out[4]
    P14                                                               r  en_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TDD/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            en_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.191ns  (logic 1.501ns (68.518%)  route 0.690ns (31.482%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    TDD/Clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  TDD/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  TDD/cnt_reg[17]/Q
                         net (fo=17, routed)          0.158     1.819    TDD/sel0[0]
    SLICE_X0Y85          LUT3 (Prop_lut3_I0_O)        0.046     1.865 r  TDD/en_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.532     2.396    en_out_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.314     3.710 r  en_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.710    en_out[5]
    T14                                                               r  en_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TDD/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            en_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.269ns  (logic 1.422ns (62.697%)  route 0.846ns (37.303%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    TDD/Clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  TDD/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  TDD/cnt_reg[18]/Q
                         net (fo=16, routed)          0.315     1.976    TDD/sel0[1]
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.045     2.021 r  TDD/en_out_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           0.531     2.552    en_out_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.788 r  en_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.788    en_out[1]
    J18                                                               r  en_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TDD/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            en_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.422ns  (logic 1.493ns (61.669%)  route 0.928ns (38.331%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    TDD/Clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  TDD/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  TDD/cnt_reg[18]/Q
                         net (fo=16, routed)          0.315     1.976    TDD/sel0[1]
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.049     2.025 r  TDD/en_out_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.613     2.638    en_out_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.303     3.941 r  en_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.941    en_out[0]
    J17                                                               r  en_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TDD/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            en_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.427ns  (logic 1.504ns (61.953%)  route 0.923ns (38.047%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    TDD/Clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  TDD/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  TDD/cnt_reg[17]/Q
                         net (fo=17, routed)          0.250     1.911    TDD/sel0[0]
    SLICE_X0Y88          LUT3 (Prop_lut3_I1_O)        0.048     1.959 r  TDD/en_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.673     2.632    en_out_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.315     3.947 r  en_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.947    en_out[3]
    J14                                                               r  en_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TDD/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.441ns  (logic 1.469ns (60.176%)  route 0.972ns (39.824%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    TDD/Clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  TDD/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  TDD/cnt_reg[17]/Q
                         net (fo=17, routed)          0.312     1.972    IFU/counter/sel0[0]
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.045     2.017 r  IFU/counter/out7_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.246     2.263    IFU/counter/out7_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y88          LUT6 (Prop_lut6_I2_O)        0.045     2.308 r  IFU/counter/out7_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.414     2.723    out7_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.961 r  out7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.961    out7[0]
    L18                                                               r  out7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TDD/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out7[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.496ns  (logic 1.425ns (57.103%)  route 1.071ns (42.897%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    TDD/Clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  TDD/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  TDD/cnt_reg[17]/Q
                         net (fo=17, routed)          0.312     1.972    IFU/counter/sel0[0]
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.045     2.017 r  IFU/counter/out7_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.258     2.275    IFU/counter/out7_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I2_O)        0.045     2.320 r  IFU/counter/out7_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.501     2.821    out7_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.015 r  out7_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.015    out7[4]
    K16                                                               r  out7[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TDD/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            en_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.537ns  (logic 1.461ns (57.585%)  route 1.076ns (42.415%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    TDD/Clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  TDD/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  TDD/cnt_reg[17]/Q
                         net (fo=17, routed)          0.250     1.911    TDD/sel0[0]
    SLICE_X0Y88          LUT3 (Prop_lut3_I2_O)        0.045     1.956 r  TDD/en_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.826     2.781    en_out_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.056 r  en_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.056    en_out[2]
    T9                                                                r  en_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TDD/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.571ns  (logic 1.465ns (56.992%)  route 1.106ns (43.008%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    TDD/Clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  TDD/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  TDD/cnt_reg[19]/Q
                         net (fo=14, routed)          0.357     2.017    IFU/counter/sel0[2]
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.045     2.062 r  IFU/counter/out7_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.198     2.260    IFU/counter/out7_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y87          LUT6 (Prop_lut6_I1_O)        0.045     2.305 r  IFU/counter/out7_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.551     2.856    out7_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.091 r  out7_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.091    out7[2]
    P15                                                               r  out7[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TDD/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out7[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.749ns  (logic 1.482ns (53.901%)  route 1.267ns (46.099%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    TDD/Clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  TDD/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  TDD/cnt_reg[17]/Q
                         net (fo=17, routed)          0.312     1.972    IFU/counter/sel0[0]
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.045     2.017 r  IFU/counter/out7_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.262     2.279    IFU/counter/out7_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I5_O)        0.045     2.324 r  IFU/counter/out7_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.694     3.018    out7_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     4.269 r  out7_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.269    out7[3]
    K13                                                               r  out7[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Clk

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            CD/DivCnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.859ns  (logic 1.601ns (41.481%)  route 2.258ns (58.519%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  Reset_IBUF_inst/O
                         net (fo=16, routed)          1.292     2.769    CD/Reset_IBUF
    SLICE_X2Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.893 r  CD/DivCnt[0]_i_1/O
                         net (fo=26, routed)          0.966     3.859    CD/DivCnt[0]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  CD/DivCnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.597     5.020    CD/Clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  CD/DivCnt_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            CD/DivCnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.859ns  (logic 1.601ns (41.481%)  route 2.258ns (58.519%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  Reset_IBUF_inst/O
                         net (fo=16, routed)          1.292     2.769    CD/Reset_IBUF
    SLICE_X2Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.893 r  CD/DivCnt[0]_i_1/O
                         net (fo=26, routed)          0.966     3.859    CD/DivCnt[0]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  CD/DivCnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.597     5.020    CD/Clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  CD/DivCnt_reg[1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            CD/DivCnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.859ns  (logic 1.601ns (41.481%)  route 2.258ns (58.519%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  Reset_IBUF_inst/O
                         net (fo=16, routed)          1.292     2.769    CD/Reset_IBUF
    SLICE_X2Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.893 r  CD/DivCnt[0]_i_1/O
                         net (fo=26, routed)          0.966     3.859    CD/DivCnt[0]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  CD/DivCnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.597     5.020    CD/Clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  CD/DivCnt_reg[2]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            CD/DivCnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.859ns  (logic 1.601ns (41.481%)  route 2.258ns (58.519%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  Reset_IBUF_inst/O
                         net (fo=16, routed)          1.292     2.769    CD/Reset_IBUF
    SLICE_X2Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.893 r  CD/DivCnt[0]_i_1/O
                         net (fo=26, routed)          0.966     3.859    CD/DivCnt[0]_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  CD/DivCnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.597     5.020    CD/Clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  CD/DivCnt_reg[3]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            CD/DivCnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.718ns  (logic 1.601ns (43.053%)  route 2.117ns (56.947%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  Reset_IBUF_inst/O
                         net (fo=16, routed)          1.292     2.769    CD/Reset_IBUF
    SLICE_X2Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.893 r  CD/DivCnt[0]_i_1/O
                         net (fo=26, routed)          0.825     3.718    CD/DivCnt[0]_i_1_n_0
    SLICE_X3Y83          FDRE                                         r  CD/DivCnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.598     5.021    CD/Clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  CD/DivCnt_reg[4]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            CD/DivCnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.718ns  (logic 1.601ns (43.053%)  route 2.117ns (56.947%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  Reset_IBUF_inst/O
                         net (fo=16, routed)          1.292     2.769    CD/Reset_IBUF
    SLICE_X2Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.893 r  CD/DivCnt[0]_i_1/O
                         net (fo=26, routed)          0.825     3.718    CD/DivCnt[0]_i_1_n_0
    SLICE_X3Y83          FDRE                                         r  CD/DivCnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.598     5.021    CD/Clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  CD/DivCnt_reg[5]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            CD/DivCnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.718ns  (logic 1.601ns (43.053%)  route 2.117ns (56.947%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  Reset_IBUF_inst/O
                         net (fo=16, routed)          1.292     2.769    CD/Reset_IBUF
    SLICE_X2Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.893 r  CD/DivCnt[0]_i_1/O
                         net (fo=26, routed)          0.825     3.718    CD/DivCnt[0]_i_1_n_0
    SLICE_X3Y83          FDRE                                         r  CD/DivCnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.598     5.021    CD/Clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  CD/DivCnt_reg[6]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            CD/DivCnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.718ns  (logic 1.601ns (43.053%)  route 2.117ns (56.947%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  Reset_IBUF_inst/O
                         net (fo=16, routed)          1.292     2.769    CD/Reset_IBUF
    SLICE_X2Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.893 r  CD/DivCnt[0]_i_1/O
                         net (fo=26, routed)          0.825     3.718    CD/DivCnt[0]_i_1_n_0
    SLICE_X3Y83          FDRE                                         r  CD/DivCnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.598     5.021    CD/Clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  CD/DivCnt_reg[7]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            CD/DivCnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.679ns  (logic 1.601ns (43.510%)  route 2.078ns (56.490%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  Reset_IBUF_inst/O
                         net (fo=16, routed)          1.292     2.769    CD/Reset_IBUF
    SLICE_X2Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.893 r  CD/DivCnt[0]_i_1/O
                         net (fo=26, routed)          0.786     3.679    CD/DivCnt[0]_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  CD/DivCnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.602     5.025    CD/Clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  CD/DivCnt_reg[24]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            CD/DivCnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.679ns  (logic 1.601ns (43.510%)  route 2.078ns (56.490%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  Reset_IBUF_inst/O
                         net (fo=16, routed)          1.292     2.769    CD/Reset_IBUF
    SLICE_X2Y87          LUT2 (Prop_lut2_I0_O)        0.124     2.893 r  CD/DivCnt[0]_i_1/O
                         net (fo=26, routed)          0.786     3.679    CD/DivCnt[0]_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  CD/DivCnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.602     5.025    CD/Clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  CD/DivCnt_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            CD/ClkOut_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.289ns (41.473%)  route 0.408ns (58.527%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  Reset_IBUF_inst/O
                         net (fo=16, routed)          0.408     0.653    CD/Reset_IBUF
    SLICE_X2Y87          LUT3 (Prop_lut3_I2_O)        0.045     0.698 r  CD/ClkOut_i_1/O
                         net (fo=1, routed)           0.000     0.698    CD/ClkOut_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  CD/ClkOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.873     2.038    CD/Clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  CD/ClkOut_reg/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            CD/DivCnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.289ns (31.658%)  route 0.625ns (68.342%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  Reset_IBUF_inst/O
                         net (fo=16, routed)          0.484     0.729    CD/Reset_IBUF
    SLICE_X2Y87          LUT2 (Prop_lut2_I0_O)        0.045     0.774 r  CD/DivCnt[0]_i_1/O
                         net (fo=26, routed)          0.140     0.914    CD/DivCnt[0]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  CD/DivCnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    CD/Clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  CD/DivCnt_reg[16]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            CD/DivCnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.289ns (31.658%)  route 0.625ns (68.342%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  Reset_IBUF_inst/O
                         net (fo=16, routed)          0.484     0.729    CD/Reset_IBUF
    SLICE_X2Y87          LUT2 (Prop_lut2_I0_O)        0.045     0.774 r  CD/DivCnt[0]_i_1/O
                         net (fo=26, routed)          0.140     0.914    CD/DivCnt[0]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  CD/DivCnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    CD/Clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  CD/DivCnt_reg[17]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            CD/DivCnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.289ns (31.658%)  route 0.625ns (68.342%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  Reset_IBUF_inst/O
                         net (fo=16, routed)          0.484     0.729    CD/Reset_IBUF
    SLICE_X2Y87          LUT2 (Prop_lut2_I0_O)        0.045     0.774 r  CD/DivCnt[0]_i_1/O
                         net (fo=26, routed)          0.140     0.914    CD/DivCnt[0]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  CD/DivCnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    CD/Clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  CD/DivCnt_reg[18]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            CD/DivCnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.289ns (31.658%)  route 0.625ns (68.342%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  Reset_IBUF_inst/O
                         net (fo=16, routed)          0.484     0.729    CD/Reset_IBUF
    SLICE_X2Y87          LUT2 (Prop_lut2_I0_O)        0.045     0.774 r  CD/DivCnt[0]_i_1/O
                         net (fo=26, routed)          0.140     0.914    CD/DivCnt[0]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  CD/DivCnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    CD/Clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  CD/DivCnt_reg[19]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            CD/DivCnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.289ns (29.595%)  route 0.689ns (70.405%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  Reset_IBUF_inst/O
                         net (fo=16, routed)          0.484     0.729    CD/Reset_IBUF
    SLICE_X2Y87          LUT2 (Prop_lut2_I0_O)        0.045     0.774 r  CD/DivCnt[0]_i_1/O
                         net (fo=26, routed)          0.204     0.978    CD/DivCnt[0]_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  CD/DivCnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    CD/Clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  CD/DivCnt_reg[12]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            CD/DivCnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.289ns (29.595%)  route 0.689ns (70.405%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  Reset_IBUF_inst/O
                         net (fo=16, routed)          0.484     0.729    CD/Reset_IBUF
    SLICE_X2Y87          LUT2 (Prop_lut2_I0_O)        0.045     0.774 r  CD/DivCnt[0]_i_1/O
                         net (fo=26, routed)          0.204     0.978    CD/DivCnt[0]_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  CD/DivCnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    CD/Clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  CD/DivCnt_reg[13]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            CD/DivCnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.289ns (29.595%)  route 0.689ns (70.405%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  Reset_IBUF_inst/O
                         net (fo=16, routed)          0.484     0.729    CD/Reset_IBUF
    SLICE_X2Y87          LUT2 (Prop_lut2_I0_O)        0.045     0.774 r  CD/DivCnt[0]_i_1/O
                         net (fo=26, routed)          0.204     0.978    CD/DivCnt[0]_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  CD/DivCnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    CD/Clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  CD/DivCnt_reg[14]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            CD/DivCnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.289ns (29.595%)  route 0.689ns (70.405%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  Reset_IBUF_inst/O
                         net (fo=16, routed)          0.484     0.729    CD/Reset_IBUF
    SLICE_X2Y87          LUT2 (Prop_lut2_I0_O)        0.045     0.774 r  CD/DivCnt[0]_i_1/O
                         net (fo=26, routed)          0.204     0.978    CD/DivCnt[0]_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  CD/DivCnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    CD/Clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  CD/DivCnt_reg[15]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            CD/DivCnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.012ns  (logic 0.289ns (28.598%)  route 0.723ns (71.402%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  Reset_IBUF_inst/O
                         net (fo=16, routed)          0.484     0.729    CD/Reset_IBUF
    SLICE_X2Y87          LUT2 (Prop_lut2_I0_O)        0.045     0.774 r  CD/DivCnt[0]_i_1/O
                         net (fo=26, routed)          0.238     1.012    CD/DivCnt[0]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  CD/DivCnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.873     2.038    CD/Clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  CD/DivCnt_reg[20]/C





